/dts-v1/;
// version:		17
// last_comp_version:	16
// boot_cpuid_phys:	0x0

/ {
	interrupt-parent = <1>;
	#size-cells = <2>;
	qcom,msm-id = <530 0x10000>;
	model = "Samsung Q4Q PROJECT (board-id,13)";
	#address-cells = <2>;
	qcom,board-id = <0x10008 13>;
	compatible = "qcom,cape-mtp", "qcom,cape", "qcom,mtp";

	soc: soc {
		interrupt-parent = <1>;
		ranges = <0 0 0 0xffffffff>;
		#size-cells = <1>;
		#address-cells = <1>;
		compatible = "simple-bus";

		hyp_core_ctl: qcom,hyp-core-ctl {
			status = "ok";
			compatible = "qcom,hyp-core-ctl";
		};

		modem_tp_cti: cti@10802000 {
			clock-names = "apb_pclk";
			reg = <0x10802000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-modem_tp_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qrtr-gunyah {
			peer-name = <2>;
			gunyah-label = <3>;
			shared-buffer = <83>;
			qcom,master;
			compatible = "qcom,qrtr-gunyah";
		};

		qcom,chd {
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
			label = "core";
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
			compatible = "qcom,core-hang-detect";
		};

		qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			dma-coherent;
			iommus = <92 0x5a3 0>;
			reg = <0x9c0000 0x2000>;
			interconnects = <0xc0 0x28 0xc0 0x23f 0xc1 0xf 0x49 0x235 0x5b 0x9 0x46 0x200>;
			qcom,msm-bus,num-paths = <3>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <&ipcc_mproc>;
				label = "spss";
				interrupts = <0x10 0x1 0x1>;
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		tmess_cti_2: cti@10cc4000 {
			clock-names = "apb_pclk";
			reg = <0x10cc4000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		test_mode_FAB_ZF01_dtsi {
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 ff 9c 9e ab 9c 29 01 00 00 00 00 07 bf 00 07 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			label = "test_mode_FAB_ZF01_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revC = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b2 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 04 f2 b0 00 00 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 19 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 5f 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 0f f6 29 01 00 00 00 00 06 f6 07 79 9e ab 79 29 01 00 00 00 00 07 bf 33 25 ff 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 02 be 00 29 00 00 00 00 00 03 b0 0e f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 04 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 fc a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 cc 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 04 f2 b0 00 68 29 01 00 00 00 00 03 b0 2d c6 29 01 00 00 00 00 02 c6 00 29 01 00 00 00 00 09 c6 01 77 ff 0d c0 16 04 00 29 01 00 00 63 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <1>;
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 05];
			samsung,ccd_pass_val = <0>;
			samsung,gct_enter_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 78 00 01 01 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 0a fe 29 00 00 00 00 00 02 fe 14 05 01 00 00 0a 00 01 11 05 01 00 00 00 00 01 29 29 00 00 00 00 00 02 9d 01 29 00 00 00 00 00 5a 9e 11 00 00 89 30 80 08 dc 03 40 00 2a 01 a0 01 a0 02 00 01 d1 00 20 03 88 00 05 00 0c 02 58 03 23 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 29 00 00 00 00 00 03 b0 1a c5 29 01 00 00 00 00 02 c5 05 29 00 00 00 00 00 03 b0 0e f4 29 01 00 00 32 00 02 f4 00 29 01 00 00 00 00 02 2c 00 29 01 00 00 14 00 02 be 05 29 01 00 00 14 00 02 be 00 29 00 00 00 00 00 02 be 07];
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00];
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00];
		};

		sp_sc300: cti@10884000 {
			clock-names = "apb_pclk";
			reg = <0x10884000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-sp_sc300";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		samsung,security_mz2@146aaa98 {
			reg = <0x146aaa98 4>;
			compatible = "samsung,security_mz2";
		};

		tpdm_lpass: tpdm@10844000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10844000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-lpass";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			num-hw-cdm = <1>;
			label = "cam-cdm-intf";
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			cell-index = <0>;
			status = "ok";
			compatible = "qcom,cam-cdm-intf";
		};

		vendor_hooks: qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
		};

		ipa_hw: qcom,ipa@3e00000 {
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,scaling-exceptions;
			clock-names = "core_clk";
			reg-names = "ipa-base", "gsi-base";
			qcom,ulso-ip-id-min-windows-val = <0>;
			qcom,ipa-holb-monitor-poll-period = <5>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-wlan = <10>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			qcom,wan-use-skb-page;
			qcom,tx-wrapper-cache-max-size = <&tpdm_turing>;
			qcom,ipa-holb-monitor-max-cnt-11ad = <10>;
			qcom,platform-type = <1>;
			qcom,smmu-fast-map;
			qcom,ipa-wdi3-over-gsi;
			qcom,ee = <0>;
			qcom,ulso-supported;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-linux-val = <0>;
			qcom,ipa-ulso-wa;
			qcom,ipa-uc-holb-monitor;
			clocks = <0x20 0x16>;
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			qcom,arm-smmu;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,use-ipa-tethering-bridge;
			qcom,testbus-collection-on-crash;
			interconnects = <0x5b 0x2c 0x49 0x235 0x46 0x3 0x46 0x200 0x49 0x2 0xa3 0x210>;
			qcom,svs2 = <0x900b0 0 0x900b0 0x1cfde0 0 0x12c00>;
			qcom,rmnet-ctl-enable;
			qcom,non-tn-collection-on-crash;
			qcom,ipa-holb-monitor-max-cnt-usb = <10>;
			firmware-names = "ipa_fws";
			qcom,use-64-bit-dma-mask;
			qcom,interconnect,num-cases = <5>;
			qcom,nominal = <0x249f00 0 0x249f00 0x53ec60 0 0x61a80>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,no-vote = <0 0 0 0 0 0>;
			pas-ids = <15>;
			qcom,turbo = <0x36ee80 0 0x36ee80 0x53ec60 0 0x61a80>;
			qcom,ipa-hw-mode = <0>;
			qcom,lan-rx-napi;
			qcom,svs = <0x124f80 0 0x124f80 0x2ab980 0 0x249f0>;
			qcom,ipa-hw-ver = <22>;
			qcom,interconnect,num-paths = <3>;
			qcom,rmnet-ll-enable;
			qcom,register-collection-on-crash;
			qcom,max_num_smmu_cb = <4>;
			qcom,ipa-endp-delay-wa-v2;
			qcom,tx-napi;
			qcom,ipa-cfg-offset = <0x140000>;
			qcom,tx-poll;
			memory-regions = <&ipa_gsi_mem>;
			compatible = "qcom,ipa";

			qcom,smp2p_map_ipa_1_in {
				interrupts-extended = <0xb7 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
				compatible = "qcom,smp2p-map-ipa-1-in";
			};

			qcom,smp2p_map_ipa_1_out {
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <182 0>;
				compatible = "qcom,smp2p-map-ipa-1-out";
			};

			ipa_smmu_uc: ipa_smmu_uc {
				iommus = <92 0x5c2 0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-uc-cb";
			};

			ipa_smmu_wlan: ipa_smmu_wlan {
				iommus = <92 0x5c1 0>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-wlan-cb";
			};

			ipa_smmu_11ad: ipa_smmu_11ad {
				dma-coherent;
				qcom,iommu-group;
				iommus = <92 0x5c3 0>;
				qcom,shared-cb;
				compatible = "qcom,ipa-smmu-11ad-cb";
			};

			ipa_smmu_ap: ipa_smmu_ap {
				dma-coherent;
				qcom,ipa-q6-smem-size = <0x9000>;
				iommus = <92 0x5c0 0>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,ipa-smmu-ap-cb";
			};
		};

		funnel_multimedia: funnel@10c0b000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c0b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-multimedia";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ddr_dl_0_cti_2: cti@10d04000 {
			clock-names = "apb_pclk";
			reg = <0x10d04000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		mx_pe: mx_rdpm_pe@637000 {
			#thermal-sensor-cells = <0>;
			reg = <0x637000 0x1000>;
			interrupts = <0x0 0xed 0x4>;
			status = "disabled";
			compatible = "qcom,policy-engine";
		};

		wsa2_spkr_en1_pinctrl {
			pinctrl-1 = <&spkr2_1_sd_n_sleep>;
			pinctrl-0 = <&spkr2_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		qupv3_se16_i2c: i2c@884000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x884000 0x4000>;
			qcom,clk-freq-out = <0xf4240>;
			pinctrl-1 = <&qupv3_se16_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7a 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x247 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se16_i2c_active>;
			dmas = <258 0 1 3 64 0 258 1 1 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			qcom,cam-sensor0 {
				ois-src = <0x58c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <1>;
				gpio-reset = <1>;
				cam,valid = <1>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x5b9>;
				reg = <32>;
				cam,isp = <0>;
				cam_v_custom1-supply = <0x5bd>;
				rgltr-min-voltage = <925000 1800000 2200000 0 925000>;
				pinctrl-1 = <0x5c1 0x5c2 0x5c3>;
				gpio-custom1 = <2>;
				clocks = <0x27 0x50>;
				cam,fw_dump = <1>;
				sensor-position-roll = <90>;
				gpios = <60 102 0 60 109 0 60 83 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk", "cam_v_custom1";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x5be 0x5bf 0x5c0>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x599>;
				clock-rates = <0x124f800>;
				cam,ois = <1>;
				cell-index = <0>;
				gpio-req-tbl-num = <0 1 2>;
				actuator-src = <0x5ba>;
				cam,upgrade = <2>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0 0x1388>;
				pinctrl-names = "cam_default", "cam_suspend";
				cam,fw_write = <3>;
				cam_vio-supply = <0x59a>;
				cam_vdig-supply = <0x5bc>;
				cam,core_voltage = <1>;
				rgltr-max-voltage = <925000 1800000 2200000 0 925000>;
				status = "ok";
				sensor-position-yaw = <180>;
				gpio-no-mux = <0>;
				led-flash-src = <0x5bb>;
				cam,read_version = <1>;
				gpio-req-tbl-label = "CAMIF_MCLK2", "CAM_RESET0", "CAM_WIDE_LONG_EXPOSURE";
				gpio-req-tbl-flags = <1 0 0>;
				compatible = "qcom,cam-sensor";
			};
		};

		lpass_ag_noc: interconnect@3c40000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x3c40000 0x17200>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-lpass_ag_noc";
		};

		disp_cc_mdss_core_gdsc: qcom,gdsc@af09000 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaf09000 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "disp_cc_mdss_core_gdsc";
			clocks = <0x24 0x1b>;
			qcom,proxy-consumer-enable;
			proxy-supply = <44>;
			parent-supply = <34>;
			compatible = "qcom,gdsc";
		};

		funnel_ddr_dl0: funnel@10d05000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d05000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-ddr_dl0";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_ddr_ch02>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_ddr>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_ddr_ch13>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_shrm>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_aoss: funnel@10b04000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10b04000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-aoss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@7 {
					reg = <7>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@5 {
					reg = <5>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_llm_silver: tpdm@138a0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138a0000 0x1000>;
			atid = <66>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-llm-silver";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,csiphy1@ace6000 {
			src-clock-name = "csi1phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xace6000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x28 0x27 0x1b 0x27 0x1a>;
			interrupts = <0x0 0x1de 0x1>;
			interrupt-names = "CSIPHY1";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xe6000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <1>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		lpass_dl_cti: cti@10845000 {
			clock-names = "apb_pclk";
			reg = <0x10845000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-lpass_dl_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,secure-buffer {
			qcom,vmid-cp-camera-preview-ro;
			compatible = "qcom,secure-buffer";
		};

		tmess_cpu: cti@10cd1000 {
			clock-names = "apb_pclk";
			reg = <0x10cd1000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cpu";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tx_core_clk {
			qcom,codec-lpass-clk-id = <&pm8350b_l1>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <7>;
			compatible = "qcom,audio-ref-clk";
		};

		samsung,security_mz3@146aaa9c {
			reg = <0x146aaa9c 4>;
			compatible = "samsung,security_mz3";
		};

		tpdm_swao_prio_2: tpdm@10b0b000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0b000 0x1000>;
			atid = <71>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-swao-prio-2";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		loopback: qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
		};

		qcom,dsi-display@2 {
			label = "Q4_S6E3XA2_AMF756BQ01";
		};

		funnel_modem_q6: funnel@1080c000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x1080c000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-modem_q6";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		adsp_notify: qcom,msm-adsp-notify {
			qcom,rproc-handle = <&adsp_pas>;
			status = "ok";
			compatible = "qcom,adsp-notify";
		};

		qupv3_se0_spi: spi@980000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x980000 0x4000>;
			pinctrl-1 = <0x53e 0x53f 0x540 0x541>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x56 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x259 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <0x53a 0x53b 0x53c 0x53d>;
			dmas = <199 0 0 1 64 0 199 1 0 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";

			uwb_spi@0 {
				nxp,vdd-rf = "pm8350c_l8";
				spi-max-frequency = <0xf42400>;
				reg = <0>;
				nxp,vdd = "pm8350c_l11";
				nxp,sr100-ri = <60 10 0>;
				nxp,sr100-irq = <60 19 0>;
				pinctrl-0 = <0x542 0x543 0x544 0x545>;
				pinctrl-names = "default";
				nxp,sr100-ant-connection-status = <0x4cf 9 0>;
				nxp,sr100-ce = <60 144 0>;
				compatible = "nxp,sr100";
			};
		};

		tpdm_swao_prio_1: tpdm@10b0a000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0a000 0x1000>;
			atid = <71>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-swao-prio-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		apss_atb_cti: cti@13862000 {
			clock-names = "apb_pclk";
			reg = <0x13862000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_atb_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		gcc_ufs_phy_gdsc: qcom,gdsc@187004 {
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x187004 4>;
			qcom,retain-regs;
			regulator-name = "gcc_ufs_phy_gdsc";
			qcom,proxy-consumer-enable;
			proxy-supply = <46>;
			parent-supply = <30>;
			compatible = "qcom,gdsc";
		};

		dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
			qcom,msm-dai-q6-dev-id = <0x5000>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		dsi_panel_pwr_supply_avdd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				reg = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1980000>;
				qcom,supply-min-voltage = <1800000>;
			};

			qcom,panel-supply-entry@1 {
				reg = <1>;
				qcom,supply-disable-load = <100>;
				qcom,supply-name = "avdd";
				qcom,supply-enable-load = <0x186a0>;
				qcom,supply-max-voltage = <6000000>;
				qcom,supply-min-voltage = <4600000>;
			};
		};

		qcom,gh_vm_loader_sec@e0600000 {
			memory-region = <&cpusys_vm_mem>;
			qcom,pas-id = <35>;
			qcom,firmware-name = "cpusys_vm";
			qcom,no-shutdown;
			qcom,vmid = <50>;
			compatible = "qcom,gh-vm-loader-sec";
		};

		clock_debugcc: clock-controller@0 {
			qcom,gpucc = <40>;
			clock-names = "xo_clk_src", "gcc", "videocc", "dispcc", "camcc", "gpucc";
			qcom,videocc = <37>;
			qcom,mccc = <42>;
			clocks = <0x20 0x0 0x24 0x0 0x25 0x0 0x26 0x0 0x27 0x0 0x28 0x0>;
			qcom,apsscc = <41>;
			#clock-cells = <1>;
			qcom,camcc = <39>;
			status = "okay";
			qcom,gcc = <36>;
			qcom,dispcc = <38>;
			compatible = "qcom,waipio-debugcc";
		};

		qcom,sfe0@ac9e000 {
			src-clock-name = "sfe_0_clk_src";
			clock-names = "sfe_0_fast_ahb", "sfe_0_clk_src", "sfe_0_clk", "cam_cc_cpas_sfe_0_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "sfe0", "rt_wrapper";
			cam_hw_pid = <11 24>;
			reg = <0xac9e000 0x8000 0xac62000 0x64000>;
			clocks = <0x27 0x75 0x27 0x74 0x27 0x73 0x27 0x15>;
			interrupts = <0x0 0x1ce 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "sfe0";
			sfe0-supply = <&cam_cc_sfe_0_gdsc>;
			regulator-names = "gdsc", "sfe0";
			reg-cam-base = <0x9e000 0x62000>;
			clock-rates = <0 0x19bfcc00 0 0 0 0x2367b880 0 0 0 0x283baec0 0 0 0 0x2b5523c0 0 0 0 0x2b5523c0 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			status = "ok";
			compatible = "qcom,sfe680";
		};

		dai_tert_auxpcm: qcom,msm-tert-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "tertiary";
		};

		funnel_dl_north: funnel@10ac2000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10ac2000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-dl_north";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		dma_dev@0x0 {
			memory-region = <&system_cma>;
			compatible = "qcom,iommu-dma";
		};

		qupv3_se16_spi: spi@884000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x884000 0x4000>;
			pinctrl-1 = <&qupv3_se16_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7a 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x247 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se16_spi_active>;
			dmas = <258 0 1 1 64 0 258 1 1 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase6_kgsl_dma {
				dma-coherent;
				iommus = <546 0x407 1024>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase3_apps_dma {
				dma-coherent;
				iommus = <92 0x7e1 0>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase2_apps_atomic {
				iommus = <92 0x7e0 0>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase1_apps_fastmap {
				iommus = <92 0x7e0 0>;
				qcom,iommu-dma = "fastmap";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase4_apps_secure {
				iommus = <92 0x7e0 0>;
				qcom,iommu-vmid = <10>;
				qcom,iommu-dma = "atomic";
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase0_apps {
				iommus = <92 0x7e0 0>;
				compatible = "qcom,iommu-debug-usecase";
			};

			usecase5_kgsl {
				iommus = <546 7 1024>;
				compatible = "qcom,iommu-debug-usecase";
			};
		};

		bluetooth: bt_qca6490 {
			qcom,bt-vdd-rfa1-supply;
			qcom,bt-vdd-aon-supply = <0x5d0>;
			qcom,bt-vdd-rfa-0p8-config = <0xebd70 0x11da50 0 1>;
			qcom,bt-vdd-rfa2-supply = <0x5d1>;
			qcom,bt-vdd-dig-supply = <0x5d0>;
			qcom,bt-sw-ctrl-gpio;
			qcom,bt-vdd-dig-config = <0xf7314 0xf7314 0 1>;
			qcom,xo-clk-gpio = <60 183 0>;
			qcom,bt-vdd-rfacmn-supply = <62>;
			qcom,bt-vdd-rfacmn-config = <0xebd70 0x11da50 0 1>;
			qcom,bt-vdd-rfa-0p8-supply = <62>;
			qcom,bt-vdd-io-supply = <61>;
			pinctrl-0 = <59>;
			qcom,bt-vdd-asd-supply;
			pinctrl-names = "default";
			qcom,bt-reset-gpio = <60 81 0>;
			qcom,bt-vdd-asd-config;
			qcom,bt-vdd-aon-config = <0xf7314 0xf7314 0 1>;
			status = "ok";
			qcom,bt-vdd-rfa1-config = <0x1cfde0 0x1f20c0 0 1>;
			qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0 1>;
			qcom,wl-reset-gpio = <60 80 0>;
			qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0 1>;
			compatible = "qcom,qca6490";
		};

		dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
			qcom,msm-dai-q6-dev-id = <0x5001>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		ipcb_tgu: tgu@10b0e000 {
			clock-names = "apb_pclk";
			reg-names = "tgu-base";
			reg = <0x10b0e000 0x1000>;
			clocks = <&aoss_qmp>;
			tgu-conditions = <4>;
			tgu-timer-counters = <8>;
			arm,primecell-periphid = <0xbb999>;
			tgu-steps = <3>;
			tgu-regs = <4>;
			coresight-name = "coresight-tgu-ipcb";
			compatible = "arm,primecell";
		};

		pcm1: qcom,msm-pcm-low-latency {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <1>;
			compatible = "qcom,msm-pcm-dsp";
		};

		tpda_modem: tpda@10803000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0 32>;
			reg-names = "tpda-base";
			reg = <0x10803000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <0 64>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <67>;
			coresight-name = "coresight-tpda-modem";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qupv3_se13_i2c: i2c@a94000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa94000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <&qupv3_se13_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x72 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x166 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se13_i2c_active>;
			dmas = <228 0 5 3 64 0 228 1 5 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			k250a@23 {
				reg = <35>;
				1p8_pvdd-supply = <&L3C>;
				compatible = "sec_k250a";
			};
		};

		gpu_cortex_m3: cti@10962000 {
			clock-names = "apb_pclk";
			reg = <0x10962000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tpdm_rdpm_mx: tpdm@10c39000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c39000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-rdpm-mx";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_sdcc2: tpdm@10c21000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c21000 0x1000>;
			atid = <97>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-2";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		usb-notifier {
			qcom,unsupport_host_en = <0>;
			qcom,disable_control_en = <1>;
			compatible = "samsung,usb-notifier";
		};

		cache-controller@19200000 {
			reg-names = "llcc_base", "llcc_broadcast_base";
			reg = <0x19200000 0x580000 0x19a00000 0x80000>;
			interrupts = <0x0 0x10a 0x4>;
			cap-based-alloc-and-pwr-collapse;
			compatible = "qcom,cape-llcc", "qcom,llcc-v21";

			llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x8d 0x0>;
				compatible = "qcom,llcc-perfmon";
			};
		};

		kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <&gpu_cc_cx_gdsc>;
			compatible = "qcom,kgsl-smmu-v2";

			gfx3d_secure: gfx3d_secure {
				iommus = <546 2 1024>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_user: gfx3d_user {
				iommus = <546 0 1024>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};

			gfx3d_lpac: gfx3d_lpac {
				iommus = <546 1 1024>;
				qcom,iommu-dma = "disabled";
				compatible = "qcom,smmu-kgsl-cb";
			};
		};

		dsi_panel_pwr_supply_extvdd {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@2 {
				reg = <2>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "lab";
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <5200000>;
				qcom,supply-min-voltage = <4600000>;
			};

			qcom,panel-supply-entry@4 {
				qcom,supply-post-on-sleep = <0>;
				reg = <4>;
				qcom,supply-disable-load = <80>;
				qcom,supply-name = "extvdd";
				qcom,supply-enable-load = <0xed1c>;
				qcom,supply-max-voltage = <1296000>;
				qcom,supply-min-voltage = <1200000>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <20>;
				reg = <3>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "ibb";
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6600000>;
				qcom,supply-min-voltage = <4600000>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				reg = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1980000>;
				qcom,supply-min-voltage = <1800000>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <0>;
				reg = <1>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "vci";
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <3544000>;
				qcom,supply-min-voltage = <3000000>;
			};
		};

		tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-invert-sync = <0>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <0>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,virtio_backend@0 {
			qcom,vm = <87>;
			qcom,label = <17>;
			compatible = "qcom,virtio_backend";
		};

		clock_gpucc: clock-controller@3d90000 {
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			reg-names = "cc_base";
			reg = <0x3d90000 0xa000>;
			clocks = <0x20 0x0 0x24 0x2b 0x24 0x2c>;
			vdd_mx-supply = <31>;
			clock-output-names = "gpucc_clocks";
			vdd_cx-supply = <30>;
			#clock-cells = <1>;
			vdd_mxc-supply = <35>;
			#reset-cells = <1>;
			compatible = "qcom,cape-gpucc", "syscon";
		};

		tpdm_dlct: tpdm@10c28000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c28000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-dlct";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpda_tmess: tpda@10cc7000 {
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			reg = <0x10cc7000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <0 32 1 32 2 32>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <85>;
			status = "disabled";
			coresight-name = "coresight-tpda-tmess";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ss_touch {
			ss_touch,numbers = <1>;
			compatible = "samsung,ss_touch";
		};

		qcom,cam-icp {
			num-bps = <1>;
			ipe_bps_pc_en;
			icp_pc_en;
			num-lx7 = <1>;
			compat-hw-name = "qcom,lx7", "qcom,ipe0", "qcom,bps";
			num-ipe = <1>;
			icp_use_pil;
			status = "ok";
			compatible = "qcom,cam-icp";
		};

		samsung,kernel_log_buf {
			memory-region = <0x576>;
			sec,strategy = <3>;
			reg = <8 0x200000 0 0x200000>;
			sec,last_kmsg_compressor = "zstd";
			sec,use-partial_reserved_mem;
			#size-cells = <2>;
			sec,use-last_kmsg_compression;
			status = "okay";
			#address-cells = <2>;
			compatible = "samsung,kernel_log_buf";
		};

		ss_mafpc_FAC_AMB619BR01_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0xabf0007 0xff000010 41 0x1000000 0x28700 0x29010000 634 0x5290100 2 0xdd012901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 01 00 00 01 00 04 b0 00 4e f2 29 01 00 00 00 00 05 f2 39 90 80 eb];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_FAC_AMB619BR01_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0x4b00027 0xd8290100 2 0xd8172901 0 0xabf0107 0xff000010 41 0x1000000 0x498771 0x90c0400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 634 0x290100 0x220002 0xdd002901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,support_mafpc;
			samsung,mafpc_crc_pass_data = [7d 23];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 0c 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		mem_dump: mem_dump {
			memory-region = <&dump_mem>;
			sec,debug_level = <0x494d 0x4948>;
			compatible = "qcom,mem-dump";

			l1btb700 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x10100>;
			};

			l1dcmte200 {
				qcom,dump-id = <&tpdm_ddr_ch02>;
				qcom,dump-size = <0x1100>;
			};

			l1btb600 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x10100>;
			};

			etflpass_reg {
				qcom,dump-id = <&qupv3_se15_spi_active>;
				qcom,dump-size = <0x1000>;
			};

			l2_tlb100 {
				qcom,dump-id = <&qupv3_se21_i2c_sleep>;
				qcom,dump-size = <0xf700>;
			};

			l1_dcache200 {
				qcom,dump-id = <&mdmss2_config0>;
				qcom,dump-size = <0x9100>;
			};

			l2_tlb200 {
				qcom,dump-id = <&qupv3_se21_spi_active>;
				qcom,dump-size = <0xf700>;
			};

			l1btb400 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x10100>;
			};

			l1_dtlb500 {
				qcom,dump-id = <69>;
				qcom,dump-size = <0x600>;
			};

			etr1_reg {
				qcom,dump-id = <&qupv3_se15_spi_sleep>;
				qcom,dump-size = <0x1000>;
			};

			l0mopca500 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x6100>;
			};

			l1dcdirty100 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			pcu_reg {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <&cpu1>;
			};

			cpuss_reg {
				qcom,dump-id = <&qupv3_se10_spi_sleep>;
				qcom,dump-size = <0x30000>;
			};

			l2dcmte0 {
				qcom,dump-id = <&tpdm_turing>;
				qcom,dump-size = <0x4100>;
			};

			l2_cache600 {
				qcom,dump-id = <&qupv3_se0_i2c_sleep>;
				qcom,dump-size = <0xd0100>;
			};

			l1bim600 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			l2_tlb700 {
				qcom,dump-id = <&qupv3_se20_cts>;
				qcom,dump-size = <0xc100>;
			};

			l1_icache600 {
				qcom,dump-id = <102>;
				qcom,dump-size = <0x11100>;
			};

			l1ghb700 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x8100>;
			};

			l1dcmte0 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			l1_itlb400 {
				qcom,dump-id = <36>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb600 {
				qcom,dump-id = <70>;
				qcom,dump-size = <0x600>;
			};

			etfslpi_reg {
				qcom,dump-id = <&qupv3_2>;
				qcom,dump-size = <0x1000>;
			};

			l1_dcache600 {
				qcom,dump-id = <&mx_pe>;
				qcom,dump-size = <0xd100>;
			};

			l2_cache0 {
				qcom,dump-id = <&clk_virt>;
				qcom,dump-size = <0x24100>;
			};

			c500_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <5>;
				qcom,dump-size = <0x800>;
			};

			c400_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <4>;
				qcom,dump-size = <0x800>;
			};

			rpmh {
				qcom,dump-id = <&qupv3_se10_i2c_active>;
				qcom,dump-size = <0x2000000>;
			};

			l2victim600 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			l1dcmte100 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte300 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			etfswao_reg {
				qcom,dump-id = <&gpi_dma2>;
				qcom,dump-size = <0x1000>;
			};

			l2victim400 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			c300_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <3>;
				qcom,dump-size = <0x800>;
			};

			l1_icache100 {
				qcom,dump-id = <97>;
				qcom,dump-size = <0x11100>;
			};

			l1ghb500 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			etf_swao {
				qcom,dump-id = <&qupv3_se11_i2c_sleep>;
				qcom,dump-size = <0x10000>;
			};

			l1dcdirty300 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			l1_dcache100 {
				qcom,dump-id = <&mdmss1_config1>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache500 {
				qcom,dump-id = <&mdmss3_config1>;
				qcom,dump-size = <0xd100>;
			};

			l2_cache100 {
				qcom,dump-id = <&system_noc>;
				qcom,dump-size = <0x24100>;
			};

			l1dcdirty200 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			l2_cache200 {
				qcom,dump-id = <&qupv3_se7_2uart_active>;
				qcom,dump-size = <0x24100>;
			};

			pmic {
				qcom,dump-id = <&gpi_dma1>;
				qcom,dump-size = <0x200000>;
			};

			l2_tlb0 {
				qcom,dump-id = <&qupv3_se21_i2c_active>;
				qcom,dump-size = <0xf700>;
			};

			l1_dcache300 {
				qcom,dump-id = <&mdmss2_config1>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache400 {
				qcom,dump-id = <&mdmss3_config0>;
				qcom,dump-size = <0xd100>;
			};

			l1_icache400 {
				qcom,dump-id = <100>;
				qcom,dump-size = <0x11100>;
			};

			osm_reg {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <&cpu1>;
			};

			l2victim700 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			l1_itlb500 {
				qcom,dump-id = <37>;
				qcom,dump-size = <0x600>;
			};

			etr_reg {
				qcom,dump-id = <&qupv3_se15_i2c_active>;
				qcom,dump-size = <0x1000>;
			};

			l1_icache200 {
				qcom,dump-id = <98>;
				qcom,dump-size = <0x11100>;
			};

			c100_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <1>;
				qcom,dump-size = <0x800>;
			};

			l2_tlb400 {
				qcom,dump-id = <&qupv3_se20_default_cts>;
				qcom,dump-size = <0xc100>;
			};

			l1btb500 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x10100>;
			};

			c700_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <7>;
				qcom,dump-size = <0x800>;
			};

			fcm {
				qcom,dump-id = <&qupv3_se10_spi_active>;
				qcom,dump-size = <0x8400>;
			};

			l2dcmte200 {
				qcom,dump-id = <&tpdm_turing_llm>;
				qcom,dump-size = <0x4100>;
			};

			l0mopca700 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0xc100>;
			};

			rpm_sw {
				qcom,dump-id = <&qupv3_se9_spi_active>;
				qcom,dump-size = <0x28000>;
			};

			l1_itlb600 {
				qcom,dump-id = <38>;
				qcom,dump-size = <0x600>;
			};

			l1bim700 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			l2_tlb300 {
				qcom,dump-id = <&qupv3_se21_spi_sleep>;
				qcom,dump-size = <0xf700>;
			};

			l1dcdirty0 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x1100>;
			};

			l2_cache300 {
				qcom,dump-id = <&qupv3_se7_2uart_sleep>;
				qcom,dump-size = <0x24100>;
			};

			l1_dcache700 {
				qcom,dump-id = <&mx_pe_config1>;
				qcom,dump-size = <0x1a100>;
			};

			c200_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <2>;
				qcom,dump-size = <0x800>;
			};

			l0mopca600 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x6100>;
			};

			l1_icache0 {
				qcom,dump-id = <96>;
				qcom,dump-size = <0x11100>;
			};

			c0_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <0>;
				qcom,dump-size = <0x800>;
			};

			l1_icache700 {
				qcom,dump-id = <103>;
				qcom,dump-size = <0x22100>;
			};

			l2_tlb500 {
				qcom,dump-id = <&qupv3_se20_default_rtsrx>;
				qcom,dump-size = <0xc100>;
			};

			l0mopca400 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x6100>;
			};

			l1_dtlb700 {
				qcom,dump-id = <71>;
				qcom,dump-size = <0x600>;
			};

			misc_data {
				qcom,dump-id = <&qupv3_se9_i2c_active>;
				qcom,dump-size = <0x1000>;
			};

			l2victim500 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			l1_dcache0 {
				qcom,dump-id = <128>;
				qcom,dump-size = <0x9100>;
			};

			l2_cache700 {
				qcom,dump-id = <&gpi_dma0>;
				qcom,dump-size = <0x1a0100>;
			};

			l1bim500 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			l1bim400 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x2100>;
			};

			c600_context {
				sec,eneable-any_debug_level;
				qcom,dump-id = <6>;
				qcom,dump-size = <0x800>;
			};

			l1_itlb700 {
				qcom,dump-id = <39>;
				qcom,dump-size = <0x600>;
			};

			etf_slpi {
				qcom,dump-id = <&qupv3_se11_spi_sleep>;
				qcom,dump-size = <0x4000>;
			};

			l2_cache400 {
				qcom,dump-id = <&qupv3_0>;
				qcom,dump-size = <0xd0100>;
			};

			l2dcmte300 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb600 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb400 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			fsm_data {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <&cpu1>;
			};

			l1_dtlb400 {
				qcom,dump-id = <68>;
				qcom,dump-size = <0x600>;
			};

			l2dcmte100 {
				qcom,dump-id = <&funnel_aoss_in_funnel_qdss>;
				qcom,dump-size = <0x4100>;
			};

			l2_cache500 {
				qcom,dump-id = <&qupv3_se0_i2c_active>;
				qcom,dump-size = <0xd0100>;
			};

			l2_tlb600 {
				qcom,dump-id = <&qupv3_se20_default_tx>;
				qcom,dump-size = <0xc100>;
			};

			l1_icache300 {
				qcom,dump-id = <99>;
				qcom,dump-size = <0x11100>;
			};

			etf_lpass {
				qcom,dump-id = <&qupv3_se12_i2c_active>;
				qcom,dump-size = <0x4000>;
			};

			l1_icache500 {
				qcom,dump-id = <101>;
				qcom,dump-size = <0x11100>;
			};
		};

		qcom,rt-cdm2@ac27000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm2";
			cam_hw_pid = <27>;
			reg = <0xac27000 1024>;
			label = "rt-cdm";
			clocks = <0x27 0xc>;
			interrupts = <0x0 0x282 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "rt-cdm2";
			regulator-names = "gdsc";
			reg-cam-base = <0x27000>;
			cdm-client-names = "ife2", "dualife2";
			clock-rates = <0>;
			cell-index = <2>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <64 0 0 0>;
			status = "ok";
			cam-hw-mid = <0>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		gcc_pcie_0_gdsc: qcom,gdsc@17b004 {
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x17b004 4>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			regulator-name = "gcc_pcie_0_gdsc";
			qcom,collapse-vote = <45 0>;
			parent-supply = <30>;
			compatible = "qcom,gdsc";
		};

		loopback1: qcom,msm-pcm-loopback-low-latency {
			qcom,msm-pcm-loopback-low-latency;
			compatible = "qcom,msm-pcm-loopback";
		};

		memtimer: timer@17420000 {
			reg = <0x17420000 0x1000>;
			ranges;
			clock-frequency = <0x124f800>;
			#size-cells = <1>;
			#address-cells = <1>;
			compatible = "arm,armv7-timer-mem";

			frame@1742b000 {
				reg = <0x1742b000 0x1000>;
				interrupts = <0x0 0xd 0x4>;
				frame-number = <5>;
				status = "disabled";
			};

			frame@17423000 {
				reg = <0x17423000 0x1000>;
				interrupts = <0x0 0x9 0x4>;
				frame-number = <1>;
				status = "disabled";
			};

			frame@17429000 {
				reg = <0x17429000 0x1000>;
				interrupts = <0x0 0xc 0x4>;
				frame-number = <4>;
				status = "disabled";
			};

			frame@17425000 {
				reg = <0x17425000 0x1000>;
				interrupts = <0x0 0xa 0x4>;
				frame-number = <2>;
				status = "disabled";
			};

			frame@17421000 {
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				frame-number = <0>;
			};

			frame@17427000 {
				reg = <0x17427000 0x1000>;
				interrupts = <0x0 0xb 0x4>;
				frame-number = <3>;
				status = "disabled";
			};

			frame@1742d000 {
				reg = <0x1742d000 0x1000>;
				interrupts = <0x0 0xe 0x4>;
				frame-number = <6>;
				status = "disabled";
			};
		};

		cpu_pmu: cpu-pmu {
			interrupts = <0x1 0x7 0x4>;
			compatible = "arm,armv8-pmuv3";
		};

		qupv3_se17_spi: spi@888000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x888000 0x4000>;
			pinctrl-1 = <&qupv3_se17_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7c 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x248 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se17_spi_active>;
			dmas = <258 0 2 1 64 0 258 1 2 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		funnel_lpass: funnel@10846000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10846000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-lpass";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		dsi_panel_pwr_supply {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@2 {
				reg = <2>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "lab";
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <5200000>;
				qcom,supply-min-voltage = <4600000>;
			};

			qcom,panel-supply-entry@3 {
				qcom,supply-post-on-sleep = <20>;
				reg = <3>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "ibb";
				qcom,supply-enable-load = <0>;
				qcom,supply-max-voltage = <6600000>;
				qcom,supply-min-voltage = <4600000>;
			};

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				reg = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-name = "vddio";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1980000>;
				qcom,supply-min-voltage = <1980000>;
			};

			qcom,panel-supply-entry@1 {
				qcom,supply-post-on-sleep = <0>;
				reg = <1>;
				qcom,supply-disable-load = <0>;
				qcom,supply-name = "vci";
				qcom,supply-enable-load = <0x2710>;
				qcom,supply-max-voltage = <3544000>;
				qcom,supply-min-voltage = <3000000>;
			};
		};

		qcom,dsi-display@4 {
			label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
		};

		tpdm_dcc: tpdm@10003000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10003000 0x1000>;
			atid = <65>;
			clocks = <&aoss_qmp>;
			qcom,hw-enable-check;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-dcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <584 0>;
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
		};

		funnel_spss: funnel@10883000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10883000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			status = "disabled";
			coresight-name = "coresight-funnel-spss";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,qseecom {
				memory-region = <88>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,qseecom";
			};

			qcom,secure_sp_modem {
				memory-region = <&spu_modem_shared_mem>;
				qcom,dma-heap-type = <0>;
				qcom,dma-heap-name = "qcom,secure-sp-modem";
				qcom,token = <0x10800000>;
			};

			qcom,secure_sp_tz {
				memory-region = <&spu_tz_shared_mem>;
				qcom,dma-heap-type = <0>;
				qcom,dma-heap-name = "qcom,secure-sp-tz";
				qcom,token = <0x1000000>;
			};

			qcom,display {
				memory-region = <&non_secure_display_memory>;
				qcom,max-align = <9>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,display";
			};

			qcom,audio_ml {
				memory-region = <&audio_cma_mem>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,audio-ml";
			};

			rbin_dma_heap {
				memory-region = <0x57a>;
				qcom,dma-heap-type = <3>;
				qcom,dma-heap-name = "rbin";
			};

			qcom,demura {
				memory-region = <&demura_heap_memory>;
				qcom,max-align = <9>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,demura";
			};

			qcom,adsp {
				memory-region = <&sdsp_mem>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,adsp";
			};

			qcom,secure_cdsp {
				memory-region = <&cdsp_secure_heap>;
				qcom,dma-heap-type = <0>;
				qcom,dma-heap-name = "qcom,secure-cdsp";
				qcom,token = <0x20000000>;
			};

			qcom,qseecom_ta {
				memory-region = <89>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
			};

			qcom,user_contig {
				memory-region = <90>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,user-contig";
			};

			qcom,sp_hlos {
				memory-region = <&sp_mem>;
				qcom,dma-heap-type = <2>;
				qcom,dma-heap-name = "qcom,sp-hlos";
			};
		};

		ipcc_self_ping_adsp: ipcc-self-ping-adsp {
			interrupts-extended = <0x90 0x3 0x3 0x4>;
			mboxes = <144 3 3>;
			compatible = "qcom,ipcc-self-ping";
		};

		ddrqos_freq_table: ddrqos-freq-table {
			qcom,freq-tbl = <0 1>;
		};

		scmi: qcom,scmi {
			shmem = <&cpu_scp_lpri>;
			mbox-names = "tx";
			mboxes = <146 0>;
			#size-cells = <0>;
			#address-cells = <1>;
			compatible = "arm,scmi";

			scmi_plh: protocol@81 {
				reg = <&mdmss1_config1>;
				#clock-cells = <1>;
			};

			scmi_c1dcvs: protocol@87 {
				reg = <&mx_pe_config1>;
				#clock-cells = <1>;
			};
		};

		tpdm_ddr_ch02: tpdm@10d20000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d20000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-ddr-ch02";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,cpufreq-hw-debug {
			qcom,freq-hw-domain = <6 0 6 1 6 2>;
			compatible = "qcom,cpufreq-hw-epss-debug";
		};

		qcom,csiphy3@acea000 {
			src-clock-name = "csi3phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xacea000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x2a 0x27 0x1f 0x27 0x1e>;
			interrupts = <0x0 0x1c0 0x1>;
			interrupt-names = "CSIPHY3";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xea000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <3>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		qupv3_se1_i2c: i2c@984000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			samsung,reset-before-trans;
			reg = <0x984000 0x4000>;
			pinctrl-1 = <&qupv3_se1_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x58 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25a 0x4>;
			qcom,la-vm;
			samsung,stop-after-trans;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se1_i2c_active>;
			dmas = <199 0 1 3 64 0 199 1 1 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			touchscreen@49 {
				sec,bringup = <3>;
				support_dex_mode;
				sec,ss_touch_num = <2>;
				trusted-touch-mode = "vm_mode";
				tsp_avdd_ldo-supply = <0x562>;
				reg = <73>;
				trusted-touch-io-bases = <0xf104000 0xf105000 0xf10b000 0x984000 0x910000>;
				support_mis_calibration_test;
				pinctrl-1 = <0x560>;
				support_open_short_test;
				support_input_monitor;
				sec,enable_sysinput_enabled;
				sec,max_coords = <0x1000 0x1000>;
				trusted-touch-spi-irq = <&pm8350_l1>;
				trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x4000>;
				sec,irq_gpio = <60 11 0>;
				trusted-touch-type = "secondary";
				pinctrl-0 = <0x55f>;
				sec,afe_base = <&qupv3_se18_i2c_sleep>;
				pinctrl-names = "on_state", "off_state";
				sec,regulator_boot_on;
				support_ear_detect_mode;
				sec,firmware_name = "tsp_stm/fst2ba61y_q4.bin";
				sec,support_dual_foldable = <2>;
				sec,tclm_level = <2>;
				tsp_io_ldo-supply = <0x561>;
				status = "ok";
				enable_settings_aot;
				sec,project_name = "q4q", "F926";
				sec,area-size = <133 266 341>;
				touch-environment = "pvm";
				sync-reportrate-120;
				compatible = "stm,stm_ts";
			};
		};

		dummy_eud: dummy_sink {
			qcom,dummy-sink;
			coresight-name = "coresight-eud";
			compatible = "qcom,coresight-dummy";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		spf_core_platform: spf_core_platform {
			compatible = "qcom,spf-core-platform";

			rx_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x74b 0x74c 0x74d>;
				pinctrl-0 = <0x748 0x749 0x74a>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tx_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x752 0x753 0x754 0x755>;
				pinctrl-0 = <0x74e 0x74f 0x750 0x751>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x742 0x743>;
				pinctrl-0 = <0x740 0x741>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			tert_mi2s_pinctrl {
				pinctrl-1;
				pinctrl-0;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			lpass_cdc: lpass-cdc {
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				qcom,lpass-cdc-version = <6>;
				clocks = <0x446 0x0 0x447 0x0>;
				qcom,num-macros = <3>;
				#size-cells = <1>;
				#address-cells = <1>;
				compatible = "qcom,lpass-cdc";

				wsa_macro: wsa-macro@3240000 {
					qcom,wsa-swr-gpios = <0x732>;
					reg = <0x3240000 0>;
					qcom,wsa-bcl-pmic-params = [00 03 48];
					qcom,default-clk-id = <6>;
					qcom,thermal-max-state = <11>;
					status = "disabled";
					#cooling-cells = <2>;
					compatible = "qcom,lpass-cdc-wsa-macro";

					swr0: wsa_swr_master {
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						qcom,swr-num-ports = <8>;
						qcom,swr_master_id = <1>;
						qcom,swr-num-dev = <2>;
						clocks = <0x446 0x0 0x447 0x0>;
						interrupts = <0x0 0xaa 0x4>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <0>;
						swrm-io-base = <0x3250000 0>;
						qcom,swr-clock-stop-mode0 = <1>;
						#size-cells = <0>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";
						qcom,dynamic-port-map-supported = <0>;

						wsa883x@02170221 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <2 0x2170221>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <61>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							sound-name-prefix = "SpkrLeft";
							qcom,spkr-sd-n-node = <0x733>;
							compatible = "qcom,wsa883x";
						};

						wsa883x@02170222 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <2 0x2170222>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <61>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							sound-name-prefix = "SpkrRight";
							qcom,spkr-sd-n-node = <0x734>;
							compatible = "qcom,wsa883x";
						};
					};
				};

				rx_macro: rx-macro@3200000 {
					qcom,rx-swr-gpios;
					clock-names = "rx_mclk2_2x_clk";
					reg = <0x3200000 0>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					qcom,rx-bcl-pmic-params = [00 03 48];
					clocks = <0x731 0x0>;
					qcom,default-clk-id = <5>;
					qcom,is-used-swr-gpio = <0>;
					compatible = "qcom,lpass-cdc-rx-macro";

					swr1: rx_swr_master {
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						qcom,swr-num-ports = <6>;
						qcom,swr_master_id = <2>;
						qcom,swr-num-dev = <2>;
						clocks = <0x446 0x0 0x447 0x0>;
						interrupts = <0x0 0x9b 0x4>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <1>;
						swrm-io-base = <0x3210000 0>;
						qcom,swr-clock-stop-mode0 = <1>;
						#size-cells = <0>;
						qcom,swr-port-mapping = <1 9 1 1 10 2 2 13 1 3 11 1 3 12 2 4 14 1 5 15 1 5 16 2 6 33 1>;
						status = "disabled";
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";

						swr_haptics@f0170220 {
							swr-slave-supply = <0x60a>;
							reg = <1 0xf0170220>;
							qcom,rx_swr_ch_map = <0 1 1 0 33>;
							compatible = "qcom,pm8350b-swr-haptics";
						};

						wcd938x-rx-slave {
							reg = <13 0x1170224>;
							compatible = "qcom,wcd938x-slave";
						};
					};
				};

				va_macro: va-macro@33F0000 {
					clock-names = "lpass_audio_hw_vote";
					reg = <0x33f0000 0>;
					qcom,va-swr-gpios;
					clocks = <0x447 0x0>;
					qcom,va-clk-mux-select = <1>;
					qcom,va-dmic-sample-rate = <0x927c0>;
					qcom,default-clk-id = <0>;
					qcom,is-used-swr-gpio = <0>;
					qcom,va-island-mode-muxsel = <0x3420000>;
					compatible = "qcom,lpass-cdc-va-macro";

					swr2: va_swr_master {
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						qcom,swr-mstr-irq-wakeup-capable = <1>;
						qcom,swr-num-ports = <3>;
						qcom,swr_master_id = <3>;
						qcom,swr-num-dev = <5>;
						clocks = <0x446 0x0 0x447 0x0>;
						interrupts = <0x0 0x1f0 0x4 0x0 0x208 0x4>;
						interrupt-names = "swr_master_irq", "swr_wake_irq";
						qcom,mipi-sdw-block-packing-mode = <1>;
						swrm-io-base = <0x33b0000 0>;
						qcom,swr-clock-stop-mode0 = <1>;
						qcom,is-always-on = <1>;
						#size-cells = <0>;
						qcom,swr-port-mapping = <1 34 1 1 35 2 1 36 4 1 37 8 2 38 1 2 39 2 2 40 4 2 41 8 3 42 1 3 43 2 3 44 4 3 45 8>;
						status = "disabled";
						#address-cells = <2>;
						qcom,swr-wakeup-required = <1>;
						compatible = "qcom,swr-mstr";

						dmic_swr@58350222 {
							qcom,swr-dmic-supply = <1>;
							qcom,codec-name = "swr-dmic.03";
							reg = <8 0x58350222>;
							sound-name-prefix = "SWR_MIC2";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350220 {
							qcom,swr-dmic-supply = <3>;
							qcom,codec-name = "swr-dmic.01";
							reg = <8 0x58350220>;
							sound-name-prefix = "SWR_MIC0";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350223 {
							qcom,swr-dmic-supply = <3>;
							qcom,codec-name = "swr-dmic.04";
							reg = <8 0x58350223>;
							sound-name-prefix = "SWR_MIC3";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						dmic_swr@58350221 {
							qcom,swr-dmic-supply = <1>;
							qcom,codec-name = "swr-dmic.02";
							reg = <8 0x58350221>;
							sound-name-prefix = "SWR_MIC1";
							status = "disabled";
							qcom,wcd-handle = <0x730>;
							compatible = "qcom,swr-dmic";
						};

						wcd938x-tx-slave {
							reg = <13 0x1170223>;
							compatible = "qcom,wcd938x-slave";
						};
					};
				};

				tx_macro: tx-macro@3220000 {
					reg = <0x3220000 0>;
					qcom,tx-dmic-sample-rate = <0x249f00>;
					qcom,default-clk-id = <0>;
					qcom,is-used-swr-gpio = <0>;
					compatible = "qcom,lpass-cdc-tx-macro";
				};

				wsa2_macro: wsa2-macro@31E0000 {
					reg = <0x31e0000 0>;
					qcom,wsa2-bcl-pmic-params = [00 03 48];
					qcom,wsa2-swr-gpios = <0x735>;
					qcom,default-clk-id = <7>;
					qcom,thermal-max-state = <11>;
					status = "disabled";
					#cooling-cells = <2>;
					compatible = "qcom,lpass-cdc-wsa2-macro";

					swr3: wsa2_swr_master {
						clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
						qcom,swr-num-ports = <8>;
						qcom,swr_master_id = <4>;
						qcom,swr-num-dev = <2>;
						clocks = <0x446 0x0 0x447 0x0>;
						interrupts = <0x0 0xab 0x4>;
						interrupt-names = "swr_master_irq";
						qcom,mipi-sdw-block-packing-mode = <0>;
						swrm-io-base = <0x31f0000 0>;
						qcom,swr-clock-stop-mode0 = <1>;
						#size-cells = <0>;
						qcom,swr-port-mapping = <1 1 1 2 2 15 3 3 3 4 5 1 5 6 15 6 7 3 7 4 3 8 8 3>;
						#address-cells = <2>;
						compatible = "qcom,swr-mstr";
						qcom,dynamic-port-map-supported = <0>;

						wsa883x@02170221 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <2 0x2170221>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <61>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							sound-name-prefix = "Spkr2Left";
							qcom,spkr-sd-n-node = <0x736>;
							compatible = "qcom,wsa883x_2";
						};

						wsa883x@02170222 {
							qcom,cdc-static-supplies = "cdc-vdd-1p8";
							qcom,cdc-vdd-1p8-current = <0x4e20>;
							reg = <2 0x2170222>;
							qcom,cdc-vdd-1p8-voltage = <1800000 1800000>;
							cdc-vdd-1p8-supply = <61>;
							qcom,lpass-cdc-handle = <&lpass_cdc>;
							sound-name-prefix = "Spkr2Right";
							qcom,spkr-sd-n-node = <0x737>;
							compatible = "qcom,wsa883x_2";
						};
					};
				};

				wcd938x-codec {
					qcom,cdc-static-supplies = "cdc-vdd-rxtx", "cdc-vddio", "cdc-vdd-buck", "cdc-vdd-mic-bias";
					qcom,cdc-vdd-rxtx-voltage = <1800000 1800000>;
					cdc-vdd-rxtx-supply = <61>;
					qcom,cdc-micbias4-mv = <0x708>;
					qcom,cdc-vddio-current = <0x7530>;
					qcom,cdc-micbias1-mv = <0x708>;
					qcom,cdc-micbias2-mv = <0x708>;
					qcom,split-codec = <1>;
					qcom,cdc-vdd-rxtx-current = <0x7530>;
					cdc-vdd-mic-bias-supply = <&pm8350c_bob>;
					qcom,wcd-rst-gpio-node = <0x738>;
					qcom,swr-tx-port-params = <0 1 0 2 1 0 1 0 0 1 1 0 1 0 1 0 0 1 2 0 1 0 2 0 1 0 1 0 1 0 1 0>;
					qcom,tx_swr_ch_map = <0 18 1 0 34 0 19 2 0 35 1 20 1 0 36 1 21 2 0 37 2 22 1 0 38 2 23 2 0 39 2 17 4 0 40 2 24 4 0 40 2 25 8 0 41 3 26 1 0 42 3 27 2 0 43 3 28 4 0 44 3 29 8 0 45>;
					qcom,cdc-micbias3-mv = <0x708>;
					qcom,cdc-vdd-buck-current = <0x9eb10>;
					qcom,cdc-vdd-mic-bias-current = <0x7530>;
					qcom,rx-slave = <0x739>;
					qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
					qcom,cdc-vdd-mic-bias-voltage = [02 4b 00 02 4b 00];
					cdc-vddio-supply = <61>;
					qcom,tx-slave = <0x73a>;
					status = "disabled";
					qcom,cdc-vddio-voltage = <1800000 1800000>;
					cdc-vdd-buck-supply = <61>;
					qcom,rx_swr_ch_map = <0 9 1 0 9 0 10 2 0 10 1 13 1 0 13 2 11 1 0 11 2 12 2 0 12 3 14 1 0 14 4 15 1 0 15 4 16 2 0 16>;
					compatible = "qcom,wcd938x-codec";
				};

				lpass-cdc-clk-rsc-mngr {
					clock-names = "tx_core_clk", "rx_core_clk", "wsa_core_clk", "va_core_clk", "wsa2_core_clk", "rx_tx_core_clk", "wsa_tx_core_clk", "wsa2_tx_core_clk";
					qcom,va_mclk_mode_muxsel = <0x3420000>;
					qcom,rx_mclk_mode_muxsel = <0x33a40d8>;
					clocks = <0x728 0x0 0x729 0x0 0x72a 0x0 0x72b 0x0 0x72c 0x0 0x72d 0x0 0x72e 0x0 0x72f 0x0>;
					qcom,wsa_mclk_mode_muxsel = <0x33a20e0>;
					qcom,fs-gen-sequence = <0x3000 1 1 0x3004 3 3 0x3004 3 1 0x3080 2 2>;
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};
			};

			cdc_dmic45_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x760 0x761>;
				pinctrl-0 = <0x75e 0x75f>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			msm_audio_ion: qcom,msm-audio-ion {
				dma-coherent;
				iommus = <92 0x1801 0>;
				qcom,smmu-enabled;
				qcom,smmu-version = <2>;
				qcom,smmu-sid-mask = <0 15>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				compatible = "qcom,msm-audio-ion";
			};

			cdc_dmic67_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x764 0x765>;
				pinctrl-0 = <0x762 0x763>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic01_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x758 0x759>;
				pinctrl-0 = <0x756 0x757>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			cdc_dmic23_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x75c 0x75d>;
				pinctrl-0 = <0x75a 0x75b>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			quat_mi2s_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x76d 0x76e 0x76f>;
				qcom,tlmm-pins = <&ufsphy_mem>;
				pinctrl-0 = <0x76a 0x76b 0x76c>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			msm_audio_ion_cma: qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
			};

			waipio_snd: sound {
				clock-names = "lpass_audio_hw_vote";
				qcom,wcn-bt = <1>;
				qcom,quat-mi2s-gpios = <0x73f>;
				qcom,msm-mbhc-hphl-swh = <0>;
				qcom,msm_audio_ssr_devs = <0x4c4 0x4b8 0x4b9>;
				qcom,auxpcm-audio-intf = <1>;
				qcom,model = "waipio-mtp-snd-card";
				asoc-codec = <0x452 0x4b9>;
				qcom,upd_backends_used = "wcd";
				qcom,ext-disp-audio-rx = <1>;
				qcom,msm-mbhc-gnd-swh = <0>;
				qcom,afe-rxtx-lb = <0>;
				clocks = <0x447 0x0>;
				qcom,mi2s-tdm-is-hw-vote-needed = <1 0 1 0 0 0>;
				qcom,upd_lpass_reg_addr = <0x3200418 0x33b0300>;
				qcom,msm-mi2s-master = <1 1 1 1 1 1>;
				qcom,tdm-max-slots = <4>;
				qcom,tdm-audio-intf = <1>;
				qcom,cdc-dmic45-gpios = <0x73d>;
				fsa4480-i2c-handle;
				qcom,mi2s-audio-intf = <1>;
				qcom,cdc-dmic23-gpios = <0x73c>;
				qcom,tdm-clk-attribute = <1 1 1 1 1 1>;
				subpcb-det-upper-gpio = <60 107 0>;
				qcom,audio-routing = "TX DMIC0", "Digital Mic0", "TX DMIC1", "Digital Mic1", "TX DMIC2", "Digital Mic2", "TX DMIC3", "Digital Mic3", "TX DMIC4", "Digital Mic4", "TX DMIC5", "Digital Mic5", "VA DMIC0", "Digital Mic0", "VA DMIC1", "Digital Mic1", "VA DMIC2", "Digital Mic2", "VA DMIC3", "Digital Mic3", "VA DMIC4", "Digital Mic4", "VA DMIC5", "Digital Mic5";
				qcom,wsa-max-devs = <0>;
				qcom,pri-mi2s-gpios = <0x73e>;
				qcom,wcd-disabled = <1>;
				qcom,msm-mbhc-usbc-audio-supported = <0>;
				asoc-codec-names = "msm-stub-codec.1", "lpass-cdc";
				qcom,cdc-dmic01-gpios = <0x73b>;
				qcom,mi2s-clk-attribute = <1 1 1 1 1 1>;
				qcom,upd_ear_pa_reg_addr = <0x300a>;
				qcom,tert-mi2s-gpios;
				compatible = "qcom,waipio-asoc-snd";
			};

			pri_mi2s_pinctrl {
				pinctrl-1 = <650 652 654 656>;
				pinctrl-0 = <0x766 0x767 0x768 0x769>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			wsa2_swr_clk_data_pinctrl {
				qcom,lpi-gpios;
				pinctrl-1 = <0x746 0x747>;
				pinctrl-0 = <0x744 0x745>;
				#gpio-cells = <0>;
				pinctrl-names = "aud_active", "aud_sleep";
				status = "disabled";
				compatible = "qcom,msm-cdc-pinctrl";
			};

			lpi_tlmm: lpi_pinctrl@3440000 {
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				reg = <0x3440000 0>;
				qcom,slew-reg = <0x34da000 0>;
				qcom,gpios-count = <23>;
				clocks = <0x446 0x0 0x447 0x0>;
				gpio-controller;
				#gpio-cells = <2>;
				qcom,lpi-offset-tbl = <0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				qcom,lpi-slew-offset-tbl = <0 2 4 8 10 12 0 0 0 0 16 18 0 0 6 20 22 0 0 0 0 0 0>;
				compatible = "qcom,lpi-pinctrl";

				tx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio2";
					};
				};

				lpi_aux2_sd1 {

					lpi_aux2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
							output-high;
						};
					};

					lpi_aux2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio16";
						};
					};
				};

				rx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio5";
					};
				};

				tx_swr_data0_active {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio1";
					};
				};

				rx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio3";
					};
				};

				lpi_aux2_ws {

					lpi_aux2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
							output-high;
						};
					};

					lpi_aux2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				lpi_aux1_sck {

					lpi_aux1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio6";
						};
					};

					lpi_aux1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
							output-high;
						};
					};
				};

				quat_mi2s_sck {

					quat_mi2s_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_mi2s_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				lpi_aux1_ws {

					lpi_aux1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio7";
						};
					};

					lpi_aux1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
							output-high;
						};
					};
				};

				tx_swr_clk_sleep {

					mux {
						bias-pull-down;
						function = "func1";
						input-enable;
						pins = "gpio0";
					};

					config {
						drive-strength = <2>;
						pins = "gpio0";
					};
				};

				lpi_aux2_sck {

					lpi_aux2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_aux2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				lpi_i2s1_sd0 {

					lpi_i2s1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_i2s1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				dmic23_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio8";
					};
				};

				quat_aux_sd0 {

					quat_aux_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio2";
						};
					};

					quat_aux_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
							output-high;
						};
					};
				};

				lpi_aux3_sd0 {

					lpi_aux3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_aux3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				dmic01_clk_active {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						drive-strength = <2>;
						pins = "gpio6";
						output-high;
					};
				};

				rx_swr_data1_sleep {

					mux {
						function = "func1";
						pins = "gpio5";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio5";
					};
				};

				lpi_aux3_sck {

					lpi_aux3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
							output-high;
						};
					};

					lpi_aux3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio19";
						};
					};
				};

				wsa_swr_clk_pin {

					wsa_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio10";
						};
					};

					wsa_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio10";
						};
					};
				};

				lpi_i2s3_sd0 {

					lpi_i2s3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_i2s3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				rx_swr_data_sleep {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio4";
					};
				};

				lpi_aux1_sd0 {

					lpi_aux1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_aux1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				rx_swr_data_active {

					mux {
						function = "func1";
						pins = "gpio4";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				lpi_aux3_sd1 {

					lpi_aux3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio22";
						};
					};

					lpi_aux3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
							output-high;
						};
					};
				};

				quat_mi2s_sd1 {

					quat_mi2s_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
							output-high;
						};
					};

					quat_mi2s_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio3";
						};
					};
				};

				dmic67_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio17";
					};
				};

				tx_swr_data1_active {

					mux {
						function = "func1";
						pins = "gpio2";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio2";
					};
				};

				lpi_aux1_sd1 {

					lpi_aux1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio9";
						};
					};

					lpi_aux1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
							output-high;
						};
					};
				};

				dmic67_data_sleep {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio18";
					};
				};

				dmic67_clk_active {

					mux {
						function = "func1";
						pins = "gpio17";
					};

					config {
						drive-strength = <8>;
						pins = "gpio17";
						output-high;
					};
				};

				quat_aux_sd3 {

					quat_aux_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio5";
						};
					};

					quat_aux_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
							output-high;
						};
					};
				};

				lpi_tdm1_ws {

					lpi_tdm1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
							output-high;
						};
					};

					lpi_tdm1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio7";
						};
					};
				};

				quat_mi2s_ws {

					quat_mi2s_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
							output-high;
						};
					};

					quat_mi2s_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio1";
						};
					};
				};

				lpi_aux3_ws {

					lpi_aux3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio20";
						};
					};

					lpi_aux3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
							output-high;
						};
					};
				};

				lpi_i2s3_ws {

					lpi_i2s3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
							output-high;
						};
					};

					lpi_i2s3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio20";
						};
					};
				};

				dmic45_clk_active {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						drive-strength = <2>;
						pins = "gpio12";
						output-high;
					};
				};

				dmic01_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio6";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio6";
					};
				};

				lpi_i2s3_sd1 {

					lpi_i2s3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio22";
						};
					};

					lpi_i2s3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
							output-high;
						};
					};
				};

				dmic23_data_sleep {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio9";
					};
				};

				lpi_tdm3_sd0 {

					lpi_tdm3_sd0_active {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio21";
							output-high;
						};
					};

					lpi_tdm3_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio21";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio21";
						};
					};
				};

				dmic23_clk_active {

					mux {
						function = "func1";
						pins = "gpio8";
					};

					config {
						drive-strength = <2>;
						pins = "gpio8";
						output-high;
					};
				};

				quat_aux_sck {

					quat_aux_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_aux_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				quat_mi2s_sd3 {

					quat_mi2s_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
							output-high;
						};
					};

					quat_mi2s_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio5";
						};
					};
				};

				dmic23_data_active {

					mux {
						function = "func1";
						pins = "gpio9";
					};

					config {
						drive-strength = <2>;
						input-enable;
						pins = "gpio9";
					};
				};

				tx_swr_data2_active {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-bus-hold;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio14";
					};
				};

				quat_tdm_sd1 {

					quat_tdm_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
							output-high;
						};
					};

					quat_tdm_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio3";
						};
					};
				};

				quat_tdm_sd3 {

					quat_tdm_sd3_active {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio5";
							output-high;
						};
					};

					quat_tdm_sd3_sleep {

						mux {
							function = "func3";
							pins = "gpio5";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio5";
						};
					};
				};

				lpi_i2s1_sck {

					lpi_i2s1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio6";
						};
					};

					lpi_i2s1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
							output-high;
						};
					};
				};

				lpi_i2s2_sck {

					lpi_i2s2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_i2s2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				quat_aux_sd1 {

					quat_aux_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio3";
						};
					};

					quat_aux_sd1_active {

						mux {
							function = "func2";
							pins = "gpio3";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio3";
							output-high;
						};
					};
				};

				lpi_tdm1_sck {

					lpi_tdm1_sck_active {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio6";
							output-high;
						};
					};

					lpi_tdm1_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio6";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio6";
						};
					};
				};

				lpi_i2s1_ws {

					lpi_i2s1_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio7";
						};
					};

					lpi_i2s1_ws_active {

						mux {
							function = "func2";
							pins = "gpio7";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio7";
							output-high;
						};
					};
				};

				quat_aux_sd2 {

					quat_aux_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
							output-high;
						};
					};

					quat_aux_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio4";
						};
					};
				};

				quat_aux_ws {

					quat_aux_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio1";
						};
					};

					quat_aux_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
							output-high;
						};
					};
				};

				tx_swr_clk_active {

					mux {
						function = "func1";
						pins = "gpio0";
					};

					config {
						bias-disable;
						slew-rate = <1>;
						drive-strength = <4>;
						pins = "gpio0";
					};
				};

				dmic01_data_sleep {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio7";
					};
				};

				lpi_tdm2_ws {

					lpi_tdm2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio11";
						};
					};

					lpi_tdm2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
							output-high;
						};
					};
				};

				wsa2_swr_clk_pin {

					wsa2_swr_clk_active {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-disable;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio15";
						};
					};

					wsa2_swr_clk_sleep {

						mux {
							function = "func2";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				quat_tdm_ws {

					quat_tdm_ws_active {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio1";
							output-high;
						};
					};

					quat_tdm_ws_sleep {

						mux {
							function = "func2";
							pins = "gpio1";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio1";
						};
					};
				};

				lpi_i2s1_sd1 {

					lpi_i2s1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
							output-high;
						};
					};

					lpi_i2s1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio9";
						};
					};
				};

				tx_swr_data0_sleep {

					mux {
						function = "func1";
						pins = "gpio1";
					};

					config {
						bias-bus-hold;
						drive-strength = <2>;
						input-enable;
						pins = "gpio1";
					};
				};

				rx_swr_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio3";
					};
				};

				quat_tdm_sck {

					quat_tdm_sck_sleep {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio0";
						};
					};

					quat_tdm_sck_active {

						mux {
							function = "func2";
							pins = "gpio0";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio0";
							output-high;
						};
					};
				};

				lpi_tdm3_ws {

					lpi_tdm3_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio20";
						};
					};

					lpi_tdm3_ws_active {

						mux {
							function = "func1";
							pins = "gpio20";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio20";
							output-high;
						};
					};
				};

				lpi_tdm2_sd0 {

					lpi_tdm2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_tdm2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				lpi_i2s2_sd0 {

					lpi_i2s2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_i2s2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				lpi_tdm1_sd1 {

					lpi_tdm1_sd1_active {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio9";
							output-high;
						};
					};

					lpi_tdm1_sd1_sleep {

						mux {
							function = "func2";
							pins = "gpio9";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio9";
						};
					};
				};

				lpi_tdm3_sd1 {

					lpi_tdm3_sd1_active {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio22";
							output-high;
						};
					};

					lpi_tdm3_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio22";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio22";
						};
					};
				};

				lpi_tdm3_sck {

					lpi_tdm3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio19";
						};
					};

					lpi_tdm3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
							output-high;
						};
					};
				};

				lpi_i2s3_sck {

					lpi_i2s3_sck_active {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio19";
							output-high;
						};
					};

					lpi_i2s3_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio19";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio19";
						};
					};
				};

				wsa_swr_data_pin {

					wsa_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio11";
						};
					};

					wsa_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				lpi_tdm1_sd0 {

					lpi_tdm1_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio8";
						};
					};

					lpi_tdm1_sd0_active {

						mux {
							function = "func2";
							pins = "gpio8";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio8";
							output-high;
						};
					};
				};

				dmic45_clk_sleep {

					mux {
						function = "func1";
						pins = "gpio12";
					};

					config {
						output-low;
						bias-disable;
						drive-strength = <2>;
						pins = "gpio12";
					};
				};

				tx_swr_data2_sleep {

					mux {
						function = "func1";
						pins = "gpio14";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio14";
					};
				};

				dmic01_data_active {

					mux {
						function = "func1";
						pins = "gpio7";
					};

					config {
						drive-strength = <2>;
						input-enable;
						pins = "gpio7";
					};
				};

				lpi_aux2_sd0 {

					lpi_aux2_sd0_active {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio15";
							output-high;
						};
					};

					lpi_aux2_sd0_sleep {

						mux {
							function = "func1";
							pins = "gpio15";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio15";
						};
					};
				};

				quat_mi2s_sd2 {

					quat_mi2s_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
							output-high;
						};
					};

					quat_mi2s_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio4";
						};
					};
				};

				quat_tdm_sd2 {

					quat_tdm_sd2_sleep {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio4";
						};
					};

					quat_tdm_sd2_active {

						mux {
							function = "func2";
							pins = "gpio4";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio4";
							output-high;
						};
					};
				};

				dmic67_data_active {

					mux {
						function = "func1";
						pins = "gpio18";
					};

					config {
						drive-strength = <8>;
						input-enable;
						pins = "gpio18";
					};
				};

				lpi_tdm2_sck {

					lpi_tdm2_sck_sleep {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio10";
						};
					};

					lpi_tdm2_sck_active {

						mux {
							function = "func1";
							pins = "gpio10";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio10";
							output-high;
						};
					};
				};

				quat_mi2s_sd0 {

					quat_mi2s_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
							output-high;
						};
					};

					quat_mi2s_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio2";
						};
					};
				};

				dmic45_data_sleep {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio13";
					};
				};

				wsa2_swr_data_pin {

					wsa2_swr_data_active {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-bus-hold;
							slew-rate = <1>;
							drive-strength = <2>;
							pins = "gpio16";
						};
					};

					wsa2_swr_data_sleep {

						mux {
							function = "func2";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio16";
						};
					};
				};

				lpi_i2s2_sd1 {

					lpi_i2s2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio16";
						};
					};

					lpi_i2s2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
							output-high;
						};
					};
				};

				lpi_i2s2_ws {

					lpi_i2s2_ws_active {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio11";
							output-high;
						};
					};

					lpi_i2s2_ws_sleep {

						mux {
							function = "func1";
							pins = "gpio11";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio11";
						};
					};
				};

				quat_tdm_sd0 {

					quat_tdm_sd0_sleep {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio2";
						};
					};

					quat_tdm_sd0_active {

						mux {
							function = "func2";
							pins = "gpio2";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio2";
							output-high;
						};
					};
				};

				dmic45_data_active {

					mux {
						function = "func1";
						pins = "gpio13";
					};

					config {
						drive-strength = <2>;
						input-enable;
						pins = "gpio13";
					};
				};

				lpi_tdm2_sd1 {

					lpi_tdm2_sd1_sleep {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-pull-down;
							drive-strength = <2>;
							input-enable;
							pins = "gpio16";
						};
					};

					lpi_tdm2_sd1_active {

						mux {
							function = "func1";
							pins = "gpio16";
						};

						config {
							bias-disable;
							drive-strength = <8>;
							pins = "gpio16";
							output-high;
						};
					};
				};
			};
		};

		wsa2_spkr_en2_pinctrl {
			pinctrl-1 = <&spkr2_2_sd_n_sleep>;
			pinctrl-0 = <&spkr2_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		ddr_freq_table: ddr-freq-table {
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30c460>;
		};

		va_mini_dump {
			memory-region = <&va_md_mem>;
			status = "ok";
			compatible = "qcom,va-minidump";
		};

		riscv_cti: cti@1382b000 {
			clock-names = "apb_pclk";
			reg = <0x1382b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-riscv_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		lpass_core_hw_vote: vote_lpass_core_hw {
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <9>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,mdss_mdp@ae00000 {
			qcom,sde-vdc-size = <16>;
			#interrupt-cells = <1>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000>;
			qcom,sde-dspp-rc-size = <&qupv3_se15_i2c_active>;
			qcom,sde-mixer-linewidth = <0xa00>;
			clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			qcom,sde-mixer-pair-mask = <2 1 4 3 6 5 8 7>;
			qcom,sde-qos-refresh-rates = <120 240>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 2 0x76a7000 6 0x1da9c000 16>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-max-bw-low-kbps = <8 0xcf8500 7 0xcf8500>;
			qcom,sde-vdc-enc-size = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-has-dim-layer;
			qcom,sde-intf-tear-irq-off = <0 0x36800 0x37800 0>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys";
			qcom,sde-qseed-scalar-version = <0x3001>;
			qcom,sde-dither-off = <224 224 224 224 224 224 224 224>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-wb-clk-ctrl = <700 16>;
			qcom,sde-macrotile-mode = <1>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-has-dest-scaler;
			qcom,sde-cdm-size = <&sdsp_mem>;
			qcom,sde-dsc-enc = <256 512 256 512>;
			qcom,sde-vdc-ctl-size = <16>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-reg-dma-off = <0 1024>;
			qcom,sde-vbif-off = <0>;
			qcom,sde-has-src-split;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-len = <&dai_sen_auxpcm>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800>;
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-dspp-ltm-version = <0x10001>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-qos-cpu-mask-performance = <15>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-dsc-ctl-size = <16>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x66800 0x66c00>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-panic-per-pipe;
			qcom,sde-sspp-clk-ctrl = <684 0 692 0 700 0 708 0 684 8 692 8 700 8 708 8>;
			qcom,sde-sspp-excl-rect = <1 1 1 1 1 1 1 1>;
			qcom,sde-uidle-size = <112>;
			qcom,sde-dither-version = <0x20000>;
			interrupt-controller;
			qcom,sde-wb-id = <2>;
			qcom,sde-creq-lut = <0x112234 0x45566777 0x112236 0x67777777 0x112234 0x45566777 0x112236 0x67777777 0 0 0 0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0 0x77776541 0 0x123445 0x56677777 0x123667 0x77777777 0x123445 0x56677777 0x123667 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0x2344455 0x56667777 0x2366677 0x77777777 0 0 0 0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0 0x77776541 0 0x2344455 0x56667777 0x2366677 0x77777777 0x123445 0x56677777 0x123667 0x77777777>;
			qcom,sde-vdc-off = <0x7c000>;
			qcom,sde-mixer-blend-op-off = <32 56 80 104 128 152 176 200 224 248 272>;
			qcom,sde-reg-dma-clk-ctrl = <700 20>;
			qcom,sde-dsc-pair-mask = <2 1 4 3>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-lm-noise-off = <&llcc_pmu>;
			qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 6>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-merge-3d-size = <16>;
			clocks = <0x24 0x1b 0x24 0x1c 0x24 0x1d 0x26 0x1 0x26 0x3c 0x26 0x3d 0x26 0x4b 0x26 0x3f 0x26 0x46>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x66f00>;
			interrupts = <0x0 0x53 0x4>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-ubwc-version = <&cpu1>;
			qcom,sde-pp-merge-3d-id = <0 0 1 1 2 2 3 3>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-dspp-demura-size = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-has-cdp;
			qcom,sde-dest-scaler-off = <0x800 0x1000>;
			qcom,sde-sspp-smart-dma-priority = <5 6 7 8 1 2 3 4>;
			qcom,sde-intf-size = <&qupv3_se2_spi_pins>;
			clock-max-rate = <0 0 0 0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x11e1a300>;
			mmcx-supply = <34>;
			interconnects = <0x340 0x17 0x49 0x235 0x340 0x17 0x49 0x235 0x46 0x3 0x46 0x200 0x49 0x2 0xa3 0x20d>;
			qcom,sde-min-llcc-ib-kbps = <0>;
			qcom,sde-has-idle-pc;
			qcom,sde-dsc-enc-size = <&qupv3_se15_i2c_active>;
			qcom,sde-highest-bank-bit = <8 3 7 2>;
			qcom,sde-dspp-spr-size = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-reg-bus,vectors-KBps = <0 0 0 0x12110 0 0x24220 0 0x40b28>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma";
			qcom,sde-qos-cpu-irq-latency = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-max-trusted-vm-displays = <1>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-vbif-default-ot-wr-limit = <16>;
			qcom,sde-wb-clk-status = <956 20>;
			qcom,sde-ib-bw-vote = <0x2625a0 0 0xc3500>;
			qcom,sde-cdp-setting = <1 1 1 0>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-vbif-qos-cwb-remap = <3 3 4 4 5 5 6 6>;
			qcom,sde-pp-size = <&qupv3_se3_spi_active>;
			qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "none", "none", "dcwb", "dcwb";
			qcom,sde-uidle-off = <0x80000>;
			clock-rate = <0 0 0 0 0x1dcd6500 0x1dcd6500 0x124f800 0x1dcd6500 0x124f800>;
			qcom,sde-smart-panel-align-mode = <12>;
			qcom,sde-dspp-demura-off = <0x15600 0x14800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-sspp-xin-id = <0 4 8 12 1 5 9 13>;
			qcom,sde-dram-channels = <2>;
			qcom,sde-pp-cwb = <0 0 0 0 0 0 1 1>;
			qcom,sde-num-nrt-paths = <0>;
			qcom,sde-reg-dma-xin-id = <7>;
			qcom,sde-qos-cpu-dma-latency = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-vbif-id = <0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			clock-mmrm = <0 0 0 0 0 61 0 0 0>;
			qcom,sde-dspp-top-size = <128>;
			qcom,sde-pipe-order-version = <1>;
			qcom,sde-cwb-dither = <0 0 0 0 0 0 1 1>;
			qcom,sde-mixer-blendstages = <11>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-dsc-size = <16>;
			qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-sspp-src-size = <&bwmon_llcc>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-vdc-enc = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dither-size = <32>;
			qcom,sde-mixer-size = <&cpu1>;
			qcom,sde-dest-scaler-top-size = <28>;
			qcom,sde-pp-slave = <0 0 0 0 0 0 0 0>;
			qcom,sde-ctl-size = <&funnel_aoss_in_funnel_qdss>;
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
			connectors = <0x4ff 0x500 0x501 0x502 0x503 0x504 0x505>;
			qcom,sde-dspp-rc-off = <0x15800 0x14c00>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-danger-lut = <0x3ffff 0x3ffff 0 0 0 0x3fffff 0x3fffff 0x3ffffff 0x3ffffff 0 0 0 0x3ffffff 0x3fffff>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f>;
			qcom,sde-reg-dma-id = <0 1>;
			qcom,sde-max-bw-high-kbps = <8 0x115b5c0 7 0x115b5c0>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-off = <0x1000>;
			qcom,sde-vdc-ctl = <0xf00>;
			qcom,sde-safe-lut = <0xfe00 0xfe00 0xffff 1 1023 0xf800 0xf800 0xe000 0xe000 0xffff 1 1023 0xe000 0xf800>;
			qcom,sde-ubwc-swizzle = <6>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-wb-xin-id = <6>;
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none", "none", "none";
			qcom,sde-wb-size = <&qupv3_se4_spi_pins>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-qos-cpu-mask = <3>;
			qcom,sde-dsc-native422-supp = <0 0 1 1>;
			qcom,sde-ubwc-bw-calc-version = <1>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
			qcom,sde-ubwc-static = <1>;
			#cooling-cells = <2>;
			qcom,sde-vdc-hw-rev = "vdc_1_2";
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;
			compatible = "qcom,sde-kms";
			qcom,sde-sspp-clk-status = <688 0 696 0 704 0 712 0 688 12 696 12 712 12 712 14>;

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-top-off = <0x800>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-fp16-igc = <512 0x10000>;
					cell-index = <0>;
					qcom,sde-fp16-csc = <512 0x10000>;
				};

				dgm@1 {
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-fp16-igc = <512 0x10000>;
					cell-index = <1>;
					qcom,sde-fp16-csc = <512 0x10000>;
				};
			};

			Q4_S6E3XA2_AMF756BQ01 {
				ss,mafpc = <0x50b>;
				samsung,flash_loading_check_revA = <0x57093078 0x46302030 0x78354120 0x30783541 0xa572030 0x78423020 0x30783030 0x20307832 0x32203078 0x39340a52 0x20307839 0x34203078 0x30310a57 0x20307846 0x30203078 0x41352030 0x78413500>;
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 36 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x3d0900>;
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 07 95 02 00 50];
				qcom,mdss-brightness-max-level = <&funnel_aoss_in_funnel_qdss>;
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 b3 02 00 50];
				samsung,pll_ssc_disabled;
				samsung,aod_candela_map_table_revA = <0 0 11 0 1 1 12 28 0 10 2 29 49 0 30 3 50 255 0 60>;
				samsung,xtalk_on_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 35 31 20 30 78 30 30 20 30 78 30 39 0a 57 20 30 78 46 34 20 30 78 30 36 0a 57 20 30 78 46 37 20 30 78 30 46 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,poc_image_size = <0x4000>;
				samsung,poc_write_loop_256byte_tx_cmds_revA = <0x29000000 0x816c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				samsung,lpm_on_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 40 f4 29 00 00 00 00 00 02 f4 2c 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				ss,self_display = <0x50a>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00 00];
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 40 f4 29 00 00 00 00 00 02 f4 2c 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00 00];
				samsung,manual_aor_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 05 68 00 00 00 01 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 00];
				samsung,ssr_tx_cmds_revA = [00];
				qcom,dsi-ctrl-num = <0>;
				samsung,mcd_off_tx_cmds_revA = [57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 34 20 30 78 30 45 0a 57 20 30 78 42 30 20 30 78 30 31 20 30 78 34 32 20 30 78 43 42 0a 57 20 30 78 43 42 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 39 39 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 39 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 64 65 6c 61 79 20 31 30 30 6d 73 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,gct_lv_tx_cmds_revA = [57 09 09 30 78 39 46 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 30 31 0a 44 45 4c 41 59 20 31 32 30 6d 73 0a 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 31 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 41 20 30 78 43 31 0a 57 20 30 78 43 31 20 30 78 43 30 0a 57 20 30 78 42 30 20 30 78 30 33 20 30 78 37 45 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 33 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 38 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 34 30 20 30 78 30 31 20 30 78 30 30 20 30 78 35 30 0a 57 20 30 78 31 31 0a 44 45 4c 41 59 20 31 32 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 41 20 30 78 43 31 0a 57 20 30 78 43 31 20 30 78 30 30 0a 57 20 30 78 46 31 20 30 78 46 31 20 30 78 41 32 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 44 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 31 34 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 31 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 37 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 35 33 20 30 78 32 30 0a 57 20 30 78 39 44 20 30 78 30 31 0a 57 20 30 78 39 45 0a 20 20 20 30 78 31 31 20 30 78 30 30 20 30 78 30 30 20 30 78 38 39 20 30 78 33 30 20 30 78 38 30 20 30 78 30 37 20 30 78 31 34 0a 20 20 20 30 78 30 38 20 30 78 38 30 20 30 78 30 30 20 30 78 39 37 20 30 78 30 34 20 30 78 34 30 20 30 78 30 34 20 30 78 34 30 0a 20 20 20 30 78 30 32 20 30 78 30 30 20 30 78 30 33 20 30 78 32 31 20 30 78 30 30 20 30 78 32 30 20 30 78 31 33 20 30 78 43 31 0a 20 20 20 30 78 30 30 20 30 78 30 46 20 30 78 30 30 20 30 78 30 43 20 30 78 30 30 20 30 78 41 34 20 30 78 30 30 20 30 78 35 35 0a 20 20 20 30 78 31 38 20 30 78 30 30 20 30 78 31 30 20 30 78 44 30 20 30 78 30 33 20 30 78 30 43 20 30 78 32 30 20 30 78 30 30 0a 20 20 20 30 78 30 36 20 30 78 30 42 20 30 78 30 42 20 30 78 33 33 20 30 78 30 45 20 30 78 31 43 20 30 78 32 41 20 30 78 33 38 0a 20 20 20 30 78 34 36 20 30 78 35 34 20 30 78 36 32 20 30 78 36 39 20 30 78 37 30 20 30 78 37 37 20 30 78 37 39 20 30 78 37 42 0a 20 20 20 30 78 37 44 20 30 78 37 45 20 30 78 30 31 20 30 78 30 32 20 30 78 30 31 20 30 78 30 30 20 30 78 30 39 20 30 78 34 30 0a 20 20 20 30 78 30 39 20 30 78 42 45 20 30 78 31 39 20 30 78 46 43 20 30 78 31 39 20 30 78 46 41 20 30 78 31 39 20 30 78 46 38 0a 20 20 20 30 78 31 41 20 30 78 33 38 20 30 78 31 41 20 30 78 37 38 20 30 78 31 41 20 30 78 42 36 20 30 78 32 41 20 30 78 46 36 0a 20 20 20 30 78 32 42 20 30 78 33 34 20 30 78 32 42 20 30 78 37 34 20 30 78 33 42 20 30 78 37 34 20 30 78 36 42 20 30 78 46 34 0a 20 20 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 34 0a 44 45 4c 41 59 20 35 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 36 20 30 78 46 34 0a 57 20 30 78 46 34 20 30 78 30 35 0a 57 20 30 78 46 45 20 30 78 38 30 0a 57 20 30 78 46 45 20 30 78 30 30 0a 44 45 4c 41 59 20 35 30 6d 73 0a 57 20 30 78 32 43 20 30 78 30 30 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 37 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 31 35 30 6d 73 0a 52 20 30 78 41 46 20 30 78 30 31 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 31 35 30 6d 73 0a 52 20 30 78 41 46 20 30 78 30 31 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 36 20 30 78 46 34 0a 57 20 30 78 46 34 20 30 78 30 30 0a 57 20 30 78 46 45 20 30 78 38 30 0a 57 20 30 78 46 45 20 30 78 30 30 0a 57 20 30 78 39 46 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 31 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 00];
				samsung,mipisel-gpio = <60 22 0>;
				samsung,poc_write_addr_idx = <6 7 8>;
				qcom,display-type = "primary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 08 68 29 01 00 00 00 00 04 68 55 40 ff 29 00 00 00 00 00 04 b0 01 16 68 29 01 00 00 00 00 05 68 00 00 1f 00 29 01 00 00 00 00 02 55 02];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMF756BQ01";
				samsung,micro_short_test_off_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 39 30 0a 57 20 30 78 42 46 20 30 78 30 30 20 30 78 30 37 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,lpm-power-control-supply-max-voltage = <1600000>;
				samsung,lpm_1nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 00 22];
				label = "Q4_S6E3XA2_AMF756BQ01";
				samsung,poc_pre_erase_sector_tx_cmds_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000f 0x2c003>;
				samsung,poc_write_loop_cnt = <128>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 66 01 00 17];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00 00];
				qcom,mdss-brightness-default-level = <&qupv3_se14_spi_sleep>;
				samsung,poc_erase_sector_addr_idx = <6 7 8>;
				samsung,gray_spot_test_on_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 38 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 37 20 30 78 36 36 0a 57 20 30 78 36 36 20 30 78 31 46 0a 57 20 30 78 46 37 20 30 78 30 46 0a 44 45 4c 41 59 20 31 30 30 6d 73 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,support_early_id_read;
				samsung,gct_ecc_rx_cmds_revA = [57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 20 20 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 46 38 0a 52 20 30 78 46 38 20 30 78 30 33 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,hbm_candela_map_table_revA = <0 256 256 0x807 502 1 257 257 0x80e 504 2 258 258 0x815 506 3 259 259 0x81c 508 4 260 260 0x823 510 5 261 261 0x82a 512 6 262 262 0x831 514 7 263 263 0x838 516 8 264 264 0x83f 518 9 265 265 0x846 520 10 266 266 0x84d 521 11 267 267 0x854 523 12 268 268 0x85b 525 13 269 269 0x862 527 14 270 270 0x869 529 15 271 271 0x870 531 16 272 272 0x877 533 17 273 273 0x87e 535 18 274 274 0x885 537 19 275 275 0x88d 539 20 276 276 0x894 541 21 277 277 0x89b 543 22 278 278 0x8a2 545 23 279 279 0x8a9 547 24 280 280 0x8b0 549 25 281 281 0x8b7 551 26 282 282 0x8be 553 27 283 283 0x8c5 555 28 284 284 0x8cc 557 29 285 285 0x8d3 559 30 286 286 0x8da 561 31 287 287 0x8e1 563 32 288 288 0x8e8 565 33 289 289 0x8ef 567 34 290 290 0x8f6 569 35 291 291 0x8fd 571 36 292 292 0x904 573 37 293 293 0x90b 574 38 294 294 0x912 576 39 295 295 0x919 578 40 296 296 0x920 580 41 297 297 0x927 582 42 298 298 0x92e 584 43 299 299 0x935 586 44 300 300 0x93c 588 45 301 301 0x943 590 46 302 302 0x94a 592 47 303 303 0x951 594 48 304 304 0x958 596 49 305 305 0x95f 598 50 306 306 0x966 600 51 307 307 0x96d 602 52 308 308 0x974 604 53 309 309 0x97b 606 54 310 310 0x982 608 55 311 311 0x98a 610 56 312 312 0x991 612 57 313 313 0x998 614 58 314 314 0x99f 616 59 315 315 0x9a6 618 60 316 316 0x9ad 620 61 317 317 0x9b4 622 62 318 318 0x9bb 624 63 319 319 0x9c2 626 64 320 320 0x9c9 628 65 321 321 0x9d0 629 66 322 322 0x9d7 631 67 323 323 0x9de 633 68 324 324 0x9e5 635 69 325 325 0x9ec 637 70 326 326 0x9f3 639 71 327 327 0x9fa 641 72 328 328 0xa01 643 73 329 329 0xa08 645 74 330 330 0xa0f 647 75 331 331 0xa16 649 76 332 332 0xa1d 651 77 333 333 0xa24 653 78 334 334 0xa2b 655 79 335 335 0xa32 657 80 336 336 0xa39 659 81 337 337 0xa40 661 82 338 338 0xa47 663 83 339 339 0xa4e 665 84 340 340 0xa55 667 85 341 341 0xa5c 669 86 342 342 0xa63 670 87 343 343 0xa6a 672 88 344 344 0xa71 674 89 345 345 0xa78 676 90 346 346 0xa7f 678 91 347 347 0xa87 681 92 348 348 0xa8e 682 93 349 349 0xa95 684 94 350 350 0xa9c 686 95 351 351 0xaa3 688 96 352 352 0xaaa 690 97 353 353 0xab1 692 98 354 354 0xab8 694 99 355 355 0xabf 696 100 356 356 0xac6 698 101 357 357 0xacd 700 102 358 358 0xad4 702 103 359 359 0xadb 704 104 360 360 0xae2 706 105 361 361 0xae9 708 106 362 362 0xaf0 710 107 363 363 0xaf7 712 108 364 364 0xafe 714 109 365 365 0xb05 716 110 366 366 0xb0c 718 111 367 367 0xb13 720 112 368 368 0xb1a 722 113 369 369 0xb21 723 114 370 370 0xb28 725 115 371 371 0xb2f 727 116 372 372 0xb36 729 117 373 373 0xb3d 731 118 374 374 0xb44 733 119 375 375 0xb4b 735 120 376 376 0xb52 737 121 377 377 0xb59 739 122 378 378 0xb60 741 123 379 379 0xb67 743 124 380 380 0xb6e 745 125 381 381 0xb75 747 126 382 382 0xb7c 749 127 383 383 0xb83 751 128 384 384 0xb8b 753 129 385 385 0xb92 755 130 386 386 0xb99 757 131 387 387 0xba0 759 132 388 388 0xba7 761 133 389 389 0xbae 763 134 390 390 0xbb5 765 135 391 391 0xbbc 767 136 392 392 0xbc3 769 137 393 393 0xbca 771 138 394 394 0xbd1 773 139 395 395 0xbd8 775 140 396 396 0xbdf 777 141 397 397 0xbe6 778 142 398 398 0xbed 780 143 399 399 0xbf4 782 144 400 400 0xbfb 784 145 401 401 0xc02 786 146 402 402 0xc09 788 147 403 403 0xc10 790 148 404 404 0xc17 792 149 405 405 0xc1e 794 150 406 406 0xc25 796 151 407 407 0xc2c 798 152 408 408 0xc33 800 153 409 409 0xc3a 802 154 410 410 0xc41 804 155 411 411 0xc48 806 156 412 412 0xc4f 808 157 413 413 0xc56 810 158 414 414 0xc5d 812 159 415 415 0xc64 814 160 416 416 0xc6b 816 161 417 417 0xc72 818 162 418 418 0xc79 819 163 419 419 0xc80 821 164 420 420 0xc88 824 165 421 421 0xc8f 826 166 422 422 0xc96 828 167 423 423 0xc9d 830 168 424 424 0xca4 831 169 425 425 0xcab 833 170 426 426 0xcb2 835 171 427 427 0xcb9 837 172 428 428 0xcc0 839 173 429 429 0xcc7 841 174 430 430 0xcce 843 175 431 431 0xcd5 845 176 432 432 0xcdc 847 177 433 433 0xce3 849 178 434 434 0xcea 851 179 435 435 0xcf1 853 180 436 436 0xcf8 855 181 437 437 0xcff 857 182 438 438 0xd06 859 183 439 439 0xd0d 861 184 440 440 0xd14 863 185 441 441 0xd1b 865 186 442 442 0xd22 867 187 443 443 0xd29 869 188 444 444 0xd30 871 189 445 445 0xd37 872 190 446 446 0xd3e 874 191 447 447 0xd45 876 192 448 448 0xd4c 878 193 449 449 0xd53 880 194 450 450 0xd5a 882 195 451 451 0xd61 884 196 452 452 0xd68 886 197 453 453 0xd6f 888 198 454 454 0xd76 890 199 455 455 0xd7d 892 200 456 456 0xd84 894 201 457 457 0xd8c 896 202 458 458 0xd93 898 203 459 459 0xd9a 900 204 460 460 0xda1 902 205 461 461 0xda8 904 206 462 462 0xdaf 906 207 463 463 0xdb6 908 208 464 464 0xdbd 910 209 465 465 0xdc4 912 210 466 466 0xdcb 914 211 467 467 0xdd2 916 212 468 468 0xdd9 918 213 469 469 0xde0 920 214 470 470 0xde7 922 215 471 471 0xdee 924 216 472 472 0xdf5 926 217 473 473 0xdfc 927 218 474 474 0xe03 929 219 475 475 0xe0a 931 220 476 476 0xe11 933 221 477 477 0xe18 935 222 478 478 0xe1f 937 223 479 479 0xe26 939 224 480 480 0xe2d 941 225 481 481 0xe34 943 226 482 482 0xe3b 945 227 483 483 0xe42 947 228 484 484 0xe49 949 229 485 485 0xe50 951 230 486 486 0xe57 953 231 487 487 0xe5e 955 232 488 488 0xe65 957 233 489 489 0xe6c 959 234 490 490 0xe73 961 235 491 491 0xe7a 963 236 492 492 0xe81 965 237 493 493 0xe89 967 238 494 494 0xe90 969 239 495 495 0xe97 971 240 496 496 0xe9e 973 241 497 497 0xea5 975 242 498 498 0xeac 977 243 499 499 0xeb3 979 244 500 500 0xeba 980 245 501 501 0xec1 982 246 502 502 0xec8 984 247 503 503 0xecf 986 248 504 504 0xed6 988 249 505 505 0xedd 990 250 506 506 0xee4 992 251 507 507 0xeeb 994 252 508 508 0xef2 996 253 509 509 0xef9 998 254 510 510 0xf00 1000>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 07 c5 11 10 50 05 4d 7c 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 00 44];
				qcom,mdss-dsi-virtual-channel-id = <0>;
				samsung,gct_pass_val = <114 10>;
				qcom,mdss-dsi-reset-sequence = <1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 23 02 41 00 43 02 61 00 00 00 00 08 7f 07 13 00 13 02 31 00 53 02 71 00 03 02 21 00 63 02 81 00 00 00 00 08 7f 07 13 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <&cpu_scp_lpri>;
				samsung,use_flash_done_recovery;
				qcom,mdss-dsi-lane-1-state;
				samsung,micro_short_test_on_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 38 37 0a 57 20 30 78 42 46 20 30 78 33 33 20 30 78 32 35 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 00 0e];
				samsung,support_factory_panel_swap;
				samsung,poc_start_addr = <0xc0000>;
				qcom,mdss-dsi-bl-max-level = <&funnel_aoss_in_funnel_qdss>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <44>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,brightdot_off_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 37 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 30 31 20 30 78 34 30 20 30 78 30 31 20 30 78 30 30 20 30 78 35 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,ub-con-det = <0x4d0 4 0>;
				samsung,support_ss_cmd;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 07 ff];
				qcom,platform-te-gpio = <60 86 0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,on_pre_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 40 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 40 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 07 14 08 80 00 97 04 40 04 40 02 00 03 21 00 20 13 c1 00 0f 00 0c 00 a4 00 55 18 00 10 d0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 00 29 00 00 00 00 00 04 2c 00 00 00 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 07 c5 11 10 50 05 4d 7c 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 15 b9 01 00 06 fe 07 09 00 00 00 00 32 00 01 00 b1 21 00 00 80 02 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 04 b0 00 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 ff 63 29 00 00 00 00 00 02 63 81 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
				samsung,delayed-display-on = <1>;
				samsung,support_gamma_mode2;
				qcom,mdss-dsi-bl-min-level = <1>;
				samsung,esd-irq-trigger1 = "falling";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-pan-physical-height-dimension = <122>;
				samsung,lpm_1nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 07 bb 02 00 50];
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 01 00 29 00 00 00 00 00 04 b0 03 db 67 29 00 00 00 00 00 26 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 12 68 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_candela_map_table_revC = <0 256 256 0x808 502 1 257 257 0x810 504 2 258 258 0x817 506 3 259 259 0x81f 508 4 260 260 0x827 510 5 261 261 0x82f 512 6 262 262 0x836 514 7 263 263 0x83e 516 8 264 264 0x846 518 9 265 265 0x84e 520 10 266 266 0x855 521 11 267 267 0x85d 523 12 268 268 0x865 525 13 269 269 0x86d 527 14 270 270 0x874 529 15 271 271 0x87c 531 16 272 272 0x884 533 17 273 273 0x88c 535 18 274 274 0x893 537 19 275 275 0x89c 539 20 276 276 0x8a4 541 21 277 277 0x8ac 543 22 278 278 0x8b3 545 23 279 279 0x8bb 547 24 280 280 0x8c3 549 25 281 281 0x8cb 551 26 282 282 0x8d2 553 27 283 283 0x8da 555 28 284 284 0x8e2 557 29 285 285 0x8ea 559 30 286 286 0x8f1 561 31 287 287 0x8f9 563 32 288 288 0x901 565 33 289 289 0x909 567 34 290 290 0x910 569 35 291 291 0x918 571 36 292 292 0x920 573 37 293 293 0x928 574 38 294 294 0x92f 576 39 295 295 0x937 578 40 296 296 0x93f 580 41 297 297 0x947 582 42 298 298 0x94e 584 43 299 299 0x956 586 44 300 300 0x95e 588 45 301 301 0x966 590 46 302 302 0x96d 592 47 303 303 0x975 594 48 304 304 0x97d 596 49 305 305 0x985 598 50 306 306 0x98c 600 51 307 307 0x994 602 52 308 308 0x99c 604 53 309 309 0x9a4 606 54 310 310 0x9ab 608 55 311 311 0x9b4 610 56 312 312 0x9bc 612 57 313 313 0x9c4 614 58 314 314 0x9cb 616 59 315 315 0x9d3 618 60 316 316 0x9db 620 61 317 317 0x9e3 622 62 318 318 0x9ea 624 63 319 319 0x9f2 626 64 320 320 0x9fa 628 65 321 321 0xa02 629 66 322 322 0xa09 631 67 323 323 0xa11 633 68 324 324 0xa19 635 69 325 325 0xa21 637 70 326 326 0xa28 639 71 327 327 0xa30 641 72 328 328 0xa38 643 73 329 329 0xa40 645 74 330 330 0xa47 647 75 331 331 0xa4f 649 76 332 332 0xa57 651 77 333 333 0xa5f 653 78 334 334 0xa66 655 79 335 335 0xa6e 657 80 336 336 0xa76 659 81 337 337 0xa7e 661 82 338 338 0xa86 663 83 339 339 0xa8d 665 84 340 340 0xa95 667 85 341 341 0xa9d 669 86 342 342 0xaa5 670 87 343 343 0xaac 672 88 344 344 0xab4 674 89 345 345 0xabc 676 90 346 346 0xac4 678 91 347 347 0xacc 681 92 348 348 0xad4 682 93 349 349 0xadc 684 94 350 350 0xae4 686 95 351 351 0xaeb 688 96 352 352 0xaf3 690 97 353 353 0xafb 692 98 354 354 0xb03 694 99 355 355 0xb0a 696 100 356 356 0xb12 698 101 357 357 0xb1a 700 102 358 358 0xb22 702 103 359 359 0xb29 704 104 360 360 0xb31 706 105 361 361 0xb39 708 106 362 362 0xb41 710 107 363 363 0xb48 712 108 364 364 0xb50 714 109 365 365 0xb58 716 110 366 366 0xb60 718 111 367 367 0xb67 720 112 368 368 0xb6f 722 113 369 369 0xb77 723 114 370 370 0xb7f 725 115 371 371 0xb86 727 116 372 372 0xb8e 729 117 373 373 0xb96 731 118 374 374 0xb9e 733 119 375 375 0xba5 735 120 376 376 0xbad 737 121 377 377 0xbb5 739 122 378 378 0xbbd 741 123 379 379 0xbc4 743 124 380 380 0xbcc 745 125 381 381 0xbd4 747 126 382 382 0xbdc 749 127 383 383 0xbe3 751 128 384 384 0xbec 753 129 385 385 0xbf4 755 130 386 386 0xbfc 757 131 387 387 0xc03 759 132 388 388 0xc0b 761 133 389 389 0xc13 763 134 390 390 0xc1b 765 135 391 391 0xc22 767 136 392 392 0xc2a 769 137 393 393 0xc32 771 138 394 394 0xc3a 773 139 395 395 0xc41 775 140 396 396 0xc49 777 141 397 397 0xc51 778 142 398 398 0xc59 780 143 399 399 0xc60 782 144 400 400 0xc68 784 145 401 401 0xc70 786 146 402 402 0xc78 788 147 403 403 0xc7f 790 148 404 404 0xc87 792 149 405 405 0xc8f 794 150 406 406 0xc97 796 151 407 407 0xc9e 798 152 408 408 0xca6 800 153 409 409 0xcae 802 154 410 410 0xcb6 804 155 411 411 0xcbd 806 156 412 412 0xcc5 808 157 413 413 0xccd 810 158 414 414 0xcd5 812 159 415 415 0xcdc 814 160 416 416 0xce4 816 161 417 417 0xcec 818 162 418 418 0xcf4 819 163 419 419 0xcfb 821 164 420 420 0xd04 824 165 421 421 0xd0c 826 166 422 422 0xd14 828 167 423 423 0xd1b 830 168 424 424 0xd23 831 169 425 425 0xd2b 833 170 426 426 0xd33 835 171 427 427 0xd3a 837 172 428 428 0xd42 839 173 429 429 0xd4a 841 174 430 430 0xd52 843 175 431 431 0xd5a 845 176 432 432 0xd61 847 177 433 433 0xd69 849 178 434 434 0xd71 851 179 435 435 0xd79 853 180 436 436 0xd80 855 181 437 437 0xd88 857 182 438 438 0xd90 859 183 439 439 0xd98 861 184 440 440 0xd9f 863 185 441 441 0xda7 865 186 442 442 0xdaf 867 187 443 443 0xdb7 869 188 444 444 0xdbe 871 189 445 445 0xdc6 872 190 446 446 0xdce 874 191 447 447 0xdd6 876 192 448 448 0xddd 878 193 449 449 0xde5 880 194 450 450 0xded 882 195 451 451 0xdf5 884 196 452 452 0xdfc 886 197 453 453 0xe04 888 198 454 454 0xe0c 890 199 455 455 0xe14 892 200 456 456 0xe1b 894 201 457 457 0xe24 896 202 458 458 0xe2c 898 203 459 459 0xe34 900 204 460 460 0xe3b 902 205 461 461 0xe43 904 206 462 462 0xe4b 906 207 463 463 0xe53 908 208 464 464 0xe5a 910 209 465 465 0xe62 912 210 466 466 0xe6a 914 211 467 467 0xe72 916 212 468 468 0xe79 918 213 469 469 0xe81 920 214 470 470 0xe89 922 215 471 471 0xe91 924 216 472 472 0xe98 926 217 473 473 0xea0 927 218 474 474 0xea8 929 219 475 475 0xeb0 931 220 476 476 0xeb7 933 221 477 477 0xebf 935 222 478 478 0xec7 937 223 479 479 0xecf 939 224 480 480 0xed6 941 225 481 481 0xede 943 226 482 482 0xee6 945 227 483 483 0xeee 947 228 484 484 0xef5 949 229 485 485 0xefd 951 230 486 486 0xf05 953 231 487 487 0xf0d 955 232 488 488 0xf14 957 233 489 489 0xf1c 959 234 490 490 0xf24 961 235 491 491 0xf2c 963 236 492 492 0xf33 965 237 493 493 0xf3c 967 238 494 494 0xf44 969 239 495 495 0xf4c 971 240 496 496 0xf53 973 241 497 497 0xf5b 975 242 498 498 0xf63 977 243 499 499 0xf6b 979 244 500 500 0xf72 980 245 501 501 0xf7a 982 246 502 502 0xf82 984 247 503 503 0xf8a 986 248 504 504 0xf91 988 249 505 505 0xf99 990 250 506 506 0xfa1 992 251 507 507 0xfa9 994 252 508 508 0xfb0 996 253 509 509 0xfb8 998 254 510 510 0xfc0 1000>;
				qcom,mdss-dsi-bpp = <24>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x7c5 0x11105005 0x4d7c2900 0 0x7c51110 0x50054d25 0x29000000 0x7c5 0x11105005 0x4d7c2900 0 0x7c51110 0x50054f78>;
				samsung,flash_gamma_tx_cmds_revA = <0x29000000 0xcc1 0 0x6b000000 0xc0003629 10 0x2c003>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,ulps-enabled;
				samsung,umc_ip_off_timing_revA = <0x29000000 1008 0x5a5a2900 0 0x39fa5a5 0x29000000 0x4b0 0x4e6229 0 0x26202 0x29000000 927 0x5a5a2901 0 0x3f0a5a5>;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 00 08];
				samsung,lpm_brightnes_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 40 02 00 50 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 01 40 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00 00];
				samsung,ccd_test_on_tx_cmds_revA = <0x57093078 0x46302030 0x78354120 0x30783541 0xa572030 0x78434320 0x30783031 0xa522030 0x78434420 0x30783031 0xa44454c 0x41592031 0x6d730a57 0x20307843 0x43203078 0x30300a57 0x20307846 0x30203078 0x41352030 0x78413500>;
				samsung,lpm-power-control-supply-name = "panel_vddr";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				samsung,lpm-power-control;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = <0x29000000 0xcc1 0 0x6000000 41 2 0x2c003 0x29000000 0xcc1 0 0x32000000 0xc0800029 0 0x2c003>;
				samsung,ccd_test_off_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 43 43 20 30 78 30 30 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,gct_hv_tx_cmds_revA = [57 09 09 30 78 39 46 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 30 31 0a 44 45 4c 41 59 20 31 32 30 6d 73 0a 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 31 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 41 20 30 78 43 31 0a 57 20 30 78 43 31 20 30 78 43 30 0a 57 20 30 78 42 30 20 30 78 30 33 20 30 78 37 45 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 33 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 38 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 34 30 20 30 78 30 31 20 30 78 30 30 20 30 78 35 30 0a 57 20 30 78 31 31 0a 44 45 4c 41 59 20 31 32 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 41 20 30 78 43 31 0a 57 20 30 78 43 31 20 30 78 30 30 0a 57 20 30 78 46 31 20 30 78 46 31 20 30 78 41 32 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 44 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 31 34 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 31 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 37 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 35 33 20 30 78 32 30 0a 57 20 30 78 39 44 20 30 78 30 31 0a 57 20 30 78 39 45 0a 20 20 20 30 78 31 31 20 30 78 30 30 20 30 78 30 30 20 30 78 38 39 20 30 78 33 30 20 30 78 38 30 20 30 78 30 37 20 30 78 31 34 0a 20 20 20 30 78 30 38 20 30 78 38 30 20 30 78 30 30 20 30 78 39 37 20 30 78 30 34 20 30 78 34 30 20 30 78 30 34 20 30 78 34 30 0a 20 20 20 30 78 30 32 20 30 78 30 30 20 30 78 30 33 20 30 78 32 31 20 30 78 30 30 20 30 78 32 30 20 30 78 31 33 20 30 78 43 31 0a 20 20 20 30 78 30 30 20 30 78 30 46 20 30 78 30 30 20 30 78 30 43 20 30 78 30 30 20 30 78 41 34 20 30 78 30 30 20 30 78 35 35 0a 20 20 20 30 78 31 38 20 30 78 30 30 20 30 78 31 30 20 30 78 44 30 20 30 78 30 33 20 30 78 30 43 20 30 78 32 30 20 30 78 30 30 0a 20 20 20 30 78 30 36 20 30 78 30 42 20 30 78 30 42 20 30 78 33 33 20 30 78 30 45 20 30 78 31 43 20 30 78 32 41 20 30 78 33 38 0a 20 20 20 30 78 34 36 20 30 78 35 34 20 30 78 36 32 20 30 78 36 39 20 30 78 37 30 20 30 78 37 37 20 30 78 37 39 20 30 78 37 42 0a 20 20 20 30 78 37 44 20 30 78 37 45 20 30 78 30 31 20 30 78 30 32 20 30 78 30 31 20 30 78 30 30 20 30 78 30 39 20 30 78 34 30 0a 20 20 20 30 78 30 39 20 30 78 42 45 20 30 78 31 39 20 30 78 46 43 20 30 78 31 39 20 30 78 46 41 20 30 78 31 39 20 30 78 46 38 0a 20 20 20 30 78 31 41 20 30 78 33 38 20 30 78 31 41 20 30 78 37 38 20 30 78 31 41 20 30 78 42 36 20 30 78 32 41 20 30 78 46 36 0a 20 20 20 30 78 32 42 20 30 78 33 34 20 30 78 32 42 20 30 78 37 34 20 30 78 33 42 20 30 78 37 34 20 30 78 36 42 20 30 78 46 34 0a 20 20 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 38 0a 44 45 4c 41 59 20 35 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 36 20 30 78 46 34 0a 57 20 30 78 46 34 20 30 78 32 35 0a 57 20 30 78 46 45 20 30 78 38 30 0a 57 20 30 78 46 45 20 30 78 30 30 0a 44 45 4c 41 59 20 35 30 6d 73 0a 57 20 30 78 32 43 20 30 78 30 30 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 37 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 31 35 30 6d 73 0a 52 20 30 78 41 46 20 30 78 30 31 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 45 4c 41 59 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 45 4c 41 59 20 31 35 30 6d 73 0a 52 20 30 78 41 46 20 30 78 30 31 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 36 20 30 78 46 34 0a 57 20 30 78 46 34 20 30 78 30 30 0a 57 20 30 78 46 45 20 30 78 38 30 0a 57 20 30 78 46 45 20 30 78 30 30 0a 57 20 30 78 39 46 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 31 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 00];
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xcc1 0 0x6b000000 0xc0008029 10 0x2c003>;
				qcom,mdss-dsi-t-clk-post = <17>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <5>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00 00];
				samsung,gray_spot_test_off_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 39 39 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 39 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 37 20 30 78 36 36 0a 57 20 30 78 36 36 20 30 78 30 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 44 45 4c 41 59 20 31 30 30 6d 73 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 1008 0xa5a52900 0 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00 00];
				samsung,lpm_brightnes_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x4b00004 0xbd290000 3 0xbd000029 0 0x4b000 0x37682900 0 0x7680101 0x40020050 0x29000000 0x4b0 0xcd6829 0 0x1f6801 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40014001 0x40290000 2 0xf70f2901 0 0x3f0a5a5>;
				qcom,mdss-dsi-interleave-mode = <0>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,ccd_fail_val = <1>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 6e 80 00 00];
				samsung,flash_gamma_post_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-lane-2-state;
				samsung,ccd_pass_val = <0>;
				samsung,dsc_crc_pass_val = <42 102>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 04 b0 01 56 63 29 00 00 00 00 00 29 63 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 00 03];
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = <0x29000000 704 0x2290000 0x20004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000002 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100001a 0x2c003>;
				samsung,lpm-power-control-supply-min-voltage = <1600000>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00 00];
				samsung,poc_read_delay_us = <70>;
				samsung,panel_update_tx_cmds_revA = [29 01 00 00 00 00 02 f7 0f];
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x2710>;
				samsung,brightness_tx_cmds_revA = <0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256>;
				samsung,candela_map_table_revC = <0 0 0 4 1 1 1 1 6 1 2 2 2 8 2 3 3 3 10 3 4 4 4 13 3 5 5 5 16 4 6 6 6 20 5 7 7 7 23 6 8 8 8 27 7 9 9 9 30 7 10 10 10 34 8 11 11 11 38 9 12 12 12 42 10 13 13 13 47 11 14 14 14 51 12 15 15 15 55 14 16 16 16 60 15 17 17 17 64 16 18 18 18 69 17 19 19 19 74 18 20 20 20 79 19 21 21 21 84 20 22 22 22 89 22 23 23 23 94 23 24 24 24 99 24 25 25 25 104 25 26 26 26 109 27 27 27 27 114 28 28 28 28 120 29 29 29 29 125 31 30 30 30 130 32 31 31 31 136 33 32 32 32 142 35 33 33 33 147 36 34 34 34 153 37 35 35 35 159 39 36 36 36 164 40 37 37 37 170 42 38 38 38 176 43 39 39 39 182 44 40 40 40 188 46 41 41 41 194 47 42 42 42 200 49 43 43 43 206 50 44 44 44 212 52 45 45 45 218 53 46 46 46 224 55 47 47 47 231 56 48 48 48 237 58 49 49 49 243 59 50 50 50 250 61 51 51 51 256 63 52 52 52 263 64 53 53 53 269 66 54 54 54 276 67 55 55 55 282 69 56 56 56 289 71 57 57 57 295 72 58 58 58 302 74 59 59 59 309 75 60 60 60 315 77 61 61 61 322 79 62 62 62 329 80 63 63 63 336 82 64 64 64 343 84 65 65 65 350 85 66 66 66 357 87 67 67 67 363 89 68 68 68 370 91 69 69 69 377 92 70 70 70 385 94 71 71 71 392 96 72 72 72 399 97 73 73 73 406 99 74 74 74 413 101 75 75 75 420 103 76 76 76 427 104 77 77 77 435 106 78 78 78 442 108 79 79 79 449 110 80 80 80 457 112 81 81 81 464 113 82 82 82 471 115 83 83 83 479 117 84 84 84 486 119 85 85 85 494 121 86 86 86 501 122 87 87 87 509 124 88 88 88 516 126 89 89 89 524 128 90 90 90 532 130 91 91 91 539 132 92 92 92 547 134 93 93 93 555 135 94 94 94 562 137 95 95 95 570 139 96 96 96 578 141 97 97 97 586 143 98 98 98 593 145 99 99 99 601 147 100 100 100 609 149 101 101 101 617 151 102 102 102 625 153 103 103 103 633 155 104 104 104 641 157 105 105 105 649 158 106 106 106 657 160 107 107 107 665 162 108 108 108 673 164 109 109 109 681 166 110 110 110 689 168 111 111 111 697 170 112 112 112 705 172 113 113 113 713 174 114 114 114 721 176 115 115 115 730 178 116 116 116 738 180 117 117 117 746 182 118 118 118 754 184 119 119 119 763 186 120 120 120 771 188 121 121 121 779 190 122 122 122 787 192 123 123 123 796 194 124 124 124 804 196 125 125 125 813 199 126 126 126 821 201 127 127 127 829 203 128 128 128 838 205 129 129 129 846 207 130 130 130 855 209 131 131 131 863 211 132 132 132 872 213 133 133 133 881 215 134 134 134 889 217 135 135 135 898 219 136 136 136 906 221 137 137 137 915 224 138 138 138 924 226 139 139 139 932 228 140 140 140 941 230 141 141 141 950 232 142 142 142 958 234 143 143 143 967 236 144 144 144 976 238 145 145 145 985 241 146 146 146 994 243 147 147 147 1002 245 148 148 148 1011 247 149 149 149 1020 249 150 150 150 0x405 251 151 151 151 0x40e 254 152 152 152 0x417 256 153 153 153 0x420 258 154 154 154 0x429 260 155 155 155 0x432 262 156 156 156 0x43b 264 157 157 157 0x444 267 158 158 158 0x44d 269 159 159 159 0x456 271 160 160 160 0x45f 273 161 161 161 0x468 275 162 162 162 0x471 278 163 163 163 0x47a 280 164 164 164 0x483 282 165 165 165 0x48c 284 166 166 166 0x495 287 167 167 167 0x49e 289 168 168 168 0x4a8 291 169 169 169 0x4b1 293 170 170 170 0x4ba 296 171 171 171 0x4c3 298 172 172 172 0x4cc 300 173 173 173 0x4d6 302 174 174 174 0x4df 305 175 175 175 0x4e8 307 176 176 176 0x4f2 309 177 177 177 0x4fb 311 178 178 178 0x504 314 179 179 179 0x50e 316 180 180 180 0x517 318 181 181 181 0x520 321 182 182 182 0x52a 323 183 183 183 0x533 325 184 184 184 0x53d 327 185 185 185 0x546 330 186 186 186 0x550 332 187 187 187 0x559 334 188 188 188 0x563 337 189 189 189 0x56c 339 190 190 190 0x576 341 191 191 191 0x57f 344 192 192 192 0x589 346 193 193 193 0x592 348 194 194 194 0x59c 351 195 195 195 0x5a5 353 196 196 196 0x5af 355 197 197 197 0x5b9 358 198 198 198 0x5c2 360 199 199 199 0x5cc 362 200 200 200 0x5d6 365 201 201 201 0x5df 367 202 202 202 0x5e9 370 203 203 203 0x5f3 372 204 204 204 0x5fd 374 205 205 205 0x606 377 206 206 206 0x610 379 207 207 207 0x61a 382 208 208 208 0x624 384 209 209 209 0x62d 386 210 210 210 0x637 389 211 211 211 0x641 391 212 212 212 0x64b 393 213 213 213 0x655 396 214 214 214 0x65f 398 215 215 215 0x669 401 216 216 216 0x672 403 217 217 217 0x67c 406 218 218 218 0x686 408 219 219 219 0x690 410 220 220 220 0x69a 413 221 221 221 0x6a4 415 222 222 222 0x6ae 418 223 223 223 0x6b8 420 224 224 224 0x6c2 423 225 225 225 0x6cc 425 226 226 226 0x6d6 428 227 227 227 0x6e0 430 228 228 228 0x6ea 432 229 229 229 0x6f4 435 230 230 230 0x6ff 437 231 231 231 0x709 440 232 232 232 0x713 442 233 233 233 0x71d 445 234 234 234 0x727 447 235 235 235 0x731 450 236 236 236 0x73b 452 237 237 237 0x746 455 238 238 238 0x750 457 239 239 239 0x75a 460 240 240 240 0x764 462 241 241 241 0x76e 465 242 242 242 0x779 467 243 243 243 0x783 470 244 244 244 0x78d 472 245 245 245 0x797 475 246 246 246 0x7a2 477 247 247 247 0x7ac 480 248 248 248 0x7b6 482 249 249 249 0x7c1 485 250 250 250 0x7cb 487 251 251 251 0x7d5 490 252 252 252 0x7e0 492 253 253 253 0x7ea 495 254 254 254 0x7f5 497 255 255 255 0x7ff 500>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c 0f 00 00];
				samsung,poc_write_data_size = <128>;
				samsung,poc_erase_sector_tx_cmds_revA = <0x29000000 0xcc1 0 0x6000000 41 1 0x2c003 0x29000000 0xcc1 0 0x20000000 0xc0000029 0 0x2c003>;
				samsung,dynamic_mipi_clk_sel_table = <1 1 0 0 3 1 2 0 0 1 1 3 0 0 1 1 4 0 0 1 2 11 0x2942 0x29a8 3 2 11 0x29a9 0x2a56 2 2 12 0x25be 0x26d2 1 2 13 0x48a 0x57c 1 2 13 0x57d 0x5e9 3 2 14 0x601 0x667 3 2 14 0x668 0x6ca 2 2 15 0x1105 0x116a 3 2 16 0x1123 0x113d 3 2 17 0x8bd 0xa03 1 2 18 0xb79 0xc10 3 2 29 712 763 3 3 91 0 229 3 3 91 230 599 2 3 92 600 0x4af 1 3 93 0x4b0 0x6ad 1 3 93 0x6ae 0x79d 3 3 94 0x79e 0x883 3 3 94 0x884 0x95f 2 3 95 0x960 0x9f1 3 3 95 0x9f2 0xa59 3 3 97 0xabe 0xd79 1 3 98 0xd7a 0xed7 3 3 102 0x1392 0x143b 3 3 103 0x143c 0x149f 3 3 104 0x14a0 0x1503 3 3 107 0x1662 0x16d9 3 3 108 0x16da 0x176f 3 3 109 0x1770 0x1805 3 3 110 0x1806 0x1891 3 3 110 0x1892 0x1931 2 3 111 0x1932 0x19a3 2 3 111 0x19a4 0x19c7 1 3 115 0x1f68 0x21f1 1 3 116 0x21f2 0x22e7 3 3 116 0x22e8 0x234f 3 3 118 0x23fa 0x251b 3 3 118 0x251c 0x25bb 3 3 119 0x25bc 0x2629 3 3 120 0x262a 0x267e 2 3 120 0x267f 0x268d 1 3 122 0x26c0 0x2769 3 3 122 0x276a 0x2877 2 3 124 0x8d68 0x8de0 1 3 124 0x8de1 0x8dfd 3 3 128 0x9376 0x93cd 3 3 128 0x93ce 0x943d 2 3 128 0x943e 0x9569 1 3 129 0x956a 0x961b 3 3 129 0x961c 0x966d 2 3 129 0x966e 0x96f9 1 3 130 0x96fa 0x98e3 2 3 130 0x98e4 0x98e8 3 3 130 0x98e9 0x9942 2 3 130 0x9943 0x99ab 1 3 130 0x99ac 0x9ae1 3 3 131 0x9ae2 0x9c99 1 3 131 0x9c9a 0x9e1d 3 3 131 0x9e1e 0x9e8d 2 3 131 0x9e8e 0xa275 1 3 132 0xa276 0xa4d8 3 3 132 0xa4d9 0xa6cc 2 3 132 0xa6cd 0xaa45 3 3 138 0xd7c8 0xdaca 3 3 138 0xdacb 0xdcbe 2 3 138 0xdcbf 0xdd6d 3 3 138 0xdd6e 0xdda3 2 3 156 0x10384 0x10469 3 3 156 0x1046a 0x1065d 2 3 156 0x1065e 0x10707 3 3 161 0x10bea 0x10d47 1 4 51 0 0 1 4 52 0 0 3 4 53 0 0 1 4 54 0 0 3 4 55 0 0 1 4 56 0 0 3 5 61 0 0 3 5 62 0 0 1 5 71 0 0 3 7 260 0x2a6e8 0x2b23c 3 7 260 0x2b23d 0x2ba5c 3 7 263 0x2d2a8 0x2edec 3 7 267 0x23988 0x246d0 3 7 275 0x269f8 0x274d4 3 7 275 0x274d5 0x28154 2 7 283 0x25030 0x266d8 3 7 283 0x266d9 0x27344 3 7 326 0x1e208 0x1fd4c 1>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 04 7e 02 00 50];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 01 40 02 00 50];
				samsung,mcd_on_tx_cmds_revA = [57 09 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 31 20 30 78 34 32 20 30 78 43 42 0a 57 20 30 78 43 42 20 30 78 33 45 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 38 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 42 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 46 34 20 30 78 31 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 44 45 4c 41 59 20 30 78 37 38 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				qcom,dsi-phy-num = <0>;
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "Q4_S6E3XA2_AMF756BQ01";
				samsung,udc_start_addr = <0xed000>;
				samsung,support_lfd;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x3f1f1a2>;
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,esd-irq-gpio1 = <0x4cf 4 0>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 01 56];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				samsung,brightdot_on_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 37 20 30 78 36 38 0a 57 20 30 78 36 38 20 30 78 30 31 20 30 78 30 37 20 30 78 44 30 20 30 78 30 31 20 30 78 30 30 20 30 78 35 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,xtalk_off_tx_cmds_revA = [57 09 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 46 34 20 30 78 30 45 0a 57 20 30 78 46 37 20 30 78 30 46 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <60 34 0>;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00 00];
				samsung,poc_read_addr_idx = <6 7 8>;
				samsung,dsc_crc_test_tx_cmds_revA = [0a 20 20 20 20 20 20 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 20 20 20 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 20 20 20 57 20 30 78 42 45 20 30 78 30 35 0a 20 20 20 20 20 20 44 65 6c 61 79 20 32 35 6d 73 0a 20 20 20 20 20 20 57 20 30 78 42 45 20 30 78 30 30 0a 20 20 20 20 20 20 44 65 6c 61 79 20 32 35 6d 73 0a 20 20 20 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 35 20 30 78 44 38 0a 20 20 20 20 20 20 57 20 30 78 44 38 20 30 78 31 32 0a 20 20 20 20 20 20 44 65 6c 61 79 20 32 35 6d 73 0a 20 20 20 20 20 20 52 20 30 78 31 34 20 30 78 30 32 0a 20 20 20 20 20 20 57 20 30 78 42 45 20 30 78 30 30 0a 20 20 20 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 35 20 30 78 44 38 0a 20 20 20 20 20 20 57 20 30 78 44 38 20 30 78 30 30 0a 20 20 20 20 20 20 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 0a 20 20 20 20 20 20 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 20 20 00];
				samsung,candela_map_table_revA = <0 0 0 4 1 1 1 1 6 1 2 2 2 8 2 3 3 3 10 3 4 4 4 13 3 5 5 5 16 4 6 6 6 20 5 7 7 7 23 6 8 8 8 27 7 9 9 9 30 7 10 10 10 34 8 11 11 11 38 9 12 12 12 42 10 13 13 13 47 11 14 14 14 51 12 15 15 15 55 14 16 16 16 60 15 17 17 17 64 16 18 18 18 69 17 19 19 19 74 18 20 20 20 79 19 21 21 21 84 20 22 22 22 89 22 23 23 23 94 23 24 24 24 99 24 25 25 25 104 25 26 26 26 109 27 27 27 27 114 28 28 28 28 120 29 29 29 29 125 31 30 30 30 130 32 31 31 31 136 33 32 32 32 142 35 33 33 33 147 36 34 34 34 153 37 35 35 35 159 39 36 36 36 164 40 37 37 37 170 42 38 38 38 176 43 39 39 39 182 44 40 40 40 188 46 41 41 41 194 47 42 42 42 200 49 43 43 43 206 50 44 44 44 212 52 45 45 45 218 53 46 46 46 224 55 47 47 47 231 56 48 48 48 237 58 49 49 49 243 59 50 50 50 250 61 51 51 51 256 63 52 52 52 263 64 53 53 53 269 66 54 54 54 276 67 55 55 55 282 69 56 56 56 289 71 57 57 57 295 72 58 58 58 302 74 59 59 59 309 75 60 60 60 315 77 61 61 61 322 79 62 62 62 329 80 63 63 63 336 82 64 64 64 343 84 65 65 65 350 85 66 66 66 357 87 67 67 67 363 89 68 68 68 370 91 69 69 69 377 92 70 70 70 385 94 71 71 71 392 96 72 72 72 399 97 73 73 73 406 99 74 74 74 413 101 75 75 75 420 103 76 76 76 427 104 77 77 77 435 106 78 78 78 442 108 79 79 79 449 110 80 80 80 457 112 81 81 81 464 113 82 82 82 471 115 83 83 83 479 117 84 84 84 486 119 85 85 85 494 121 86 86 86 501 122 87 87 87 509 124 88 88 88 516 126 89 89 89 524 128 90 90 90 532 130 91 91 91 539 132 92 92 92 547 134 93 93 93 555 135 94 94 94 562 137 95 95 95 570 139 96 96 96 578 141 97 97 97 586 143 98 98 98 593 145 99 99 99 601 147 100 100 100 609 149 101 101 101 617 151 102 102 102 625 153 103 103 103 633 155 104 104 104 641 157 105 105 105 649 158 106 106 106 657 160 107 107 107 665 162 108 108 108 673 164 109 109 109 681 166 110 110 110 689 168 111 111 111 697 170 112 112 112 705 172 113 113 113 713 174 114 114 114 721 176 115 115 115 730 178 116 116 116 738 180 117 117 117 746 182 118 118 118 754 184 119 119 119 763 186 120 120 120 771 188 121 121 121 779 190 122 122 122 787 192 123 123 123 796 194 124 124 124 804 196 125 125 125 813 199 126 126 126 821 201 127 127 127 829 203 128 128 128 838 205 129 129 129 846 207 130 130 130 855 209 131 131 131 863 211 132 132 132 872 213 133 133 133 881 215 134 134 134 889 217 135 135 135 898 219 136 136 136 906 221 137 137 137 915 224 138 138 138 924 226 139 139 139 932 228 140 140 140 941 230 141 141 141 950 232 142 142 142 958 234 143 143 143 967 236 144 144 144 976 238 145 145 145 985 241 146 146 146 994 243 147 147 147 1002 245 148 148 148 1011 247 149 149 149 1020 249 150 150 150 0x405 251 151 151 151 0x40e 254 152 152 152 0x417 256 153 153 153 0x420 258 154 154 154 0x429 260 155 155 155 0x432 262 156 156 156 0x43b 264 157 157 157 0x444 267 158 158 158 0x44d 269 159 159 159 0x456 271 160 160 160 0x45f 273 161 161 161 0x468 275 162 162 162 0x471 278 163 163 163 0x47a 280 164 164 164 0x483 282 165 165 165 0x48c 284 166 166 166 0x495 287 167 167 167 0x49e 289 168 168 168 0x4a8 291 169 169 169 0x4b1 293 170 170 170 0x4ba 296 171 171 171 0x4c3 298 172 172 172 0x4cc 300 173 173 173 0x4d6 302 174 174 174 0x4df 305 175 175 175 0x4e8 307 176 176 176 0x4f2 309 177 177 177 0x4fb 311 178 178 178 0x504 314 179 179 179 0x50e 316 180 180 180 0x517 318 181 181 181 0x520 321 182 182 182 0x52a 323 183 183 183 0x533 325 184 184 184 0x53d 327 185 185 185 0x546 330 186 186 186 0x550 332 187 187 187 0x559 334 188 188 188 0x563 337 189 189 189 0x56c 339 190 190 190 0x576 341 191 191 191 0x57f 344 192 192 192 0x589 346 193 193 193 0x592 348 194 194 194 0x59c 351 195 195 195 0x5a5 353 196 196 196 0x5af 355 197 197 197 0x5b9 358 198 198 198 0x5c2 360 199 199 199 0x5cc 362 200 200 200 0x5d6 365 201 201 201 0x5df 367 202 202 202 0x5e9 370 203 203 203 0x5f3 372 204 204 204 0x5fd 374 205 205 205 0x606 377 206 206 206 0x610 379 207 207 207 0x61a 382 208 208 208 0x624 384 209 209 209 0x62d 386 210 210 210 0x637 389 211 211 211 0x641 391 212 212 212 0x64b 393 213 213 213 0x655 396 214 214 214 0x65f 398 215 215 215 0x669 401 216 216 216 0x672 403 217 217 217 0x67c 406 218 218 218 0x686 408 219 219 219 0x690 410 220 220 220 0x69a 413 221 221 221 0x6a4 415 222 222 222 0x6ae 418 223 223 223 0x6b8 420 224 224 224 0x6c2 423 225 225 225 0x6cc 425 226 226 226 0x6d6 428 227 227 227 0x6e0 430 228 228 228 0x6ea 432 229 229 229 0x6f4 435 230 230 230 0x6ff 437 231 231 231 0x709 440 232 232 232 0x713 442 233 233 233 0x71d 445 234 234 234 0x727 447 235 235 235 0x731 450 236 236 236 0x73b 452 237 237 237 0x746 455 238 238 238 0x750 457 239 239 239 0x75a 460 240 240 240 0x764 462 241 241 241 0x76e 465 242 242 242 0x779 467 243 243 243 0x783 470 244 244 244 0x78d 472 245 245 245 0x797 475 246 246 246 0x7a2 477 247 247 247 0x7ac 480 248 248 248 0x7b6 482 249 249 249 0x7c1 485 250 250 250 0x7cb 487 251 251 251 0x7d5 490 252 252 252 0x7e0 492 253 253 253 0x7ea 495 254 254 254 0x7f5 497 255 255 255 0x7ff 500>;
				qcom,mdss-dsi-t-clk-pre = <36>;
				samsung,udc_data_size = <32>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x4b0 0xae6829 0 0x76801 0x40014001 0x40290000 4 0xb0003af2 0x29000000 754 0x290000 4 0xb00006bd 0x29000000 0x6bd 0 0x290000 2 0xbd012900 0 0x4b00015 0xbd290000 2 0xbd402900 0 0x4b00006 0xf2290000 3 0xf2000029 0 0x4b000 0xdf22900 0 0x3f20000 0x29000000 864 0x8002900 0 0x3b90101>;
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 03 51 04 00];
				samsung,mipisel-on_val = <1>;
				qcom,mdss-dsi-te-pin-select = <1>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <9 10 11>;
						samsung,flash_table_hbm_gamma_offset = <0xe7762>;
						samsung,flash_gamma_data_read_addr = <6 7 8>;
						samsung,flash_table_normal_gamma_offset = <0xe76f6>;
					};
				};

				qcom,panel-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <10>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@4 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-post-off-sleep = <10>;
						qcom,supply-name = "panel_aee_fd";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0>;
						qcom,supply-max-voltage = <0>;
						qcom,supply-min-voltage = <0>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					qxga30phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <67>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <62>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <62>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <96>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <67>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 90 01 90 01 90 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 00 10 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <64>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <65>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga10phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <71>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <10>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <58>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga10hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <70>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <10>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <59>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 0b 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 0b 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 0b 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga30hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <66>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <63>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 03 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 03 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 03 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga24hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <68>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <24>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <61>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 04 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 04 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <61>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <68>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 00 00 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <65>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <64>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 90 01 90 01 90 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 00 00 02 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga24phs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <69>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <24>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <60>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 14 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 03 b9 01 04 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 1d 1a 0c 0c 0b 02 04 00 24 11];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <63>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&msm_cvp>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x714>;
						qcom,panel-roi-alignment = <0x440 151 0x440 151 0x440 151>;
						qcom,mdss-dsi-panel-width = <0x880>;
						qcom,lm-split = <0x440 0x440>;
						qcom,mdss-dsi-t-clk-post = <17>;
						qcom,mdss-dsi-v-back-porch = <66>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b9 01 01 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 40 01 40 01 40 29 00 00 00 00 00 04 b0 00 3a f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 06 bd 00 01 10 00 01 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 03 60 08 01 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 05 00 00 00 00 00 01 28 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 04 68 00 07 d0 05 00 00 00 00 00 01 10 29 01 00 00 78 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&cdsp_smp2p_in>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};
				};
			};

			ss_dsi_panel_S6E3FAB_AMB623ZF01_HD {
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				samsung,rsc_4_frame_idle;
				samsung,vrr_tx_cmds_revC = [29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 03 b0 42 cb 29 00 00 00 00 00 09 cb 32 66 32 66 32 66 32 66 29 00 00 00 00 00 03 b0 62 cb 29 00 00 00 00 00 09 cb 18 50 18 50 18 50 18 50 29 00 00 00 00 00 03 b0 00 9a 29 00 00 00 00 00 02 9a 00 29 00 00 00 00 00 05 b9 00 00 00 00 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 03 b0 01 f2 29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 03 b0 06 f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 03 b0 0b f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 02 f7 0f];
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 23];
				qcom,mdss-brightness-max-level = <&funnel_aoss_in_funnel_qdss>;
				samsung,ldi_debug_pps1_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2d 00];
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,flash_spi_er = [08 00 04 00 00 00 00];
				samsung,pll_ssc_disabled;
				samsung,ccb_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b7 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,aod_candela_map_table_revA = <0 0 10 0 2 1 11 27 0 10 2 28 48 0 30 3 49 255 0 60>;
				samsung,enter_hbm_ce_lux = <0x9c40>;
				samsung,poc_image_size = <0x86912>;
				samsung,self_grid_on_revA = <0x29000000 1008 0x5a5a2900 0 0xd7c0001 0x1f0000 0x437 0x95f2901 0 0x3f0a5a5>;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 19 f4 29 00 00 00 00 00 02 f4 00];
				samsung,poc_write_loop_start_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03];
				samsung,poc_write_loop_256byte_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 8d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 c0 03];
				samsung,poc_write_loop_end_tx_cmds_revA = [29 00 00 00 01 00 0e c1 00 00 ff 32 00 00 00 00 00 00 80 04 01];
				ss,self_display = <0x509>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00];
				samsung,flash_spi_wr_enable = <0x8000106>;
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 f2 b0 00 29 00 00 00 00 00 02 bb 28 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 00 00 00 29 00 00 00 00 00 02 69 00 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 b0 22 fd 29 00 00 00 00 00 02 fd 0c 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 02 53 22 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 8a 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00];
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,lpm_ctrl_alpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				samsung,flash_spi_wr_status_reg2 = [08 00 02 31 00];
				samsung,ldi_debug_pps2_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2c 2d];
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 0e 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0b 00 06 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 9c 9e ab 9c 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,hw_cursor_tx_cmds_revA = [29 00 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				samsung,gm2_gamma_comp_revA = [29 01 00 00 00 00 00 00 00];
				samsung,poc_write_addr_idx = <8 9 10>;
				qcom,display-type = "secondary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 03 b0 90 9b 29 00 00 00 00 00 08 9b 00 00 00 24 63 00 00 29 00 00 00 00 00 03 b0 9f 9b 29 00 00 00 00 00 02 9b 00 29 00 00 00 00 00 02 55 01];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 03 b0 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMB623ZF01";
				samsung,manual_dbv_tx_cmds_revA = [29 00 00 00 00 00 04 6a 07 ff 01];
				label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				samsung,support_ddi_spi;
				samsung,poc_pre_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				samsung,lpm_on_aor_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 08 f0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,poc_write_loop_cnt = <&qupv3_se15_i2c_active>;
				samsung,lpm_swire_delay = <40>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 c6 01 07];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				qcom,mdss-brightness-default-level = <&qupv3_se14_spi_sleep>;
				samsung,poc_erase_sector_addr_idx = <5 6 7>;
				samsung,hbm_candela_map_table_revA = <0 256 256 40 502 1 257 257 48 504 2 258 258 56 506 3 259 259 64 508 4 260 260 71 510 5 261 261 79 512 6 262 262 87 514 7 263 263 95 516 8 264 264 103 518 9 265 265 111 520 10 266 266 119 522 11 267 267 127 524 12 268 268 135 526 13 269 269 143 528 14 270 270 151 530 15 271 271 158 531 16 272 272 166 533 17 273 273 174 535 18 274 274 182 537 19 275 275 190 539 20 276 276 198 541 21 277 277 206 543 22 278 278 214 545 23 279 279 222 547 24 280 280 230 549 25 281 281 237 551 26 282 282 245 553 27 283 283 253 555 28 284 284 261 557 29 285 285 269 559 30 286 286 277 561 31 287 287 285 563 32 288 288 293 565 33 289 289 301 567 34 290 290 309 569 35 291 291 316 570 36 292 292 324 572 37 293 293 332 574 38 294 294 340 576 39 295 295 348 578 40 296 296 356 580 41 297 297 364 582 42 298 298 372 584 43 299 299 380 586 44 300 300 388 588 45 301 301 395 590 46 302 302 403 592 47 303 303 411 594 48 304 304 419 596 49 305 305 427 598 50 306 306 435 600 51 307 307 443 602 52 308 308 451 604 53 309 309 459 606 54 310 310 467 608 55 311 311 474 610 56 312 312 482 612 57 313 313 490 614 58 314 314 498 616 59 315 315 506 618 60 316 316 514 620 61 317 317 522 622 62 318 318 530 624 63 319 319 538 626 64 320 320 546 628 65 321 321 554 630 66 322 322 561 631 67 323 323 569 633 68 324 324 577 635 69 325 325 585 637 70 326 326 593 639 71 327 327 601 641 72 328 328 609 643 73 329 329 617 645 74 330 330 625 647 75 331 331 633 649 76 332 332 640 651 77 333 333 648 653 78 334 334 656 655 79 335 335 664 657 80 336 336 672 659 81 337 337 680 661 82 338 338 688 663 83 339 339 696 665 84 340 340 704 667 85 341 341 712 669 86 342 342 719 670 87 343 343 727 672 88 344 344 735 674 89 345 345 743 676 90 346 346 751 678 91 347 347 759 680 92 348 348 767 682 93 349 349 775 684 94 350 350 783 686 95 351 351 791 688 96 352 352 798 690 97 353 353 806 692 98 354 354 814 694 99 355 355 822 696 100 356 356 830 698 101 357 357 838 700 102 358 358 846 702 103 359 359 854 704 104 360 360 862 706 105 361 361 870 708 106 362 362 877 710 107 363 363 885 712 108 364 364 893 714 109 365 365 901 716 110 366 366 909 718 111 367 367 917 720 112 368 368 925 722 113 369 369 933 724 114 370 370 941 726 115 371 371 949 728 116 372 372 957 730 117 373 373 964 731 118 374 374 972 733 119 375 375 980 735 120 376 376 988 737 121 377 377 996 739 122 378 378 1004 741 123 379 379 1012 743 124 380 380 1020 745 125 381 381 0x404 747 126 382 382 0x40c 749 127 383 383 0x413 751 128 384 384 0x41b 753 129 385 385 0x423 755 130 386 386 0x42b 757 131 387 387 0x433 759 132 388 388 0x43b 761 133 389 389 0x443 763 134 390 390 0x44b 765 135 391 391 0x453 767 136 392 392 0x45b 769 137 393 393 0x462 770 138 394 394 0x46a 772 139 395 395 0x472 774 140 396 396 0x47a 776 141 397 397 0x482 778 142 398 398 0x48a 780 143 399 399 0x492 782 144 400 400 0x49a 784 145 401 401 0x4a2 786 146 402 402 0x4aa 788 147 403 403 0x4b1 790 148 404 404 0x4b9 792 149 405 405 0x4c1 794 150 406 406 0x4c9 796 151 407 407 0x4d1 798 152 408 408 0x4d9 800 153 409 409 0x4e1 802 154 410 410 0x4e9 804 155 411 411 0x4f1 806 156 412 412 0x4f9 808 157 413 413 0x500 810 158 414 414 0x508 812 159 415 415 0x510 814 160 416 416 0x518 816 161 417 417 0x520 818 162 418 418 0x528 820 163 419 419 0x530 822 164 420 420 0x538 824 165 421 421 0x540 826 166 422 422 0x548 828 167 423 423 0x550 830 168 424 424 0x557 831 169 425 425 0x55f 833 170 426 426 0x567 835 171 427 427 0x56f 837 172 428 428 0x577 839 173 429 429 0x57f 841 174 430 430 0x587 843 175 431 431 0x58f 845 176 432 432 0x597 847 177 433 433 0x59f 849 178 434 434 0x5a6 851 179 435 435 0x5ae 853 180 436 436 0x5b6 855 181 437 437 0x5be 857 182 438 438 0x5c6 859 183 439 439 0x5ce 861 184 440 440 0x5d6 863 185 441 441 0x5de 865 186 442 442 0x5e6 867 187 443 443 0x5ee 869 188 444 444 0x5f5 870 189 445 445 0x5fd 872 190 446 446 0x605 874 191 447 447 0x60d 876 192 448 448 0x615 878 193 449 449 0x61d 880 194 450 450 0x625 882 195 451 451 0x62d 884 196 452 452 0x635 886 197 453 453 0x63d 888 198 454 454 0x644 890 199 455 455 0x64c 892 200 456 456 0x654 894 201 457 457 0x65c 896 202 458 458 0x664 898 203 459 459 0x66c 900 204 460 460 0x674 902 205 461 461 0x67c 904 206 462 462 0x684 906 207 463 463 0x68c 908 208 464 464 0x693 910 209 465 465 0x69b 912 210 466 466 0x6a3 914 211 467 467 0x6ab 916 212 468 468 0x6b3 918 213 469 469 0x6bb 920 214 470 470 0x6c3 922 215 471 471 0x6cb 924 216 472 472 0x6d3 926 217 473 473 0x6db 928 218 474 474 0x6e3 930 219 475 475 0x6ea 931 220 476 476 0x6f2 933 221 477 477 0x6fa 935 222 478 478 0x702 937 223 479 479 0x70a 939 224 480 480 0x712 941 225 481 481 0x71a 943 226 482 482 0x722 945 227 483 483 0x72a 947 228 484 484 0x732 949 229 485 485 0x739 951 230 486 486 0x741 953 231 487 487 0x749 955 232 488 488 0x751 957 233 489 489 0x759 959 234 490 490 0x761 961 235 491 491 0x769 963 236 492 492 0x771 965 237 493 493 0x779 967 238 494 494 0x781 969 239 495 495 0x788 970 240 496 496 0x790 972 241 497 497 0x798 974 242 498 498 0x7a0 976 243 499 499 0x7a8 978 244 500 500 0x7b0 980 245 501 501 0x7b8 982 246 502 502 0x7c0 984 247 503 503 0x7c8 986 248 504 504 0x7d0 988 249 505 505 0x7d7 990 250 506 506 0x7df 992 251 507 507 0x7e7 994 252 508 508 0x7ef 996 253 509 509 0x7f7 998 254 510 510 0x7ff 1000>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 08 c5 11 10 50 50 a0 50 a0 29 00 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_wr_status_reg1_end = [08 00 02 01 5e];
				qcom,mdss-dsi-virtual-channel-id = <0>;
				samsung,lpm_ctrl_hlpm_off_tx_cmds_revA = [29 00 00 00 00 00 02 bb 00];
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <1 10>;
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x35e10915 0x15000000 0 0x1f00af 0x6300cf 0x830000 831 0x8db009f 0x5300df 0x93008f 0x4300ef 0xa30000 831 0x8db2900 0 0x3f0a5a5>;
				qcom,mdss-pan-physical-width-dimension = <54>;
				qcom,mdss-dsi-lane-1-state;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,support_factory_panel_swap;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				qcom,mdss-dsi-bl-max-level = <&funnel_aoss_in_funnel_qdss>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <44>;
				samsung,lpm_ctrl_hlpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				samsung,support_dynamic_mipi_clk;
				samsung,smart_dimming_mtp_tx_cmds_revA = [29 00 00 00 00 00 23 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ub-con-det = <0x4d0 3 0>;
				qcom,dsi-sec-ctrl-num = <1>;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 b0 06 c6 29 00 00 00 00 00 02 c6 18 05 01 00 00 15 00 01 29 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_hlpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 07 7d 40];
				samsung,lpm_ctrl_alpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 05 08 40];
				qcom,platform-te-gpio = <60 87 0>;
				qcom,mdss-dsi-border-color = <0>;
				samsung,hmt_disable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x3b0af9a 0x29000000 922 0x1862900 0 0x3b0c99a 0x29000000 666 0x41290000 57 0xcb00119d 0x9d000000 0xdbdb 0x9b8dded3 0xd1c3cec4 0xc1cfdb5b 0x5bdb9bcd 0x9ed3d1c3 0xcec4c1db 0xdbdbc080 0 0x80808080 0x8080000b 0x60000 0x290000 2 0xf70f2901 0 0x3f0a5a5>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,lpm_ctrl_alpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				samsung,delayed-display-on = <1>;
				samsung,support_gamma_mode2;
				samsung,flash_spi_wr_status_reg1 = [08 00 02 01 00];
				samsung,center_gamma_60hs_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 6f];
				qcom,mdss-dsi-bl-min-level = <1>;
				samsung,esd-irq-trigger1 = "falling";
				samsung,dia_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 01 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,lpm_ctrl_alpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 08 08 40];
				qcom,mdss-dsi-te-dcs-command = <1>;
				samsung,acl_map_table_revA = <2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 1 10 1 11 1 12 1 13 1 14 1 15 1 16 1 17 1 19 1 20 1 21 1 22 1 24 1 25 1 27 1 29 1 30 1 32 1 34 1 37 1 39 1 41 1 44 1 47 1 50 1 53 1 56 1 60 1 64 1 68 1 72 1 77 1 82 1 87 1 93 1 98 1 105 1 111 1 119 1 126 1 134 1 143 1 152 1 162 1 172 1 183 1 195 1 207 1 220 1 234 1 249 1 265 1 282 1 300 1 316 1 333 1 350 1 357 1 365 1 372 1 380 1 387 1 395 1 403 1 412 1 420 1>;
				qcom,mdss-pan-physical-height-dimension = <&pm8350_l8_level>;
				qcom,mdss-dsi-bpp = <24>;
				samsung,level2_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a];
				samsung,flash_spi_wr_page_program = [08 01 04 02 00 00 00 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 05 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1e 5f];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x8c5 0x11105050 0xa050a029 0 0x8c511 0x105050f2 0x50f22900 0 0x8c51110 0x5050a050 0xa0290000 8 0xc5111050 0x4daf4daf>;
				samsung,flash_gamma_tx_cmds_revA = [39 01 00 00 00 00 0a c1 00 00 6b 00 00 00 c1 00 00 39 01 00 00 0a 00 02 c0 03];
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 01 00 00 1e 00 02 c0 03];
				qcom,ulps-enabled;
				samsung,dia_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 3b 91 29 01 00 00 00 00 02 91 02 29 01 00 00 00 00 03 f0 a5 5a];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,lpm_ctrl_hlpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 1b 00];
				samsung,hmt_candela_map_table_revA = <0 0 0 409 25 1 1 1 415 26 2 2 2 422 26 3 3 3 428 26 4 4 4 435 27 5 5 5 441 27 6 6 6 448 28 7 7 7 454 28 8 8 8 460 29 9 9 9 467 29 10 10 10 473 30 11 11 11 480 30 12 12 12 486 31 13 13 13 493 31 14 14 14 499 32 15 15 15 505 32 16 16 16 512 33 17 17 17 518 33 18 18 18 525 34 19 19 19 531 34 20 20 20 537 34 21 21 21 544 35 22 22 22 550 35 23 23 23 557 36 24 24 24 563 36 25 25 25 570 37 26 26 26 576 37 27 27 27 582 38 28 28 28 589 38 29 29 29 595 39 30 30 30 602 39 31 31 31 608 40 32 32 32 615 40 33 33 33 621 41 34 34 34 627 41 35 35 35 634 42 36 36 36 640 42 37 37 37 647 42 38 38 38 653 43 39 39 39 660 43 40 40 40 666 44 41 41 41 672 44 42 42 42 679 45 43 43 43 685 45 44 44 44 692 46 45 45 45 698 46 46 46 46 704 47 47 47 47 711 47 48 48 48 717 48 49 49 49 724 48 50 50 50 730 49 51 51 51 737 49 52 52 52 743 50 53 53 53 749 50 54 54 54 756 50 55 55 55 762 51 56 56 56 769 51 57 57 57 775 52 58 58 58 782 52 59 59 59 788 53 60 60 60 794 53 61 61 61 801 54 62 62 62 807 54 63 63 63 814 55 64 64 64 820 55 65 65 65 827 56 66 66 66 833 56 67 67 67 839 57 68 68 68 846 57 69 69 69 852 58 70 70 70 859 58 71 71 71 865 58 72 72 72 871 59 73 73 73 878 59 74 74 74 884 60 75 75 75 891 60 76 76 76 897 61 77 77 77 904 61 78 78 78 910 62 79 79 79 916 62 80 80 80 923 63 81 81 81 929 63 82 82 82 936 64 83 83 83 942 64 84 84 84 949 65 85 85 85 955 65 86 86 86 961 66 87 87 87 968 66 88 88 88 974 66 89 89 89 981 67 90 90 90 987 67 91 91 91 994 68 92 92 92 1000 68 93 93 93 1006 69 94 94 94 1013 69 95 95 95 1019 70 96 96 96 0x402 70 97 97 97 0x408 71 98 98 98 0x40f 71 99 99 99 0x415 72 100 100 100 0x41b 72 101 101 101 0x422 73 102 102 102 0x428 73 103 103 103 0x42f 74 104 104 104 0x435 74 105 105 105 0x43b 74 106 106 106 0x442 75 107 107 107 0x448 75 108 108 108 0x44f 76 109 109 109 0x455 76 110 110 110 0x45c 77 111 111 111 0x462 77 112 112 112 0x468 78 113 113 113 0x46f 78 114 114 114 0x475 79 115 115 115 0x47c 79 116 116 116 0x482 80 117 117 117 0x489 80 118 118 118 0x48f 81 119 119 119 0x495 81 120 120 120 0x49c 82 121 121 121 0x4a2 82 122 122 122 0x4a9 82 123 123 123 0x4af 83 124 124 124 0x4b6 83 125 125 125 0x4bc 84 126 126 126 0x4c2 84 127 127 127 0x4c9 85 128 128 128 0x4cf 85 129 129 129 0x4d6 86 130 130 130 0x4dc 86 131 131 131 0x4e2 87 132 132 132 0x4e9 87 133 133 133 0x4ef 88 134 134 134 0x4f6 88 135 135 135 0x4fc 89 136 136 136 0x503 89 137 137 137 0x509 90 138 138 138 0x50f 90 139 139 139 0x516 90 140 140 140 0x51c 91 141 141 141 0x523 91 142 142 142 0x529 92 143 143 143 0x530 92 144 144 144 0x536 93 145 145 145 0x53c 93 146 146 146 0x543 94 147 147 147 0x549 94 148 148 148 0x550 95 149 149 149 0x556 95 150 150 150 0x55d 96 151 151 151 0x563 96 152 152 152 0x569 97 153 153 153 0x570 97 154 154 154 0x576 98 155 155 155 0x57d 98 156 156 156 0x583 98 157 157 157 0x589 99 158 158 158 0x590 99 159 159 159 0x596 100 160 160 160 0x59d 100 161 161 161 0x5a3 101 162 162 162 0x5aa 101 163 163 163 0x5b0 102 164 164 164 0x5b6 102 165 165 165 0x5bd 103 166 166 166 0x5c3 103 167 167 167 0x5ca 104 168 168 168 0x5d0 104 169 169 169 0x5d7 105 170 170 170 0x5dd 105 171 171 171 0x5e3 106 172 172 172 0x5ea 106 173 173 173 0x5f0 106 174 174 174 0x5f7 107 175 175 175 0x5fd 107 176 176 176 0x604 108 177 177 177 0x60a 108 178 178 178 0x610 109 179 179 179 0x617 109 180 180 180 0x61d 110 181 181 181 0x624 110 182 182 182 0x62a 111 183 183 183 0x631 111 184 184 184 0x637 112 185 185 185 0x63d 112 186 186 186 0x644 113 187 187 187 0x64a 113 188 188 188 0x651 114 189 189 189 0x657 114 190 190 190 0x65d 114 191 191 191 0x664 115 192 192 192 0x66a 115 193 193 193 0x671 116 194 194 194 0x677 116 195 195 195 0x67e 117 196 196 196 0x684 117 197 197 197 0x68a 118 198 198 198 0x691 118 199 199 199 0x697 119 200 200 200 0x69e 119 201 201 201 0x6a4 120 202 202 202 0x6ab 120 203 203 203 0x6b1 121 204 204 204 0x6b7 121 205 205 205 0x6be 122 206 206 206 0x6c4 122 207 207 207 0x6cb 122 208 208 208 0x6d1 123 209 209 209 0x6d8 123 210 210 210 0x6de 124 211 211 211 0x6e4 124 212 212 212 0x6eb 125 213 213 213 0x6f1 125 214 214 214 0x6f8 126 215 215 215 0x6fe 126 216 216 216 0x704 127 217 217 217 0x70b 127 218 218 218 0x711 128 219 219 219 0x718 128 220 220 220 0x71e 129 221 221 221 0x725 129 222 222 222 0x72b 130 223 223 223 0x731 130 224 224 224 0x738 130 225 225 225 0x73e 131 226 226 226 0x745 131 227 227 227 0x74b 132 228 228 228 0x752 132 229 229 229 0x758 133 230 230 230 0x75e 133 231 231 231 0x765 134 232 232 232 0x76b 134 233 233 233 0x772 135 234 234 234 0x778 135 235 235 235 0x77f 136 236 236 236 0x785 136 237 237 237 0x78b 137 238 238 238 0x792 137 239 239 239 0x798 138 240 240 240 0x79f 138 241 241 241 0x7a5 138 242 242 242 0x7ab 139 243 243 243 0x7b2 139 244 244 244 0x7b8 140 245 245 245 0x7bf 140 246 246 246 0x7c5 141 247 247 247 0x7cc 141 248 248 248 0x7d2 142 249 249 249 0x7d8 142 250 250 250 0x7df 143 251 251 251 0x7e5 143 252 252 252 0x7ec 144 253 253 253 0x7f2 144 254 254 254 0x7f9 145 255 255 255 0x7ff 145>;
				samsung,flash_spi_rd_manufacture_id = [08 00 01 9f 08 00 01];
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = <0x29000000 927 0xa5a50501 0 0x1282900 0 0x39f5a5a>;
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = [29 00 00 00 00 00 0e c1 00 00 ff 32 00 00 00 00 00 00 40 04 01];
				samsung,lpm_ctrl_hlpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 04 89 40];
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xec1 107 0 4 0x1290000 2 0xc0032900 0 0x3b00cfb>;
				samsung,hmt_elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 00 00 16];
				qcom,mdss-dsi-t-clk-post = <25>;
				samsung,level1_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <5>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00];
				samsung,center_gamma_120hs_rx_cmds_revA = [06 01 00 00 00 00 01 c9 22 25];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 1008 0xa5a52900 0 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 d1 9a 29 00 00 00 00 00 04 9a 08 08 40 29 00 00 00 00 00 02 53 23 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				qcom,mdss-dsi-lane-2-state;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 b0 05 c6 29 00 00 00 00 00 02 c6 16 29 00 00 00 00 00 03 b0 0b 92 29 00 00 00 00 00 02 92 6f 29 00 00 00 00 00 03 b0 2d c6 29 00 00 00 00 00 02 c6 19 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				samsung,self_grid_off_revA = [29 00 00 00 22 00 03 f0 5a 5a 29 00 00 00 00 00 03 7c 00 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,poc_read_delay_us = <70>;
				samsung,level0_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <&tpdm_turing>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,brightness_tx_cmds_revA = <0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256>;
				qcom,platform-sec-reset-gpio = <60 25 0>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,flash_spi_rd_status_reg1 = [08 00 01 05 08 00 01];
				samsung,poc_write_data_size = <&qupv3_se15_i2c_active>;
				samsung,poc_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 20 00 00 00 00 00 00 18 04 29 00 00 00 00 00 02 c0 03];
				qcom,dsi-sec-phy-num = <1>;
				samsung,dynamic_mipi_clk_sel_table = <1 1 0 0 1 1 2 0 0 3 1 3 0 0 3 1 4 0 0 1 2 11 0x2942 0x2a56 1 2 12 0x25be 0x26d2 1 2 13 0x48a 0x4a2 2 2 13 0x4a3 0x4c4 3 2 13 0x4c5 0x5e9 1 2 14 0x601 0x6ca 1 2 15 0x1105 0x116a 1 2 17 0x8bd 0x98a 1 2 17 0x98b 0x9be 2 2 17 0x9bf 0x9cd 3 2 17 0x9ce 0xa03 1 2 18 0xb79 0xbd9 1 2 18 0xbda 0xbec 2 2 18 0xbed 0xc10 3 3 91 0 599 1 3 92 600 0x4af 1 3 93 0x4b0 0x4b1 1 3 93 0x4b2 0x4f8 2 3 93 0x4f9 0x53d 3 3 93 0x53e 0x79d 1 3 94 0x79e 0x95f 1 3 95 0x960 0xa59 1 3 97 0xabe 0xc70 1 3 97 0xc71 0xcd9 2 3 97 0xcda 0xcf6 3 3 97 0xcf7 0xd79 1 3 98 0xd7a 0xe53 1 3 98 0xe54 0xe78 2 3 98 0xe79 0xed7 3 3 102 0x1392 0x143b 1 3 103 0x143c 0x149f 1 3 104 0x14a0 0x14a9 2 3 104 0x14aa 0x1503 3 3 107 0x1662 0x16d9 1 3 108 0x16da 0x170f 3 3 108 0x1710 0x176f 1 3 109 0x1770 0x1805 1 3 110 0x1806 0x1931 1 3 111 0x1932 0x19c7 1 3 115 0x1f68 0x21f1 1 3 116 0x21f2 0x2231 3 3 116 0x2232 0x234f 1 3 118 0x23fa 0x2403 2 3 118 0x2404 0x2471 3 3 118 0x2472 0x25bb 1 3 119 0x25bc 0x2629 1 3 120 0x262a 0x268d 1 3 122 0x26c0 0x2877 1 3 124 0x8d68 0x8dfd 1 3 128 0x9376 0x93dc 2 3 128 0x93dd 0x9569 1 3 129 0x956a 0x9636 1 3 129 0x9637 0x9681 2 3 129 0x9682 0x96c2 3 3 129 0x96c3 0x96f9 1 3 130 0x96fa 0x99ff 1 3 130 0x9a00 0x9a74 2 3 130 0x9a75 0x9ae1 1 3 131 0x9ae2 0x9db3 1 3 131 0x9db4 0x9e2c 2 3 131 0x9e2d 0xa16c 1 3 131 0xa16d 0xa1d5 2 3 131 0xa1d6 0xa1f2 3 3 131 0xa1f3 0xa275 1 3 132 0xa276 0xa37f 1 3 132 0xa380 0xa406 2 3 132 0xa407 0xa40b 3 3 132 0xa40c 0xa738 1 3 132 0xa739 0xa7c3 2 3 132 0xa7c4 0xa7c4 3 3 132 0xa7c5 0xaa45 1 3 138 0xd7c8 0xda68 1 3 138 0xda69 0xdaf4 2 3 138 0xdaf5 0xdda3 1 3 156 0x10384 0x10682 1 3 156 0x10683 0x106d8 2 3 156 0x106d9 0x10707 3 3 161 0x10bea 0x10d47 1 4 51 0 0 3 4 52 0 0 2 4 53 0 0 1 4 54 0 0 1 4 55 0 0 1 4 56 0 0 3 5 61 0 0 1 5 62 0 0 1 5 71 0 0 3 7 260 0x2a6e8 0x2a7ec 3 7 260 0x2a7ed 0x2ba5c 1 7 263 0x2d2a8 0x2dfb4 1 7 263 0x2dfb5 0x2e298 2 7 263 0x2e299 0x2edec 3 7 283 0x25030 0x25d64 3 7 283 0x25d65 0x27344 1 7 326 0x1e208 0x1fd4c 1>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				ss,test_mode = <0x508>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 02 53 22];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 b0 19 f4 29 01 00 00 00 00 02 f4 10 29 01 00 00 00 00 03 b0 32 cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 59 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 6f cb 29 01 00 00 00 00 04 cb 0f 00 02 29 01 00 00 00 00 03 b0 95 cb 29 01 00 00 00 00 02 cb 6f 29 01 00 00 00 00 03 b0 10 f6 29 01 00 00 00 00 05 f6 00 9e ab 00 29 01 00 00 00 00 03 b0 04 cc 29 01 00 00 00 00 02 cc 12 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level1_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_ctrl_alpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 04 9a 00 18 00];
				samsung,spi_if_sel_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x39010000 1008 0x5a5a3901 0 0x3f1f1a2 0x39010000 704 0x2390100 0x10004 0x71030000 0x39010000 0xac1 0x600 0 0x390100 0x10002 0xc0032900 0 0xac10000 0x1400000 0x40000039 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x3f1f1a2>;
				samsung,ccb_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b7 00 2a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,gamma_mode2_hbm_tx_cmds_revA = <0x29010000 595 0xe0290100 3 0xb005c629 0x1000000 0x2c600 0x29010000 944 0x809a2901 0 0x29a8029 0x1000000 0x3b00b 0x92290100 2 0x926f2901 0 0x3b02dc6 0x29010000 710 0x19290100 3 0x5107ff29 0 0x2f70f>;
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 f2 b0 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 08 c6 01 77 ff 0d c0 16 01 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 01 6e 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 0b b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 20 29 00 00 00 00 00 03 b0 09 f4 29 00 00 00 00 00 02 f4 ca 29 00 00 00 00 00 03 51 00 00 29 01 00 00 00 00 02 53 20 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x2da83b80 0x2d7a74c0 0x2da83b80 0x2f62bcc0>;
				samsung,esd-irq-gpio1 = <60 167 0>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,level2_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				samsung,gamma_mode2_hmt_tx_cmds_revA = [29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 f7 0f];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				samsung,support_hmt;
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,poc_read_addr_idx = <8 9 10>;
				samsung,hmt_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 07 9a 29 00 00 00 00 00 03 b0 c9 9a 29 00 00 00 00 00 02 9a 01 29 00 00 00 00 00 39 cb 00 11 9d 9d 00 00 00 00 00 db db 9b 8d de d3 d1 c3 cf c4 c1 ce db 5b 5b db 9b cd 9e d3 d1 c3 cf c4 c1 db db db c0 80 00 00 00 00 80 80 80 80 80 80 00 03 00 0e 00 00 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 51 07 ff 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,spi_if_sel_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 c0 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,candela_map_table_revA = <0 0 0 8 2 1 1 1 10 2 2 2 2 12 3 3 3 3 14 4 4 4 4 17 4 5 5 5 20 5 6 6 6 24 6 7 7 7 27 7 8 8 8 31 8 9 9 9 34 8 10 10 10 38 9 11 11 11 42 10 12 12 12 46 11 13 13 13 51 12 14 14 14 55 13 15 15 15 59 15 16 16 16 64 16 17 17 17 68 17 18 18 18 73 18 19 19 19 78 19 20 20 20 83 20 21 21 21 87 21 22 22 22 92 23 23 23 23 97 24 24 24 24 102 25 25 25 25 108 26 26 26 26 113 28 27 27 27 118 29 28 28 28 123 30 29 29 29 129 32 30 30 30 134 33 31 31 31 140 34 32 32 32 145 36 33 33 33 151 37 34 34 34 157 38 35 35 35 162 40 36 36 36 168 41 37 37 37 174 42 38 38 38 180 44 39 39 39 186 45 40 40 40 191 47 41 41 41 197 48 42 42 42 203 50 43 43 43 210 51 44 44 44 216 53 45 45 45 222 54 46 46 46 228 56 47 47 47 234 57 48 48 48 241 59 49 49 49 247 60 50 50 50 253 62 51 51 51 260 63 52 52 52 266 65 53 53 53 273 67 54 54 54 279 68 55 55 55 286 70 56 56 56 292 71 57 57 57 299 73 58 58 58 305 75 59 59 59 312 76 60 60 60 319 78 61 61 61 326 80 62 62 62 332 81 63 63 63 339 83 64 64 64 346 85 65 65 65 353 86 66 66 66 360 88 67 67 67 367 90 68 68 68 374 91 69 69 69 381 93 70 70 70 388 95 71 71 71 395 96 72 72 72 402 98 73 73 73 409 100 74 74 74 416 102 75 75 75 423 103 76 76 76 431 105 77 77 77 438 107 78 78 78 445 109 79 79 79 452 111 80 80 80 460 112 81 81 81 467 114 82 82 82 475 116 83 83 83 482 118 84 84 84 489 120 85 85 85 497 121 86 86 86 504 123 87 87 87 512 125 88 88 88 519 127 89 89 89 527 129 90 90 90 535 131 91 91 91 542 132 92 92 92 550 134 93 93 93 557 136 94 94 94 565 138 95 95 95 573 140 96 96 96 581 142 97 97 97 588 144 98 98 98 596 146 99 99 99 604 148 100 100 100 612 149 101 101 101 620 151 102 102 102 628 153 103 103 103 635 155 104 104 104 643 157 105 105 105 651 159 106 106 106 659 161 107 107 107 667 163 108 108 108 675 165 109 109 109 683 167 110 110 110 691 169 111 111 111 700 171 112 112 112 708 173 113 113 113 716 175 114 114 114 724 177 115 115 115 732 179 116 116 116 740 181 117 117 117 749 183 118 118 118 757 185 119 119 119 765 187 120 120 120 773 189 121 121 121 782 191 122 122 122 790 193 123 123 123 798 195 124 124 124 807 197 125 125 125 815 199 126 126 126 823 201 127 127 127 832 203 128 128 128 840 205 129 129 129 849 207 130 130 130 857 209 131 131 131 866 211 132 132 132 874 214 133 133 133 883 216 134 134 134 891 218 135 135 135 900 220 136 136 136 909 222 137 137 137 917 224 138 138 138 926 226 139 139 139 934 228 140 140 140 943 230 141 141 141 952 233 142 142 142 961 235 143 143 143 969 237 144 144 144 978 239 145 145 145 987 241 146 146 146 996 243 147 147 147 1004 245 148 148 148 1013 248 149 149 149 1022 250 150 150 150 0x407 252 151 151 151 0x410 254 152 152 152 0x419 256 153 153 153 0x422 258 154 154 154 0x42b 261 155 155 155 0x433 263 156 156 156 0x43c 265 157 157 157 0x445 267 158 158 158 0x44e 269 159 159 159 0x457 271 160 160 160 0x460 274 161 161 161 0x469 276 162 162 162 0x473 278 163 163 163 0x47c 280 164 164 164 0x485 283 165 165 165 0x48e 285 166 166 166 0x497 287 167 167 167 0x4a0 289 168 168 168 0x4a9 291 169 169 169 0x4b2 294 170 170 170 0x4bc 296 171 171 171 0x4c5 298 172 172 172 0x4ce 300 173 173 173 0x4d7 303 174 174 174 0x4e1 305 175 175 175 0x4ea 307 176 176 176 0x4f3 310 177 177 177 0x4fc 312 178 178 178 0x506 314 179 179 179 0x50f 316 180 180 180 0x518 319 181 181 181 0x522 321 182 182 182 0x52b 323 183 183 183 0x535 326 184 184 184 0x53e 328 185 185 185 0x548 330 186 186 186 0x551 332 187 187 187 0x55a 335 188 188 188 0x564 337 189 189 189 0x56d 339 190 190 190 0x577 342 191 191 191 0x580 344 192 192 192 0x58a 346 193 193 193 0x594 349 194 194 194 0x59d 351 195 195 195 0x5a7 353 196 196 196 0x5b0 356 197 197 197 0x5ba 358 198 198 198 0x5c4 360 199 199 199 0x5cd 363 200 200 200 0x5d7 365 201 201 201 0x5e0 367 202 202 202 0x5ea 370 203 203 203 0x5f4 372 204 204 204 0x5fe 375 205 205 205 0x607 377 206 206 206 0x611 379 207 207 207 0x61b 382 208 208 208 0x625 384 209 209 209 0x62e 387 210 210 210 0x638 389 211 211 211 0x642 391 212 212 212 0x64c 394 213 213 213 0x656 396 214 214 214 0x660 399 215 215 215 0x669 401 216 216 216 0x673 403 217 217 217 0x67d 406 218 218 218 0x687 408 219 219 219 0x691 411 220 220 220 0x69b 413 221 221 221 0x6a5 415 222 222 222 0x6af 418 223 223 223 0x6b9 420 224 224 224 0x6c3 423 225 225 225 0x6cd 425 226 226 226 0x6d7 428 227 227 227 0x6e1 430 228 228 228 0x6eb 433 229 229 229 0x6f5 435 230 230 230 0x6ff 437 231 231 231 0x709 440 232 232 232 0x713 442 233 233 233 0x71d 445 234 234 234 0x727 447 235 235 235 0x732 450 236 236 236 0x73c 452 237 237 237 0x746 455 238 238 238 0x750 457 239 239 239 0x75a 460 240 240 240 0x764 462 241 241 241 0x76f 465 242 242 242 0x779 467 243 243 243 0x783 470 244 244 244 0x78d 472 245 245 245 0x798 475 246 246 246 0x7a2 477 247 247 247 0x7ac 480 248 248 248 0x7b7 482 249 249 249 0x7c1 485 250 250 250 0x7cb 487 251 251 251 0x7d6 490 252 252 252 0x7e0 492 253 253 253 0x7ea 495 254 254 254 0x7f5 497 255 255 255 0x7ff 500>;
				samsung,flash_spi_rd_data = [08 00 04 03 00 00 00 08 10 00];
				qcom,mdss-dsi-t-clk-pre = <24>;
				samsung,vrr_tx_cmds_revA = <0x29000000 608 0x290000 3 0xb042cb29 0 0x9cb00 0 41 0 0x3b062 0xcb290000 9 0xcb000000 0 0x290000 3 0xb0009a29 0 0x29a00 0x29000000 944 0x16f62900 0 0x2f60029 0 0x5b900 41 0 0x2f200 0x29000000 944 0x1f22900 0 0x2f20029 0 0x3b006 0xf2290000 3 0xf2000029 0 0x3b00b 0xf2290000 3 0xf2000029 0 0x2f70f>;
				samsung,flash_spi_wr_status_reg2_end = [08 00 02 31 02];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				samsung,lpm_on_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 03 b0 af 9a 29 00 00 00 00 00 03 9a 11 e0 29 00 00 00 00 00 07 c6 01 77 ff 0d c0 2f 29 00 00 00 00 00 02 f2 b2 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 19 dc 16 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 00];
				qcom,mdss-dsi-te-pin-select = <1>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <7 8 9>;
						samsung,flash_gamma_data_read_addr = <4 5 6>;
					};
				};

				samsung,gm2_flash_table {

					table4 {
						samsung,gm2_flash_read_end = <0x7840c>;
						samsung,gm2_flash_read_start = <0x7840c>;
					};

					table3 {
						samsung,gm2_flash_read_end = <0x782b1>;
						samsung,gm2_flash_read_start = <0x782b0>;
					};

					table1 {
						samsung,gm2_flash_read_end = <0x78157>;
						samsung,gm2_flash_read_start = <0x78000>;
					};

					table2 {
						samsung,gm2_flash_read_end = <0x782af>;
						samsung,gm2_flash_read_start = <0x78158>;
					};
				};

				qcom,panel-sec-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <12>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-post-off-sleep = <2>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1700000>;
						qcom,supply-min-voltage = <1700000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					hd120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&rimps>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						qcom,mdss-dsi-v-back-porch = <60>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26020 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};

					hd60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xa78>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x3d32>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						qcom,mdss-dsi-v-back-porch = <60>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26000 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};

					hd60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xa79>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <59>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26020 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};

					hd96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&pm8350c_bob>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <96>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						qcom,mdss-dsi-v-back-porch = <60>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26020 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};

					hd48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xf69>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x4e40>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						qcom,mdss-dsi-v-back-porch = <60>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26000 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};

					hd48phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 22 21 07 07 07 02 04 00 18 16];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xf6a>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <&tpdm_rdpm>;
						qcom,mdss-dsi-v-pulse-width = <60>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x8dc>;
						qcom,panel-roi-alignment = <416 42 416 42 416 42>;
						qcom,mdss-dsi-panel-width = <&mmss_noc>;
						qcom,lm-split = <416 416>;
						qcom,mdss-dsi-t-clk-post = <20>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <59>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x4372900 0 0x52b0000 0x9232900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = <0x29000000 0x42c 5 0x1000005 0x11129 0x1000000 0x3f05a 0x5a290100 3 0xb01df629 0x1000000 0x2f600 0x29010000 0x780003f0 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x1df62901 0 0x2f60329 0x1000000 0x3f0a5 0xa5290100 3 0xf05a5a29 0x1000000 0x23500 0x29010000 1008 0xa5a52901 0 0x3f05a5a 0x29010000 944 0x23f42901 0 0x2f43129 0x1000000 0x4ed04 0x40202901 0 0x3f0a5a5 0x29010000 1008 0x5a5a2901 0 0x3b03b91 0x29010000 657 0x2290100 3 0xf0a55a29 0x1000000 0x3f05a 0x5a290100 10 0xb9000000 0 0x11032901 0 0x3f0a5a5 0x29010000 1020 0x5a5a2900 0 0x8c51110 0x5050a050 0xa0290100 3 0xfca5a529 0x1000000 0x3f05a 0x5a290100 3 0xb004f229 0x1000000 0x2f240 0x29010000 1008 0xa55a0701 0 0x1010a01 0 0x59110000 0x89308008 0xdc034000 0x2a01a001 0xa0020001 0xd1002003 0x88000500 0xc025803 0x23180010 0xf0030c20 0x60b0b 0x330e1c2a 0x38465462 0x69707779 0x7b7d7e01 0x2010009 0x4009be19 0xfc19fa19 0xf81a381a 0x781ab62a 0xf62b342b 0x743b746b 0xf4002901 0 0x42c0000 0x290100 3 0xf05a5a29 0x1000000 0x26020 0x29010000 595 0x28290100 3 0xb005c629 0x1000000 0x3c616 0x1290100 3 0xb00b9229 0x1000000 0x2926f 0x29010000 944 0x2dc62901 0 0x2c61929 0x1000000 0x35107 0xff290100 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <42>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <21>;
						qcom,mdss-dsi-h-front-porch = <63>;
					};
				};
			};

			qcom,mdss_dsi_sim_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 0 0 0 1 0>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-t-clk-post = <4>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "Simulator video mode dsi panel";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-t-clk-pre = <27>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [01 09 01 01 0e 1b 01 01 02 02 04 00 08 06];
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-timings = <0 0 0>;
						qcom,mdss-dsi-h-pulse-width = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <6>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-panel-width = <&pri_aux_pcm_dout_sleep>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-v-back-porch = <6>;
						qcom,display-topology = <1 0 1 2 0 1>;
						qcom,mdss-dsi-h-back-porch = <8>;
						qcom,mdss-dsi-on-command = [32 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-off-command = [22 01 00 00 00 00 02 00 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <8>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_video {
				qcom,mdss-dsi-panel-broadcast-mode;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <45>;
				qcom,mdss-dsi-reset-sequence = <1 20 0 200 1 20>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0 1>;
				qcom,mdss-dsi-panel-name = "Sim dual video mode dsi panel";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <8>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <4>;
						qcom,mdss-dsi-panel-height = <0x5a0>;
						qcom,mdss-dsi-panel-width = <0x500>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 0 2 1 0 2>;
						qcom,mdss-dsi-h-back-porch = <44>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <1>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <3>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <2>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 03 01 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <&ipcc_mproc>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 0xdd0 0x4444b228 0x285a00 0x5a030d01 0x39010000 0x1ac2 0x9240c00 0x40000 0x93400 0 0 0x3000 0x6c390100 52 0xd8000000 0 0x3000 0x30003000 0x30003005 0 0 0xf000f 0 0 0 0xf002f 0xf0020>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = <0x39010000 688 0x4390100 3 0xe8000239 0x1000000 0x3e400 0x8390100 3 0xb4201c39 0x1000000 0xdb66c 0x623af 0x131a0504 0xfa052039 0x1000000 0x2b000 0x39010000 0x32c4 0 0 0x10000002 41 0x10000 0 0 0x220000 0x1100 0xc0000 0x3000 0 0x390100 13 0xd04444b2 0x2800285a 0x5a030d 0x1390100 21 0xd3490000 0x11a1500 0x15070f77 0x777737b2 0x1100a03c 0x9a390100 52 0xd8000000 0 0x3000 0x30003000 0x30003005 0 0 0xf000f 0 0 0 0xf002f 0xf0020 0x39010000 0x2bdf 0x50425881 0x2d000000 107 0 0 0x10fffd4 0xe000000 15 0x5318000f 0 0x3901 0 0x3eb8b8b 0x39010000 759 0x1390100 2 0xb0803901 0 0xae434b4 48 0x40ce239 0x1000000 0x2e600 0x39010000 688 0x4390100 3 0xdf504039 0x1000000 0x6f350 0 0x39010000 754 0x11390100 6 0xf3010000 0x13901 0 0x3f40002 0x39010000 754 0x19390100 3 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_60hz_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};
				};
			};

			qcom,mdss_dsi_sim_cmd {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-t-clk-post = <3>;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,mdss-dsi-panel-mode-switch;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode dsi panel";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-t-clk-pre = <39>;
				qcom,mdss-dsi-te-check-enable;
				qcom,poms-align-panel-vsync;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <110>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <90>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <110>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <110>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 29 0a 0b 1b 26 0a 0b 0a 02 04 00 21 10];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x564>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x500>;
						qcom,mdss-dsi-panel-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <3>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&ipa_smmu_ap>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsc-slice-height = <40>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};

					timing@4 {
						qcom,mdss-dsi-panel-phy-timings = [00 39 0f 0e 21 2a 0e 0f 0d 02 04 00 2d 13];
						qcom,src-chroma-format = <1>;
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se18_spi_pins>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsc-version = <18>;
						cell-index = <4>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se18_spi_pins>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <2>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 06 06 16 20 07 07 07 02 04 00 16 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,video-mode-switch-out-commands = <0x39010000 944 0xa5000701 0 0x2010039 0x1000000 0x6b200 0x5d048049>;
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <100>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,video-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 10 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0c];
						qcom,mdss-dsc-slice-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-video-mode;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,video-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,cmd-on-commands = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,cmd-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <100>;
						qcom,cmd-mode-switch-in-commands-state = "dsi_lp_mode";
						qcom,mdss-dsi-cmd-mode;
						qcom,video-mode-switch-out-commands-state = "dsi_lp_mode";
						qcom,vid-on-commands = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,cmd-mode-switch-in-commands = [39 01 00 00 00 00 03 b0 a5 00 07 01 00 00 00 00 02 01 00 39 01 00 00 00 00 06 b2 00 5d 04 80 49 15 01 00 00 00 00 02 3d 11 15 01 00 00 00 00 02 36 00 15 01 00 00 00 00 02 55 0b];
						qcom,mdss-dsc-slice-height = <40>;
						qcom,cmd-mode-switch-out-commands = <0x39010000 944 0xa5000701 0 0x2010039 0x1000000 0x6b200 0x5d010249>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};

					timing@5 {
						qcom,mdss-dsi-panel-phy-timings = [00 69 1d 1d 35 2f 1b 1d 18 02 04 00 51 21];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <100>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <180>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <5>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};

					timing@7 {
						qcom,mdss-dsi-panel-phy-timings = [00 4a 13 14 28 24 12 14 11 02 04 00 39 18];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-panel-timings = <0x210909 0x24230808 0x8030400>;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&qupv3_se18_spi_pins>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <7>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0x78000111 0x5010000 0x10000129>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};

					timing@6 {
						qcom,mdss-dsi-panel-phy-timings = [00 89 26 27 42 39 25 27 1f 02 04 00 69 2a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <40>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <100>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <&qupv3_se11_i2c_active>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <40>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <6>;
						qcom,mdss-dsi-v-back-porch = <100>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-on-command = <0x29010000 688 0x3050100 0xa0001 0x150100 0xa0002 0x3a773901 0xa00 0x52a0000 0x4ff3901 0xa00 0x52b0000 0x59f1501 0xa00 0x2350039 0x100000a 0x34400 0x150100 0xa0002 0x51ff1501 0xa00 0x2532415 0x100000a 0x25500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 32 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <120>;
					};
				};
			};

			Q4_S6E3FAC_AMB619BR01 {
				ss,mafpc = <0x507>;
				samsung,flash_loading_check_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 34 30 20 30 78 39 31 0a 52 20 30 78 39 31 20 30 78 30 31 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 01 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x44aa20>;
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 08 f2];
				qcom,mdss-brightness-max-level = <&trusted_apps_ext_mem>;
				samsung,ldi_debug_pps1_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2d 00];
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 07 cd];
				samsung,flash_spi_er = [08 00 04 00 00 00 00];
				samsung,osc_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 61 31 00 00 00 61 31 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_10nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 01 55];
				samsung,ccb_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 b7 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,aod_candela_map_table_revA = <0 0 11 0 1 1 12 28 0 10 2 29 49 0 30 3 50 255 0 60>;
				samsung,xtalk_on_tx_cmds_revA = <0x57200930 0x78463020 0x9307835 0x41203078 0x3541200a 0x57203078 0x35312030 0x78303020 0x30783038 0xa572030 0x78423020 0x30783030 0x20307830 0x43203078 0x46340a57 0x20307846 0x34203078 0x31340a57 0x20307846 0x37203078 0x30460a57 0x20307846 0x30203078 0x41352030 0x78413500>;
				samsung,enter_hbm_ce_lux = <0xc350>;
				samsung,poc_image_size = <0x86912>;
				samsung,vint_tx_cmds_revA = [29 00 00 00 00 00 03 b0 19 f4 29 00 00 00 00 00 02 f4 0d];
				samsung,poc_write_loop_start_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03];
				samsung,spsram_done_cmds_revA = [29 00 00 00 00 00 03 b0 05 71 29 01 00 00 00 00 02 71 01];
				samsung,poc_write_loop_256byte_tx_cmds_revA = [29 00 00 00 00 00 03 b0 0d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 03 b0 8d c1 29 00 00 00 00 00 81 c1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 c0 03];
				samsung,lpm_on_tx_cmds_revB = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 01 79 02 00 70 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_write_loop_end_tx_cmds_revA = [29 00 00 00 01 00 0e c1 00 00 ff 32 00 00 00 00 00 00 80 04 01];
				ss,self_display = <0x506>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00];
				samsung,flash_spi_wr_enable = <0x8000106>;
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,lpm_1nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 00 22];
				samsung,lpm_brightnes_tx_cmds_revC = <0x29000000 1008 0x5a5a2900 0 0x35107ff 0x29000000 0x4b0 0x4e9829 0 0x79801 513 0x79290000 2 0xf70f2900 0 0x3f0a5a5>;
				samsung,vrr_glut_offset_cmds_revA = [29 01 00 00 00 00 04 b0 00 a1 93 29 01 00 00 00 00 91 93 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 00 b0 02 00 70 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,mdnie_tx_cmds_revA = [39 01 00 00 00 00 00 00 00];
				samsung,flash_spi_wr_status_reg2 = [08 00 02 31 00];
				samsung,manual_aor_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 05 98 00 00 00 00];
				samsung,support_dynamic_mipi_clk_osc;
				samsung,lpm_30nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 04 00];
				samsung,ldi_debug_pps2_rx_cmds_revA = [06 01 00 00 00 00 01 a2 2c 2d];
				samsung,ssr_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 39 20 30 78 46 36 0a 52 20 30 78 46 36 20 30 78 30 31 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 32 33 20 30 78 46 42 0a 52 20 30 78 46 42 20 30 78 30 31 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,mcd_off_tx_cmds_revA = [0a 20 20 20 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 34 0a 20 20 20 57 20 30 78 46 34 20 30 78 31 43 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 20 20 20 57 20 30 78 46 36 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 39 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 46 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 44 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 36 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 35 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 45 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 32 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 32 20 30 78 46 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 46 37 20 30 78 30 46 0a 20 20 20 44 65 6c 61 79 20 31 30 30 6d 73 0a 20 20 20 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 20 20 00];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,hw_cursor_tx_cmds_revA = [29 00 00 00 00 00 0f e4 00 01 00 04 00 00 05 00 66 00 00 00 3c 1e];
				samsung,gct_lv_tx_cmds_revA = [57 20 09 30 78 39 46 20 09 20 30 78 41 35 20 30 78 41 35 20 20 0a 57 20 30 78 30 31 0a 44 65 6c 61 79 20 31 32 30 6d 73 0a 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 31 31 0a 44 65 6c 61 79 20 31 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 31 34 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 43 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 37 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 35 33 20 30 78 32 30 0a 57 20 30 78 32 39 0a 57 20 30 78 39 44 20 30 78 30 31 0a 57 20 30 78 39 45 20 30 78 31 31 20 30 78 30 30 20 30 78 30 30 20 30 78 38 39 20 30 78 33 30 20 30 78 38 30 20 30 78 30 39 20 30 78 30 43 0a 20 20 20 30 78 30 33 20 30 78 38 38 20 30 78 30 30 20 30 78 43 31 20 30 78 30 31 20 30 78 43 34 20 30 78 30 31 20 30 78 43 34 0a 20 20 20 30 78 30 32 20 30 78 30 30 20 30 78 30 31 20 30 78 45 33 20 30 78 30 30 20 30 78 32 30 20 30 78 31 31 20 30 78 32 33 0a 20 20 20 30 78 30 30 20 30 78 30 36 20 30 78 30 30 20 30 78 30 43 20 30 78 30 30 20 30 78 38 30 20 30 78 30 30 20 30 78 39 46 0a 20 20 20 30 78 31 38 20 30 78 30 30 20 30 78 31 30 20 30 78 44 30 20 30 78 30 33 20 30 78 30 43 20 30 78 32 30 20 30 78 30 30 0a 20 20 20 30 78 30 36 20 30 78 30 42 20 30 78 30 42 20 30 78 33 33 20 30 78 30 45 20 30 78 31 43 20 30 78 32 41 20 30 78 33 38 0a 20 20 20 30 78 34 36 20 30 78 35 34 20 30 78 36 32 20 30 78 36 39 20 30 78 37 30 20 30 78 37 37 20 30 78 37 39 20 30 78 37 42 0a 20 20 20 30 78 37 44 20 30 78 37 45 20 30 78 30 31 20 30 78 30 32 20 30 78 30 31 20 30 78 30 30 20 30 78 30 39 20 30 78 34 30 0a 20 20 20 30 78 30 39 20 30 78 42 45 20 30 78 31 39 20 30 78 46 43 20 30 78 31 39 20 30 78 46 41 20 30 78 31 39 20 30 78 46 38 0a 20 20 20 30 78 31 41 20 30 78 33 38 20 30 78 31 41 20 30 78 37 38 20 30 78 31 41 20 30 78 42 36 20 30 78 32 41 20 30 78 46 36 0a 20 20 20 30 78 32 42 20 30 78 33 34 20 30 78 32 42 20 30 78 37 34 20 30 78 33 42 20 30 78 37 34 20 30 78 36 42 20 30 78 46 34 0a 20 20 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 34 0a 44 65 6c 61 79 20 35 30 6d 73 0a 57 20 30 78 32 43 20 30 78 30 30 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 37 0a 44 65 6c 61 79 20 31 37 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 52 20 30 78 41 46 20 30 78 30 31 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 65 6c 61 79 20 31 37 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 52 20 30 78 41 46 20 30 78 30 31 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 30 0a 57 20 30 78 39 46 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 20 00];
				samsung,gm2_gamma_comp_revA = [29 01 00 00 00 00 00 00 00];
				samsung,poc_write_addr_idx = <8 9 10>;
				qcom,display-type = "secondary";
				samsung,acl_on_tx_cmds_revA = <0x29000000 0x4b0 0x1479829 0 0x49855 0x80012900 0 0x4b00156 0x98290000 3 0x98001f29 0 0x25501>;
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,lpm_2nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 00 65];
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMB619BR01";
				samsung,micro_short_test_off_tx_cmds_revA = <0x57200930 0x78463020 0x9307835 0x41203078 0x35412020 0xa572030 0x78423020 0x30783030 0x20307838 0x41203078 0x43420a57 0x20307843 0x42203078 0x33312030 0x78363220 0x30783030 0x20307830 0x30203078 0x30302030 0x78313020 0x30783331 0x20307836 0x320a5720 0x30784246 0x20307830 0x30203078 0x30372030 0x78464620 0x30783030 0x20307830 0x30203078 0x31300a57 0x20307846 0x37203078 0x30460a57 0x20307846 0x30203078 0x41352030 0x78413500>;
				samsung,lpm_1nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 09 1a];
				samsung,manual_dbv_tx_cmds_revA = [29 00 00 00 00 00 04 6a 07 ff 01];
				label = "Q4_S6E3FAC_AMB619BR01";
				samsung,support_ddi_spi;
				samsung,poc_pre_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-vsync-delay;
				samsung,poc_write_loop_cnt = <&qupv3_se15_i2c_active>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 94 01 18];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00];
				samsung,dynamic_hlpm_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-brightness-default-level = <&qupv3_se14_spi_sleep>;
				samsung,poc_erase_sector_addr_idx = <5 6 7>;
				samsung,gray_spot_test_on_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 20 30 78 35 41 20 30 78 35 41 20 20 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 39 34 0a 57 20 30 78 39 34 20 30 78 31 46 0a 44 65 6c 61 79 20 31 30 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 32 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 31 20 30 78 42 31 0a 57 20 30 78 42 31 20 30 78 31 39 0a 57 20 30 78 46 37 20 30 78 30 46 0a 44 65 6c 61 79 20 31 30 30 6d 73 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,support_early_id_read;
				samsung,gct_ecc_rx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 46 38 0a 52 20 30 78 46 38 20 30 78 30 33 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,hbm_candela_map_table_revA = <0 256 256 0x808 502 1 257 257 0x810 504 2 258 258 0x818 506 3 259 259 0x820 508 4 260 260 0x828 510 5 261 261 0x830 512 6 262 262 0x838 514 7 263 263 0x840 516 8 264 264 0x848 518 9 265 265 0x850 520 10 266 266 0x858 521 11 267 267 0x860 523 12 268 268 0x868 525 13 269 269 0x870 527 14 270 270 0x878 529 15 271 271 0x880 531 16 272 272 0x888 533 17 273 273 0x890 535 18 274 274 0x898 537 19 275 275 0x8a1 539 20 276 276 0x8a9 541 21 277 277 0x8b1 543 22 278 278 0x8b9 545 23 279 279 0x8c1 547 24 280 280 0x8c9 549 25 281 281 0x8d1 551 26 282 282 0x8d9 553 27 283 283 0x8e1 555 28 284 284 0x8e9 557 29 285 285 0x8f1 559 30 286 286 0x8f9 561 31 287 287 0x901 563 32 288 288 0x909 565 33 289 289 0x911 567 34 290 290 0x919 569 35 291 291 0x921 571 36 292 292 0x929 573 37 293 293 0x931 574 38 294 294 0x939 576 39 295 295 0x941 578 40 296 296 0x949 580 41 297 297 0x951 582 42 298 298 0x959 584 43 299 299 0x961 586 44 300 300 0x969 588 45 301 301 0x971 590 46 302 302 0x979 592 47 303 303 0x981 594 48 304 304 0x989 596 49 305 305 0x991 598 50 306 306 0x999 600 51 307 307 0x9a1 602 52 308 308 0x9a9 604 53 309 309 0x9b1 606 54 310 310 0x9b9 608 55 311 311 0x9c2 610 56 312 312 0x9ca 612 57 313 313 0x9d2 614 58 314 314 0x9da 616 59 315 315 0x9e2 618 60 316 316 0x9ea 620 61 317 317 0x9f2 622 62 318 318 0x9fa 624 63 319 319 0xa02 626 64 320 320 0xa0a 628 65 321 321 0xa12 629 66 322 322 0xa1a 631 67 323 323 0xa22 633 68 324 324 0xa2a 635 69 325 325 0xa32 637 70 326 326 0xa3a 639 71 327 327 0xa42 641 72 328 328 0xa4a 643 73 329 329 0xa52 645 74 330 330 0xa5a 647 75 331 331 0xa62 649 76 332 332 0xa6a 651 77 333 333 0xa72 653 78 334 334 0xa7a 655 79 335 335 0xa82 657 80 336 336 0xa8a 659 81 337 337 0xa92 661 82 338 338 0xa9a 663 83 339 339 0xaa2 665 84 340 340 0xaaa 667 85 341 341 0xab2 669 86 342 342 0xaba 670 87 343 343 0xac2 672 88 344 344 0xaca 674 89 345 345 0xad2 676 90 346 346 0xada 678 91 347 347 0xae3 681 92 348 348 0xaeb 682 93 349 349 0xaf3 684 94 350 350 0xafb 686 95 351 351 0xb03 688 96 352 352 0xb0b 690 97 353 353 0xb13 692 98 354 354 0xb1b 694 99 355 355 0xb23 696 100 356 356 0xb2b 698 101 357 357 0xb33 700 102 358 358 0xb3b 702 103 359 359 0xb43 704 104 360 360 0xb4b 706 105 361 361 0xb53 708 106 362 362 0xb5b 710 107 363 363 0xb63 712 108 364 364 0xb6b 714 109 365 365 0xb73 716 110 366 366 0xb7b 718 111 367 367 0xb83 720 112 368 368 0xb8b 722 113 369 369 0xb93 723 114 370 370 0xb9b 725 115 371 371 0xba3 727 116 372 372 0xbab 729 117 373 373 0xbb3 731 118 374 374 0xbbb 733 119 375 375 0xbc3 735 120 376 376 0xbcb 737 121 377 377 0xbd3 739 122 378 378 0xbdb 741 123 379 379 0xbe3 743 124 380 380 0xbeb 745 125 381 381 0xbf3 747 126 382 382 0xbfb 749 127 383 383 0xc03 751 128 384 384 0xc0c 753 129 385 385 0xc14 755 130 386 386 0xc1c 757 131 387 387 0xc24 759 132 388 388 0xc2c 761 133 389 389 0xc34 763 134 390 390 0xc3c 765 135 391 391 0xc44 767 136 392 392 0xc4c 769 137 393 393 0xc54 771 138 394 394 0xc5c 773 139 395 395 0xc64 775 140 396 396 0xc6c 777 141 397 397 0xc74 778 142 398 398 0xc7c 780 143 399 399 0xc84 782 144 400 400 0xc8c 784 145 401 401 0xc94 786 146 402 402 0xc9c 788 147 403 403 0xca4 790 148 404 404 0xcac 792 149 405 405 0xcb4 794 150 406 406 0xcbc 796 151 407 407 0xcc4 798 152 408 408 0xccc 800 153 409 409 0xcd4 802 154 410 410 0xcdc 804 155 411 411 0xce4 806 156 412 412 0xcec 808 157 413 413 0xcf4 810 158 414 414 0xcfc 812 159 415 415 0xd04 814 160 416 416 0xd0c 816 161 417 417 0xd14 818 162 418 418 0xd1c 819 163 419 419 0xd24 821 164 420 420 0xd2d 824 165 421 421 0xd35 826 166 422 422 0xd3d 828 167 423 423 0xd45 830 168 424 424 0xd4d 831 169 425 425 0xd55 833 170 426 426 0xd5d 835 171 427 427 0xd65 837 172 428 428 0xd6d 839 173 429 429 0xd75 841 174 430 430 0xd7d 843 175 431 431 0xd85 845 176 432 432 0xd8d 847 177 433 433 0xd95 849 178 434 434 0xd9d 851 179 435 435 0xda5 853 180 436 436 0xdad 855 181 437 437 0xdb5 857 182 438 438 0xdbd 859 183 439 439 0xdc5 861 184 440 440 0xdcd 863 185 441 441 0xdd5 865 186 442 442 0xddd 867 187 443 443 0xde5 869 188 444 444 0xded 871 189 445 445 0xdf5 872 190 446 446 0xdfd 874 191 447 447 0xe05 876 192 448 448 0xe0d 878 193 449 449 0xe15 880 194 450 450 0xe1d 882 195 451 451 0xe25 884 196 452 452 0xe2d 886 197 453 453 0xe35 888 198 454 454 0xe3d 890 199 455 455 0xe45 892 200 456 456 0xe4d 894 201 457 457 0xe56 896 202 458 458 0xe5e 898 203 459 459 0xe66 900 204 460 460 0xe6e 902 205 461 461 0xe76 904 206 462 462 0xe7e 906 207 463 463 0xe86 908 208 464 464 0xe8e 910 209 465 465 0xe96 912 210 466 466 0xe9e 914 211 467 467 0xea6 916 212 468 468 0xeae 918 213 469 469 0xeb6 920 214 470 470 0xebe 922 215 471 471 0xec6 924 216 472 472 0xece 926 217 473 473 0xed6 927 218 474 474 0xede 929 219 475 475 0xee6 931 220 476 476 0xeee 933 221 477 477 0xef6 935 222 478 478 0xefe 937 223 479 479 0xf06 939 224 480 480 0xf0e 941 225 481 481 0xf16 943 226 482 482 0xf1e 945 227 483 483 0xf26 947 228 484 484 0xf2e 949 229 485 485 0xf36 951 230 486 486 0xf3e 953 231 487 487 0xf46 955 232 488 488 0xf4e 957 233 489 489 0xf56 959 234 490 490 0xf5e 961 235 491 491 0xf66 963 236 492 492 0xf6e 965 237 493 493 0xf77 967 238 494 494 0xf7f 969 239 495 495 0xf87 971 240 496 496 0xf8f 973 241 497 497 0xf97 975 242 498 498 0xf9f 977 243 499 499 0xfa7 979 244 500 500 0xfaf 980 245 501 501 0xfb7 982 246 502 502 0xfbf 984 247 503 503 0xfc7 986 248 504 504 0xfcf 988 249 505 505 0xfd7 990 250 506 506 0xfdf 992 251 507 507 0xfe7 994 252 508 508 0xfef 996 253 509 509 0xff7 998 254 510 510 0xfff 1000>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 36 c5 29 00 00 00 00 00 02 c5 11 29 00 00 00 00 00 04 b0 00 3e c5 29 00 00 00 00 00 05 c5 50 a0 4e f5 29 00 00 00 00 00 04 b0 00 56 c5 29 00 00 00 00 00 05 c5 50 a0 4e f5 29 00 00 00 00 00 03 fc a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 08 f1];
				samsung,flash_spi_wr_status_reg1_end = [08 00 02 01 5e];
				qcom,mdss-dsi-virtual-channel-id = <0>;
				samsung,gct_pass_val = <148 148>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <1 10>;
				samsung,ldi_debug2_rx_cmds_revA = [06 01 00 00 00 00 01 ee 01 00];
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 cb 00 6f 00 eb 00 8f 00 00 00 00 03 87 09 0b 00 bb 00 5f 00 fb 00 9f 00 ab 00 4f 01 0b 00 af 00 00 00 00 03 87 09 0b 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <57>;
				qcom,mdss-dsi-lane-1-state;
				samsung,micro_short_test_on_tx_cmds_revA = <0x57200930 0x78463020 0x9307835 0x41203078 0x35412020 0xa572030 0x78423020 0x30783030 0x20307838 0x41203078 0x43420a57 0x20307843 0x42203078 0x34352030 0x78344620 0x30783030 0x20307830 0x30203078 0x30302030 0x78313020 0x30783435 0x20307834 0x460a5720 0x30784246 0x20307833 0x33203078 0x32352030 0x78464620 0x30783030 0x20307830 0x30203078 0x31300a57 0x20307846 0x37203078 0x30460a57 0x20307846 0x30203078 0x41352030 0x78413500>;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 a1 14 0b];
				samsung,support_factory_panel_swap;
				samsung,packet_size_tx_cmds_revA = [37 01 00 00 00 00 02 07 00];
				qcom,mdss-dsi-bl-max-level = <&trusted_apps_ext_mem>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <44>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,smart_dimming_mtp_tx_cmds_revA = [29 00 00 00 00 00 23 c8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ub-con-det = <0x4d0 3 0>;
				samsung,support_ss_cmd;
				qcom,dsi-sec-ctrl-num = <1>;
				samsung,display_on_tx_cmds_revA = <0x29010000 927 0xa5a50501 0 0x1292901 0 0x39f5a5a>;
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 01 79];
				qcom,platform-te-gpio = <60 87 0>;
				samsung,lpm_off_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 30 29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 02 94 40 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 02 98 00 29 00 00 40 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,on_pre_cmds_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1009 0x5a5a2901 0 0x3fc5a5a 0x5010000 0xa000111 0x29010000 0x4b0 0xacf629 0x1000000 0x2f625 0x29010000 0x4b0 0x9f629 0x1000000 0x2f622 0x29010000 0x4b0 0xff629 0x1000000 0x2f601 0x29010000 0x6e0002f4 0x44290100 2 0x35002901 0 0x4b0000e 0x94290100 2 0x94182901 0 0x4b00019 0xa3290100 2 0xa3012901 0 0x4b00033 0xf2290100 2 0xf2f02901 0 0x4b00002 0xf8290100 2 0xf8002901 0 0x2e51529 0x1000000 0x4b000 0x3df42901 0 0x2f41029 0x1000000 0x5ed00 0x40420129 0x1000000 0x4b001 0x95922901 0 0x2920207 0x1000000 0x1010a 0x1000000 0x591100 0x893080 0x90c0388 0xc101c4 0x1c40200 0x1e30020 0x11230006 0xc0080 0x9f1800 0x10d0030c 0x2000060b 0xb330e1c 0x2a384654 0x62697077 0x797b7d7e 0x1020100 0x94009be 0x19fc19fa 0x19f81a38 0x1a781ab6 0x2af62b34 0x2b743b74 0x6bf40029 0 0x42c00 0x2901 0 0x3bd2181 0x29010000 0x4b0 0x2fbd29 0x1000000 0x3bd00 0x2290100 2 0xf70f2901 0 0x35107ff 0x29000000 0x4b0 0x1bd29 0 0x2bd81 0x29000000 0x4b0 0x4bd29 0 0x2bd03 0x29010000 1020 0xa5a52901 0 0x3f1a5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
				samsung,delayed-display-on = <1>;
				samsung,support_gamma_mode2;
				samsung,flash_spi_wr_status_reg1 = [08 00 02 01 00];
				samsung,center_gamma_60hs_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 6f];
				qcom,mdss-dsi-bl-min-level = <1>;
				samsung,esd-irq-trigger1 = "falling";
				samsung,dia_off_tx_cmds_revA = <0x29010000 1008 0x5a5a2901 0 0x4b00195 0x92290100 2 0x92002901 0 0x3f0a55a>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-pan-physical-height-dimension = <&rimps>;
				samsung,lpm_1nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 09 17];
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 45 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 07 71 86 00 00 00 00 01];
				samsung,vrr_gm2_gamma_comp3_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 71 86 08 61 29 01 00 00 00 00 c5 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 04 b0 00 05 71 29 01 00 00 00 00 02 71 01 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-bpp = <24>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 fc 5a 5a];
				samsung,flash_spi_wr_page_program = [08 01 04 02 00 00 00 01 02 03 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 04 05 06 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 1e 5f];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x5c5 0x50a04ef5 0x29000000 0x5c5 0x50f24f44 0x29000000 0x5c5 0x50a04ef5 0x29000000 0x5c5 0x4daf4c13>;
				samsung,flash_gamma_tx_cmds_revA = <0x39010000 0xec1 107 0 4 0x1390100 2 0xc0033901 0 0x3b00cfb>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 01 00 00 1e 00 02 c0 03];
				qcom,ulps-enabled;
				samsung,dia_on_tx_cmds_revA = <0x29010000 1008 0x5a5a2901 0 0x4b00195 0x92290100 2 0x92022901 0 0x3f0a55a>;
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00];
				samsung,ccd_test_on_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 43 43 20 30 78 30 33 0a 44 65 6c 61 79 20 32 6d 73 0a 52 20 30 78 43 44 20 30 78 30 31 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,mdss-dsi-off-reset-delay-us = <0x7d0>;
				samsung,flash_spi_rd_manufacture_id = [08 00 01 9f 08 00 01];
				qcom,qsync-enable;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = <0x29000000 927 0xa5a50501 0 0x1282900 0 0x39f5a5a>;
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = [29 00 00 00 00 00 0e c1 00 00 ff 32 00 00 00 00 00 00 40 04 01];
				samsung,ccd_test_off_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 43 43 20 30 78 30 32 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,vrr_gm2_gamma_comp2_tx_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 85 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 07 71 86 00 00 00 00 01];
				samsung,gct_hv_tx_cmds_revA = [57 20 09 30 78 39 46 20 09 20 30 78 41 35 20 30 78 41 35 20 20 0a 57 20 30 78 30 31 0a 44 65 6c 61 79 20 31 32 30 6d 73 0a 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 43 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 31 31 0a 44 65 6c 61 79 20 31 30 6d 73 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 31 34 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 43 20 30 78 46 45 0a 57 20 30 78 46 45 20 30 78 37 41 0a 57 20 30 78 35 31 20 30 78 30 37 20 30 78 46 46 0a 57 20 30 78 35 33 20 30 78 32 30 0a 57 20 30 78 32 39 0a 57 20 30 78 39 44 20 30 78 30 31 0a 57 20 30 78 39 45 20 30 78 31 31 20 30 78 30 30 20 30 78 30 30 20 30 78 38 39 20 30 78 33 30 20 30 78 38 30 20 30 78 30 39 20 30 78 30 43 0a 20 20 20 30 78 30 33 20 30 78 38 38 20 30 78 30 30 20 30 78 43 31 20 30 78 30 31 20 30 78 43 34 20 30 78 30 31 20 30 78 43 34 0a 20 20 20 30 78 30 32 20 30 78 30 30 20 30 78 30 31 20 30 78 45 33 20 30 78 30 30 20 30 78 32 30 20 30 78 31 31 20 30 78 32 33 0a 20 20 20 30 78 30 30 20 30 78 30 36 20 30 78 30 30 20 30 78 30 43 20 30 78 30 30 20 30 78 38 30 20 30 78 30 30 20 30 78 39 46 0a 20 20 20 30 78 31 38 20 30 78 30 30 20 30 78 31 30 20 30 78 44 30 20 30 78 30 33 20 30 78 30 43 20 30 78 32 30 20 30 78 30 30 0a 20 20 20 30 78 30 36 20 30 78 30 42 20 30 78 30 42 20 30 78 33 33 20 30 78 30 45 20 30 78 31 43 20 30 78 32 41 20 30 78 33 38 0a 20 20 20 30 78 34 36 20 30 78 35 34 20 30 78 36 32 20 30 78 36 39 20 30 78 37 30 20 30 78 37 37 20 30 78 37 39 20 30 78 37 42 0a 20 20 20 30 78 37 44 20 30 78 37 45 20 30 78 30 31 20 30 78 30 32 20 30 78 30 31 20 30 78 30 30 20 30 78 30 39 20 30 78 34 30 0a 20 20 20 30 78 30 39 20 30 78 42 45 20 30 78 31 39 20 30 78 46 43 20 30 78 31 39 20 30 78 46 41 20 30 78 31 39 20 30 78 46 38 0a 20 20 20 30 78 31 41 20 30 78 33 38 20 30 78 31 41 20 30 78 37 38 20 30 78 31 41 20 30 78 42 36 20 30 78 32 41 20 30 78 46 36 0a 20 20 20 30 78 32 42 20 30 78 33 34 20 30 78 32 42 20 30 78 37 34 20 30 78 33 42 20 30 78 37 34 20 30 78 36 42 20 30 78 46 34 0a 20 20 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 38 0a 44 65 6c 61 79 20 35 30 6d 73 0a 57 20 30 78 32 43 20 30 78 30 30 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 37 0a 44 65 6c 61 79 20 31 37 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 52 20 30 78 41 46 20 30 78 30 31 0a 44 65 6c 61 79 20 32 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 35 0a 44 65 6c 61 79 20 31 37 30 6d 73 0a 57 20 30 78 42 45 20 30 78 30 30 0a 52 20 30 78 41 46 20 30 78 30 31 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 32 20 30 78 44 37 0a 57 20 30 78 44 37 20 30 78 30 30 0a 57 20 30 78 39 46 20 30 78 35 41 20 30 78 35 41 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 57 20 30 78 46 43 20 30 78 41 35 20 30 78 41 35 20 00];
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xec1 107 0 4 0x1290000 2 0xc0032900 0 0x3b00cfb>;
				qcom,mdss-dsi-t-clk-post = <24>;
				samsung,level1_key_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <5>;
				samsung,gray_spot_test_off_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 20 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 57 20 30 78 46 36 20 30 78 30 30 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 38 20 30 78 39 34 0a 57 20 30 78 39 34 20 30 78 30 30 0a 57 20 30 78 46 37 20 30 78 30 46 0a 44 65 6c 61 79 20 31 30 30 6d 73 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,center_gamma_120hs_rx_cmds_revA = [06 01 00 00 00 00 01 c9 22 25];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 1008 0xa5a52900 0 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 00 b0 02 00 70 29 00 00 00 00 00 04 b0 01 3b 98 29 00 00 00 00 00 03 98 00 b0 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0>;
				samsung,dyn_mipi_clk_osc_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 61 31 00 00 00 61 31 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 03 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 30 60 00 00 00 10 30 60 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3b 00 00 00 91 18 3b 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 30 60 00 00 00 30 60 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3b 00 00 00 12 18 3b 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 30 60 00 00 00 30 60 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3b 00 00 00 12 18 3b 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 5f 30 00 00 00 5f 30 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 59 00 00 00 12 0c 59 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2d 30 00 00 00 2d 30 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 80 00 00 00 12 06 80 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 09 00 00 00 1c 00 00 00 09 00 00 00 1c 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 09 00 00 00 1c 00 00 00 09 00 00 00 1c 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-wr-mem-continue = <60>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
				samsung,ccd_fail_val = <1>;
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 fb 01 00];
				samsung,flash_gamma_post_tx_cmds_revA = [39 01 00 00 00 00 02 c0 00 39 01 00 00 00 00 03 9f 5a 5a 39 01 00 00 00 00 03 f0 a5 a5 39 01 00 00 00 00 03 f1 a5 a5];
				qcom,mdss-dsi-lane-2-state;
				samsung,ccd_pass_val = <0>;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 03 94 70 00 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 01 b1 29 00 00 00 00 00 02 b1 14 29 00 00 00 00 00 03 51 07 ff 29 01 00 00 00 00 04 b0 02 79 92 29 01 00 00 00 00 24 92 65 ff 01 00 80 01 ff 10 b3 ff 10 ff 6a 80 0b 05 05 05 15 15 15 1c 1c 1c 21 21 21 23 23 23 9b 2f e0 18 64 29 00 00 00 00 00 02 f7 0f];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 a1 0b 00];
				samsung,dyn_mipi_clk_osc_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x2c50229 0 0x4b000 0x8acb2900 0 0x9cb3162 16 0x31622900 0 0x4b000c2 0xcb290000 8 0xcb3c0000 0x91183c 0x29000000 0x4b0 0x119cb29 0 0x8cb31 0x62000000 0x31622900 0 0x4b0014c 0xcb290000 8 0xcb3c0000 0x12183c 0x29000000 0x4b0 0x1a1cb29 0 0x8cb31 0x62000000 0x31622900 0 0x4b001d4 0xcb290000 8 0xcb3c0000 0x12183c 0x29000000 0x4b0 0x229cb29 0 0x8cb19 0x79000000 0x19792900 0 0x4b0025c 0xcb290000 8 0xcb5b0000 0x120c5b 0x29000000 0x4b0 0x28fcb29 0 0xdcb07 0x20000 0 0x729 0 0x4b002 0xb1cb2900 0 0x8cb2e31 46 0x31290000 4 0xb002e4cb 0x29000000 0x8cb 0x83000000 0x12068329 0 0x4b003 0x4cb2900 0 0xecb0a00 0x1d00 0xa00 0x1d29 0 0x4b003 0x17cb2900 0 0xecb0a00 0x1d00 0xa00 0x1d29 0 0x2f70f 0x29010000 1008 0xa5a52900 0 0x3f05a5a 0x29000000 709 0x3290000 4 0xb0008acb 0x29000000 0x9cb 0x30600000 0x103060 0x29000000 0x4b0 0xc2cb29 0 0x8cb3b 145 0x183b2900 0 0x4b00119 0xcb290000 8 0xcb306000 0x3060 0x29000000 0x4b0 0x14ccb29 0 0x8cb3b 18 0x183b2900 0 0x4b001a1 0xcb290000 8 0xcb306000 0x3060 0x29000000 0x4b0 0x1d4cb29 0 0x8cb3b 18 0x183b2900 0 0x4b00229 0xcb290000 8 0xcb187600 0x1876 0x29000000 0x4b0 0x25ccb29 0 0x8cb59 18 0xc592900 0 0x4b0028f 0xcb290000 13 0xcb0b0002 0 0 0xb290000 4 0xb002b1cb 0x29000000 0x8cb 0x2d300000 0x2d3029 0 0x4b002 0xe4cb2900 0 0x8cb8000 0x1206 0x80290000 4 0xb00304cb 0x29000000 0xecb 0x9000000 0x1c000000 0x9000000 0x1c290000 4 0xb00317cb 0x29000000 0xecb 0x9000000 0x1c000000 0x9000000 0x1c290000 2 0xf70f2901 0 0x3f0a5a5>;
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 00 02 00 00 00 00 10 04 29 01 00 00 0a 00 02 c0 03];
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c8 22 00];
				samsung,poc_read_delay_us = <70>;
				samsung,level0_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <&tpdm_turing>;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				samsung,brightness_tx_cmds_revA = <0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256>;
				samsung,dynamic_hlpm_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 85 00 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,platform-sec-reset-gpio = <60 25 0>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c ff 00];
				samsung,lpm_on_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 38 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 01 79 02 01 79 29 00 00 00 00 00 03 51 07 ff 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,flash_spi_rd_status_reg1 = [08 00 01 05 08 00 01];
				samsung,poc_write_data_size = <&qupv3_se15_i2c_active>;
				samsung,poc_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 20 00 00 00 00 00 00 18 04 29 00 00 00 00 00 02 c0 03];
				qcom,dsi-sec-phy-num = <1>;
				samsung,dynamic_mipi_clk_sel_table = <1 1 0 0 1 0 1 2 0 0 3 0 1 3 0 0 3 0 1 4 0 0 1 0 2 11 0x2942 0x2960 1 0 2 11 0x2961 0x29d9 2 0 2 11 0x29da 0x2a56 3 0 2 12 0x25be 0x2609 3 0 2 12 0x260a 0x26d2 1 0 2 13 0x48a 0x5e1 3 0 2 13 0x5e2 0x5e9 2 0 2 14 0x601 0x61f 1 0 2 14 0x620 0x698 2 0 2 14 0x699 0x6ca 3 0 2 15 0x1105 0x116a 1 0 2 16 0x1123 0x113d 1 0 2 17 0x8bd 0x9cd 3 0 2 17 0x9ce 0xa03 1 0 2 18 0xb79 0xbc0 1 0 2 18 0xbc1 0xbd3 2 0 2 18 0xbd4 0xc10 3 0 2 29 712 763 1 0 3 91 0 2 3 0 3 91 3 84 1 0 3 91 85 327 2 0 3 91 328 599 3 0 3 92 600 774 3 0 3 92 775 0x4af 1 0 3 93 0x4b0 0x777 3 0 3 93 0x778 0x79d 2 0 3 94 0x79e 0x7a0 3 0 3 94 0x7a1 0x7f2 1 0 3 94 0x7f3 0x8e5 2 0 3 94 0x8e6 0x95f 3 0 3 95 0x960 0x96d 3 1 3 95 0x96e 0x9f1 1 1 3 95 0x9f2 0xa59 1 0 3 97 0xabe 0xcf6 3 0 3 97 0xcf7 0xd79 1 0 3 98 0xd7a 0xe21 1 0 3 98 0xe22 0xe46 2 0 3 98 0xe47 0xed7 3 0 3 102 0x1392 0x143b 3 0 3 103 0x143c 0x149f 3 0 3 104 0x14a0 0x1503 3 0 3 107 0x1662 0x16d9 3 0 3 108 0x16da 0x1741 3 0 3 108 0x1742 0x176f 1 0 3 109 0x1770 0x1805 1 0 3 110 0x1806 0x1931 1 0 3 111 0x1932 0x1975 2 0 3 111 0x1976 0x19c7 3 0 3 115 0x1f68 0x2016 3 0 3 115 0x2017 0x21c8 1 0 3 115 0x21c9 0x21f1 2 0 3 116 0x21f2 0x2263 3 1 3 116 0x2264 0x22e7 1 1 3 116 0x22e8 0x234f 1 0 3 118 0x23fa 0x24cb 3 1 3 118 0x24cc 0x251b 1 1 3 118 0x24ea 0x25bb 1 0 3 119 0x25bc 0x2629 3 0 3 120 0x262a 0x268d 1 0 3 122 0x26c0 0x27ca 3 0 3 122 0x27cb 0x2877 2 0 3 124 0x8d68 0x8d98 3 0 3 124 0x8d99 0x8dfd 1 0 3 128 0x9376 0x9387 3 0 3 128 0x9388 0x93dc 2 0 3 128 0x93dd 0x9477 1 0 3 128 0x9478 0x9569 3 0 3 129 0x956a 0x9633 2 0 3 129 0x9634 0x96f9 3 0 3 130 0x96fa 0x986b 3 0 3 130 0x986c 0x99cd 1 0 3 130 0x99ce 0x9a74 2 0 3 130 0x9a75 0x9ae1 1 0 3 131 0x9ae2 0x9b18 1 0 3 131 0x9b19 0x9c53 2 0 3 131 0x9c54 0x9dd7 3 0 3 131 0x9dd8 0x9e2c 2 0 3 131 0x9e2d 0x9ec7 1 0 3 131 0x9ec8 0xa1f2 3 0 3 131 0xa1f3 0xa275 1 0 3 132 0xa276 0xa50b 3 0 3 132 0xa50c 0xa5fb 1 0 3 132 0xa5fc 0xa695 3 0 3 132 0xa696 0xa706 1 0 3 132 0xa707 0xa791 2 0 3 132 0xa792 0xa7f6 3 0 3 132 0xa7f7 0xaa45 1 0 3 138 0xd7c8 0xda36 1 0 3 138 0xda37 0xdac5 2 0 3 138 0xdac6 0xdb26 3 0 3 138 0xdb27 0xdbb5 1 0 3 138 0xdbb6 0xdda3 2 0 3 156 0x10384 0x10386 3 0 3 156 0x10387 0x103d8 1 0 3 156 0x103d9 0x104cb 2 0 3 156 0x104cc 0x10606 3 0 3 156 0x10607 0x106ce 2 0 3 156 0x106cf 0x10707 3 0 3 161 0x10bea 0x10d47 3 0 4 51 0 0 3 0 4 52 0 0 2 0 4 53 0 0 1 0 4 54 0 0 1 0 4 55 0 0 1 0 4 56 0 0 3 0 5 61 0 0 1 0 5 62 0 0 1 0 5 71 0 0 3 0 7 260 0x2a6e8 0x2ac9c 3 1 7 260 0x2ac9d 0x2b23c 1 1 7 260 0x2b23d 0x2ba5c 1 0 7 263 0x2d2a8 0x2d58c 1 0 7 263 0x2d58d 0x2d870 2 0 7 263 0x2d871 0x2edec 3 0 7 267 0x23988 0x246d0 3 0 7 275 0x269f8 0x28154 1 0 7 283 0x25030 0x26084 3 1 7 283 0x26085 0x266d8 1 1 7 283 0x266d9 0x27344 1 0 7 326 0x1e208 0x1e550 2 0 7 326 0x1e551 0x1fd4c 3 0 7 333 0x975e0 0x97964 2 0 7 333 0x97965 0x9ab64 3 0 7 333 0x9ab65 0x9cc0c 1 0 7 333 0x9cc0d 0x9def4 2 0 7 333 0x9def5 0x9f815 3 0>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 04 fc];
				samsung,mcd_off_tx_cmds_revC = [0a 20 20 20 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 34 0a 20 20 20 57 20 30 78 46 34 20 30 78 31 43 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 20 20 20 57 20 30 78 46 36 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 30 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 34 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 39 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 46 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 36 38 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 37 33 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 44 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 36 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 46 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 30 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 35 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 45 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 36 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 37 46 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 38 41 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 33 20 30 78 30 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 41 39 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 33 20 30 78 31 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 41 39 0a 20 20 20 57 20 30 78 46 37 20 30 78 30 46 0a 20 20 20 44 65 6c 61 79 20 31 30 30 6d 73 0a 20 20 20 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 20 20 00];
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 03 98 00 b0];
				samsung,mcd_on_tx_cmds_revA = [0a 20 20 20 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 34 0a 20 20 20 57 20 30 78 46 34 20 30 78 31 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 20 20 20 57 20 30 78 46 36 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 39 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 46 44 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 44 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 38 33 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 36 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 35 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 38 33 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 42 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 45 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 38 33 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 32 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 38 33 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 32 20 30 78 46 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 38 33 0a 20 20 20 57 20 30 78 46 37 20 30 78 30 46 0a 20 20 20 44 65 6c 61 79 20 31 30 30 6d 73 0a 20 20 20 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 20 20 00];
				samsung,level1_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 a5 a5];
				samsung,spi_if_sel_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 00 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,flash_gamma_pre_tx_cmds1_revA = [39 01 00 00 00 00 03 9f a5 a5 39 01 00 00 00 00 03 f0 5a 5a 39 01 00 00 00 00 03 f1 f1 a2 39 01 00 00 00 00 02 c0 02 39 01 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 39 01 00 00 01 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 39 01 00 00 1e 00 02 c0 03];
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "Q4_S6E3FAC_AMB619BR01";
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];
				samsung,osc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 c5 02 29 00 00 00 00 00 04 b0 00 8a cb 29 00 00 00 00 00 09 cb 31 62 00 00 00 10 31 62 29 00 00 00 00 00 04 b0 00 c2 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 91 18 3c 29 00 00 00 00 00 04 b0 01 19 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 4c cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 01 a1 cb 29 00 00 00 00 00 08 cb 31 62 00 00 00 31 62 29 00 00 00 00 00 04 b0 01 d4 cb 29 00 00 00 00 00 08 cb 3c 00 00 00 12 18 3c 29 00 00 00 00 00 04 b0 02 29 cb 29 00 00 00 00 00 08 cb 19 79 00 00 00 19 79 29 00 00 00 00 00 04 b0 02 5c cb 29 00 00 00 00 00 08 cb 5b 00 00 00 12 0c 5b 29 00 00 00 00 00 04 b0 02 8f cb 29 00 00 00 00 00 0d cb 07 00 02 00 00 00 00 00 00 00 00 07 29 00 00 00 00 00 04 b0 02 b1 cb 29 00 00 00 00 00 08 cb 2e 31 00 00 00 2e 31 29 00 00 00 00 00 04 b0 02 e4 cb 29 00 00 00 00 00 08 cb 83 00 00 00 12 06 83 29 00 00 00 00 00 04 b0 03 04 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 04 b0 03 17 cb 29 00 00 00 00 00 0e cb 0a 00 00 00 1d 00 00 00 0a 00 00 00 1d 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00 29 00 00 00 00 00 02 c0 02 29 00 00 00 00 00 0d c1 00 00 00 06 00 00 00 00 00 00 00 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 0d c1 00 00 00 01 5e 02 00 00 00 00 10 04 29 00 00 00 00 00 02 c0 03 29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x3f1f1a2>;
				samsung,mcd_on_tx_cmds_revC = [0a 20 20 20 57 20 30 78 46 30 20 30 78 35 41 20 30 78 35 41 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 34 0a 20 20 20 57 20 30 78 46 34 20 30 78 31 45 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 46 20 30 78 46 36 0a 20 20 20 57 20 30 78 46 36 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 31 30 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 33 39 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 46 44 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 35 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 36 38 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 37 33 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 44 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 36 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 45 36 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 30 20 30 78 46 37 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 30 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 35 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 36 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 43 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 36 45 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 32 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 37 46 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 38 41 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 30 37 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 31 20 30 78 45 34 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 36 46 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 33 20 30 78 30 32 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 41 30 0a 20 20 20 57 20 30 78 42 30 20 30 78 30 33 20 30 78 31 35 20 30 78 43 42 0a 20 20 20 57 20 30 78 43 42 20 30 78 41 30 0a 20 20 20 57 20 30 78 46 37 20 30 78 30 46 0a 20 20 20 44 65 6c 61 79 20 31 30 30 6d 73 0a 20 20 20 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 0a 20 20 00];
				samsung,ccb_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b7 00 2a 29 00 00 00 00 00 03 f0 a5 a5];
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 0a b1 29 00 00 00 00 00 02 b1 00 29 00 00 00 00 00 02 bb 30 29 00 00 00 00 00 04 b0 00 0d 94 29 00 00 00 00 00 02 94 40 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 02 98 00 29 00 00 40 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x2da83b80 0x2d7a74c0 0x2da83b80 0x2f62bcc0>;
				samsung,esd-irq-gpio1 = <60 167 0>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 07 f1];
				samsung,level2_key_disable_tx_cmds_revA = [29 00 00 00 00 00 03 fc a5 a5];
				samsung,spsram_data_write_cmds_revA = [29 01 00 00 00 00 04 71 86 00 00 29 01 00 00 00 00 45 6c 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				samsung,esd-irq-trigger2 = "falling";
				samsung,xtalk_off_tx_cmds_revA = [57 20 09 30 78 46 30 20 09 30 78 35 41 20 30 78 35 41 20 0a 57 20 30 78 42 30 20 30 78 30 30 20 30 78 30 43 20 30 78 46 34 0a 57 20 30 78 46 34 20 30 78 31 43 0a 57 20 30 78 46 37 20 30 78 30 46 0a 57 20 30 78 46 30 20 30 78 41 35 20 30 78 41 35 00];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 00 00 00 00 00 02 55 00];
				samsung,lpm_60nit_tx_cmds_revC = [29 00 00 00 00 00 03 51 07 ff];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00];
				samsung,poc_read_addr_idx = <8 9 10>;
				samsung,spi_if_sel_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 28 d8 29 00 00 00 00 00 02 d8 c0 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,candela_map_table_revA = <0 0 0 4 1 1 1 1 6 1 2 2 2 8 2 3 3 3 10 3 4 4 4 13 3 5 5 5 16 4 6 6 6 20 5 7 7 7 23 6 8 8 8 27 7 9 9 9 30 7 10 10 10 34 8 11 11 11 38 9 12 12 12 42 10 13 13 13 47 11 14 14 14 51 12 15 15 15 55 14 16 16 16 60 15 17 17 17 65 16 18 18 18 69 17 19 19 19 74 18 20 20 20 79 19 21 21 21 84 20 22 22 22 89 22 23 23 23 94 23 24 24 24 99 24 25 25 25 104 25 26 26 26 109 27 27 27 27 114 28 28 28 28 120 29 29 29 29 125 31 30 30 30 131 32 31 31 31 136 33 32 32 32 142 35 33 33 33 147 36 34 34 34 153 37 35 35 35 159 39 36 36 36 165 40 37 37 37 170 42 38 38 38 176 43 39 39 39 182 44 40 40 40 188 46 41 41 41 194 47 42 42 42 200 49 43 43 43 206 50 44 44 44 212 52 45 45 45 219 53 46 46 46 225 55 47 47 47 231 56 48 48 48 237 58 49 49 49 244 59 50 50 50 250 61 51 51 51 256 63 52 52 52 263 64 53 53 53 269 66 54 54 54 276 67 55 55 55 283 69 56 56 56 289 71 57 57 57 296 72 58 58 58 302 74 59 59 59 309 75 60 60 60 316 77 61 61 61 323 79 62 62 62 329 80 63 63 63 336 82 64 64 64 343 84 65 65 65 350 85 66 66 66 358 87 67 67 67 365 89 68 68 68 372 91 69 69 69 379 92 70 70 70 387 94 71 71 71 394 96 72 72 72 401 97 73 73 73 409 99 74 74 74 416 101 75 75 75 424 103 76 76 76 431 104 77 77 77 439 106 78 78 78 446 108 79 79 79 454 110 80 80 80 461 112 81 81 81 469 113 82 82 82 477 115 83 83 83 484 117 84 84 84 492 119 85 85 85 500 121 86 86 86 507 122 87 87 87 515 124 88 88 88 523 126 89 89 89 531 128 90 90 90 539 130 91 91 91 547 132 92 92 92 555 134 93 93 93 563 135 94 94 94 571 137 95 95 95 579 139 96 96 96 587 141 97 97 97 595 143 98 98 98 603 145 99 99 99 611 147 100 100 100 619 149 101 101 101 627 151 102 102 102 635 153 103 103 103 643 155 104 104 104 652 157 105 105 105 660 158 106 106 106 668 160 107 107 107 677 162 108 108 108 685 164 109 109 109 693 166 110 110 110 702 168 111 111 111 710 170 112 112 112 718 172 113 113 113 727 174 114 114 114 735 176 115 115 115 744 178 116 116 116 752 180 117 117 117 761 182 118 118 118 769 184 119 119 119 777 186 120 120 120 785 188 121 121 121 794 190 122 122 122 802 192 123 123 123 810 194 124 124 124 818 196 125 125 125 827 199 126 126 126 835 201 127 127 127 843 203 128 128 128 852 205 129 129 129 860 207 130 130 130 869 209 131 131 131 877 211 132 132 132 885 213 133 133 133 894 215 134 134 134 902 217 135 135 135 911 219 136 136 136 919 221 137 137 137 928 224 138 138 138 936 226 139 139 139 945 228 140 140 140 954 230 141 141 141 962 232 142 142 142 971 234 143 143 143 980 236 144 144 144 988 238 145 145 145 997 241 146 146 146 1006 243 147 147 147 1014 245 148 148 148 1023 247 149 149 149 0x408 249 150 150 150 0x411 251 151 151 151 0x419 254 152 152 152 0x422 256 153 153 153 0x42b 258 154 154 154 0x434 260 155 155 155 0x43d 262 156 156 156 0x446 264 157 157 157 0x44e 267 158 158 158 0x457 269 159 159 159 0x460 271 160 160 160 0x469 273 161 161 161 0x472 275 162 162 162 0x47b 278 163 163 163 0x484 280 164 164 164 0x48d 282 165 165 165 0x496 284 166 166 166 0x49f 287 167 167 167 0x4a8 289 168 168 168 0x4b1 291 169 169 169 0x4ba 293 170 170 170 0x4c4 296 171 171 171 0x4cd 298 172 172 172 0x4d6 300 173 173 173 0x4df 302 174 174 174 0x4e8 305 175 175 175 0x4f1 307 176 176 176 0x4fb 309 177 177 177 0x504 311 178 178 178 0x50d 314 179 179 179 0x516 316 180 180 180 0x520 318 181 181 181 0x529 321 182 182 182 0x532 323 183 183 183 0x53b 325 184 184 184 0x545 327 185 185 185 0x54e 330 186 186 186 0x557 332 187 187 187 0x561 334 188 188 188 0x56a 337 189 189 189 0x574 339 190 190 190 0x57d 341 191 191 191 0x586 344 192 192 192 0x590 346 193 193 193 0x599 348 194 194 194 0x5a3 351 195 195 195 0x5ac 353 196 196 196 0x5b6 355 197 197 197 0x5bf 358 198 198 198 0x5c9 360 199 199 199 0x5d2 362 200 200 200 0x5dc 365 201 201 201 0x5e6 367 202 202 202 0x5ef 370 203 203 203 0x5f9 372 204 204 204 0x602 374 205 205 205 0x60c 377 206 206 206 0x616 379 207 207 207 0x61f 382 208 208 208 0x629 384 209 209 209 0x633 386 210 210 210 0x63c 389 211 211 211 0x646 391 212 212 212 0x650 393 213 213 213 0x65a 396 214 214 214 0x663 398 215 215 215 0x66d 401 216 216 216 0x677 403 217 217 217 0x681 406 218 218 218 0x68b 408 219 219 219 0x694 410 220 220 220 0x69e 413 221 221 221 0x6a8 415 222 222 222 0x6b2 418 223 223 223 0x6bc 420 224 224 224 0x6c6 423 225 225 225 0x6d0 425 226 226 226 0x6da 428 227 227 227 0x6e4 430 228 228 228 0x6ee 432 229 229 229 0x6f7 435 230 230 230 0x701 437 231 231 231 0x70b 440 232 232 232 0x715 442 233 233 233 0x71f 445 234 234 234 0x72a 447 235 235 235 0x734 450 236 236 236 0x73e 452 237 237 237 0x748 455 238 238 238 0x752 457 239 239 239 0x75c 460 240 240 240 0x766 462 241 241 241 0x770 465 242 242 242 0x77a 467 243 243 243 0x784 470 244 244 244 0x78e 472 245 245 245 0x799 475 246 246 246 0x7a3 477 247 247 247 0x7ad 480 248 248 248 0x7b7 482 249 249 249 0x7c1 485 250 250 250 0x7cc 487 251 251 251 0x7d6 490 252 252 252 0x7e0 492 253 253 253 0x7ea 495 254 254 254 0x7f5 497 255 255 255 0x7ff 500>;
				samsung,flash_spi_rd_data = [08 00 04 03 00 00 00 08 10 00];
				qcom,mdss-dsi-t-clk-pre = <25>;
				samsung,spsram_data_read_cmds_revA = [29 01 00 00 00 00 07 71 86 00 00 00 00 02];
				samsung,vrr_tx_cmds_revA = [29 00 00 00 00 00 02 f2 00 29 00 00 00 00 00 02 60 00 29 00 00 00 00 00 15 b9 61 00 01 00 00 00 00 00 00 00 00 00 04 7c 00 00 00 00 00 0c 29 00 00 00 00 00 04 b0 00 08 f2 29 00 00 00 00 00 03 f2 00 00 29 00 00 00 00 00 04 b0 00 8b 98 29 00 00 00 00 00 21 98 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 04 b0 00 85 93 29 00 00 00 00 00 02 93 02];
				samsung,flash_spi_wr_status_reg2_end = [08 00 02 31 02];
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 03 98 05 5a];
				samsung,lpm_on_aor_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 4e 98 29 00 00 00 00 00 07 98 01 09 38 02 01 79 29 00 00 00 00 00 15 b9 61 00 03 00 00 01 00 00 00 00 00 00 02 32 00 00 00 00 00 10 29 00 00 00 00 00 02 f7 0f 29 01 00 00 11 00 03 f0 a5 a5];
				samsung,elvss_tx_cmds_revA = [29 00 00 00 00 00 04 b5 19 dc 16 29 00 00 00 00 00 03 b0 4a b5 29 00 00 00 00 00 02 b5 00];
				qcom,mdss-dsi-te-pin-select = <1>;

				samsung,gm2_flash_table {

					table4 {
						samsung,gm2_flash_read_end = <0x7840c>;
						samsung,gm2_flash_read_start = <0x7840c>;
					};

					table3 {
						samsung,gm2_flash_read_end = <0x782b1>;
						samsung,gm2_flash_read_start = <0x782b0>;
					};

					table1 {
						samsung,gm2_flash_read_end = <0x78157>;
						samsung,gm2_flash_read_start = <0x78000>;
					};

					table2 {
						samsung,gm2_flash_read_end = <0x782af>;
						samsung,gm2_flash_read_start = <0x78158>;
					};
				};

				qcom,panel-sec-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <12>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-post-off-sleep = <2>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					hd24hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x304d>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <24>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <85>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd30phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x24af>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <&funnel_aoss_in_funnel_qdss>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 b9 00 29 01 00 00 00 00 04 b0 00 04 b9 29 01 00 00 00 00 05 b9 09 12 00 0f 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xd71>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,qsync-mode-min-refresh-rate = <55>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <85>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd60phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0xd72>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 03 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd24phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x304e>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <24>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 09 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x4bc>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <96>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 b9 00 29 01 00 00 00 00 04 b0 00 04 b9 29 01 00 00 00 00 05 b9 09 12 00 0f 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd10hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x81a2>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <10>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <85>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 13 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd30hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x24ae>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <30>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <85>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 07 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x1340>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 00 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 08 29 01 00 00 00 00 04 b0 00 ab 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd48phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x1341>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x2590>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <83>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 02 6c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0b 86 0a 5f 0a 5f 01 d8 01 d8 01 d8 29 00 00 00 00 00 15 b9 61 00 03 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};

					hd10phs {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 15 07 07 07 02 04 00 17 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <92>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <1>;
						qcom,mdss-dsi-v-front-porch = <0x81a3>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <10>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <84>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x90c>;
						qcom,panel-roi-alignment = <452 193 452 193 452 193>;
						qcom,mdss-dsi-panel-width = <&tpdm_qm>;
						qcom,lm-split = <452 452>;
						qcom,mdss-dsi-t-clk-post = <37>;
						samsung,mdss-dsi-phs-mode;
						qcom,mdss-dsi-v-back-porch = <84>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a0701 0 0x1012900 0 0x52a0000 0x3872900 0 0x52b0000 0x90b2900 0 0x3f0a5a5>;
						qcom,display-topology = <1 1 1 2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <92>;
						qcom,mdss-dsi-panel-clockrate = <0x2da83b80>;
						qcom,mdss-dsi-on-command = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 f1 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 f2 01 29 01 00 00 00 00 04 b0 00 08 f2 29 01 00 00 00 00 03 f2 00 1c 29 01 00 00 00 00 02 60 00 29 01 00 00 00 00 04 b0 00 8b 98 29 01 00 00 00 00 21 98 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 09 38 08 4c 08 4c 01 79 01 79 01 79 29 00 00 00 00 00 15 b9 61 00 17 00 00 00 00 00 00 00 00 00 04 94 00 00 00 00 00 10 29 01 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = [29 00 00 00 00 00 03 9f a5 a5 05 01 00 00 14 00 02 28 00 05 01 00 00 00 00 02 10 00 29 00 00 00 78 00 03 9f 5a 5a];
						qcom,mdss-dsc-slice-height = <&system_noc>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <27>;
						qcom,mdss-dsi-h-front-porch = <92>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_cmd {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,spr-pack-type = "pentile";
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 16 06 05 14 1f 06 06 06 02 04 00 14 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <1>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <2>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 04 04 12 1e 04 04 03 02 04 00 0e 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,display-type = "primary";
				label = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-pan-physical-width-dimension = <60>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-min-level = <0>;
				qcom,mdss-pan-physical-height-dimension = <106>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-interleave-mode = <0>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <60 34 0>;
				samsung,candela_map_table_revA = <0 0 2 5 1 2 2 6 2 3 3 7 3 4 4 8 4 5 5 9 5 6 6 10 6 7 7 11 7 8 8 12 8 9 9 13 9 10 10 14 10 11 11 15 11 12 12 16 12 13 13 17 13 14 14 19 14 15 15 20 15 16 16 21 16 17 17 22 17 18 18 24 18 19 19 25 19 20 20 27 20 21 21 29 21 22 22 30 22 23 24 32 23 25 26 34 24 27 28 37 25 29 29 39 26 30 32 41 27 33 34 44 28 35 36 47 29 37 38 50 30 39 40 53 31 41 43 56 32 44 46 60 33 47 49 64 34 50 52 68 35 53 56 72 36 57 59 77 37 60 63 82 38 64 67 87 39 68 71 93 40 72 76 98 41 77 80 105 42 81 86 111 43 87 91 119 44 92 97 126 45 98 104 134 46 105 110 143 47 111 118 152 48 119 125 162 49 126 133 172 50 134 142 183 51 143 150 195 52 151 160 207 53 161 170 220 54 171 181 234 55 182 193 249 56 194 205 265 57 206 218 282 58 219 230 300 59 231 242 316 60 243 254 333 61 255 255 360>;

				qcom,panel-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <10>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					fhd@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <9>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <4>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-back-porch = <3>;
						qcom,display-topology = <1 0 1>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <&sdhc2_opp_table>;
					};
				};
			};

			qcom,mdss_dsi_visionox_r66451_fhd_plus_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <60>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <120 90 60>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 08 07 17 22 07 07 08 02 04 00 19 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_120hz_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,panel-cphy-mode;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,dsi-dyn-clk-enable;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,dsi-dyn-clk-list = <0x11845c64 0x116b72a0 0x1177e782>;
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 14 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,dsi-dyn-clk-list = <0xb85881a 0xb793dee 0xb7f6304>;
						cell-index = <2>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 09 3c 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,dsi-dyn-clk-list = <0x17878fc0 0x176e76a0 0x177b0330>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,mdss-dsi-timing-switch-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 00 00 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_dual_sim_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-hor-line-idle = <0 40 256 40 120 128 120 240 64>;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <45>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0 1>;
				qcom,mdss-dsi-panel-name = "Sim dual cmd mode dsi panel";
				qcom,cmd-sync-wait-broadcast;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 25 0a 0a 1b 24 0a 0a 0a 02 04 00 1f 0f];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <8>;
						qcom,mdss-dsi-panel-framerate = <40>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0xf00>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <7>;
						qcom,display-topology = <2 0 2>;
						qcom,mdss-dsi-h-back-porch = <100>;
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <30>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1c 07 07 17 15 07 07 08 02 04 00 18 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <12>;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsi-qsync-on-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-qsync-off-commands = [15 01 00 00 00 00 02 51 00];
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-qsync-on-commands-state = "dsi_hs_mode";
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,display-topology = <2 0 2>;
						qcom,mdss-dsi-h-back-porch = <4>;
						qcom,mdss-dsi-on-command = <0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = [05 01 00 00 00 00 02 28 00 05 01 00 00 00 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <28>;
						qcom,mdss-dsi-qsync-off-commands-state = "dsi_hs_mode";
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 12 17 04 19 03 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = <0x39010000 688 0x390100 2 0xb3013901 0 0x2b08039 0x1000000 0x2e600 0x39010000 688 0x390100 6 0xb66c0006 0x23a63901 0 0x2b42039 0x1000000 0x19cf64 0xb000000 8 0xb7701 0x1010101 0x1040404 0x4040539 0x1000000 0x2b004 0x39010000 759 0x1390100 3 0xdf504039 0x1000000 0x6f350 0 0x39010000 754 0x11390100 6 0xf3010000 0x13901 0 0x3f40002 0x39010000 754 0x19390100 3 0xdf504239 0x1000000 0x23500 0x39010000 0x52a 0x437 0x39010000 0x52b 0x923 0x5010000 0x78000111 0x5010000 297>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,platform-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,platform-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "mmcx";
					qcom,supply-enable-load = <0>;
					qcom,supply-max-voltage = <0>;
					qcom,supply-min-voltage = <0>;
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel without DSC";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						cell-index = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <1 0 1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = <0x39010000 688 0x390100 6 0xb66c0006 0x23963901 0 0x2b42039 0x1000000 0xcc209 0x240c0000 0xc000000 0x93c3901 0 0x1ad700b9 0x3c004004 0xa00a00 0x40000000 25 0x3c004004 0xa00a39 0x1000000 0x2b080 0x39010000 0x14de 0x40001800 0x18001800 0x18100018 0x180018 0x2000039 0x1000000 0x2b004 0x39010000 1000 0x23901 0 0x3e40008 0x39010000 688 0x390100 17 0xc4000000 0 0 0x2000000 0x32390100 25 0xcf640b00 0 0x8000b 0x77010101 0x1010102 0x2020202 0x3390100 21 0xd3450000 0x1131500 0x15070f77 0x777737b2 0x1100a03c 0x9c390100 26 0xd700b934 0x400400 0xa00a0040 0 0x1934 0x400400 0xa00a3901 0 0x34d80000 0 58 0x3a003a 0x3a003a 0x5000000 0 0xa00 0xa000000 0 0 0xa00 0x32000a00 0x22390100 43 0xdf504258 0x812d0000 0 0x6b000000 0 0x10fff 0xd40e0000 0 0xf53f100 0 57 0x1000000 0x2f701 0x39010000 688 0x80390100 10 0xe434b400 0x3904 0x9343901 0 0x2e60039 0x1000000 0x2b004 0x39010000 1003 0x3901 0 0x2f70039 0x1000000 0x3df50 0x40390100 6 0xf3500000 0x3901 0 0x2f21139 0x1000000 0x6f301 1 0x39010000 1012 0x23901 0 0x2f21939 0x1000000 0x3df50 0x42390100 2 0x35003901 0 0x52a0000 0x4373901 0 0x52b0000 0x9230501 0x7800 0x1110501 0x1400 0x1293901 0 0x2b00039 0x1000000 0x1ac209 0x240c0000 0xc031400 0x93c0000 0 0 0x30006c>;
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_144hz_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <60>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <144 120 90 60>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 15 1f 06 19 07 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <&ipcc_mproc>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 03 0d 01 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_sim_fhd_plus_120hz_video_cphy {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "simulator r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
			};

			qcom,mdss_dsi_sim_dsc_375_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC 3.75:1 dsi panel";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 0c 02 02 10 1c 03 03 02 02 04 00 0b 08];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};
				};
			};

			qcom,mdss_dsi_sim_dsc_10b_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,panel-ack-disabled;
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0xfff>;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <30>;
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "Simulator cmd mode DSC3:1 10bit dsi panel";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-te-using-wd;
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 0d 03 03 10 1d 03 03 02 02 04 00 0c 08];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,display-topology = <1 1 1 2 2 1 2 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129 0x5010000 0xf0000100>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0>;
					};

					timing@3 {
						qcom,mdss-dsi-panel-phy-timings = [00 1f 08 07 18 16 08 08 08 02 04 00 1a 0d];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <180>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <3>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};

					timing@4 {
						qcom,mdss-dsi-panel-phy-timings = [00 28 0a 0b 1b 1a 0a 0b 0a 02 04 00 21 0f];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,disable-rsc-solver;
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <&qupv3_se11_i2c_active>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <4>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};

					timing@2 {
						qcom,mdss-dsi-panel-phy-timings = [00 1d 08 07 17 22 08 08 08 02 04 00 19 0d];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsc-slice-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <2>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 15 05 05 14 1f 05 05 06 02 04 00 13 0a];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <16>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <10>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&qupv3_se9_spi_pins>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0xa00>;
						qcom,mdss-dsi-panel-width = <0x5a0>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <8>;
						qcom,display-topology = <1 1 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-on-command = [15 01 00 00 00 00 02 ff 20 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 01 15 01 00 00 00 00 02 01 55 15 01 00 00 00 00 02 02 45 15 01 00 00 00 00 02 05 40 15 01 00 00 00 00 02 06 19 15 01 00 00 00 00 02 07 1e 15 01 00 00 00 00 02 0b 73 15 01 00 00 00 00 02 0c 73 15 01 00 00 00 00 02 0e b0 15 01 00 00 00 00 02 0f ae 15 01 00 00 00 00 02 11 b8 15 01 00 00 00 00 02 13 00 15 01 00 00 00 00 02 58 80 15 01 00 00 00 00 02 59 01 15 01 00 00 00 00 02 5a 00 15 01 00 00 00 00 02 5b 01 15 01 00 00 00 00 02 5c 80 15 01 00 00 00 00 02 5d 81 15 01 00 00 00 00 02 5e 00 15 01 00 00 00 00 02 5f 01 15 01 00 00 00 00 02 72 31 15 01 00 00 00 00 02 68 03 15 01 00 00 00 00 02 ff 24 15 01 00 00 00 00 02 fb 01 15 01 00 00 00 00 02 00 1c 15 01 00 00 00 00 02 01 0b 15 01 00 00 00 00 02 02 0c 15 01 00 00 00 00 02 03 01 15 01 00 00 00 00 02 04 0f 15 01 00 00 00 00 02 05 10 15 01 00 00 00 00 02 06 10 15 01 00 00 00 00 02 07 10 15 01 00 00 00 00 02 08 89 15 01 00 00 00 00 02 09 8a 15 01 00 00 00 00 02 0a 13 15 01 00 00 00 00 02 0b 13 15 01 00 00 00 00 02 0c 15 15 01 00 00 00 00 02 0d 15 15 01 00 00 00 00 02 0e 17 15 01 00 00 00 00 02 0f 17 15 01 00 00 00 00 02 10 1c 15 01 00 00 00 00 02 11 0b 15 01 00 00 00 00 02 12 0c 15 01 00 00 00 00 02 13 01 15 01 00 00 00 00 02 14 0f 15 01 00 00 00 00 02 15 10 15 01 00 00 00 00 02 16 10 15 01 00 00 00 00 02 17 10 15 01 00 00 00 00 02 18 89 15 01 00 00 00 00 02 19 8a 15 01 00 00 00 00 02 1a 13 15 01 00 00 00 00 02 1b 13 15 01 00 00 00 00 02 1c 15 15 01 00 00 00 00 02 1d 15 15 01 00 00 00 00 02 1e 17 15 01 00 00 00 00 02 1f 17 15 01 00 00 00 00 02 20 40 15 01 00 00 00 00 02 21 01 15 01 00 00 00 00 02 22 00 15 01 00 00 00 00 02 23 40 15 01 00 00 00 00 02 24 40 15 01 00 00 00 00 02 25 6d 15 01 00 00 00 00 02 26 40 15 01 00 00 00 00 02 27 40 15 01 00 00 00 00 02 e0 00 15 01 00 00 00 00 02 dc 21 15 01 00 00 00 00 02 dd 22 15 01 00 00 00 00 02 de 07 15 01 00 00 00 00 02 df 07 15 01 00 00 00 00 02 e3 6d 15 01 00 00 00 00 02 e1 07 15 01 00 00 00 00 02 e2 07 15 01 00 00 00 00 02 29 d8 15 01 00 00 00 00 02 2a 2a 15 01 00 00 00 00 02 4b 03 15 01 00 00 00 00 02 4c 11 15 01 00 00 00 00 02 4d 10 15 01 00 00 00 00 02 4e 01 15 01 00 00 00 00 02 4f 01 15 01 00 00 00 00 02 50 10 15 01 00 00 00 00 02 51 00 15 01 00 00 00 00 02 52 80 15 01 00 00 00 00 02 53 00 15 01 00 00 00 00 02 56 00 15 01 00 00 00 00 02 54 07 15 01 00 00 00 00 02 58 07 15 01 00 00 00 00 02 55 25 15 01 00 00 00 00 02 5b 43 15 01 00 00 00 00 02 5c 00 15 01 00 00 00 00 02 5f 73 15 01 00 00 00 00 02 60 73 15 01 00 00 00 00 02 63 22 15 01 00 00 00 00 02 64 00 15 01 00 00 00 00 02 67 08 15 01 00 00 00 00 02 68 04 15 01 00 00 00 00 02 72 02 15 01 00 00 00 00 02 7a 80 15 01 00 00 00 00 02 7b 91 15 01 00 00 00 00 02 7c d8 15 01 00 00 00 00 02 7d 60 15 01 00 00 00 00 02 7f 15 15 01 00 00 00 00 02 75 15 15 01 00 00 00 00 02 b3 c0 15 01 00 00 00 00 02 b4 00 15 01 00 00 00 00 02 b5 00 15 01 00 00 00 00 02 78 00 15 01 00 00 00 00 02 79 00 15 01 00 00 00 00 02 80 00 15 01 00 00 00 00 02 83 00 15 01 00 00 00 00 02 93 0a 15 01 00 00 00 00 02 94 0a 15 01 00 00 00 00 02 8a 00 15 01 00 00 00 00 02 9b ff 15 01 00 00 00 00 02 9d b0 15 01 00 00 00 00 02 9f 63 15 01 00 00 00 00 02 98 10 15 01 00 00 00 00 02 ec 00 15 01 00 00 00 00 02 ff 10 39 01 00 00 00 00 11 c1 09 20 00 10 02 00 02 68 01 bb 00 0a 06 67 04 c5 39 01 00 00 00 00 03 c2 10 f0 15 01 00 00 00 00 02 c0 03 15 01 00 00 00 00 04 3b 03 0a 0a 15 01 00 00 00 00 02 35 00 15 01 00 00 00 00 02 e5 01 15 01 00 00 00 00 02 bb 10 15 01 00 00 00 00 02 fb 01 05 01 00 00 f0 00 01 00];
						qcom,mdss-dsi-off-command = [05 01 00 00 78 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <16>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <100>;
					};

					timing@5 {
						qcom,mdss-dsi-panel-phy-timings = [00 16 05 05 14 13 06 06 06 02 04 00 13 0b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <0>;
						qcom,mdss-dsc-bit-per-component = <10>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <0>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <0>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <5>;
						qcom,mdss-dsi-v-back-porch = <0>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <10>;
						qcom,mdss-dsi-h-back-porch = <0>;
						qcom,mdss-dsi-on-command = <0x15010000 699 0x10150100 2 0xb0030501 0x7800 0x1111501 0 0x251ff15 0x1000000 0x25324 0x15010000 767 0x23150100 2 0x8051501 0 0x2469015 0x1000000 0x2ff10 0x15010000 767 0xf0150100 2 0x92011501 0 0x2ff1015 0x1000000 0x23500 0x5010000 0x28000129>;
						qcom,mdss-dsi-off-command = <0x5010000 0x10000128 0x5010000 0x40000110>;
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <0>;
					};
				};
			};

			ss_dsi_panel_PBA_BOOTING_FHD_DSI1 {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-lp11-init;
				qcom,mdss-brightness-max-level = <0x639c>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,display-type = "secondary";
				label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-panel-mode-gpio-state = "invalid";
				qcom,mdss-dsi-reset-sequence = <0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-pan-physical-width-dimension = <60>;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-bl-max-level = <0x639c>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-bl-min-level = <0>;
				qcom,mdss-pan-physical-height-dimension = <106>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-interleave-mode = <0>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <1>;
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
				qcom,platform-reset-gpio = <60 34 0>;
				samsung,candela_map_table_revA = <0 0 2 5 1 2 2 6 2 3 3 7 3 4 4 8 4 5 5 9 5 6 6 10 6 7 7 11 7 8 8 12 8 9 9 13 9 10 10 14 10 11 11 15 11 12 12 16 12 13 13 17 13 14 14 19 14 15 15 20 15 16 16 21 16 17 17 22 17 18 18 24 18 19 19 25 19 20 20 27 20 21 21 29 21 22 22 30 22 23 24 32 23 25 26 34 24 27 28 37 25 29 29 39 26 30 32 41 27 33 34 44 28 35 36 47 29 37 38 50 30 39 40 53 31 41 43 56 32 44 46 60 33 47 49 64 34 50 52 68 35 53 56 72 36 57 59 77 37 60 63 82 38 64 67 87 39 68 71 93 40 72 76 98 41 77 80 105 42 81 86 111 43 87 91 119 44 92 97 126 45 98 104 134 46 105 110 143 47 111 118 152 48 119 125 162 49 126 133 172 50 134 142 183 51 143 150 195 52 151 160 207 53 161 170 220 54 171 181 234 55 182 193 249 56 194 205 265 57 206 218 282 58 219 230 300 59 231 242 316 60 243 254 333 61 255 255 360>;

				qcom,panel-sec-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <12>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-post-off-sleep = <2>;
						qcom,supply-name = "panel_vddr_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1700000>;
						qcom,supply-min-voltage = <1700000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					fhd60 {
						qcom,mdss-dsi-panel-phy-timings = [00 1b 08 07 0d 0b 08 08 05 02 04 00 17 0c];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <12>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <9>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsi-v-pulse-width = <4>;
						qcom,mdss-dsi-panel-height = <0x780>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-back-porch = <3>;
						qcom,display-topology = <1 0 1>;
						qcom,mdss-dsi-h-back-porch = <32>;
						qcom,mdss-dsi-panel-clockrate = <0x35866480>;
						qcom,mdss-dsi-on-command = [39 01 00 00 78 00 02 11 00];
						qcom,mdss-dsi-off-command = <0x5010000 0x24000128 0x5010000 0x78000110>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-front-porch = <&sdhc2_opp_table>;
					};
				};
			};

			ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA {
				ss,mafpc = <0x50e>;
				samsung,flash_loading_check_revA = [06 01 00 00 00 00 01 94 01 00 22];
				samsung,flash_gamma_rx_cmds_revA = [06 01 00 00 00 00 01 6e 36 00 00];
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x3d0900>;
				samsung,rsc_4_frame_idle;
				samsung,lpm_2nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 e0 01 00 50];
				qcom,mdss-brightness-max-level = <&funnel_aoss_in_funnel_qdss>;
				qcom,mdss-dsi-mdp-trigger = "none";
				samsung,lpm_10nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 06 18 01 00 50];
				samsung,pll_ssc_disabled;
				samsung,aod_candela_map_table_revA = <0 0 10 0 2 1 11 27 0 10 2 28 48 0 30 3 49 255 0 60>;
				samsung,poc_image_size = <0x4000>;
				samsung,vint_tx_cmds_revA = [29 01 00 00 00 00 02 f4 00];
				samsung,poc_write_loop_256byte_tx_cmds_revA = <0x29000000 0x816c 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				ss,self_display = <0x50d>;
				samsung,ldi_debug6_rx_cmds_revA = [06 01 00 00 00 00 01 e9 02 00 00];
				qcom,mdss-dsi-rx-eot-ignore;
				samsung,poc_post_erase_sector_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,esd-check-enabled;
				samsung,copr_disable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 e1 00 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 39 29 00 00 00 00 00 02 bd 01 29 00 00 00 00 00 03 b9 01 00 29 00 00 00 00 00 04 b0 03 da 67 29 00 00 00 00 00 02 67 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 04 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 53 24 29 00 00 00 00 00 04 b0 00 b4 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,ldi_debug7_rx_cmds_revA = [06 01 00 00 00 00 01 03 01 00 00];
				qcom,dsi-ctrl-num = <0>;
				samsung,mcd_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 00 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				samsung,mipisel-gpio = <60 22 0>;
				samsung,poc_write_addr_idx = <6 7 8>;
				qcom,display-type = "primary";
				samsung,acl_on_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 08 68 29 01 00 00 00 00 04 68 55 40 ff 29 00 00 00 00 00 04 b0 01 16 68 29 01 00 00 00 00 05 68 00 00 1f 00 29 01 00 00 00 00 02 55 02];
				samsung,poc_erase_delay_us = <0x61a80>;
				samsung,reg_read_pos_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 00 00];
				samsung,support_poc_driver;
				samsung,level0_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 9f a5 a5];
				samsung,disp-model = "AMF759ZE01";
				samsung,lpm-power-control-supply-max-voltage = <1600000>;
				label = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				samsung,poc_pre_erase_sector_tx_cmds_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000f 0x2c003>;
				samsung,poc_write_loop_cnt = <128>;
				samsung,hbm_candela_map_table_revB = <0 256 256 0x808 502 1 257 257 0x810 504 2 258 258 0x818 506 3 259 259 0x820 508 4 260 260 0x827 510 5 261 261 0x82f 512 6 262 262 0x837 514 7 263 263 0x83f 516 8 264 264 0x847 518 9 265 265 0x84f 520 10 266 266 0x857 522 11 267 267 0x85f 524 12 268 268 0x867 526 13 269 269 0x86f 528 14 270 270 0x877 530 15 271 271 0x87e 531 16 272 272 0x886 533 17 273 273 0x88f 535 18 274 274 0x897 537 19 275 275 0x89f 539 20 276 276 0x8a7 541 21 277 277 0x8af 543 22 278 278 0x8b7 545 23 279 279 0x8bf 547 24 280 280 0x8c7 549 25 281 281 0x8ce 551 26 282 282 0x8d6 553 27 283 283 0x8de 555 28 284 284 0x8e6 557 29 285 285 0x8ee 559 30 286 286 0x8f6 561 31 287 287 0x8fe 563 32 288 288 0x906 565 33 289 289 0x90e 567 34 290 290 0x916 569 35 291 291 0x91d 570 36 292 292 0x925 572 37 293 293 0x92d 574 38 294 294 0x935 576 39 295 295 0x93d 578 40 296 296 0x945 580 41 297 297 0x94d 582 42 298 298 0x955 584 43 299 299 0x95d 586 44 300 300 0x965 588 45 301 301 0x96c 590 46 302 302 0x974 592 47 303 303 0x97c 594 48 304 304 0x984 596 49 305 305 0x98c 598 50 306 306 0x994 600 51 307 307 0x99d 602 52 308 308 0x9a5 604 53 309 309 0x9ad 606 54 310 310 0x9b5 608 55 311 311 0x9bc 610 56 312 312 0x9c4 612 57 313 313 0x9cc 614 58 314 314 0x9d4 616 59 315 315 0x9dc 618 60 316 316 0x9e4 620 61 317 317 0x9ec 622 62 318 318 0x9f4 624 63 319 319 0x9fc 626 64 320 320 0xa04 628 65 321 321 0xa0c 630 66 322 322 0xa13 631 67 323 323 0xa1b 633 68 324 324 0xa23 635 69 325 325 0xa2b 637 70 326 326 0xa33 639 71 327 327 0xa3b 641 72 328 328 0xa43 643 73 329 329 0xa4b 645 74 330 330 0xa53 647 75 331 331 0xa5b 649 76 332 332 0xa62 651 77 333 333 0xa6a 653 78 334 334 0xa72 655 79 335 335 0xa7a 657 80 336 336 0xa82 659 81 337 337 0xa8a 661 82 338 338 0xa92 663 83 339 339 0xa9a 665 84 340 340 0xaa3 667 85 341 341 0xaab 669 86 342 342 0xab2 670 87 343 343 0xaba 672 88 344 344 0xac2 674 89 345 345 0xaca 676 90 346 346 0xad2 678 91 347 347 0xada 680 92 348 348 0xae2 682 93 349 349 0xaea 684 94 350 350 0xaf2 686 95 351 351 0xafa 688 96 352 352 0xb01 690 97 353 353 0xb09 692 98 354 354 0xb11 694 99 355 355 0xb19 696 100 356 356 0xb21 698 101 357 357 0xb29 700 102 358 358 0xb31 702 103 359 359 0xb39 704 104 360 360 0xb41 706 105 361 361 0xb49 708 106 362 362 0xb50 710 107 363 363 0xb58 712 108 364 364 0xb60 714 109 365 365 0xb68 716 110 366 366 0xb70 718 111 367 367 0xb78 720 112 368 368 0xb80 722 113 369 369 0xb88 724 114 370 370 0xb90 726 115 371 371 0xb98 728 116 372 372 0xba0 730 117 373 373 0xba7 731 118 374 374 0xbaf 733 119 375 375 0xbb8 735 120 376 376 0xbc0 737 121 377 377 0xbc8 739 122 378 378 0xbd0 741 123 379 379 0xbd8 743 124 380 380 0xbe0 745 125 381 381 0xbe8 747 126 382 382 0xbf0 749 127 383 383 0xbf7 751 128 384 384 0xbff 753 129 385 385 0xc07 755 130 386 386 0xc0f 757 131 387 387 0xc17 759 132 388 388 0xc1f 761 133 389 389 0xc27 763 134 390 390 0xc2f 765 135 391 391 0xc37 767 136 392 392 0xc3f 769 137 393 393 0xc46 770 138 394 394 0xc4e 772 139 395 395 0xc56 774 140 396 396 0xc5e 776 141 397 397 0xc66 778 142 398 398 0xc6e 780 143 399 399 0xc76 782 144 400 400 0xc7e 784 145 401 401 0xc86 786 146 402 402 0xc8e 788 147 403 403 0xc95 790 148 404 404 0xc9d 792 149 405 405 0xca5 794 150 406 406 0xcad 796 151 407 407 0xcb5 798 152 408 408 0xcbd 800 153 409 409 0xcc6 802 154 410 410 0xcce 804 155 411 411 0xcd6 806 156 412 412 0xcde 808 157 413 413 0xce5 810 158 414 414 0xced 812 159 415 415 0xcf5 814 160 416 416 0xcfd 816 161 417 417 0xd05 818 162 418 418 0xd0d 820 163 419 419 0xd15 822 164 420 420 0xd1d 824 165 421 421 0xd25 826 166 422 422 0xd2d 828 167 423 423 0xd35 830 168 424 424 0xd3c 831 169 425 425 0xd44 833 170 426 426 0xd4c 835 171 427 427 0xd54 837 172 428 428 0xd5c 839 173 429 429 0xd64 841 174 430 430 0xd6c 843 175 431 431 0xd74 845 176 432 432 0xd7c 847 177 433 433 0xd84 849 178 434 434 0xd8b 851 179 435 435 0xd93 853 180 436 436 0xd9b 855 181 437 437 0xda3 857 182 438 438 0xdab 859 183 439 439 0xdb3 861 184 440 440 0xdbb 863 185 441 441 0xdc3 865 186 442 442 0xdcc 867 187 443 443 0xdd4 869 188 444 444 0xddb 870 189 445 445 0xde3 872 190 446 446 0xdeb 874 191 447 447 0xdf3 876 192 448 448 0xdfb 878 193 449 449 0xe03 880 194 450 450 0xe0b 882 195 451 451 0xe13 884 196 452 452 0xe1b 886 197 453 453 0xe23 888 198 454 454 0xe2a 890 199 455 455 0xe32 892 200 456 456 0xe3a 894 201 457 457 0xe42 896 202 458 458 0xe4a 898 203 459 510 0xe52 900>;
				samsung,elvss_rx_cmds_revA = [06 01 00 00 00 00 01 66 01 00 17];
				samsung,ldi_debug5_rx_cmds_revA = [06 01 00 00 00 00 01 0f 01 00 00];
				qcom,mdss-brightness-default-level = <&qupv3_se14_spi_sleep>;
				samsung,poc_erase_sector_addr_idx = <6 7 8>;
				samsung,hbm_candela_map_table_revA = <0 256 256 10 502 1 257 257 20 504 2 258 258 30 506 3 259 259 40 508 4 260 260 50 510 5 261 261 60 512 6 262 262 70 514 7 263 263 80 516 8 264 264 90 518 9 265 265 100 520 10 266 266 110 521 11 267 267 120 523 12 268 268 130 525 13 269 269 140 527 14 270 270 150 529 15 271 271 161 531 16 272 272 171 533 17 273 273 181 535 18 274 274 191 537 19 275 275 201 539 20 276 276 211 541 21 277 277 221 543 22 278 278 231 545 23 279 279 241 547 24 280 280 251 549 25 281 281 261 551 26 282 282 271 553 27 283 283 281 555 28 284 284 291 557 29 285 285 301 559 30 286 286 311 561 31 287 287 321 563 32 288 288 331 565 33 289 289 341 567 34 290 290 351 569 35 291 291 361 571 36 292 292 371 572 37 293 293 381 574 38 294 294 391 576 39 295 295 401 578 40 296 296 411 580 41 297 297 421 582 42 298 298 431 584 43 299 299 441 586 44 300 300 451 588 45 301 301 462 590 46 302 302 472 592 47 303 303 482 594 48 304 304 492 596 49 305 305 502 598 50 306 306 512 600 51 307 307 522 602 52 308 308 532 604 53 309 309 542 606 54 310 310 552 608 55 311 311 562 610 56 312 312 572 612 57 313 313 582 614 58 314 314 592 616 59 315 315 602 618 60 316 316 612 620 61 317 317 622 622 62 318 318 632 623 63 319 319 642 625 64 320 320 652 627 65 321 321 662 629 66 322 322 672 631 67 323 323 682 633 68 324 324 692 635 69 325 325 702 637 70 326 326 712 639 71 327 327 722 641 72 328 328 732 643 73 329 329 742 645 74 330 330 753 647 75 331 331 763 649 76 332 332 773 651 77 333 333 783 653 78 334 334 793 655 79 335 335 803 657 80 336 336 813 659 81 337 337 823 661 82 338 338 833 663 83 339 339 843 665 84 340 340 853 667 85 341 341 863 669 86 342 342 873 671 87 343 343 883 673 88 344 344 893 674 89 345 345 903 676 90 346 346 913 678 91 347 347 923 680 92 348 348 933 682 93 349 349 943 684 94 350 350 953 686 95 351 351 963 688 96 352 352 973 690 97 353 353 983 692 98 354 354 993 694 99 355 355 1003 696 100 356 356 1013 698 101 357 357 1023 700 102 358 358 0x409 702 103 359 359 0x414 704 104 360 360 0x41e 706 105 361 361 0x428 708 106 362 362 0x432 710 107 363 363 0x43c 712 108 364 364 0x446 714 109 365 365 0x450 716 110 366 366 0x45a 718 111 367 367 0x464 720 112 368 368 0x46e 722 113 369 369 0x478 724 114 370 370 0x482 726 115 371 371 0x48c 727 116 372 372 0x496 729 117 373 373 0x4a0 731 118 374 374 0x4aa 733 119 375 375 0x4b4 735 120 376 376 0x4be 737 121 377 377 0x4c8 739 122 378 378 0x4d2 741 123 379 379 0x4dc 743 124 380 380 0x4e6 745 125 381 381 0x4f0 747 126 382 382 0x4fa 749 127 383 383 0x504 751 128 384 384 0x50e 753 129 385 385 0x518 755 130 386 386 0x522 757 131 387 387 0x52c 759 132 388 388 0x537 761 133 389 389 0x541 763 134 390 390 0x54b 765 135 391 391 0x555 767 136 392 392 0x55f 769 137 393 393 0x569 771 138 394 394 0x573 773 139 395 395 0x57d 775 140 396 396 0x587 777 141 397 397 0x591 778 142 398 398 0x59b 780 143 399 399 0x5a5 782 144 400 400 0x5af 784 145 401 401 0x5b9 786 146 402 402 0x5c3 788 147 403 403 0x5cd 790 148 404 404 0x5d7 792 149 405 405 0x5e1 794 150 406 406 0x5eb 796 151 407 407 0x5f5 798 152 408 408 0x5ff 800 153 409 409 0x609 802 154 410 410 0x613 804 155 411 411 0x61d 806 156 412 412 0x627 808 157 413 413 0x631 810 158 414 414 0x63b 812 159 415 415 0x645 814 160 416 416 0x64f 816 161 417 417 0x65a 818 162 418 418 0x664 820 163 419 419 0x66e 822 164 420 420 0x678 824 165 421 421 0x682 826 166 422 422 0x68c 828 167 423 423 0x696 829 168 424 424 0x6a0 831 169 425 425 0x6aa 833 170 426 426 0x6b4 835 171 427 427 0x6be 837 172 428 428 0x6c8 839 173 429 429 0x6d2 841 174 430 430 0x6dc 843 175 431 431 0x6e6 845 176 432 432 0x6f0 847 177 433 433 0x6fa 849 178 434 434 0x704 851 179 435 435 0x70e 853 180 436 436 0x718 855 181 437 437 0x722 857 182 438 438 0x72c 859 183 439 439 0x736 861 184 440 440 0x740 863 185 441 441 0x74a 865 186 442 442 0x754 867 187 443 443 0x75e 869 188 444 444 0x768 870 189 445 445 0x772 872 190 446 446 0x77d 875 191 447 447 0x787 877 192 448 448 0x791 879 193 449 449 0x79b 880 194 450 450 0x7a5 882 195 451 451 0x7af 884 196 452 452 0x7b9 886 197 453 453 0x7c3 888 198 454 454 0x7cd 890 199 455 455 0x7d7 892 200 456 456 0x7e1 894 201 457 457 0x7eb 896 202 458 458 0x7f5 898 203 459 510 0x7ff 900>;
				samsung,ffc_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_2nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 07 95 01 00 50];
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00 00];
				qcom,mdss-dsi-panel-average-brightness = <0x124f80>;
				samsung,panel-vendor = "SDC";
				samsung,copr_enable_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 4c e1 03 1f 00 00 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00 00 23 02 2f 00 43 02 4f 00 00 00 00 08 9f 06 e7 00 13 02 1f 00 53 02 5f 00 03 02 0f 00 63 02 6f 00 00 00 00 08 9f 06 e7 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-pan-physical-width-dimension = <&L1H_LEVEL>;
				qcom,mdss-dsi-lane-1-state;
				samsung,octa_id_rx_cmds_revA = [06 01 00 00 00 00 01 d8 14 00 0e];
				samsung,support_factory_panel_swap;
				samsung,poc_start_addr = <0xc0000>;
				qcom,mdss-dsi-bl-max-level = <&funnel_aoss_in_funnel_qdss>;
				samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00 00];
				qcom,mdss-dsi-wr-mem-start = <44>;
				samsung,support_gct;
				samsung,support_dynamic_mipi_clk;
				samsung,ub-con-det = <0x4d0 4 0>;
				samsung,support_ss_cmd;
				samsung,display_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 02 29 00 29 01 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5];
				samsung,lpm_60nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 01 30 01 00 50];
				qcom,platform-te-gpio = <60 86 0>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x3d13 0x4042 0x84d0 0x3e80 0x33c2 0x86c4 0x1d4c 0xbb8>;
				samsung,pointing_gpara;
				samsung,delayed-display-on = <1>;
				samsung,support_gamma_mode2;
				qcom,mdss-dsi-bl-min-level = <1>;
				samsung,esd-irq-trigger1 = "falling";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-pan-physical-height-dimension = <119>;
				samsung,vrr_gm2_gamma_comp_tx_cmds_revA = [29 01 00 00 00 00 01 00 29 00 00 00 00 00 04 b0 03 db 67 29 00 00 00 00 00 26 67 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 00 00 00 00 00 12 68 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00];
				samsung,hbm_candela_map_table_revC = <0 256 256 0x808 502 1 257 257 0x810 504 2 258 258 0x817 506 3 259 259 0x81f 508 4 260 260 0x826 510 5 261 261 0x82e 512 6 262 262 0x835 514 7 263 263 0x83d 516 8 264 264 0x845 518 9 265 265 0x84d 520 10 266 266 0x855 522 11 267 267 0x85c 524 12 268 268 0x864 526 13 269 269 0x86c 528 14 270 270 0x874 530 15 271 271 0x87b 531 16 272 272 0x882 533 17 273 273 0x88a 535 18 274 274 0x892 537 19 275 275 0x89a 539 20 276 276 0x8a1 541 21 277 277 0x8a9 543 22 278 278 0x8b1 545 23 279 279 0x8b9 547 24 280 280 0x8c1 549 25 281 281 0x8c7 551 26 282 282 0x8cf 553 27 283 283 0x8d7 555 28 284 284 0x8df 557 29 285 285 0x8e7 559 30 286 286 0x8ee 561 31 287 287 0x8f6 563 32 288 288 0x8fe 565 33 289 289 0x906 567 34 290 290 0x90d 569 35 291 291 0x914 570 36 292 292 0x91c 572 37 293 293 0x924 574 38 294 294 0x92c 576 39 295 295 0x933 578 40 296 296 0x93b 580 41 297 297 0x943 582 42 298 298 0x94b 584 43 299 299 0x953 586 44 300 300 0x95a 588 45 301 301 0x961 590 46 302 302 0x969 592 47 303 303 0x971 594 48 304 304 0x978 596 49 305 305 0x980 598 50 306 306 0x988 600 51 307 307 0x990 602 52 308 308 0x998 604 53 309 309 0x99f 606 54 310 310 0x9a7 608 55 311 311 0x9ae 610 56 312 312 0x9b6 612 57 313 313 0x9bd 614 58 314 314 0x9c5 616 59 315 315 0x9cd 618 60 316 316 0x9d5 620 61 317 317 0x9dd 622 62 318 318 0x9e4 624 63 319 319 0x9ec 626 64 320 320 0x9f4 628 65 321 321 0x9fc 630 66 322 322 0xa03 631 67 323 323 0xa0a 633 68 324 324 0xa12 635 69 325 325 0xa1a 637 70 326 326 0xa22 639 71 327 327 0xa29 641 72 328 328 0xa31 643 73 329 329 0xa39 645 74 330 330 0xa41 647 75 331 331 0xa49 649 76 332 332 0xa4f 651 77 333 333 0xa57 653 78 334 334 0xa5f 655 79 335 335 0xa67 657 80 336 336 0xa6f 659 81 337 337 0xa76 661 82 338 338 0xa7e 663 83 339 339 0xa86 665 84 340 340 0xa8e 667 85 341 341 0xa95 669 86 342 342 0xa9c 670 87 343 343 0xaa4 672 88 344 344 0xaac 674 89 345 345 0xab4 676 90 346 346 0xabb 678 91 347 347 0xac3 680 92 348 348 0xacb 682 93 349 349 0xad3 684 94 350 350 0xadb 686 95 351 351 0xae2 688 96 352 352 0xae9 690 97 353 353 0xaf1 692 98 354 354 0xaf9 694 99 355 355 0xb00 696 100 356 356 0xb08 698 101 357 357 0xb10 700 102 358 358 0xb18 702 103 359 359 0xb20 704 104 360 360 0xb27 706 105 361 361 0xb2f 708 106 362 362 0xb36 710 107 363 363 0xb3e 712 108 364 364 0xb45 714 109 365 365 0xb4d 716 110 366 366 0xb55 718 111 367 367 0xb5d 720 112 368 368 0xb65 722 113 369 369 0xb6c 724 114 370 370 0xb74 726 115 371 371 0xb7c 728 116 372 372 0xb84 730 117 373 373 0xb8b 731 118 374 374 0xb92 733 119 375 375 0xb9a 735 120 376 376 0xba2 737 121 377 377 0xbaa 739 122 378 378 0xbb1 741 123 379 379 0xbb9 743 124 380 380 0xbc1 745 125 381 381 0xbc9 747 126 382 382 0xbd1 749 127 383 383 0xbd7 751 128 384 384 0xbdf 753 129 385 385 0xbe7 755 130 386 386 0xbef 757 131 387 387 0xbf7 759 132 388 388 0xbfe 761 133 389 389 0xc06 763 134 390 390 0xc0e 765 135 391 391 0xc16 767 136 392 392 0xc1d 769 137 393 393 0xc24 770 138 394 394 0xc2c 772 139 395 395 0xc34 774 140 396 396 0xc3c 776 141 397 397 0xc43 778 142 398 398 0xc4b 780 143 399 399 0xc53 782 144 400 400 0xc5b 784 145 401 401 0xc63 786 146 402 402 0xc6a 788 147 403 403 0xc71 790 148 404 404 0xc79 792 149 405 405 0xc81 794 150 406 406 0xc88 796 151 407 407 0xc90 798 152 408 408 0xc98 800 153 409 409 0xca0 802 154 410 410 0xca8 804 155 411 411 0xcaf 806 156 412 412 0xcb7 808 157 413 413 0xcbe 810 158 414 414 0xcc6 812 159 415 415 0xccd 814 160 416 416 0xcd5 816 161 417 417 0xcdd 818 162 418 418 0xce5 820 163 419 419 0xced 822 164 420 420 0xcf4 824 165 421 421 0xcfc 826 166 422 422 0xd04 828 167 423 423 0xd0c 830 168 424 424 0xd13 831 169 425 425 0xd1a 833 170 426 426 0xd22 835 171 427 427 0xd2a 837 172 428 428 0xd32 839 173 429 429 0xd39 841 174 430 430 0xd41 843 175 431 431 0xd49 845 176 432 432 0xd51 847 177 433 433 0xd59 849 178 434 434 0xd5f 851 179 435 435 0xd67 853 180 436 436 0xd6f 855 181 437 437 0xd77 857 182 438 438 0xd7f 859 183 439 439 0xd86 861 184 440 440 0xd8e 863 185 441 441 0xd96 865 186 442 442 0xd9e 867 187 443 443 0xda5 869 188 444 444 0xdac 870 189 445 445 0xdb4 872 190 446 446 0xdbc 874 191 447 447 0xdc4 876 192 448 448 0xdcb 878 193 449 449 0xdd3 880 194 450 450 0xddb 882 195 451 451 0xde3 884 196 452 452 0xdeb 886 197 453 453 0xdf2 888 198 454 454 0xdf9 890 199 455 455 0xe01 892 200 456 456 0xe09 894 201 457 457 0xe10 896 202 458 458 0xe18 898 203 459 510 0xe20 900>;
				qcom,mdss-dsi-bpp = <24>;
				samsung,ddi_use_flash;
				samsung,level2_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 fc 5a 5a];
				samsung,dyn_mipi_clk_ffc_cmds_revA = <0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4d254b9a 0x29000000 0x9c5 0x11105005 0x4d7c4bef 0x29000000 0x9c5 0x11105005 0x4f784de1>;
				samsung,flash_gamma_tx_cmds_revA = <0x29000000 0xcc1 0 0x6b000000 0xc0003629 10 0x2c003>;
				samsung,poc_post_read_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_pre_read_tx_cmds_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,ulps-enabled;
				samsung,alpm_rx_cmds_revA = [06 01 00 00 00 00 01 bb 01 00 08];
				samsung,ldi_debug4_rx_cmds_revA = [06 01 00 00 00 00 01 05 01 00 00];
				samsung,lpm-power-control-supply-name = "panel_vddr";
				qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				samsung,lpm-power-control;
				samsung,esc-clk-128M;
				samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];
				samsung,support_lp_rx_err_recovery;
				samsung,poc_write_loop_data_add_tx_cmds_revA = <0x29000000 0xcc1 0 0x6000000 41 2 0x2c003 0x29000000 0xcc1 0 0x32000000 0xc0800029 0 0x2c003>;
				samsung,poc_read_tx_cmds_revA = <0x29000000 0xcc1 0 0x6b000000 0xc0008029 10 0x2c003>;
				qcom,mdss-dsi-t-clk-post = <27>;
				samsung,level1_key_enable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a];
				samsung,elvss_interpolation_temperature = <0xfffffff1>;
				qcom,mdss-dsi-panel-blackness-level = <5>;
				samsung,ldi_debug8_rx_cmds_revA = [06 01 00 00 00 00 01 a2 59 00 00];
				samsung,support_vrr_based_bl;
				samsung,poc_disable_tx_cmds_revA = <0x29000000 1008 0xa5a52900 0 0x3f1a5a5>;
				samsung,ldi_debug1_rx_cmds_revA = [06 01 00 00 00 00 01 ed 01 00 00];
				samsung,lpm_brightnes_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 04 b0 00 cd 68 29 00 00 00 00 00 1f 68 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 01 30 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				qcom,mdss-dsi-interleave-mode = <0>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00 00];
				samsung,poc_read_rx_cmds_revA = [06 01 00 00 00 00 01 6e 80 00 00];
				samsung,flash_gamma_post_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				qcom,mdss-dsi-lane-2-state;
				samsung,gamma_mode2_normal_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				samsung,module_info_rx_cmds_revA = [06 01 00 00 00 00 01 d8 0b 00 03];
				samsung,two_byte_gpara;
				samsung,poc_pre_write_tx_cmds_revA = <0x29000000 704 0x2290000 0x20004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000002 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100001a 0x2c003>;
				samsung,lpm-power-control-supply-min-voltage = <1600000>;
				qcom,mdss-dsi-panel-status-check-mode = "irq_check";
				samsung,smart_dimming_mtp_rx_cmds_revA = [06 01 00 00 00 00 01 c9 de 00 00];
				samsung,poc_read_delay_us = <70>;
				samsung,level0_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 9f 5a 5a];
				samsung,poc_write_delay_us = <0x2710>;
				samsung,brightness_tx_cmds_revA = <0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256 0x39010000 256>;
				qcom,mdss-dsi-lane-3-state;
				samsung,support_gpara;
				samsung,ldi_debug_logbuf_rx_cmds_revA = [06 01 00 00 00 00 01 9c 0f 00 00];
				samsung,poc_write_data_size = <128>;
				samsung,poc_erase_sector_tx_cmds_revA = <0x29000000 0xcc1 0 0x6000000 41 1 0x2c003 0x29000000 0xcc1 0 0x20000000 0xc0000029 0 0x2c003>;
				samsung,dynamic_mipi_clk_sel_table = <1 1 0 0 2 1 2 0 0 1 1 3 0 0 2 1 4 0 0 1 2 11 0x2942 0x2a56 1 2 12 0x25be 0x26d2 1 2 13 0x48a 0x57c 1 2 13 0x57d 0x5e9 3 2 14 0x601 0x6ca 1 2 15 0x1105 0x111d 3 2 15 0x111e 0x112f 2 2 15 0x1130 0x116a 1 2 17 0x8bd 0xa03 1 2 18 0xb79 0xc10 1 3 91 0 599 1 3 92 600 0x4af 1 3 93 0x4b0 0x6ad 1 3 93 0x6ae 0x79d 3 3 94 0x79e 0x95f 1 3 95 0x960 0x9a8 3 3 95 0x9a9 0x9cd 2 3 95 0x9ce 0xa59 1 3 97 0xabe 0xd79 1 3 98 0xd7a 0xed7 1 3 102 0x1392 0x143b 1 3 103 0x143c 0x149f 1 3 104 0x14a0 0x1503 1 3 107 0x1662 0x16d9 1 3 108 0x16da 0x176f 3 3 109 0x1770 0x177c 3 3 109 0x177d 0x17a1 2 3 109 0x17a2 0x1805 1 3 110 0x1806 0x1931 1 3 111 0x1932 0x19c7 1 3 115 0x1f68 0x21f1 1 3 116 0x21f2 0x229e 3 3 116 0x229f 0x22c3 2 3 116 0x22c4 0x234f 1 3 118 0x23fa 0x25bb 1 3 119 0x25bc 0x2629 1 3 120 0x262a 0x268d 1 3 122 0x26c0 0x2877 1 3 124 0x8d68 0x8dfd 1 3 128 0x9376 0x93cd 3 3 128 0x93ce 0x943d 2 3 128 0x943e 0x9569 1 3 129 0x956a 0x961b 3 3 129 0x961c 0x966d 2 3 129 0x966e 0x96f9 1 3 130 0x96fa 0x99ab 1 3 130 0x99ac 0x9ae1 3 3 131 0x9ae2 0x9c99 1 3 131 0x9c9a 0x9e1d 3 3 131 0x9e1e 0x9e8d 2 3 131 0x9e8e 0xa275 1 3 132 0xa276 0xa3a2 3 3 132 0xa3a3 0xa438 2 3 132 0xa439 0xa8f2 1 3 132 0xa8f3 0xaa45 3 3 138 0xd7c8 0xd868 1 3 138 0xd869 0xd9be 3 3 138 0xd9bf 0xda5c 2 3 138 0xda5d 0xdda3 1 3 156 0x10384 0x106f3 1 3 156 0x106f4 0x10707 3 3 161 0x10bea 0x10d47 1 4 51 0 0 1 4 52 0 0 3 4 53 0 0 1 4 54 0 0 3 4 55 0 0 2 4 56 0 0 3 5 61 0 0 3 5 62 0 0 1 5 71 0 0 3 7 260 0x2a6e8 0x2ac88 3 7 260 0x2ac89 0x2af6c 2 7 260 0x2af6d 0x2ba5c 1 7 263 0x2d2a8 0x2edec 1 7 283 0x25030 0x27344 1 7 326 0x1e208 0x1fd4c 1>;
				samsung,lpm_30nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 04 20 01 00 50];
				ss,test_mode = <0x50c>;
				samsung,lpm_60nit_tx_cmds_revA = [29 00 00 00 00 00 07 68 01 01 22 01 00 50];
				samsung,mcd_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 01 42 cb 29 01 00 00 00 00 02 cb 3e 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,level1_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 f0 a5 a5];
				qcom,dsi-phy-num = <0>;
				samsung,flash_gamma_pre_tx_cmds1_revA = <0x29000000 704 0x2290000 0x10004 0x71030000 0x29000000 0xcc1 0 0x6000000 41 0x1000001 0x2c003 0x29000000 0xcc1 0 0x1000200 0x80000029 0x100000a 0x2c003>;
				qcom,dynamic-mode-switch-type = "dynamic-resolution-switch-immediate";
				qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6E3XA2_AMF755ZE01_QXGA";
				samsung,udc_start_addr = <0xbd000>;
				samsung,support_lfd;
				samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00 00];
				samsung,poc_post_write_tx_cmds_revA = [29 00 00 00 00 00 02 c0 00];
				samsung,poc_enable_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x3f1f1a2>;
				samsung,gamma_mode2_hbm_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 e8 29 00 00 00 00 00 03 51 0e 52];
				samsung,gamma_mode2_normal_tx_cmds_revB = [29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 09 b1 29 00 00 00 00 00 02 b1 19 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 03 51 07 ff];
				qcom,dynamic-mode-switch-enabled;
				samsung,lpm_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 02 bb 21 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 02 68 00 29 00 00 00 00 00 04 b0 00 15 bd 29 00 00 00 00 00 02 bd 40 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 18 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 03 51 00 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
				samsung,dynamic_mipi_clk_timing_table = <0x512e7880 0x518a0600 0x512e7880 0x4f27ac00>;
				samsung,esd-irq-gpio1 = <0x4cf 4 0>;
				samsung,ldi_debug3_rx_cmds_revA = [06 01 00 00 00 00 01 0e 01 00 00];
				samsung,lpm_10nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 06 b3 01 00 50];
				samsung,level2_key_disable_tx_cmds_revA = [29 01 00 00 00 00 03 fc a5 a5];
				samsung,ddi_id_rx_cmds_revA = [06 01 00 00 00 00 01 d6 05 00 00];
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-pixel-packing = "loose";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				samsung,irc_tx_cmds_revA = [29 00 00 00 00 00 04 b0 01 56 63 29 00 00 00 00 00 29 63 27 00 00 00 00 86 4b ff 10 cc ff 10 ff 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 37 95 2a 48 04 80 00 00 22];
				samsung,support_lpm;
				samsung,acl_off_tx_cmds_revA = [29 01 00 00 00 00 02 55 00];
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,platform-reset-gpio = <60 34 0>;
				samsung,ldi_debug0_rx_cmds_revA = [06 01 00 00 00 00 01 0a 01 00 00];
				samsung,poc_read_addr_idx = <6 7 8>;
				samsung,candela_map_table_revA = <0 0 0 9 2 1 1 1 11 2 2 2 2 13 3 3 3 3 15 4 4 4 4 18 4 5 5 5 21 5 6 6 6 25 6 7 7 7 28 7 8 8 8 32 8 9 9 9 35 8 10 10 10 39 9 11 11 11 43 10 12 12 12 47 11 13 13 13 52 12 14 14 14 56 13 15 15 15 60 15 16 16 16 65 16 17 17 17 69 17 18 18 18 74 18 19 19 19 79 19 20 20 20 83 20 21 21 21 88 21 22 22 22 93 23 23 23 23 98 24 24 24 24 103 25 25 25 25 109 26 26 26 26 114 28 27 27 27 119 29 28 28 28 124 30 29 29 29 130 32 30 30 30 135 33 31 31 31 141 34 32 32 32 146 36 33 33 33 152 37 34 34 34 157 38 35 35 35 163 40 36 36 36 169 41 37 37 37 175 42 38 38 38 181 44 39 39 39 186 45 40 40 40 192 47 41 41 41 198 48 42 42 42 204 50 43 43 43 210 51 44 44 44 217 53 45 45 45 223 54 46 46 46 229 56 47 47 47 235 57 48 48 48 241 59 49 49 49 248 60 50 50 50 254 62 51 51 51 261 63 52 52 52 267 65 53 53 53 273 67 54 54 54 280 68 55 55 55 286 70 56 56 56 293 71 57 57 57 300 73 58 58 58 306 75 59 59 59 313 76 60 60 60 320 78 61 61 61 326 80 62 62 62 333 81 63 63 63 340 83 64 64 64 347 85 65 65 65 354 86 66 66 66 361 88 67 67 67 368 90 68 68 68 375 91 69 69 69 382 93 70 70 70 389 95 71 71 71 396 96 72 72 72 403 98 73 73 73 410 100 74 74 74 417 102 75 75 75 424 103 76 76 76 431 105 77 77 77 439 107 78 78 78 446 109 79 79 79 453 111 80 80 80 461 112 81 81 81 468 114 82 82 82 475 116 83 83 83 483 118 84 84 84 490 120 85 85 85 498 121 86 86 86 505 123 87 87 87 513 125 88 88 88 520 127 89 89 89 528 129 90 90 90 535 131 91 91 91 543 132 92 92 92 551 134 93 93 93 558 136 94 94 94 566 138 95 95 95 574 140 96 96 96 581 142 97 97 97 589 144 98 98 98 597 146 99 99 99 605 148 100 100 100 613 149 101 101 101 620 151 102 102 102 628 153 103 103 103 636 155 104 104 104 644 157 105 105 105 652 159 106 106 106 660 161 107 107 107 668 163 108 108 108 676 165 109 109 109 684 167 110 110 110 692 169 111 111 111 700 171 112 112 112 708 173 113 113 113 716 175 114 114 114 725 177 115 115 115 733 179 116 116 116 741 181 117 117 117 749 183 118 118 118 757 185 119 119 119 766 187 120 120 120 774 189 121 121 121 782 191 122 122 122 791 193 123 123 123 799 195 124 124 124 807 197 125 125 125 816 199 126 126 126 824 201 127 127 127 832 203 128 128 128 841 205 129 129 129 849 207 130 130 130 858 209 131 131 131 866 211 132 132 132 875 214 133 133 133 883 216 134 134 134 892 218 135 135 135 901 220 136 136 136 909 222 137 137 137 918 224 138 138 138 926 226 139 139 139 935 228 140 140 140 944 230 141 141 141 952 233 142 142 142 961 235 143 143 143 970 237 144 144 144 979 239 145 145 145 987 241 146 146 146 996 243 147 147 147 1005 245 148 148 148 1014 248 149 149 149 1023 250 150 150 150 0x407 252 151 151 151 0x410 254 152 152 152 0x419 256 153 153 153 0x422 258 154 154 154 0x42b 261 155 155 155 0x434 263 156 156 156 0x43d 265 157 157 157 0x446 267 158 158 158 0x44f 269 159 159 159 0x458 271 160 160 160 0x461 274 161 161 161 0x46a 276 162 162 162 0x473 278 163 163 163 0x47c 280 164 164 164 0x485 283 165 165 165 0x48e 285 166 166 166 0x497 287 167 167 167 0x4a1 289 168 168 168 0x4aa 291 169 169 169 0x4b3 294 170 170 170 0x4bc 296 171 171 171 0x4c5 298 172 172 172 0x4ce 300 173 173 173 0x4d8 303 174 174 174 0x4e1 305 175 175 175 0x4ea 307 176 176 176 0x4f4 310 177 177 177 0x4fd 312 178 178 178 0x506 314 179 179 179 0x510 316 180 180 180 0x519 319 181 181 181 0x522 321 182 182 182 0x52c 323 183 183 183 0x535 326 184 184 184 0x53e 328 185 185 185 0x548 330 186 186 186 0x551 332 187 187 187 0x55b 335 188 188 188 0x564 337 189 189 189 0x56e 339 190 190 190 0x577 342 191 191 191 0x581 344 192 192 192 0x58a 346 193 193 193 0x594 349 194 194 194 0x59d 351 195 195 195 0x5a7 353 196 196 196 0x5b1 356 197 197 197 0x5ba 358 198 198 198 0x5c4 360 199 199 199 0x5cd 363 200 200 200 0x5d7 365 201 201 201 0x5e1 367 202 202 202 0x5ea 370 203 203 203 0x5f4 372 204 204 204 0x5fe 375 205 205 205 0x608 377 206 206 206 0x611 379 207 207 207 0x61b 382 208 208 208 0x625 384 209 209 209 0x62f 387 210 210 210 0x638 389 211 211 211 0x642 391 212 212 212 0x64c 394 213 213 213 0x656 396 214 214 214 0x660 399 215 215 215 0x66a 401 216 216 216 0x673 403 217 217 217 0x67d 406 218 218 218 0x687 408 219 219 219 0x691 411 220 220 220 0x69b 413 221 221 221 0x6a5 415 222 222 222 0x6af 418 223 223 223 0x6b9 420 224 224 224 0x6c3 423 225 225 225 0x6cd 425 226 226 226 0x6d7 428 227 227 227 0x6e1 430 228 228 228 0x6eb 433 229 229 229 0x6f5 435 230 230 230 0x6ff 437 231 231 231 0x709 440 232 232 232 0x713 442 233 233 233 0x71d 445 234 234 234 0x728 447 235 235 235 0x732 450 236 236 236 0x73c 452 237 237 237 0x746 455 238 238 238 0x750 457 239 239 239 0x75a 460 240 240 240 0x765 462 241 241 241 0x76f 465 242 242 242 0x779 467 243 243 243 0x783 470 244 244 244 0x78d 472 245 245 245 0x798 475 246 246 246 0x7a2 477 247 247 247 0x7ac 480 248 248 248 0x7b7 482 249 249 249 0x7c1 485 250 250 250 0x7cb 487 251 251 251 0x7d6 490 252 252 252 0x7e0 492 253 253 253 0x7ea 495 254 254 254 0x7f5 497 255 255 255 0x7ff 500>;
				qcom,mdss-dsi-t-clk-pre = <36>;
				samsung,udc_data_size = <32>;
				samsung,vrr_tx_cmds_revA = <0x29000000 0x4b0 0xae6829 0 0x76801 0x30013001 0x30290000 4 0xb0003af2 0x29000000 754 0x290000 4 0xb00006bd 0x29000000 0x6bd 0xb1400 0x1290000 2 0xbd012900 0 0x4b00015 0xbd290000 2 0xbd402900 0 0x4b00006 0xf2290000 3 0xf2000029 0 0x4b000 0xdf22900 0 0x3f20000 0x29000000 864 0x8002900 0 0x4b00037 0x68290000 5 0x68000000 0x11290000 3 0xb9010129 0 0x4b003 0xda672900 0 0x2670029 0x1000000 0x2f70f>;
				samsung,mtp_write_sysfs_tx_cmds_revA = <0x29000000 0x3d00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
				samsung,lpm_30nit_tx_cmds_revB = [29 00 00 00 00 00 07 68 01 04 7e 01 00 50];
				samsung,mipisel-on_val = <1>;
				qcom,mdss-dsi-te-pin-select = <1>;

				samsung,br_tables {

					vrr120@0 {
						samsung,flash_gamma_data_read_size = <9 10 11>;
						samsung,flash_table_hbm_gamma_offset = <0xb7762>;
						samsung,flash_gamma_data_read_addr = <6 7 8>;
						samsung,flash_table_normal_gamma_offset = <0xb76f6>;
					};
				};

				qcom,panel-supply-entries {
					#size-cells = <0>;
					#address-cells = <1>;

					qcom,panel-supply-entry@2 {
						qcom,supply-post-on-sleep = <10>;
						reg = <2>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vci";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <3000000>;
						qcom,supply-min-voltage = <3000000>;
					};

					qcom,panel-supply-entry@3 {
						qcom,supply-post-on-sleep = <0>;
						reg = <3>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3_sub";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@0 {
						qcom,supply-post-on-sleep = <0>;
						reg = <0>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vdd3";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};

					qcom,panel-supply-entry@1 {
						qcom,supply-post-on-sleep = <0>;
						reg = <1>;
						qcom,supply-disable-load = <100>;
						qcom,supply-name = "panel_vddr";
						qcom,supply-pre-on-sleep = <0>;
						qcom,supply-enable-load = <0x186a0>;
						qcom,supply-max-voltage = <1800000>;
						qcom,supply-min-voltage = <1800000>;
					};
				};

				qcom,mdss-dsi-display-timings {

					qxga96hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <62>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <96>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&voip>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 34 0x450 34 0x450 34>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <27>;
						qcom,mdss-dsi-v-back-porch = <67>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 00 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 927 0xa5a52900 0 0x3f05a5a 0x5000000 296 0x5000000 272 0x29010000 0x780003f0 0xa5a52901 0 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <34>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga120hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <61>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&voip>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 34 0x450 34 0x450 34>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <27>;
						qcom,mdss-dsi-v-back-porch = <68>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a2900 0 0x3600800 0x29000000 0x4b0 0x6f229 0 0x3f200 0x8290000 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 00 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 927 0xa5a52900 0 0x3f05a5a 0x5000000 296 0x5000000 272 0x29010000 0x780003f0 0xa5a52901 0 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <34>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga48hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <64>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <48>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&voip>;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 34 0x450 34 0x450 34>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <27>;
						qcom,mdss-dsi-v-back-porch = <65>;
						qcom,mdss-dsi-timing-switch-command = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 7c 01 7c 01 7c 29 00 00 00 00 00 04 b0 00 06 bd 29 00 00 00 00 00 03 bd 00 01 29 00 00 00 00 00 04 b0 00 06 f2 29 00 00 00 00 00 03 f2 01 cc 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 927 0xa5a52900 0 0x3f05a5a 0x5000000 296 0x5000000 272 0x29010000 0x780003f0 0xa5a52901 0 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <34>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};

					qxga60hs {
						qcom,mdss-dsi-panel-phy-timings = [00 2c 0c 0c 29 26 0c 0c 0b 02 04 00 25 1b];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <76>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <63>;
						qcom,partial-update-enabled = "single_roi";
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x1d6d>;
						qcom,mdss-dsc-slice-width = <&voip>;
						qcom,mdss-dsi-timing-default;
						qcom,mdss-dsi-v-pulse-width = <68>;
						samsung,mdss-dsi-sot-hs-mode;
						qcom,mdss-dsc-encoders = <2>;
						qcom,mdss-dsi-panel-height = <0x6e8>;
						qcom,panel-roi-alignment = <0x450 34 0x450 34 0x450 34>;
						qcom,mdss-dsi-panel-width = <0x8a0>;
						qcom,lm-split = <0x450 0x450>;
						qcom,mdss-dsi-t-clk-post = <27>;
						qcom,mdss-dsi-v-back-porch = <66>;
						qcom,mdss-dsi-timing-switch-command = <0x29000000 1008 0x5a5a2900 0 0x3600800 0x29000000 0x4b0 0x6f229 0 0x3f200 0x8290000 2 0xf70f2901 0 0x3f0a5a5>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <76>;
						qcom,mdss-dsi-panel-clockrate = <0x512e7880>;
						qcom,mdss-dsi-on-command = [29 00 00 00 00 00 03 9f a5 a5 29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 fc 5a 5a 29 00 00 00 00 00 03 f1 5a 5a 29 00 00 00 00 00 02 d0 08 29 00 00 00 00 00 04 b0 00 0d c1 29 00 00 00 00 00 02 c1 db 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 c0 29 00 00 00 00 00 04 b0 03 7e 68 29 00 00 00 00 00 03 68 01 30 29 00 00 00 00 00 04 b0 00 38 68 29 00 00 00 00 00 06 68 01 30 01 00 50 05 01 00 00 78 00 01 11 29 00 00 00 00 00 04 b0 00 2a c1 29 00 00 00 00 00 02 c1 00 29 00 00 00 00 00 03 f1 f1 a2 07 01 00 00 00 00 01 01 0a 01 00 00 00 00 59 11 00 00 89 30 80 06 e8 08 a0 00 22 04 50 04 50 02 00 03 28 00 20 04 6c 00 0f 00 0c 02 e9 01 77 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 63 f4 00 29 00 00 00 00 00 04 b0 01 2e 65 29 00 00 00 00 00 0e 65 01 02 10 00 65 00 74 00 06 00 15 00 00 29 00 00 00 00 00 04 b0 01 4b 65 29 00 00 00 00 00 07 65 02 0b 40 40 40 40 29 00 00 00 00 00 04 b0 01 55 65 29 00 00 00 00 00 09 65 00 1d 00 52 01 98 01 cf 29 00 00 00 00 00 0a 93 82 00 00 00 16 00 64 00 75 29 00 00 00 00 00 02 35 00 29 00 00 00 00 00 07 b9 01 01 06 fe 07 09 29 00 00 00 00 00 04 b0 00 2d f4 29 00 00 00 00 00 02 f4 18 29 00 00 00 00 00 04 b0 00 01 ed 29 00 00 00 00 00 03 ed 40 20 29 00 00 00 00 00 04 b0 00 1e c5 29 00 00 00 00 00 09 c5 11 10 50 05 4d 7c 4b ef 29 00 00 00 00 00 02 b9 00 29 00 00 00 00 00 04 b0 00 0e b9 29 00 00 00 00 00 03 b9 b1 21 29 00 00 00 00 00 04 b0 00 19 b9 29 00 00 00 00 00 05 b9 08 cc cc cc 29 00 00 00 00 00 04 b0 00 ae 68 29 00 00 00 00 00 07 68 01 30 01 30 01 30 29 00 00 00 00 00 03 60 08 00 29 00 00 00 00 00 04 b0 00 0e 66 29 00 00 00 00 00 02 66 01 29 00 00 00 00 00 03 b0 d6 63 29 00 00 00 00 00 02 63 02 29 00 00 00 00 00 04 b0 00 0d 66 29 00 00 00 00 00 02 66 60 29 00 00 00 00 00 02 53 28 29 00 00 00 00 00 04 b0 00 12 66 29 00 00 00 00 00 02 66 16 29 00 00 00 00 00 03 51 00 55 29 00 00 00 00 00 02 f7 0f 29 00 00 00 00 00 03 f1 a5 a5 29 00 00 00 00 00 03 fc a5 a5 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 9f 5a 5a];
						qcom,mdss-dsi-off-command = <0x29010000 927 0xa5a52900 0 0x3f05a5a 0x5000000 296 0x5000000 272 0x29010000 0x780003f0 0xa5a52901 0 0x39f5a5a>;
						qcom,mdss-dsc-slice-height = <34>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-t-clk-pre = <36>;
						qcom,mdss-dsi-h-front-porch = <76>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_90hz_cphy_nodsc_video {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <10>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel without DSC";
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,mdss-dsi-stream = <0>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1a 27 09 19 09 02 04 00 00 00];
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsi-panel-framerate = <90>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						cell-index = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <1 0 1>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 92 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 0c c2 09 24 0c 00 00 0c 00 00 00 09 3c 39 01 00 00 00 00 1a d7 00 b9 3c 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 3c 00 40 04 00 a0 0a 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 14 de 40 00 18 00 18 00 18 00 18 10 00 18 00 18 00 18 02 00 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 11 c4 00 00 00 00 00 00 00 00 00 00 00 02 00 00 00 32 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 39 01 00 00 00 00 15 d3 45 00 00 01 13 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9c 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 a0 0a 00 40 00 00 00 00 00 00 19 34 00 40 04 00 a0 0a 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0a 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 0a 00 32 00 0a 00 22 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 f1 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 39 04 09 34 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 14 00 01 29 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 1a c2 09 24 0c 00 00 0c 03 14 00 09 3c 00 00 00 00 00 00 00 00 00 00 00 30 00 6c];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_144hz_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,dsi-sec-ctrl-num = <1>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-sec-phy-num = <1>;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-underflow-color = <&qupv3_se14_spi_sleep>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-lane-map = "lane_map_0123";
				qcom,mdss-dsi-color-order = "rgb_swap_rgb";
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 22 09 09 19 23 09 09 09 02 04 00 1d 0e];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <1>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <&ipcc_mproc>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-timing-switch-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 02 02 02 02 02 03 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 00 00 00 00 00 00 00 00 00 00 00 00 02 c9 02 c9 02 c9 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 0d d0 44 44 b2 28 00 28 5a 00 5a 0d 17 01 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 40 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 40 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 30 00 30 00 30 00 30 00 30 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <95>;
					};
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_120hz_vid {
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-qsync-min-refresh-rate = <60>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-pan-enable-dynamic-fps;
				qcom,mdss-dsi-lane-1-state;
				qcom,spr-pack-type = "pentile";
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,adjust-timer-wakeup-ms = <1>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,qsync-enable;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled video mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_video_mode";
				qcom,dsi-supported-dfps-list = <120 90 60>;
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-pan-fps-update = "dfps_immediate_porch_mode_vfp";

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 20 1b 05 19 06 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 e8 00 02 39 01 00 00 00 00 03 e4 00 08 39 01 00 00 00 00 03 b4 20 1c 39 01 00 00 00 00 0d b6 6c 00 06 23 af 13 1a 05 04 fa 05 20 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 32 c4 00 00 00 00 00 00 00 00 10 00 00 02 00 00 00 29 00 01 00 00 00 00 00 00 00 00 00 00 00 22 00 00 00 00 11 00 00 0c 00 00 00 00 30 00 00 00 00 00 00 39 01 00 00 00 00 86 cf 64 0b 00 22 00 cd 03 33 04 00 0b 77 01 01 01 02 02 03 03 04 04 04 04 05 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 00 00 00 3b 00 3b 01 64 01 64 01 64 01 64 01 64 01 64 03 ff 03 ff 03 ff 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 01 62 19 19 19 19 19 19 19 19 19 19 19 19 00 00 00 43 00 43 01 98 01 98 06 61 06 61 0f f6 0f f6 0f f6 0f f6 0f f6 19 39 01 00 00 00 00 09 d1 05 00 21 02 24 19 24 2d 39 01 00 00 00 00 15 d3 49 00 00 01 1a 15 00 15 07 0f 77 77 77 37 b2 11 00 a0 3c 9a 39 01 00 00 00 00 1a d7 00 b9 34 00 40 04 00 f0 0f 00 40 00 00 00 00 00 00 19 34 00 40 04 00 f0 0f 39 01 00 00 00 00 34 d8 00 00 00 00 00 00 00 00 00 3a 00 3a 00 3a 00 3a 00 3a 05 00 00 00 00 00 00 00 00 00 0f 00 0f 00 00 00 00 00 00 00 00 00 00 00 00 00 0f 00 2f 00 0f 00 20 39 01 00 00 00 00 2b df 50 42 58 81 2d 00 00 00 00 00 00 6b 00 00 00 00 00 00 00 00 01 0f ff d4 0e 00 00 00 00 00 00 0f 53 18 00 0f 00 00 00 00 00 00 39 01 00 00 00 00 03 eb 8b 8b 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 0a e4 34 b4 00 00 00 30 04 0c e2 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};

			qcom,mdss_dsi_sharp_qhd_plus_dsc_cmd {
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0 1>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,mdss-dsi-lane-3-state;
				qcom,dsi-phy-num = <0 1>;
				qcom,mdss-dsi-panel-name = "Sharp qhd cmd mode dsi panel";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "burst_mode";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@1 {
						qcom,mdss-dsi-panel-phy-timings = [00 10 03 03 11 1e 04 04 03 02 04 00 03 09];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <39>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <&qupv3_se9_spi_pins>;
						cell-index = <1>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 734 0x390100 52 0xc6001288 0x8000b 0x1202530 0x1490149 0 0 0 0 0 768 0x4501 0x454b024b 0x5050505>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 88 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-slice-height = <8>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <72>;
					};

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 1a 07 06 16 21 07 07 07 02 04 00 17 0c];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-pulse-width = <4>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <39>;
						qcom,mdss-dsc-slice-per-pkt = <1>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-panel-framerate = <120>;
						qcom,mdss-mdp-transfer-time-us = <0x1efd>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-pulse-width = <2>;
						qcom,mdss-dsi-panel-height = <0xc30>;
						qcom,mdss-dsi-panel-width = <&qupv3_se9_spi_pins>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <12>;
						qcom,mdss-dsi-timing-switch-command = <0x39010000 734 0x390100 52 0xc6001244 0x8000b 0x1202530 0x1490149 0 0 0 0 0 768 0x4501 0x454b024b 0x5050505>;
						qcom,display-topology = <2 2 2>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <20>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 04 df 97 51 e8 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 05 d9 00 00 00 04 39 01 00 00 00 00 03 bc 3f 66 39 01 00 00 00 00 04 dd 66 19 b7 39 01 00 00 00 00 07 b7 00 e7 00 00 e7 00 39 01 00 00 00 00 07 bb 00 33 69 55 11 33 39 01 00 00 00 00 09 cf 66 66 52 52 30 0a 00 00 39 01 00 00 00 00 03 c1 58 10 39 01 00 00 00 00 08 c3 12 05 00 00 45 01 45 39 01 00 00 00 00 0a c4 03 06 18 54 00 08 00 0b 10 39 01 00 00 00 00 34 c6 00 12 44 00 08 00 0b 01 20 25 30 01 49 01 49 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 03 00 00 00 45 01 45 4b 02 4b 05 05 05 05 39 01 00 00 00 00 0e ce 00 41 25 01 40 03 49 00 99 01 49 01 49 39 01 00 00 00 00 36 d0 00 02 00 08 04 0a 06 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 36 d1 00 03 01 09 05 0b 07 1f 1f 1f 1f 1f 1f 1f 1f 10 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f 1f af af af af af af ff ff ff ff ff ff ff ff aa ff ff ff ff ff ff ff ff ff ff ff 39 01 00 00 00 00 3a d4 03 00 00 32 5a 07 32 5a 0c 40 00 04 00 00 00 01 00 02 41 25 60 00 00 20 00 01 02 01 40 00 73 00 05 01 20 25 30 00 0a 00 00 00 00 00 00 00 00 00 00 00 00 00 00 08 02 02 04 39 01 00 00 00 00 31 d5 00 00 00 00 00 00 00 00 00 00 00 01 49 01 49 00 00 07 40 40 07 99 00 99 00 00 00 00 03 00 00 00 00 00 00 1f 00 1f 03 49 03 c0 00 00 02 06 08 08 39 01 00 00 00 00 02 de 02 39 01 00 00 00 00 09 c9 71 7d 94 18 71 7d 94 18 39 01 00 00 00 00 09 bb 00 5c 4e 40 40 40 40 40 39 01 00 00 00 00 02 c7 08 39 01 00 00 00 00 0d cc 15 85 54 a6 15 85 54 a6 82 d0 04 3c 39 01 00 00 00 00 0b c2 00 00 40 f0 01 f0 14 9d 0a 29 39 01 00 00 00 00 02 de 03 39 01 00 00 00 00 03 b0 04 f0 39 01 00 00 00 00 02 b2 10 39 01 00 00 00 00 02 b3 01 39 01 00 00 00 00 5a b4 00 11 00 00 8a 30 80 0c 30 02 d0 00 08 01 68 01 68 02 00 01 b4 00 20 00 97 00 05 00 0c 0d b7 13 12 18 00 10 f0 03 0c 20 00 06 0b 0b 33 0e 1c 2a 38 46 54 62 69 70 77 79 7b 7d 7e 01 02 01 00 09 40 09 be 19 fc 19 fa 19 f8 1a 38 1a 78 1a b6 2a f6 2b 34 2b 74 3b 74 6b f4 39 01 00 00 00 00 02 b5 68 39 01 00 00 00 00 0c b7 00 08 00 12 08 70 0f 00 16 11 bf 39 01 00 00 00 00 02 de 04 39 01 00 00 00 00 12 b0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 b6 00 39 01 00 00 00 00 03 bf 02 ff 39 01 00 00 00 00 1a eb 00 02 00 02 00 03 00 00 00 00 00 00 ab 00 02 0b 00 18 00 00 00 00 00 00 00 39 01 00 00 00 00 0c b2 7c ea ca 07 11 12 07 00 05 02 02 39 01 00 00 00 00 2c ed 00 00 00 00 00 00 00 00 00 00 00 00 05 00 00 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 39 01 00 00 00 00 02 de 06 39 01 00 00 00 00 16 b2 01 40 00 e7 9e 79 9e 79 e7 79 e7 9e 9e 79 e7 e7 9e 79 9e 79 e7 39 01 00 00 00 00 02 bd 20 39 01 00 00 00 00 02 de 07 39 01 00 00 00 00 14 b0 53 aa 01 1d 1e 01 1e 3d 05 18 13 0f 1d 2c 0f 2d 3d 05 17 39 01 00 00 00 00 05 b2 00 00 00 00 39 01 00 00 00 00 0e b3 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b4 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b5 00 e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e b6 00 29 ab 67 83 45 01 92 ba 76 38 54 10 39 01 00 00 00 00 0e b7 00 01 23 45 67 89 ab 10 32 54 76 98 ba 39 01 00 00 00 00 0e b8 00 9a b6 78 34 50 12 a9 6b 87 43 05 21 39 01 00 00 00 00 0e b9 0f e0 12 34 56 78 9a 0e 21 43 65 87 a9 39 01 00 00 00 00 0e ba 00 2c d5 01 83 4b 67 c2 e4 10 38 5a 76 39 01 00 00 00 00 04 bb 1e cc 66 39 01 00 00 00 00 11 bc 0c ed ce af 88 69 4a 2b 04 e5 c6 a7 80 61 42 23 39 01 00 00 00 00 11 bd 0c ad ce ef 08 29 4a 6b 84 a5 c6 e7 00 21 42 63 39 01 00 00 00 00 05 be 3f ff ff ff 39 01 00 00 00 00 05 bf 3e ff ff ff 39 01 00 00 00 00 05 c0 2b ff ff ff 39 01 00 00 00 00 05 c1 1a 7f fb ff 39 01 00 00 00 00 05 c2 1a ff ff ff 39 01 00 00 00 00 05 c3 15 ff ff ff 39 01 00 00 00 00 05 c4 15 ff ff ff 39 01 00 00 00 00 05 c5 00 ff ff ff 39 01 00 00 00 00 03 c6 00 00 39 01 00 00 00 00 03 c7 00 00 39 01 00 00 00 00 05 c8 22 00 00 00 39 01 00 00 00 00 0c c9 10 f1 f0 ff ff ff ff ff ff ee 02 39 01 00 00 00 00 02 de 08 39 01 00 00 00 00 1a b2 52 07 11 01 13 41 02 01 11 11 0e 15 15 15 0e 0e 0e 0e 0e 0e 0e 0e 0e 15 15 39 01 00 00 00 00 02 b6 18 39 01 00 00 00 00 02 de 0a 39 01 00 00 00 00 04 d5 3f 78 00 39 01 00 00 00 00 02 de 00 39 01 00 00 00 00 02 36 00 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 03 be 2c e0 39 01 00 00 00 00 03 c0 27 78 39 01 00 00 00 00 08 cc 00 b3 0c 24 02 33 0c 39 01 00 00 00 00 05 b0 01 23 06 09 39 01 00 00 78 00 01 11 39 01 00 00 78 00 01 29];
						qcom,mdss-dsi-off-command = [39 01 00 00 00 00 02 de 00 05 01 00 00 05 00 01 28 05 01 00 00 78 00 01 10];
						qcom,mdss-dsc-slice-height = <8>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <72>;
					};
				};
			};

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					qcom,sde-fp16-unmult = <512 0x10000>;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-fp16-gc = <512 0x10000>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-qseed-size = <&qupv3_se6_spi_active>;
					qcom,sde-fp16-igc = <512 0x10000>;
					cell-index = <0>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-top-off = <0xa00>;
					qcom,sde-fp16-csc = <512 0x10000>;
				};

				vcm@1 {
					qcom,sde-fp16-unmult = <640 0x10000>;
					qcom,sde-fp16-gc = <640 0x10000>;
					qcom,sde-fp16-igc = <640 0x10000>;
					cell-index = <1>;
					qcom,sde-fp16-csc = <640 0x10000>;
				};
			};

			qcom,mdss_dsi_r66451_fhd_plus_cphy_cmd {
				qcom,mdss-dsi-tx-eot-append;
				qcom,mdss-dsi-panel-peak-brightness = <0x401640>;
				qcom,mdss-dsi-mdp-trigger = "none";
				qcom,mdss-dsi-te-using-te-pin;
				qcom,mdss-dsi-rx-eot-ignore;
				qcom,esd-check-enabled;
				qcom,dsi-ctrl-num = <0>;
				qcom,mdss-dsi-dma-trigger = "trigger_sw";
				qcom,mdss-dsi-virtual-channel-id = <0>;
				qcom,mdss-dsi-reset-sequence = <1 10 0 10 1 10>;
				qcom,mdss-dsi-lane-0-state;
				qcom,mdss-dsi-panel-hdr-enabled;
				qcom,mdss-dsi-lane-1-state;
				qcom,mdss-dsi-wr-mem-start = <44>;
				qcom,panel-cphy-mode;
				qcom,mdss-dsi-border-color = <0>;
				qcom,mdss-dsi-panel-hdr-color-primaries = <0x38a4 0x3c8c 0x7d00 0x4268 0x3c8c 0x7530 0x1f40 0xbb8>;
				qcom,mdss-dsi-panel-physical-type = "oled";
				qcom,mdss-dsi-te-dcs-command = <1>;
				qcom,mdss-dsi-bpp = <24>;
				qcom,mdss-dsi-panel-status-command-state = "dsi_lp_mode";
				qcom,ulps-enabled;
				qcom,dsi-select-clocks = "pll_byte_clk0", "pll_dsi_clk0";
				qcom,mdss-dsi-bllp-eof-power-mode;
				qcom,mdss-dsi-panel-blackness-level = <0xc9e>;
				qcom,mdss-dsi-wr-mem-continue = <60>;
				qcom,mdss-dsi-lane-2-state;
				qcom,mdss-dsi-panel-status-check-mode = "reg_read";
				qcom,mdss-dsi-bllp-power-mode;
				qcom,dsi-phy-num = <0>;
				qcom,mdss-dsi-panel-name = "r66451 amoled cmd mode dsi visionox panel with DSC";
				qcom,mdss-dsi-panel-status-command = <0x6010001 266>;
				qcom,mdss-dsi-traffic-mode = "non_burst_sync_event";
				qcom,mdss-dsi-panel-status-read-length = <1>;
				qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
				qcom,mdss-dsi-stream = <0>;
				qcom,mdss-dsi-panel-status-value = <28>;
				qcom,mdss-dsi-te-check-enable;
				qcom,mdss-dsi-te-pin-select = <1>;

				qcom,mdss-dsi-display-timings {

					timing@0 {
						qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 10 13 03 19 02 02 04 00 00 00];
						qcom,compression-mode = "dsc";
						qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
						qcom,mdss-dsi-h-pulse-width = <32>;
						qcom,mdss-dsc-bit-per-component = <8>;
						qcom,mdss-dsi-panel-jitter = <4 1>;
						qcom,default-topology-index = <0>;
						qcom,mdss-dsi-v-front-porch = <25>;
						qcom,mdss-dsc-slice-per-pkt = <2>;
						qcom,mdss-dsc-block-prediction-enable;
						qcom,mdss-dsi-h-right-border = <0>;
						qcom,mdss-dsi-panel-framerate = <60>;
						qcom,mdss-mdp-transfer-time-us = <0x3bc4>;
						qcom,mdss-dsc-slice-width = <&funnel_aoss_in_funnel_qdss>;
						qcom,mdss-dsi-v-bottom-border = <0>;
						qcom,mdss-dsi-v-pulse-width = <1>;
						qcom,mdss-dsi-panel-height = <0x924>;
						qcom,mdss-dsi-panel-width = <&modem_vdd>;
						qcom,mdss-dsi-v-top-border = <0>;
						cell-index = <0>;
						qcom,mdss-dsi-v-back-porch = <4>;
						qcom,display-topology = <2 2 1>;
						qcom,mdss-dsc-bit-per-pixel = <8>;
						qcom,mdss-dsi-h-back-porch = <40>;
						qcom,mdss-dsi-on-command = [39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 03 eb 00 00 39 01 00 00 00 00 02 f7 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 13 d8 00 00 00 00 00 00 00 00 00 5b 00 5b 00 5b 00 5b 00 5b 39 01 00 00 00 00 02 b0 80 39 01 00 00 00 00 02 e6 00 39 01 00 00 00 00 02 b0 00 39 01 00 00 00 00 06 b6 6c 00 06 23 af 39 01 00 00 00 00 02 b4 20 39 01 00 00 00 00 19 cf 64 0b 00 00 00 00 00 00 08 00 0b 77 01 01 01 01 01 01 04 04 04 04 04 05 39 01 00 00 00 00 02 b0 04 39 01 00 00 00 00 02 f7 01 39 01 00 00 00 00 03 df 50 40 39 01 00 00 00 00 06 f3 50 00 00 00 00 39 01 00 00 00 00 02 f2 11 39 01 00 00 00 00 06 f3 01 00 00 00 01 39 01 00 00 00 00 03 f4 00 02 39 01 00 00 00 00 02 f2 19 39 01 00 00 00 00 03 df 50 42 39 01 00 00 00 00 02 35 00 39 01 00 00 00 00 05 2a 00 00 04 37 39 01 00 00 00 00 05 2b 00 00 09 23 05 01 00 00 78 00 01 11 05 01 00 00 00 00 01 29];
						qcom,mdss-dsi-off-command = [05 01 00 00 14 00 02 28 00 05 01 00 00 78 00 02 10 00];
						qcom,mdss-dsi-h-left-border = <0>;
						qcom,mdss-dsi-h-sync-pulse = <0>;
						qcom,mdss-dsc-slice-height = <20>;
						qcom,mdss-dsi-h-sync-skew = <0>;
						qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
						qcom,mdss-dsi-h-front-porch = <96>;
					};
				};
			};
		};

		pcie_noc: interconnect@16c0000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x16c0000 0xe280>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-pcie_anoc";
		};

		qupv3_se4_i2c: i2c@990000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x990000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <&qupv3_se4_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5e 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25d 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se4_i2c_active>;
			dmas = <199 0 4 3 64 2 199 1 4 3 64 2>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			focaltech@38 {
				status = "disabled";
			};

			cs35l41@41 {
				cirrus,asp-sdout-hiz = <3>;
				cirrus,bd-max-temp = <100>;
				interrupt-parent = <0x4d0>;
				reg = <65>;
				cirrus,use-fsync-errata;
				cirrus,mfd-suffix = [00];
				cirrus,dsp-noise-gate-enable;
				reset-gpios = <0x4d0 18 0>;
				cirrus,bd-suffix = "_0";
				interrupts = <0xa 0x0>;
				cirrus,dsp-part-name = "cs35l40-top";
				#sound-dai-cells = <1>;
				cirrus,hw-noise-gate-threshold = <6>;
				VA-supply = <0x772>;
				VP-supply = <0x772>;
				cirrus,dsp-noise-gate-delay = <4>;
				cirrus,dsp-noise-gate-threshold = <6>;
				cirrus,hw-noise-gate-delay = <4>;
				cirrus,hw-noise-gate-select = <63>;
				cirrus,boost-peak-milliamp = <0x1004>;
				compatible = "cirrus,cs35l41";

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <2>;
					cirrus,gpio-output-enable;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <32>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xf3c>;
					cirrus,pwr-exit-temp = <0xed8>;
				};
			};

			cs35l41@40 {
				cirrus,asp-sdout-hiz = <3>;
				cirrus,bd-max-temp = <110>;
				interrupt-parent = <0x4d0>;
				reg = <64>;
				cirrus,use-fsync-errata;
				cirrus,mfd-suffix = "_r";
				cirrus,right-channel-amp;
				cirrus,dsp-noise-gate-enable;
				reset-gpios = <0x4d0 19 0>;
				cirrus,bd-suffix = "_1";
				interrupts = <0xa 0x0>;
				cirrus,dsp-part-name = "cs35l40-bot";
				#sound-dai-cells = <1>;
				cirrus,hw-noise-gate-threshold = <6>;
				VA-supply = <0x772>;
				VP-supply = <0x772>;
				cirrus,dsp-noise-gate-delay = <4>;
				cirrus,dsp-noise-gate-threshold = <6>;
				cirrus,hw-noise-gate-delay = <4>;
				cirrus,hw-noise-gate-select = <63>;
				cirrus,boost-peak-milliamp = <0x1004>;
				compatible = "cirrus,cs35l41";

				cirrus,gpio-config2 {
					cirrus,gpio-src-select = <2>;
					cirrus,gpio-output-enable;
				};

				cirrus,fixed-hw-params {
					cirrus,fixed-width = <32>;
				};

				cirrus,pwr-params {
					cirrus,pwr-target-temp = <0xe74>;
					cirrus,pwr-exit-temp = <0xe10>;
				};
			};

			aw882xx_smartpa@34 {
				sound-channel = <0>;
				reg = <52>;
				aw-rx-port-id = <0x9000>;
				aw-cali-mode = "none";
				aw-tx-port-id = <0x9001>;
				status = "okay";
				compatible = "awinic,aw882xx_smartpa";
			};
		};

		soc-sleep-stats@c3f0000 {
			reg = <0xc3f0000 1024>;
			ss-name = "modem", "adsp", "adsp_island", "cdsp", "slpi", "slpi_island", "apss";
			mboxes = <145 0>;
			ddr-freq-update;
			compatible = "qcom,rpmh-sleep-stats";
		};

		cdsp_pas: remoteproc-cdsp@32300000 {
			interconnect-names = "rproc_ddr", "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			memory-region = <&cdsp_mem>;
			cx-uV-uA = <384 0x186a0>;
			cx-supply = <30>;
			interrupts-extended = <0x1 0x0 0x242 0x1 0x9b 0x0 0x0 0x9b 0x2 0x0 0x9b 0x1 0x0 0x9b 0x3 0x0>;
			reg = <0x32300000 0x10000>;
			clocks = <0x20 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			interconnects = <0x9a 0x2e 0x46 0x200 0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <&aoss_qmp>;
			mx-supply = <35>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <156 0>;
			status = "ok";
			compatible = "qcom,cape-cdsp-pas";

			glink_edge: glink-edge {
				qcom,glink-label = "cdsp";
				interrupt-parent = <&ipcc_mproc>;
				transport = "smem";
				label = "cdsp";
				interrupts = <0x6 0x0 0x1>;
				mbox-names = "cdsp_smem";
				mboxes = <144 6 0>;
				qcom,remote-pid = <5>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				qcom,msm_cdsprm_rpmsg {
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <32 12>;
					compatible = "qcom,msm-cdsprm-rpmsg";

					msm_cdsp_rm: qcom,msm_cdsp_rm {
						qcom,qos-latency-us = <70>;
						qcom,qos-cores = <0 1 2 3>;
						qcom,qos-maxhold-ms = <20>;
						compatible = "qcom,msm-cdsp-rm";
					};
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};
			};
		};

		qcom,wb-display@0 {
			label = "wb_display";
			cell-index = <0>;
			compatible = "qcom,wb-display";
		};

		llcc_pmu: llcc-pmu@19095000 {
			reg-names = "lagg-base";
			reg = <0x19095000 768>;
			compatible = "qcom,llcc-pmu-ver2";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			interrupts-extended = <0x24b 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
		};

		funnel_in1: funnel@10042000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10042000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-in1";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@5 {
					reg = <5>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_modem_0: tpdm@10800000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10800000 0x1000>;
			atid = <67>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-modem-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		samsung,boot_stat {
			status = "okay";
			compatible = "samsung,boot_stat";
		};

		arch_timer: timer {
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			clock-frequency = <0x124f800>;
			always-on;
			compatible = "arm,armv8-timer";
		};

		bwmon_llcc: qcom,bwmon-llcc@190b6400 {
			reg-names = "base", "global_base";
			qcom,count-unit = <0x10000>;
			reg = <0x190b6400 768 0x190b6300 512>;
			qcom,target-dev = <77>;
			interrupts = <0x0 0x245 0x4>;
			qcom,mport = <0>;
			qcom,hw-timer-hz = <0x124f800>;
			compatible = "qcom,bwmon4";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			interrupts-extended = <0x249 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
		};

		ssc_sensors: qcom,msm-ssc-sensors {
			qcom,rproc-handle = <&slpi_pas>;
			qcom,firmware-name = "slpi";
			status = "ok";
			compatible = "qcom,msm-ssc-sensors";
		};

		video_cc_mvs1c_gdsc: qcom,gdsc@aaf8074 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaaf8074 4>;
			qcom,retain-regs;
			regulator-name = "video_cc_mvs1c_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		samsung,crashkey-user {
			sec,panic_msg = "User Crash Key";
			sec,desired_pattern = <114 1 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 116 1 116 0 115 1 115 0 115 1 115 0 115 1 115 0 115 1 115 0 115 1 115 0 116 1 116 0 116 1 116 0 116 1 116 0>;
			sec,name = "crashkey-user";
			sec,debug_level = <0x4f4c>;
			sec,interval = <19>;
			status = "okay";
			compatible = "samsung,crashkey";
		};

		qupv3_se13_spi: spi@a94000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa94000 0x4000>;
			pinctrl-1 = <&qupv3_se13_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x72 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x166 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se13_spi_active>;
			dmas = <228 0 5 1 64 0 228 1 5 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		tpda_aoss: tpda@10b08000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <4 32>;
			reg-names = "tpda-base";
			reg = <0x10b08000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <0 64 1 64 2 64 3 64>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <71>;
			coresight-name = "coresight-tpda-aoss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,smp2p-dsps {
			qcom,local-pid = <0>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x4 0x2 0x1>;
			qcom,smem = <481 430>;
			mboxes = <144 4 2>;
			qcom,remote-pid = <3>;
			compatible = "qcom,smp2p";

			sleepstate_smp2p_out: sleepstate-out {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "sleepstate";
			};

			dsps_smp2p_in: slave-kernel {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate_smp2p_in: qcom,sleepstate-in {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "sleepstate_see";
			};

			dsps_smp2p_out: master-kernel {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "master-kernel";
			};
		};

		video_cc_mvs1_gdsc: qcom,gdsc@aaf80c0 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaaf80c0 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "video_cc_mvs1_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <55>;
			compatible = "qcom,gdsc";
		};

		qcom,lx7 {
			nrt-device;
			src-clock-name = "icp_clk_src";
			clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk", "camcc_debug_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "lx7_csr", "lx7_cirq", "lx7_wd0";
			memory-region = <&camera_mem>;
			cam_hw_pid = <9>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
			reg = <0xac01000 1024 0xac01800 1024 0xac04000 0x1000>;
			clocks = <0x27 0x2f 0x27 0x31 0x27 0x30 0x27 0x70>;
			interrupts = <0x0 0x1cf 0x1>;
			qos-val = <0xa0a>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "lx7";
			regulator-names = "gdsc";
			reg-cam-base = <0x1000 0x1800 0x4000>;
			clock-rates = <0 0x17d78400 0 0 0 0x1c9c3800 0 0 0 0x23c34600 0 0 0 0x23c34600 0 0 0 0x23c34600 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			fw_name = "CAMERA_ICP";
			status = "ok";
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			compatible = "qcom,cam-lx7";
		};

		qcom,dsi-display@5 {
			label = "ss_dsi_panel_S6E3FAB_AMB623ZF01_HD";
		};

		samsung,qcom-soc_id {
			sec,use-qfprom_jtag;
			sec,jtag_id-addr = <0x221c8744>;
			status = "okay";
			sec,qfprom_jtag-addr = <0x221c21b8>;
			sec,use-jtag_id;
			compatible = "samsung,qcom-soc_id";
		};

		qcom,dp_display@ae90000 {
			qcom,mst-enable;
			qcom,usbplug-cc-gpio = <60 91 0>;
			qcom,aux-cfg0-settings = " ";
			clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			secdp,vm-pre-emphasis-1 = <0xd15ff>;
			secdp,pre-emp-hbr2-hbr3-0 = <0xe17ff>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg5-settings = [34 26];
			secdp,redrv = [00];
			secdp,vm-voltage-swing-3 = <4294967295>;
			secdp,swing-hbr2-hbr3-1 = <0x121a1fff>;
			qcom,aux-cfg6-settings = [38 0a];
			secdp,vm-pre-emphasis-0 = <0xd15ff>;
			interrupt-parent = <0x50f>;
			reg = <0xae90000 252 0xae90200 192 0xae90400 0x770 0xae91000 152 0x88eaa00 512 0x88ea200 512 0x88ea600 512 0xaf08000 500 0x88ea000 512 0x88e8000 32 0xaee1000 52 0xae91400 152 0xaf09000 20>;
			qcom,aux-cfg3-settings = ",";
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg4-settings = [30 0a];
			secdp,vm-voltage-swing-0 = <118428927>;
			vdda_usb-0p9-supply = <&L5B>;
			secdp,pre-emp-hbr-rbr-1 = <0xd16ff>;
			secdp,pre-emp-hbr-rbr-2 = <0xeffff>;
			pinctrl-1 = <0x514 0x515>;
			qcom,aux-en-gpio = <60 125 0>;
			vdda-1p2-supply = <&L10C>;
			secdp,pre-emp-hbr2-hbr3-3 = <0xffffffff>;
			vdda-0p9-supply = <&pm8350_l1>;
			clocks = <0x26 0xb 0x20 0x0 0x24 0xaf 0x24 0xb3 0x26 0xe 0x26 0xf 0x26 0x11 0x26 0x13 0x505 0x1 0x26 0x15 0x26 0x12 0x26 0x14>;
			interrupts = <0xc 0x0>;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			secdp,swing-hbr-rbr-3 = <0xffffffff>;
			qcom,phy-version = <&cpu1_hotplug>;
			secdp,swing-hbr-rbr-0 = <0x91119ff>;
			secdp,mrr-fps-nolimit;
			aux-pullup-supply = <&L2B>;
			qcom,dp-aux-switch = <&fsa4480>;
			secdp,vm-voltage-swing-2 = <404750335>;
			secdp,swing-hbr2-hbr3-3 = <0xffffffff>;
			vdd_mx-supply = <31>;
			secdp,vm-pre-emphasis-2 = <0xcffff>;
			qcom,aux-cfg9-settings = [44 03];
			secdp,pre-emp-hbr2-hbr3-2 = <0xeffff>;
			pinctrl-0 = <0x512 0x513>;
			qcom,aux-cfg1-settings = [24 13];
			secdp,pre-emp-hbr-rbr-0 = <0xe17ff>;
			secdp,pre-emp-hbr2-hbr3-1 = <0xd16ff>;
			qcom,dsc-feature-enable;
			cell-index = <0>;
			usb-controller = <&usb0>;
			qcom,widebus-enable;
			secdp,vm-pre-emphasis-3 = <0xffffffff>;
			usb-phy = <&usb_qmp_dp_phy>;
			qcom,ext-disp = <0x511>;
			pinctrl-names = "mdss_dp_active", "mdss_dp_sleep";
			secdp,prefer-res;
			#clock-cells = <1>;
			qcom,pll-revision = "4nm-v1";
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-sel-gpio = <60 108 0>;
			secdp,pre-emp-hbr-rbr-3 = <0xffffffff>;
			secdp,swing-hbr-rbr-2 = <0x1c1fffff>;
			qcom,altmode-dev = <821 0>;
			secdp,dex-dft-res = "3440x1440";
			qcom,fec-feature-enable;
			secdp,vm-voltage-swing-1 = <287121407>;
			secdp,swing-hbr2-hbr3-0 = <0x91119ff>;
			secdp,swing-hbr2-hbr3-2 = <0x1c1fffff>;
			secdp,swing-hbr-rbr-1 = <0x121a1fff>;
			compatible = "qcom,dp-display";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@1 {
					reg = <1>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda_usb-0p9";
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-max-voltage = <880000>;
					qcom,supply-min-voltage = <880000>;
				};

				qcom,phy-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <912000>;
					qcom,supply-min-voltage = <912000>;
				};
			};

			qcom,pll-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,pll-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdd_mx";
					qcom,supply-enable-load = <0>;
					qcom,supply-max-voltage = <65535>;
					qcom,supply-min-voltage = <&funnel_aoss_in_funnel_qdss>;
				};
			};

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <1200000>;
					qcom,supply-min-voltage = <1200000>;
				};
			};
		};

		qcom,dsi-display@1 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD_DSI1";
		};

		tpdm_ipcc: tpdm@10c29000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c29000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-ipcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_in0: funnel@10041000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10041000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-in0";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@7 {
					reg = <7>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		clock_dispcc: clock-controller@af00000 {
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			reg = <0xaf00000 0x20000>;
			vdd_mm-supply = <34>;
			clocks = <0x20 0x0 0x21 0x24 0xb5>;
			#clock-cells = <1>;
			reg-name = "cc_base";
			#reset-cells = <1>;
			vdd_mxa-supply = <31>;
			compatible = "qcom,cape-dispcc", "syscon";
		};

		sdhc_2: sdhci@8804000 {
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			clock-names = "iface", "core";
			dma-coherent;
			qcom,vdd-io-voltage-level = <1800000 2960000>;
			reg-names = "hc_mem";
			iommus = <92 0x4a0 0>;
			reg = <0x8804000 0x1000>;
			pinctrl-1 = <&sdc2_off>;
			clocks = <0x24 0x8c 0x24 0x8d>;
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			vdd-supply = <&pm8350c_l9>;
			interconnects = <0x5b 0x37 0x46 0x200 0x49 0x2 0xa3 0x223>;
			bus-width = <4>;
			qcom,vdd-io-current-level = <0 0x1e848>;
			no-sdio;
			no-mmc;
			pinctrl-0 = <&sdc2_on>;
			pinctrl-names = "default", "sleep";
			qcom,dll-hsr-list = <0x7442c 0 8 0x90106c0 0x80040868>;
			cd-gpios = <60 92 1>;
			qcom,uses_level_shifter;
			vdd-io-supply = <&pm8350c_l6>;
			qcom,vdd-current-level = <0 0xc3500>;
			operating-points-v2 = <&sdhc2_opp_table>;
			status = "disabled";
			qcom,iommu-dma = "fastmap";
			qcom,vdd-voltage-level = <2960000 2960000>;
			compatible = "qcom,sdhci-msm-v5";

			qos1 {
				vote = <44>;
				mask = <15>;
			};

			qos0 {
				vote = <44>;
				mask = <&qupv3_se11_i2c_active>;
			};
		};

		dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
			qcom,msm-dai-q6-dev-id = <0x5003>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qcom,csid2@acbb000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "csid", "csid_top", "rt_wrapper";
			reg = <0xacbb000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x0 0x280 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xbb000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0>;
			cell-index = <2>;
			clock-control-debugfs = "true";
			shared-clks = <1 0 0>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		tmess_cti_3: cti@10cc5000 {
			clock-names = "apb_pclk";
			reg = <0x10cc5000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_3";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		funnel_gfx_dl: funnel@10902000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10902000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			status = "disabled";
			coresight-name = "coresight-funnel-gfx_dl";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_ddr_ch13: tpdm@10d30000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d30000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-ddr-ch13";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		system_noc: interconnect@1680000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1680000 0x1e200>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-system_noc";
		};

		tpdm_apss_llm: tpdm@138c0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138c0000 0x1000>;
			atid = <66>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-apss-llm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se5_i2c: i2c@994000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x994000 0x4000>;
			pinctrl-1 = <&qupv3_se5_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x60 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25e 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se5_i2c_active>;
			dmas = <199 0 5 3 64 0 199 1 5 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			qcom,shared;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			eusb2_repeater@4f {
				vdd3-supply = <&L2B>;
				vdd18-supply = <61>;
				reg = <62>;
				pinctrl-0 = <0x4fb>;
				pinctrl-names = "default";
				qcom,param-host-override-seq = <125 112 62 113 118 115 112 121>;
				qcom,param-override-seq = <125 112 62 113 118 115 112 121>;
				reset-gpio = <0x4cf 7 0>;
				compatible = "ti,eusb2-repeater";
			};

			fsa4480: fsa4480@42 {
				reg = <66>;
				status = "disabled";
				compatible = "qcom,fsa4480-i2c";
			};

			nq@64 {
				rtc6226,vio-supply-voltage = <1800000 1800000>;
				reg = <100>;
				rtc6226,vdd-supply-voltage = <2800000 2800000>;
				vdd-supply = <65>;
				rtc6226,vdd-load = <0x3a98>;
				vio-supply = <61>;
				fmint-gpio = <60 44 0>;
				status = "disabled";
				compatible = "rtc6226";
			};
		};

		qcom,csiphy2@ace8000 {
			src-clock-name = "csi2phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xace8000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x29 0x27 0x1d 0x27 0x1c>;
			interrupts = <0x0 0x1df 0x1>;
			interrupt-names = "CSIPHY2";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xe8000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <2>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		bwmon_ddr: qcom,bwmon-ddr@19091000 {
			reg-names = "base";
			qcom,count-unit = <0x10000>;
			reg = <0x19091000 0x1000>;
			qcom,target-dev = <75>;
			interrupts = <0x0 0x51 0x4>;
			qcom,hw-timer-hz = <0x124f800>;
			compatible = "qcom,bwmon5";
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu5_hotplug: cpu5-hotplug {
				qcom,cpu = <26>;
				#cooling-cells = <2>;
			};

			cpu1_hotplug: cpu1-hotplug {
				qcom,cpu = <22>;
				#cooling-cells = <2>;
			};

			cpu7_hotplug: cpu7-hotplug {
				qcom,cpu = <28>;
				#cooling-cells = <2>;
			};

			cpu3_hotplug: cpu3-hotplug {
				qcom,cpu = <24>;
				#cooling-cells = <2>;
			};

			cpu6_hotplug: cpu6-hotplug {
				qcom,cpu = <27>;
				#cooling-cells = <2>;
			};

			cpu2_hotplug: cpu2-hotplug {
				qcom,cpu = <23>;
				#cooling-cells = <2>;
			};

			cpu0_hotplug: cpu0-hotplug {
				qcom,cpu = <21>;
				#cooling-cells = <2>;
			};
		};

		cam_cc_ipe_0_gdsc: qcom,gdsc@adf0078 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf0078 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "cam_cc_ipe_0_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		gpi_dma2: qcom,gpi-dma@800000 {
			qcom,ev-factor = <2>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <92 0x496 0>;
			reg = <0x800000 0x60000>;
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4 0x0 0x256 0x4 0x0 0x257 0x4>;
			#dma-cells = <5>;
			qcom,max-num-gpii = <12>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			qcom,gpii-mask = <63>;
			compatible = "qcom,gpi-dma";
		};

		cpu5: cti@112060000 {
			clock-names = "apb_pclk";
			reg = <0x12060000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu5";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tpdm_gcc: tpdm@1082c000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x1082c000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-gcc";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_shrm: tpdm@10d01000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d01000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-shrm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		replicator_etr: replicator@1004e000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x1004e000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb909>;
			coresight-name = "coresight-replicator_etr";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		samsung,qcom-rdx_bootdev {
			memory-region = <0x579>;
			status = "okay";
			compatible = "samsung,qcom-rdx_bootdev";
		};

		ddr_dl_1_cti_1: cti@10d0d000 {
			clock-names = "apb_pclk";
			reg = <0x10d0d000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		lpass_audio_hw_vote: vote_lpass_audio_hw {
			#clock-cells = <1>;
			qcom,codec-ext-clk-src = <11>;
			compatible = "qcom,audio-ref-clk";
		};

		gmu: qcom,gmu@3d69000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk", "apb_pclk";
			reg-names = "gmu", "gmu_pdc", "gmu_ao_blk_dec0";
			iommus = <546 5 1024>;
			reg = <0x3d68000 0x37000 0xb290000 0x10000 0x3d40000 0x10000>;
			vddcx-supply = <&gpu_cc_cx_gdsc>;
			clocks = <0x28 0x4 0x28 0x7 0x24 0x19 0x24 0x2d 0x28 0x0 0x28 0x16 0x8d>;
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			interrupt-names = "hfi", "gmu";
			vdd-supply = <&gpu_cc_gx_gdsc>;
			regulator-names = "vddcx", "vdd";
			mbox-names = "aop";
			mboxes = <145 0>;
			qcom,iommu-dma = "disabled";
			compatible = "qcom,gen7-gmu";
		};

		tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		subsystem-sleep-stats@c3f0000 {
			reg = <0xc3f0000 1024>;
			ddr-freq-update;
			compatible = "qcom,subsystem-sleep-stats";
		};

		dai_quat_auxpcm: qcom,msm-quat-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "quaternary";
		};

		iris_dl_cti: cti@10831000 {
			clock-names = "apb_pclk";
			reg = <0x10831000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-iris_dl_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		funnel_dl_west: funnel@10c3a000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c3a000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-dl_west";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_video>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_mm>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_rdpm_mx>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_mdss>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_rdpm>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pdc: interrupt-controller@b220000 {
			#interrupt-cells = <2>;
			reg-names = "pdc-interrupt-base", "apss-shared-spi-cfg";
			interrupt-parent = <1>;
			reg = <0xb220000 0x30000 0x174000f0 100>;
			qcom,pdc-ranges = <0 480 94 94 609 31 125 63 1 126 716 12>;
			interrupt-controller;
			compatible = "qcom,pdc", "qcom,cape-pdc";
		};

		msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";

			rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				qcom,msm-cdc-dma-data-align = <1>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				qcom,msm-dai-is-island-supported = <1>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};

			rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				compatible = "qcom,msm-dai-cdc-dma-dev";
			};
		};

		sec_ap_param {
			dour = <1>;
			si = <35>;
			so = <&qupv3_se21_spi>;
			doub = <1>;
			gi = <49>;
			go = <&funnel_dl_west>;
		};

		qcom,rmtfs_sharedmem@0 {
			reg-names = "rmtfs";
			reg = <0 0x280000>;
			qcom,client-id = <1>;
			compatible = "qcom,sharedmem-uio";
		};

		qcom,tpg13@acf6000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "tpg0", "cam_cpas_top";
			reg = <0xacf6000 1024 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x0 0x19d 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "tpg0";
			regulator-names = "gdsc";
			reg-cam-base = <0xf6000 0x13000>;
			clock-rates = <0x17d78400 0 0x1c9c3800 0>;
			cell-index = <13>;
			shared-clks = <1 0>;
			status = "ok";
			phy-id = <0>;
			compatible = "qcom,cam-tpg103";
		};

		qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			dma-coherent;
			iommus = <92 67 0>;
			reg = <0xac0000 0x2000>;
			interconnects = <0xc0 0x29 0xc0 0x240 0xc1 0xe 0x49 0x235 0xa7 0xa 0x46 0x200>;
			qcom,msm-bus,num-paths = <3>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		ss_mafpc_XA2_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0xabf0007 0xff000010 41 0x1000000 0x28700 0x29010000 634 0x5290100 2 0xdd012901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 00 00 00 00 00 04 b0 00 64 fe 29 01 00 00 00 00 05 fe 8a 90 ee 44];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_XA2_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0x4b00035 0xd8290100 2 0xd8152901 0 0xabf0107 0xff000010 41 0x1000000 0x498771 0x9200400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 634 0x290100 0x220002 0xdd002901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_crc_pass_data = [07 92];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 20 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		ssc_cti0_q6: cti@10b2b000 {
			clock-names = "apb_pclk";
			reg = <0x10b2b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti0_q6";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		msm_gpu: qcom,kgsl-3d0@3d00000 {
			interconnect-names = "gpu_icc_path";
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "apb_pclk";
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "cx_misc", "qdss_gfx", "rdpm_cx";
			qcom,ubwc-mode = <4>;
			qcom,chipid = <0x7030002>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d50000 0x10000 0x3d8b000 0x2000 0x3d9e000 0x1000 0x10900000 0x80000 0x634000 0x1000>;
			qcom,bus-table-ddr = <0 0xbebc2 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbe7f17 0xc7acf1>;
			qcom,tzone-names = "gpuss-0", "gpuss-1";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			clocks = <0x24 0x2d 0x24 0x2e 0x28 0x0 0x8d>;
			interrupts = <0x0 0x12c 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			interconnects = <0x49 0x15 0x46 0x200>;
			qcom,no-nap;
			qcom,initial-pwrlevel = <11>;
			qcom,initial-min-pwrlevel = <12>;
			qcom,bus-table-cnoc = <0 100>;
			qcom,min-access-length = <32>;
			status = "ok";
			#cooling-cells = <2>;
			compatible = "qcom,adreno-gpu-gen7-4-0", "qcom,kgsl-3d0";
			qcom,gpu-model = "Adreno730v3";

			zap-shader {
				memory-region = <&gpu_microcode_mem>;
			};

			qcom,gpu-pwrlevels {
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,gpu-pwrlevels";

				qcom,gpu-pwrlevel@10 {
					qcom,level = <64>;
					reg = <10>;
					qcom,bus-freq = <2>;
					qcom,bus-max = <6>;
					qcom,cx-level = <64>;
					qcom,bus-min = <1>;
					qcom,gpu-freq = <0x134fd900>;
					qcom,acd-level = <0xc02a5ffd>;
				};

				qcom,gpu-pwrlevel@7 {
					qcom,level = <128>;
					reg = <7>;
					qcom,bus-freq = <6>;
					qcom,bus-max = <8>;
					qcom,cx-level = <128>;
					qcom,bus-min = <6>;
					qcom,gpu-freq = <0x1eb246c0>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@1 {
					qcom,level = <&funnel_aoss_in_funnel_qdss>;
					reg = <1>;
					qcom,bus-freq = <11>;
					qcom,bus-max = <11>;
					qcom,cx-level = <&funnel_aoss_in_funnel_qdss>;
					qcom,bus-min = <11>;
					qcom,gpu-freq = <0x33611380>;
					qcom,acd-level = <0x882b5ffd>;
				};

				qcom,gpu-pwrlevel@5 {
					qcom,level = <&clk_virt>;
					reg = <5>;
					qcom,bus-freq = <8>;
					qcom,bus-max = <9>;
					qcom,cx-level = <&clk_virt>;
					qcom,bus-min = <6>;
					qcom,gpu-freq = <0x2671eb40>;
					qcom,acd-level = <0x882d5ffd>;
				};

				qcom,gpu-pwrlevel@9 {
					qcom,level = <80>;
					reg = <9>;
					qcom,bus-freq = <3>;
					qcom,bus-max = <6>;
					qcom,cx-level = <128>;
					qcom,bus-min = <1>;
					qcom,gpu-freq = <0x15b23300>;
					qcom,acd-level = <0xc0285ffd>;
				};

				qcom,gpu-pwrlevel@6 {
					qcom,level = <&ipcc_mproc>;
					reg = <6>;
					qcom,bus-freq = <8>;
					qcom,bus-max = <9>;
					qcom,cx-level = <&clk_virt>;
					qcom,bus-min = <6>;
					qcom,gpu-freq = <0x22921900>;
					qcom,acd-level = <0x882e5ffd>;
				};

				qcom,gpu-pwrlevel@4 {
					qcom,level = <&qupv3_se6_spi_active>;
					reg = <4>;
					qcom,bus-freq = <10>;
					qcom,bus-max = <11>;
					qcom,cx-level = <&qupv3_se15_i2c_active>;
					qcom,bus-min = <6>;
					qcom,gpu-freq = <0x2a51bd80>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@13 {
					qcom,level = <48>;
					reg = <13>;
					qcom,bus-freq = <2>;
					qcom,bus-max = <5>;
					qcom,cx-level = <64>;
					qcom,bus-min = <1>;
					qcom,gpu-freq = <0x7704c00>;
				};

				qcom,gpu-pwrlevel@11 {
					qcom,level = <56>;
					reg = <11>;
					qcom,bus-freq = <2>;
					qcom,bus-max = <5>;
					qcom,cx-level = <64>;
					qcom,bus-min = <1>;
					qcom,gpu-freq = <0x10fcc140>;
					qcom,acd-level = <0xc02c5ffd>;
				};

				qcom,gpu-pwrlevel@3 {
					qcom,level = <&qupv3_se15_i2c_active>;
					reg = <3>;
					qcom,bus-freq = <10>;
					qcom,bus-max = <11>;
					qcom,cx-level = <&qupv3_se15_i2c_active>;
					qcom,bus-min = <9>;
					qcom,gpu-freq = <0x2d98f940>;
					qcom,acd-level = <0x882c5ffd>;
				};

				qcom,gpu-pwrlevel@8 {
					qcom,level = <96>;
					reg = <8>;
					qcom,bus-freq = <6>;
					qcom,bus-max = <8>;
					qcom,cx-level = <128>;
					qcom,bus-min = <3>;
					qcom,gpu-freq = <0x1a2a9bc0>;
					qcom,acd-level = <0xc0285ffd>;
				};

				qcom,gpu-pwrlevel@12 {
					qcom,level = <48>;
					reg = <12>;
					qcom,bus-freq = <2>;
					qcom,bus-max = <5>;
					qcom,cx-level = <64>;
					qcom,bus-min = <1>;
					qcom,gpu-freq = <0xd1cef00>;
					qcom,acd-level = <0xc8285ffd>;
				};

				qcom,gpu-pwrlevel@2 {
					qcom,level = <&funnel_aoss_in_funnel_qdss>;
					reg = <2>;
					qcom,bus-freq = <11>;
					qcom,bus-max = <11>;
					qcom,cx-level = <&funnel_aoss_in_funnel_qdss>;
					qcom,bus-min = <10>;
					qcom,gpu-freq = <0x3093e9c0>;
					qcom,acd-level = <0x882b5ffd>;
				};

				qcom,gpu-pwrlevel@0 {
					qcom,level = <&tpdm_rdpm>;
					reg = <0>;
					qcom,bus-freq = <11>;
					qcom,bus-max = <11>;
					qcom,cx-level = <&tpdm_rdpm>;
					qcom,bus-min = <11>;
					qcom,gpu-freq = <0x35a4e900>;
					qcom,acd-level = <0x882b5ffd>;
				};
			};

			qcom,gpu-mempools {
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@4 {
					reg = <4>;
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <80>;
				};

				qcom,gpu-mempool@5 {
					reg = <5>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <32>;
				};

				qcom,gpu-mempool@3 {
					reg = <3>;
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <128>;
				};

				qcom,gpu-mempool@2 {
					reg = <2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <&qupv3_se15_i2c_active>;
				};

				qcom,gpu-mempool@0 {
					reg = <0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
				};

				qcom,gpu-mempool@1 {
					reg = <1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <&cpu1>;
				};
			};
		};

		funnel_modem_q6_dup: funnel@1080d000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy", "funnel-base-real";
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			qcom,duplicate-funnel;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-modem_q6_dup";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_turing_dup: funnel@10986000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base-dummy", "funnel-base-real";
			reg = <0x10986000 0x1000 0x10985000 0x1000>;
			qcom,duplicate-funnel;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-turing_dup";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,bps@ac2c000 {
			nrt-device;
			src-clock-name = "bps_clk_src";
			clock-names = "bps_ahb_clk", "bps_fast_ahb_clk", "bps_clk_src", "bps_clk", "cam_cc_cpas_bps_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "bps_top";
			cam_hw_pid = <10 16>;
			reg = <0xac2c000 0x7800>;
			clocks = <0x27 0x0 0x27 0x3 0x27 0x2 0x27 0x1 0x27 0xd>;
			regulator-names = "bps-vdd";
			reg-cam-base = <0x2c000>;
			bps-vdd-supply = <&cam_cc_bps_gdsc>;
			clock-rates = <0 0 0xbebc200 0 0 0 0 0x17d78400 0 0 0 0 0x1c9c3800 0 0 0 0 0x23c34600 0 0 0 0 0x23c34600 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			status = "ok";
			compatible = "qcom,cam-bps680";
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_2 {
				label = "modem";
				qcom,client-id = <2>;
				qcom,peripheral-size = <0>;
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_3 {
				qcom,allocate-on-request;
				label = "modem";
				qcom,client-id = <1>;
				qcom,peripheral-size = <0x500000>;
				compatible = "qcom,memshare-peripheral";
			};

			qcom,client_1 {
				label = "modem";
				qcom,client-id = <0>;
				qcom,peripheral-size = <0>;
				qcom,allocate-boot-time;
				compatible = "qcom,memshare-peripheral";
			};
		};

		ddr_ch13_dl_cti_0: cti@10d31000 {
			clock-names = "apb_pclk";
			reg = <0x10d31000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		cam_cc_sfe_1_gdsc: qcom,gdsc@adf3098 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf3098 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sfe_1_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		samsung,qcom-summary {
			memory-region = <0x574>;
			sec,panic_notifier-priority = <&qupv3_se13_spi_active>;
			sec,die_notifier-priority = <&qupv3_se13_spi_active>;
			memory-region-names = "google,debug_kinfo";
			status = "okay";
			compatible = "samsung,qcom-summary";
		};

		msm_cvp: qcom,cvp@ab00000 {
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			cvp-core-supply = <&video_cc_mvs1_gdsc>;
			memory-region = <&cvp_mem>;
			qcom,allowed-clock-rates = <0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			reg = <0xab00000 0x100000>;
			qcom,clock-configs = <0 0 0 1>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			clocks = <0x24 0xb7 0x25 0xa 0x25 0x7 0x25 0x8>;
			interrupts = <0x0 0xea 0x4>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			pas-id = <26>;
			cvp-supply = <55>;
			clock-ids = <183 10 7 8>;
			cache-slice-names = "cvp";
			qcom,gcc-reg = <0x110000 0x40000>;
			resets = <36 35 37 5>;
			status = "ok";
			cvp,firmware-name = "evass";
			qcom,reg-presets = <0xb0088 0>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			reset-power-status = <2 2>;
			compatible = "qcom,msm-cvp", "qcom,waipio-cvp";

			cvp_secure_nonpixel_cb {
				iommus = <92 0x21a4 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_sec_nonpixel";
				qcom,iommu-vmid = <11>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_secure_pixel_cb {
				iommus = <92 0x21a3 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_sec_pixel";
				qcom,iommu-vmid = <10>;
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				buffer-types = <&qupv3_se15_i3c_active>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			qcom,msm-cvp,mem_cdsp {
				memory-region = <&cdsp_eva_mem>;
				compatible = "qcom,msm-cvp,mem-cdsp";
			};

			cvp_cnoc {
				qcom,bus-governor = "performance";
				label = "cvp-cnoc";
				qcom,bus-master = <2>;
				qcom,bus-range-kbps = <1000 1000>;
				qcom,bus-slave = <&gpu_microcode_mem>;
				compatible = "qcom,msm-cvp,bus";
			};

			cvp_non_secure_cb {
				dma-coherent;
				iommus = <92 0x21a0 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
			};

			cvp_bus_ddr {
				qcom,bus-governor = "performance";
				label = "cvp-ddr";
				qcom,bus-master = <38>;
				qcom,bus-range-kbps = <1000 0x63af88>;
				qcom,bus-slave = <&funnel_aoss_in_funnel_qdss>;
				compatible = "qcom,msm-cvp,bus";
			};
		};

		cam_cc_sbi_gdsc: qcom,gdsc@adf00d0 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf00d0 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sbi_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		samsung,qcom-rst_exinfo {
			memory-region = <0x576>;
			sec,panic_notifier-priority = <&qupv3_se12_i2c_sleep>;
			reg = <8 0x1ff000 0 0x1000>;
			sec,use-partial_reserved_mem;
			#size-cells = <2>;
			sec,die_notifier-priority = <&qupv3_se12_i2c_sleep>;
			status = "okay";
			#address-cells = <2>;
			compatible = "samsung,qcom-rst_exinfo";
		};

		qcom,mem-buf {
			qcom,vmid = <3>;
			qcom,mem-buf-capabilities = "supplier";
			compatible = "qcom,mem-buf";
		};

		mx_sdpm@636000 {
			clock-names = "mdss_mdp", "pcie_0_aux";
			csr-id = <4 7>;
			reg = <0x636000 0x1000>;
			clocks = <0x26 0x3d 0x24 0x30>;
			status = "disabled";
			compatible = "qcom,sdpm";
		};

		tpdm_tmess_prng: tpdm@10cc9000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc9000 0x1000>;
			atid = <85>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-prng";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pcm0: qcom,msm-pcm {
			qcom,msm-pcm-dsp-id = <0>;
			compatible = "qcom,msm-pcm-dsp";
		};

		dai_hdmi: qcom,msm-dai-q6-hdmi {
			qcom,msm-dai-q6-dev-id = <8>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qupv3_se2_i2c: i2c@988000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x988000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <&qupv3_se2_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5a 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25b 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se2_i2c_active>;
			dmas = <199 0 2 3 64 0 199 1 2 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			qcom,eeprom1 {
				reg = <3>;
				rgltr-min-voltage = <1800000>;
				regulator-names = "cam_vio";
				slave-addr = <&modem_smp2p_out>;
				rgltr-cntrl-support;
				cell-index = <1>;
				rgltr-load-current = <0x30d40>;
				cam_vio-supply = <0x5c8>;
				rgltr-max-voltage = <1800000>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,cam-sensor1 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <2>;
				gpio-reset = <1>;
				cam,valid = <0>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x5c9>;
				reg = <32>;
				cam,isp = <0>;
				rgltr-min-voltage = <1050000 1800000 2800000 0>;
				pinctrl-1 = <0x5ce 0x5cf>;
				clocks = <0x27 0x4c>;
				cam,fw_dump = <0>;
				sensor-position-roll = <&qupv3_se16_spi_active>;
				gpios = <60 100 0 60 24 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x5cc 0x5cd>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x5cb>;
				clock-rates = <0x124f800>;
				cam,ois = <0>;
				cell-index = <1>;
				gpio-req-tbl-num = <0 1>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cam,fw_write = <0>;
				cam_vio-supply = <0x5c8>;
				cam_vdig-supply = <0x5ca>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1050000 1800000 2800000 0>;
				status = "ok";
				sensor-position-yaw = <0>;
				gpio-no-mux = <0>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET1";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};

			qcom,cam-sensor12 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <2>;
				gpio-reset = <1>;
				cam,valid = <1>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x5c9>;
				reg = <33>;
				cam,isp = <0>;
				rgltr-min-voltage = <1050000 1800000 2800000 0>;
				pinctrl-1 = <0x5ce 0x5cf>;
				clocks = <0x27 0x4c>;
				cam,fw_dump = <0>;
				sensor-position-roll = <&qupv3_se16_spi_active>;
				gpios = <60 100 0 60 24 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x5cc 0x5cd>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x5cb>;
				clock-rates = <0x124f800>;
				cam,ois = <0>;
				cell-index = <12>;
				gpio-req-tbl-num = <0 1>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cam,fw_write = <0>;
				cam_vio-supply = <0x5c8>;
				cam_vdig-supply = <0x5ca>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1050000 1800000 2800000 0>;
				status = "ok";
				sensor-position-yaw = <0>;
				gpio-no-mux = <0>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK0", "CAM_RESET1";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};
		};

		samsung,reloc_gpio {
			sec,gpio-label = [66 30 30 30 30 30 30 2e 70 69 6e 63 74 72 6c 1d 2d 30 30 32 32 00];
			pinctrl-0 = <0x573>;
			sec,reloc-base = <0 210>;
			pinctrl-names = "default";
			status = "okay";
			compatible = "samsung,reloc_gpio";
		};

		ddr_dl_0_cti_0: cti@10d02000 {
			clock-names = "apb_pclk";
			reg = <0x10d02000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,smmu_sde_sec_cb {
			iommus = <92 0x2801 0 92 0x2c01 0>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <10>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			compatible = "qcom,smmu_sde_sec";
		};

		ddr_ch02_dl_cti_0: cti@10d21000 {
			clock-names = "apb_pclk";
			reg = <0x10d21000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,cam-jpeg {
			num-jpeg-dma = <1>;
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			num-jpeg-enc = <1>;
			status = "ok";
			compatible = "qcom,cam-jpeg";
		};

		qupv3_se0_i2c: i2c@980000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x980000 0x4000>;
			pinctrl-1 = <&qupv3_se0_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x56 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x259 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se0_i2c_active>;
			dmas = <199 0 0 3 64 0 199 1 0 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		qupv3_se9_spi: spi@a84000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa84000 0x4000>;
			pinctrl-1 = <&qupv3_se9_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x162 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se9_spi_active>;
			dmas = <228 0 1 1 64 0 228 1 1 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		ss_mafpc_XA2_AMF756BQ01_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0xabf0007 0xff000010 41 0x1000000 0x28700 0x29010000 634 0x5290100 2 0xdd012901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_setting_pre2_revA = [29 00 00 00 00 00 04 b0 00 64 fe 29 01 00 00 00 00 05 fe 88 90 f0 a8];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_XA2_AMF756BQ01_dtsi";
			samsung,mafpc_check_tx_pre1_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0x4b00035 0xd8290100 2 0xd8152901 0 0xabf0107 0xff000010 41 0x1000000 0x498771 0x9200400 0x666666 0xffffff33 0x33333333 0x33ffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffff29 0x1000000 0x2f701 0x29010000 634 0x290100 0x220002 0xdd002901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_crc_pass_data = [44 7e];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 04 b0 00 09 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 49 87 71 09 20 04 00 00 66 66 66 ff ff ff 33 33 33 33 33 33 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff 29 01 00 00 00 00 02 f7 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 00];
		};

		apss_cti1: cti@138f0000 {
			clock-names = "apb_pclk";
			reg = <0x138f0000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		mss_vq6_cti: cti@10813000 {
			clock-names = "apb_pclk";
			reg = <0x10813000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-mss_vq6_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display_fps: display-fps {
				qcom,max-level = <4>;
				#cooling-cells = <2>;
			};
		};

		clock_camcc: clock-controller@ade0000 {
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			reg-names = "cc_base";
			reg = <0xade0000 0x20000>;
			vdd_mm-supply = <34>;
			clocks = <0x20 0x0 0x21 0x24 0xf>;
			#clock-cells = <1>;
			vdd_mxc-supply = <35>;
			#reset-cells = <1>;
			vdd_mxa-supply = <31>;
			compatible = "qcom,cape-camcc", "syscon";
		};

		dai_dp: qcom,msm-dai-q6-dp {
			qcom,msm-dai-q6-dev-id = <0>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		qcom,limits-dcvs {
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens_vref_0p8-supply = <&pm8350_l5_ao>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
			isens_vref_1p8-supply = <&L10C_AO>;
			compatible = "qcom,msm-hw-limits";
		};

		dsi_pll_codes {
			reg = <0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0>;
			label = "dsi_pll_codes";
		};

		ete1 {
			atid = <2>;
			qcom,skip-power-up;
			cpu = <22>;
			coresight-name = "coresight-ete1";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		samsung,crashkey {
			sec,panic_msg = "Crash Key";
			sec,desired_pattern = <114 1 116 1 116 0 116 1 116 0>;
			sec,name = "crashkey";
			sec,debug_level = <0x494d 0x4948>;
			sec,interval = <1>;
			status = "okay";
			compatible = "samsung,crashkey";
		};

		video_cc_mvs0c_gdsc: qcom,gdsc@aaf804c {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaaf804c 4>;
			qcom,retain-regs;
			regulator-name = "video_cc_mvs0c_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		qcom,cam-cpas@ac13000 {
			interconnect-names = "cam_ahb";
			src-clock-name = "camnoc_axi_clk_src";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "cam_cc_slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "cam_cc_fast_ahb_clk_src", "cam_cc_cpas_fast_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			rpmh-bcm-info = <12 4 0x800 0 4>;
			client-id-based;
			cam-ahb-num-cases = <8>;
			reg = <0xac13000 0x1000 0xac19000 0x9000 0xbbf0000 0x1f00>;
			control-camnoc-axi-clk;
			label = "cpas";
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "cci0", "cci1", "csid0", "csid1", "csid2", "csid3", "csid4", "csid5", "csid6", "csid7", "ife0", "ife1", "ife2", "ife3", "ife4", "ife5", "ife6", "ife7", "sfe0", "sfe1", "custom0", "custom1", "ipe0", "cpas-cdm0", "rt-cdm0", "rt-cdm1", "rt-cdm2", "cam-cdm-intf0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "tpg13", "tpg14", "tpg15";
			cam-ahb-bw-KBps = <0 0 0 0x12c00 0 0x12c00 0 0x249f0 0 0x249f0 0 0x493e0 0 0x493e0 0 0x493e0>;
			arch-compat = "cpas_top";
			vdd-corners = <16 48 64 128 192 256 320 336 384 416>;
			clocks = <0x24 0xf 0x24 0x10 0x24 0x11 0x27 0x7b 0x27 0xc 0x27 0xb 0x27 0x2d 0x27 0xe 0x27 0x5 0x27 0x4>;
			interrupts = <0x0 0x1cb 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "cpas_camnoc";
			camnoc-bus-width = <32>;
			interconnects = <0x49 0x2 0xa3 0x204>;
			regulator-names = "gdsc";
			camnoc-axi-clk-bw-margin-perc = <20>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			sys-cache-names = "small-1", "small-2";
			clock-rates = <0 0 0 0 0 0 0 0 0 0 0 0 0 0x4c4b400 0 0 0x5f5e100 0 0x11e1a300 0 0 0 0 0x4c4b400 0 0 0xbebc200 0 0x17d78400 0 0 0 0 0x4c4b400 0 0 0x11e1a300 0 0x17d78400 0 0 0 0 0x4c4b400 0 0 0x17d78400 0 0x17d78400 0 0 0 0 0x4c4b400 0 0 0x17d78400 0 0x17d78400 0 0 0 0 0x4c4b400 0 0 0x17d78400 0 0x17d78400 0>;
			cell-index = <0>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			sys-cache-uids = <34 38>;
			status = "ok";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			compatible = "qcom,cam-cpas";

			camera-bus-nodes {

				level1-nodes {
					level-index = <1>;
					camnoc-max-needed;

					level1-rt0-wr3 {
						node-name = "level1-ife01-linear-stats";
						cell-index = <11>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};

					level1-nrt0-rd1 {
						node-name = "level1-nrt0-rd1";
						cell-index = <17>;
						traffic-merge-type = <0>;
						parent-node = <0x5a8>;
					};

					level1-rt0-wr1 {
						node-name = "level1-ife-rdi-wr";
						cell-index = <9>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};

					level1-nrt0-rd0 {
						node-name = "level1-nrt0-rd0";
						cell-index = <16>;
						traffic-merge-type = <0>;
						parent-node = <0x5a8>;
					};

					level1-nrt0-wr0 {
						node-name = "level1-nrt0-wr0";
						cell-index = <15>;
						traffic-merge-type = <0>;
						parent-node = <0x5a7>;
					};

					level1-rt0-wr2 {
						node-name = "level1-ife-pdaf";
						cell-index = <10>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};

					level1-rt0-wr0 {
						node-name = "level1-ife-ubwc-wr";
						cell-index = <8>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};

					level1-rt0-rd0 {
						node-name = "level1-sfe-rd";
						cell-index = <14>;
						traffic-merge-type = <0>;
						parent-node = <0x5a6>;
					};

					level1-rt0-wr4 {
						node-name = "level1-ife2-linear-stats";
						cell-index = <12>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};

					level1-rt0-wr5 {
						node-name = "level1-ifelite";
						cell-index = <13>;
						traffic-merge-type = <0>;
						parent-node = <0x5a5>;
					};
				};

				level3-nodes {
					level-index = <3>;

					level3-rt0-rd-wr-sum {
						node-name = "level3-rt0-rd-wr-sum";
						cell-index = <0>;
						traffic-merge-type = <0>;
						ib-bw-voting-needed;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0x340 0x10 0x46 0x200>;
						};
					};

					level3-nrt0-rd-wr-sum {
						node-name = "level3-nrt0-rd-wr-sum";
						cell-index = <1>;
						traffic-merge-type = <0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x340 0x12 0x46 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						node-name = "level3-nrt1-rd-wr-sum";
						cell-index = <2>;
						traffic-merge-type = <0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0x340 0x11 0x46 0x200>;
						};
					};
				};

				level2-nodes {
					level-index = <2>;
					camnoc-max-needed;

					level2-rt0-wr {
						node-name = "level2-rt0-wr";
						cell-index = <3>;
						traffic-merge-type = <1>;
						parent-node = <0x5a2>;
					};

					level2-rt0-rd {
						node-name = "level2-rt0-rd";
						cell-index = <4>;
						traffic-merge-type = <1>;
						parent-node = <0x5a2>;
					};

					level2-nrt1-rd {
						node-name = "level2-nrt1-rd";
						bus-width-factor = <4>;
						cell-index = <7>;
						traffic-merge-type = <0>;
						parent-node = <0x5a4>;
					};

					level2-nrt0-rd {
						node-name = "level2-nrt0-rd";
						cell-index = <6>;
						traffic-merge-type = <1>;
						parent-node = <0x5a3>;
					};

					level2-nrt0-wr {
						node-name = "level2-nrt0-wr";
						cell-index = <5>;
						traffic-merge-type = <1>;
						parent-node = <0x5a3>;
					};
				};

				level0-nodes {
					level-index = <0>;

					ife0-pdaf-wr {
						traffic-transaction-type = <1>;
						node-name = "ife0-pdaf-wr";
						traffic-data = <8>;
						cell-index = <27>;
						client-name = "ife0";
						parent-node = <0x5ab>;
					};

					ipe0-ref-rd {
						traffic-transaction-type = <0>;
						node-name = "ipe0-ref-rd";
						traffic-data = <33>;
						cell-index = <50>;
						client-name = "ipe0";
						parent-node = <0x5a8>;
					};

					bps0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "bps0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <45>;
						client-name = "bps0";
						parent-node = <0x5a8>;
					};

					rt-cdm2-all-rd {
						traffic-transaction-type = <0>;
						node-name = "rt-cdm2-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <54>;
						client-name = "rt-cdm2";
						parent-node = <0x5b2>;
					};

					ife1-ubwc-wr {
						traffic-transaction-type = <1>;
						node-name = "ife1-ubwc-wr";
						constituent-paths = <1 2>;
						traffic-data = <&qupv3_se15_i3c_active>;
						cell-index = <19>;
						client-name = "ife1";
						parent-node = <0x5a9>;
					};

					bps0-all-wr {
						traffic-transaction-type = <1>;
						node-name = "bps0-all-wr";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <44>;
						client-name = "bps0";
						parent-node = <0x5a7>;
					};

					ife1-rdi-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife1-rdi-pixel-raw-wr";
						constituent-paths = <4 5 6 9>;
						traffic-data = <&qupv3_se15_spi_active>;
						cell-index = <22>;
						client-name = "ife1";
						parent-node = <0x5aa>;
					};

					ipe0-in-rd {
						traffic-transaction-type = <0>;
						node-name = "ipe0-in-rd";
						traffic-data = <32>;
						cell-index = <51>;
						client-name = "ipe0";
						parent-node = <0x5a8>;
					};

					jpeg-dma0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "jpeg-dma0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <47>;
						client-name = "jpeg-dma0";
						parent-node = <0x5b0>;
					};

					custom1-wr {
						traffic-transaction-type = <1>;
						node-name = "custom1-wr";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <33>;
						client-name = "custom1";
						parent-node = <0x5ae>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						constituent-paths = <4 5 6 7 9 3>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <38>;
						client-name = "ife3";
						parent-node = <0x5ae>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						constituent-paths = <4 5 6 7 9 3>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <37>;
						client-name = "ife4";
						parent-node = <0x5ae>;
					};

					ife6-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife6-rdi-stats-pixel-raw-wr";
						constituent-paths = <4 5 6 7 9 3>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <35>;
						client-name = "ife6";
						parent-node = <0x5ae>;
					};

					icp0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "icp0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <56>;
						client-name = "icp0";
						parent-node = <0x5b3>;
					};

					sfe1-rdi-stats-nrdi-wr {
						traffic-transaction-type = <1>;
						node-name = "sfe1-rdi-stats-nrdi-wr";
						constituent-paths = <96 102 97 98 99 100 101>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <25>;
						client-name = "sfe1";
						parent-node = <0x5aa>;
					};

					custom0-wr {
						traffic-transaction-type = <1>;
						node-name = "custom0-wr";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <26>;
						client-name = "custom0";
						parent-node = <0x5aa>;
					};

					ipe0-all-wr {
						traffic-transaction-type = <1>;
						node-name = "ipe0-all-wr";
						constituent-paths = <34 35 36>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <43>;
						client-name = "ipe0";
						parent-node = <0x5a7>;
					};

					rt-cdm1-all-rd {
						traffic-transaction-type = <0>;
						node-name = "rt-cdm1-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <53>;
						client-name = "rt-cdm1";
						parent-node = <0x5b2>;
					};

					cpas-cdm0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "cpas-cdm0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <55>;
						client-name = "cpas-cdm0";
						parent-node = <0x5b2>;
					};

					ife2-ubwc-wr {
						traffic-transaction-type = <1>;
						node-name = "ife2-ubwc-wr";
						constituent-paths = <1 2>;
						traffic-data = <&qupv3_se15_i3c_active>;
						cell-index = <20>;
						client-name = "ife2";
						parent-node = <0x5a9>;
					};

					ife1-pdaf-wr {
						traffic-transaction-type = <1>;
						node-name = "ife1-pdaf-wr";
						traffic-data = <8>;
						cell-index = <28>;
						client-name = "ife1";
						parent-node = <0x5ab>;
					};

					jpeg-enc0-all-wr {
						traffic-transaction-type = <1>;
						node-name = "jpeg-enc0-all-wr";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <48>;
						client-name = "jpeg-enc0";
						parent-node = <0x5b1>;
					};

					ife0-linear-stats-wr {
						traffic-transaction-type = <1>;
						node-name = "ife0-linear-stats-wr";
						constituent-paths = <0 3>;
						traffic-data = <&qupv3_se15_i3c_sleep>;
						cell-index = <30>;
						client-name = "ife0";
						parent-node = <0x5ac>;
					};

					sfe1-all-rd {
						traffic-transaction-type = <0>;
						node-name = "sfe1-all-rd";
						constituent-paths = <96 102 97 98 99 100 101>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <40>;
						client-name = "sfe1";
						parent-node = <0x5af>;
					};

					ife0-rdi-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife0-rdi-pixel-raw-wr";
						constituent-paths = <4 5 6 9>;
						traffic-data = <&qupv3_se15_spi_active>;
						cell-index = <21>;
						client-name = "ife0";
						parent-node = <0x5aa>;
					};

					ife7-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife7-rdi-stats-pixel-raw-wr";
						constituent-paths = <4 5 6 7 9 3>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <34>;
						client-name = "ife7";
						parent-node = <0x5ae>;
					};

					jpeg-dma0-all-wr {
						traffic-transaction-type = <1>;
						node-name = "jpeg-dma0-all-wr";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <49>;
						client-name = "jpeg-dma0";
						parent-node = <0x5b1>;
					};

					rt-cdm0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "rt-cdm0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <52>;
						client-name = "rt-cdm0";
						parent-node = <0x5b2>;
					};

					ife0-ubwc-wr {
						traffic-transaction-type = <1>;
						node-name = "ife0-ubwc-wr";
						constituent-paths = <1 2>;
						traffic-data = <&qupv3_se15_i3c_active>;
						cell-index = <18>;
						client-name = "ife0";
						parent-node = <0x5a9>;
					};

					ife2-rdi-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife2-rdi-pixel-raw-wr";
						constituent-paths = <4 5 6 9>;
						traffic-data = <&qupv3_se15_spi_active>;
						cell-index = <23>;
						client-name = "ife2";
						parent-node = <0x5aa>;
					};

					jpeg-enc0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "jpeg-enc0-all-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <46>;
						client-name = "jpeg-enc0";
						parent-node = <0x5b0>;
					};

					ife5-rdi-stats-pixel-raw-wr {
						traffic-transaction-type = <1>;
						node-name = "ife5-rdi-stats-pixel-raw-wr";
						constituent-paths = <4 5 6 7 9 3>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <36>;
						client-name = "ife5";
						parent-node = <0x5ae>;
					};

					ife1-linear-stats-wr {
						traffic-transaction-type = <1>;
						node-name = "ife1-linear-stats-wr";
						constituent-paths = <0 3>;
						traffic-data = <&qupv3_se15_i3c_sleep>;
						cell-index = <31>;
						client-name = "ife1";
						parent-node = <0x5ac>;
					};

					sfe0-all-rd {
						traffic-transaction-type = <0>;
						node-name = "sfe0-all-rd";
						constituent-paths = <96 102 97 98 99 100 101>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <39>;
						client-name = "sfe0";
						parent-node = <0x5af>;
					};

					ife2-pdaf-wr {
						traffic-transaction-type = <1>;
						node-name = "ife2-pdaf-wr";
						traffic-data = <8>;
						cell-index = <29>;
						client-name = "ife2";
						parent-node = <0x5ab>;
					};

					sfe0-rdi-stats-nrdi-wr {
						traffic-transaction-type = <1>;
						node-name = "sfe0-rdi-stats-nrdi-wr";
						constituent-paths = <96 102 97 98 99 100 101>;
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <24>;
						client-name = "sfe0";
						parent-node = <0x5aa>;
					};

					custom1-rd {
						traffic-transaction-type = <0>;
						node-name = "custom1-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <42>;
						client-name = "custom1";
						parent-node = <0x5af>;
					};

					ife2-linear-stats-wr {
						traffic-transaction-type = <1>;
						node-name = "ife2-linear-stats-wr";
						constituent-paths = <0 3>;
						traffic-data = <&qupv3_se15_i3c_sleep>;
						cell-index = <32>;
						client-name = "ife2";
						parent-node = <0x5ad>;
					};

					custom0-rd {
						traffic-transaction-type = <0>;
						node-name = "custom0-rd";
						traffic-data = <&qupv3_se15_i2c_active>;
						cell-index = <41>;
						client-name = "custom0";
						parent-node = <0x5af>;
					};
				};
			};
		};

		gw3x {
			pinctrl-4 = <0x564>;
			spi-max-frequency = <0x927c00>;
			reg = <0>;
			pinctrl-1 = <0x565>;
			goodix,gpio_reset = <60 18 0>;
			gpio-controller;
			pinctrl-2 = <0x564>;
			pinctrl-0 = <0x563 0x564>;
			goodix,min_cpufreq_limit = <0x211b00>;
			#gpio-cells = <2>;
			pinctrl-names = "default", "pins_poweron", "pins_poweroff", "pins_poweron_tz", "pins_poweroff_tz";
			goodix,spiclk_speed = <0x927c00>;
			goodix,chip_id = "GW36T1";
			goodix,btp-regulator = "VDD_BTP_3P3";
			VDD_BTP_3P3-supply = <0x566>;
			pinctrl-3 = <0x565>;
			goodix,gpio_irq = <60 89 0>;
			goodix,orient = <0>;
			compatible = "goodix,fingerprint";
		};

		ese_platform {
			compatible = "p61_platform";
		};

		nfc_platform {
			pn547,ven-gpio = <60 66 0>;
			pn547,late_pvdd_en;
			nfc_pvdd-supply = <&pm8350c_l13>;
			compatible = "nfc_platform";
		};

		adsp_loader: qcom,msm-adsp-loader {
			qcom,rproc-handle = <&adsp_pas>;
			qcom,adsp-state = <0>;
			status = "ok";
			compatible = "qcom,adsp-loader";
		};

		qcom,mdss_dsi_phy0@ae94900 {
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae94400 0xa00 0xae94900 1024 0xae94200 160>;
			label = "dsi-phy-0";
			vdda-0p9-supply = <&L5B>;
			pll-label = "dsi_pll_5nm";
			pll_codes_region = <0x510>;
			cell-index = <0>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			#clock-cells = <1>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			compatible = "qcom,dsi-phy-v4.3.2";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <958000>;
					qcom,supply-min-voltage = <880000>;
				};
			};
		};

		tpdm_swao_prio_3: tpdm@10b0c000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0c000 0x1000>;
			atid = <71>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-swao-prio-3";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x5dc000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-clk-attribute = [00 01];
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-invert-sync = <0>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <0>;
			compatible = "qcom,msm-dai-tdm";

			dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		self_display_XA2_AMF756BQ01_dtsi {
			samsung,self_mask_udc_on_revA = <0x29010000 1008 0x5a5a2901 0 0x57a0500 0x2901 0 0x3f0a5a5>;
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 01 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 75 10 01];
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "self_display_XA2_AMF756BQ01_dtsi";
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 07 14 07 15 07 16 07 17 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,self_mask_on_revA = <0x29010000 1008 0x5a5a2901 0 0x157a0500 0x20000 0x25705e8 0x713000f 0x19f005a 0x1ea2901 0 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 01 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 35 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 00 00 03 75 10 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 00 0b];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mask_crc_pass_data = [8b c0];
			samsung,self_mask_on_factory_revA = <0x29010000 1008 0x5a5a2901 0 0xd7a0500 0x714 0x7150716 0x7172901 0 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 07 14 07 15 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_udc_off_revA = <0x29010000 1008 0x5a5a2901 0 0x57a0500 0x22901 0 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_disable_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
		};

		qupv3_se17_i2c: i2c@888000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x888000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <0x550 0x551>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7c 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x248 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			clock-frequency = <0x61a80>;
			pinctrl-0 = <0x54e 0x54f>;
			dmas = <258 0 2 3 64 0 258 1 2 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			pn547@28 {
				pn547,clk_req-gpio = <60 35 0>;
				reg = <40>;
				pn547,clk_req_wake;
				pn547,ap_vendor = "qct";
				pn547,ven-gpio = <60 66 0>;
				pn547,irq-gpio = <60 71 0>;
				pn547,late_pvdd_en;
				nfc_pvdd-supply = <&pm8350c_l13>;
				compatible = "pn547";
			};

			stk@45 {
				vdd_1p8-supply = <&pm8450_l4>;
				interrupt-parent = <60>;
				reg = <69>;
				stk,als_scale = <&ssc_cti0_q6>;
				pinctrl-1 = <0x547>;
				interrupts = <0x3c 0x3f 0x0>;
				pinctrl-2 = <0x546>;
				pinctrl-0 = <0x546>;
				stk,irq-gpio = <60 63 0>;
				pinctrl-names = "default", "sleep", "active";
				compatible = "stk,stk3a8x";
			};
		};

		qcom,smmu_sde_unsec_cb {
			dma-coherent;
			iommus = <92 0x2800 0x402>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			compatible = "qcom,smmu_sde_unsec";
		};

		qupv3_se12_spi: spi@a90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa90000 0x4000>;
			pinctrl-1 = <&qupv3_se12_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x70 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x165 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se12_spi_active>;
			dmas = <228 0 4 1 64 0 228 1 4 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		ssc_cortex_m3: cti@10b20000 {
			clock-names = "apb_pclk";
			reg = <0x10b20000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cortex_m3";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tcsr_mutex_block: syscon@1f40000 {
			reg = <0x1f40000 0x20000>;
			compatible = "syscon";
		};

		dai_sen_auxpcm: qcom,msm-sen-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "senary";
		};

		tpdm_video: tpdm@10830000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10830000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-video";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		routing: qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
		};

		i3c1: i3c-master@a84000 {
			qcom,ibi-ctrl-id = <9>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			interrupts-extended = <0x1 0x0 0x162 0x4 0x42 0x21 0x4 0x42 0x20 0x4>;
			reg = <0xa84000 0x4000 0xeca0000 0x10000>;
			pinctrl-1 = <&qupv3_se9_i3c_sleep>;
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-2 = <&qupv3_se9_i3c_disable>;
			pinctrl-0 = <&qupv3_se9_i3c_active>;
			pinctrl-names = "default", "sleep", "disable";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <3>;
			compatible = "qcom,geni-i3c";
		};

		qcom,rt-cdm1@ac26000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm1";
			cam_hw_pid = <26>;
			reg = <0xac26000 1024>;
			label = "rt-cdm";
			clocks = <0x27 0xc>;
			interrupts = <0x0 0x11f 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "rt-cdm1";
			regulator-names = "gdsc";
			reg-cam-base = <0x26000>;
			cdm-client-names = "ife1", "dualife1";
			clock-rates = <0>;
			cell-index = <1>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <64 0 0 0>;
			status = "ok";
			cam-hw-mid = <0>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		qcom,sfe1@aca6000 {
			src-clock-name = "sfe_1_clk_src";
			clock-names = "sfe_1_fast_ahb", "sfe_1_clk_src", "sfe_1_clk", "cam_cc_cpas_sfe_1_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "sfe1", "rt_wrapper";
			cam_hw_pid = <12 25>;
			reg = <0xaca6000 0x8000 0xac62000 0x64000>;
			clocks = <0x27 0x78 0x27 0x77 0x27 0x76 0x27 0x16>;
			interrupts = <0x0 0x28d 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "sfe1";
			regulator-names = "gdsc", "sfe1";
			reg-cam-base = <0xa6000 0x62000>;
			clock-rates = <0 0x19bfcc00 0 0 0 0x2367b880 0 0 0 0x283baec0 0 0 0 0x2b5523c0 0 0 0 0x2b5523c0 0 0>;
			cell-index = <1>;
			sfe1-supply = <&cam_cc_sfe_1_gdsc>;
			clock-control-debugfs = "true";
			status = "ok";
			compatible = "qcom,sfe680";
		};

		tmc_etf: tmc@10b05000 {
			clock-names = "apb_pclk";
			reg-names = "tmc-base";
			reg = <0x10b05000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb961>;
			coresight-name = "coresight-tmc-etf";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pmic-pon-log {
			nvmem-names = "pon_log";
			nvmem = <0x4e8>;
			compatible = "qcom,pmic-pon-log";
		};

		qcom,guestvm_loader@e0b00000 {
			memory-region = <&trust_ui_vm_mem>;
			qcom,isolate-cpus;
			qcom,unisolate-timeout-ms = <0xc350>;
			qcom,pas-id = <28>;
			qcom,firmware-name = "trustedvm";
			qcom,vmid = <45>;
			qcom,reserved-cpus = <5 6>;
			compatible = "qcom,guestvm-loader";
		};

		samsung,debug_region {
			memory-region = <0x575>;
			status = "okay";
			compatible = "samsung,debug_region";

			samsung,qcom-sched_log {
				sec,unique_id = <0x705e7c9e>;
				sec,name = "qcom-sched_log";
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-irq_log {
				sec,unique_id = <0x811e64d7>;
				sec,name = "qcom-irq_log";
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-msg_log {
				sec,unique_id = <0x9c414ca6>;
				sec,name = "qcom-msg_log";
				status = "disabled";
				compatible = "samsung,qcom-logger";
			};

			samsung,qcom-irq_exit_log {
				sec,unique_id = <0xcd0bd0e1>;
				sec,name = "qcom-irq_exit_log";
				status = "okay";
				compatible = "samsung,qcom-logger";
			};

			samsung,ap_context-sec_vh_ipi_stop {
				sec,unique_id = <0x86655958>;
				sec,name = "ap_context-sec_vh_ipi_stop";
				status = "okay";
				compatible = "samsung,ap_context";
			};
		};

		audio_etm0 {
			atid = <40>;
			qcom,inst-id = <5>;
			coresight-name = "coresight-audio-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		clocks {

			sleep_clk: sleep_clk {
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				#clock-cells = <0>;
				compatible = "fixed-clock";
			};

			xo_board: xo_board {
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				#clock-cells = <0>;
				compatible = "fixed-clock";
			};
		};

		spmi0_bus: qcom,spmi@c42d000 {
			#interrupt-cells = <4>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x42 0x1 0x4>;
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			qcom,channel = <0>;
			qcom,ee = <0>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			cell-index = <0>;
			#size-cells = <0>;
			qcom,bus-id = <0>;
			#address-cells = <2>;
			compatible = "qcom,spmi-pmic-arb";

			qcom,pm8450@7 {
				reg = <7 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					interrupts = <0x7 0xa 0x0 0x3>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pm8450-gpio";
				};
			};

			qcom,pmr735b@5 {
				reg = <5 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x5 0xa 0x0 0x3>;
					io-channels = <0x4c7 0x503>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pmr735b-gpio";
				};
			};

			qcom,pmk8350@0 {
				reg = <0 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				sdam@9d00 {
					reg = <0x9d00>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@9800 {
					reg = <0x9800>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@7100 {
					reg = <0x7100>;
					#size-cells = <1>;
					#address-cells = <1>;
					compatible = "qcom,spmi-sdam";

					cl_brake@7c {
						reg = <124 1>;
						bits = <0 8>;
					};

					restart@48 {
						reg = <72 1>;
						bits = <1 7>;
					};
				};

				sdam@7000 {
					reg = <0x7000>;
					#size-cells = <1>;
					#address-cells = <1>;
					compatible = "qcom,spmi-sdam";
				};

				vadc@3100 {
					reg = <0x3100>;
					interrupts = <0x0 0x31 0x0 0x1>;
					interrupt-names = "eoc-int-en-set";
					#io-channel-cells = <1>;
					io-channel-ranges;
					#size-cells = <0>;
					#address-cells = <1>;
					compatible = "qcom,spmi-adc7";

					pmr735a_die_temp {
						qcom,pre-scaling = <1 1>;
						reg = <&cpu4>;
						label = "pmr735a_die_temp";
					};

					pm8350b_vbat_sns {
						qcom,pre-scaling = <1 3>;
						reg = <&tpdm_swao_1>;
						label = "pm8350b_vbat_sns";
					};

					pmk8350_ref_gnd {
						qcom,pre-scaling = <1 1>;
						reg = <0>;
						label = "pmk8350_ref_gnd";
					};

					pm8350_vref_1p25 {
						qcom,pre-scaling = <1 1>;
						reg = <&qupv3_se15_i2c_sleep>;
						label = "pm8350_vref_1p25";
					};

					pmr735b_vref_1p25 {
						qcom,pre-scaling = <1 1>;
						reg = <0x501>;
						label = "pmr735b_vref_1p25";
					};

					pmr735b_die_temp {
						qcom,pre-scaling = <1 1>;
						reg = <0x503>;
						label = "pmr735b_die_temp";
					};

					ap_therm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "ap_therm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					pm8350_ref_gnd {
						qcom,pre-scaling = <1 1>;
						reg = <&qupv3_se15_i2c_active>;
						label = "pm8350_ref_gnd";
					};

					chg_thm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "chg_thm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					pm8350_vph_pwr {
						qcom,pre-scaling = <1 3>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "pm8350_vph_pwr";
					};

					pm8350b_ichg_fb_2p5x {
						qcom,pre-scaling = <1000 0xba453>;
						reg = <&tpdm_sdcc2>;
						label = "pm8350b_ichg_fb_2p5x";
						status = "disabled";
					};

					pm8350_die_temp {
						qcom,pre-scaling = <1 1>;
						reg = <&qupv3_2>;
						label = "pm8350_die_temp";
					};

					usb_thm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "usb_thm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					pm8350b_ref_gnd {
						qcom,pre-scaling = <1 1>;
						reg = <&L3C>;
						label = "pm8350b_ref_gnd";
					};

					pmk8350_vref_1p25 {
						qcom,pre-scaling = <1 1>;
						reg = <1>;
						label = "pmk8350_vref_1p25";
					};

					pm8350b_die_temp {
						qcom,pre-scaling = <1 1>;
						reg = <&pm8350c_l6>;
						label = "pm8350b_die_temp";
					};

					cf_therm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "cf_therm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					pm8350b_ichg_fb_2x {
						qcom,pre-scaling = <1000 0x95042>;
						reg = <&tpdm_sdcc2>;
						label = "pm8350b_ichg_fb_2x";
						status = "disabled";
					};

					pmk8350_xo_therm {
						qcom,pre-scaling = <1 1>;
						reg = <68>;
						label = "pmk8350_xo_therm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,ratiometric;
					};

					wpc_thm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "wpc_thm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					sub_bat_thm {
						qcom,pre-scaling = <1 1>;
						reg = <&funnel_aoss_in_funnel_qdss>;
						label = "sub_bat_thm";
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,scale-fn-type = <5>;
						qcom,ratiometric;
					};

					pmr735b_ref_gnd {
						qcom,pre-scaling = <1 1>;
						reg = <0x500>;
						label = "pmr735b_ref_gnd";
					};

					pmk8350_die_temp {
						qcom,pre-scaling = <1 1>;
						reg = <3>;
						label = "pmk8350_die_temp";
					};

					pm8350b_vph_pwr {
						qcom,pre-scaling = <1 3>;
						reg = <&tpdm_ipcc>;
						label = "pm8350b_vph_pwr";
					};

					pm8350b_vref_1p25 {
						qcom,pre-scaling = <1 1>;
						reg = <&pm8350c_l4>;
						label = "pm8350b_vref_1p25";
					};

					pmr735a_vref_1p25 {
						qcom,pre-scaling = <1 1>;
						reg = <&cpu2>;
						label = "pmr735a_vref_1p25";
					};

					pmr735a_ref_gnd {
						qcom,pre-scaling = <1 1>;
						reg = <&cpu1>;
						label = "pmr735a_ref_gnd";
					};
				};

				rtc@6100 {
					reg-names = "rtc", "alarm";
					reg = <0x6100 0x6200>;
					interrupts = <0x0 0x62 0x1 0x1>;
					compatible = "qcom,pmk8350-rtc";
				};

				adc_tm@3400 {
					#thermal-sensor-cells = <1>;
					reg = <0x3400>;
					interrupts = <0x0 0x34 0x0 0x1>;
					interrupt-names = "threshold";
					io-channels = <0x4c7 68 0x4c7 325 0x4c7 331>;
					#size-cells = <0>;
					#address-cells = <1>;
					compatible = "qcom,adc-tm7";

					usb_therm {
						reg = <&funnel_aoss_in_funnel_qdss>;
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						sec,ext-tm;
						qcom,ratiometric;
					};

					wpc_therm {
						reg = <&funnel_aoss_in_funnel_qdss>;
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						sec,ext-tm;
						qcom,ratiometric;
					};

					pmk8350_xo_therm {
						reg = <68>;
						qcom,hw-settle-time = <&qupv3_se0_spi_active>;
						qcom,ratiometric;
					};
				};

				pinctrl@b000 {
					#interrupt-cells = <2>;
					reg = <0xb000>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pmk8350-gpio";
				};

				sdam@7200 {
					reg = <0x7200>;
					#size-cells = <1>;
					#address-cells = <1>;
					compatible = "qcom,spmi-sdam";

					pon_reason@69 {
						reg = <105 1>;
					};
				};

				sdam@7d00 {
					reg = <0x7d00>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8400 {
					reg = <0x8400>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8600 {
					reg = <0x8600>;
					#size-cells = <1>;
					#address-cells = <1>;
					compatible = "qcom,spmi-sdam";

					scaling@bf {
						reg = <191 1>;
						bits = <0 2>;
					};
				};

				sdam@7400 {
					reg = <0x7400>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@8500 {
					reg = <0x8500>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@7c00 {
					reg = <0x7c00>;
					compatible = "qcom,spmi-sdam";
				};

				sdam@9700 {
					reg = <0x9700>;
					compatible = "qcom,spmi-sdam";

					cam_phy0_nvmem@90 {
						reg = <144 4>;
						bits = <0 32>;
					};

					cam_phy4_nvmem@a0 {
						reg = <160 4>;
						bits = <0 32>;
					};

					cam_phy2_nvmem@98 {
						reg = <152 4>;
						bits = <0 32>;
					};

					cam_phy3_nvmem@9c {
						reg = <156 4>;
						bits = <0 32>;
					};

					cam_phy5_nvmem@a4 {
						reg = <164 4>;
						bits = <0 32>;
					};

					cam_phy1_nvmem@94 {
						reg = <148 4>;
						bits = <0 32>;
					};
				};

				pon_hlos@1300 {
					reg-names = "pon_hlos", "pon_pbs";
					reg = <0x1300 0x800>;
					qcom,log-kpd-event;
					compatible = "qcom,pm8998-pon";

					resin {
						interrupts = <0x0 0x13 0x6 0x3>;
						linux,code = <114>;
						compatible = "qcom,pmk8350-resin";
					};

					pwrkey {
						interrupts = <0x0 0x13 0x7 0x3>;
						linux,code = <116>;
						compatible = "qcom,pmk8350-pwrkey";
					};
				};
			};

			qcom,pm8350c@2 {
				reg = <2 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				bcl@4700 {
					#thermal-sensor-cells = <1>;
					reg = <0x4700 256>;
					interrupts = <0x2 0x47 0x0 0x0 0x2 0x47 0x1 0x0 0x2 0x47 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					qcom,pmic7-threshold;
					compatible = "qcom,bcl-v5";
				};

				qcom,leds@ef00 {
					reg = <0xef00>;
					compatible = "qcom,tri-led";

					red {
						label = "red";
						pwms = <0x4d8 0 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <0>;
					};

					green {
						label = "green";
						pwms = <0x4d8 1 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <1>;
					};

					blue {
						label = "blue";
						pwms = <0x4d8 2 0xf4240>;
						linux,default-trigger = "timer";
						led-sources = <2>;
					};
				};

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					interrupts = <0x2 0xa 0x0 0x3>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pm8350c-gpio";

					cps_det_default {
						bias-disable;
						function = "normal";
						input-enable;
						pins = "gpio1";
					};

					panel_xa2_ze01_esd_1_active {
						bias-disable;
						qcom,drive-strength = <0>;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					detect_conn_pm_setting {
						bias-disable;
						power-source = <0>;
						function = "normal";
						input-enable;
						pins = "gpio3";
					};

					panel_xa2_ze01_esd_1_suspend {
						bias-disable;
						qcom,drive-strength = <0>;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					ant_connection_status {
						bias-pull-down;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio9";
					};

					panel_xa2_bq01_esd_1_suspend {
						bias-disable;
						qcom,drive-strength = <0>;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					hall2_default {
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio6";
						bias-pull-up;
					};

					panel_xa2_bq01_esd_1_active {
						bias-disable;
						qcom,drive-strength = <0>;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio4";
					};

					if_pmic_irq {
						bias-disable;
						qcom,drive-strength = <0>;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio5";
					};

					cps_pdrc_default {
						bias-disable;
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio8";
					};

					lcd_backlight_ctrl {

						lcd_backlight_ctrl_default {
							input-disable;
							output-enable;
							bias-disable;
							qcom,drive-strength = <2>;
							power-source = <1>;
							function = "func1";
							pins = "gpio8";
						};
					};

					eusb2_reset_ctrl {

						eusb2_reset_ctrl_default {
							output-enable;
							bias-disable;
							qcom,drive-strength = <2>;
							power-source = <1>;
							function = "normal";
							input-enable;
							pins = "gpio7";
						};
					};
				};

				qcom,flash_led@ee00 {
					reg = <0xee00>;
					interrupts = <0x2 0xee 0x0 0x1 0x2 0xee 0x3 0x1 0x2 0xee 0x4 0x1>;
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					qcom,thermal-derate-current = <200 500>;
					status = "ok";
					qcom,hw-strobe-gpios = <0x4cf 1 0>;
					compatible = "qcom,pm8350c-flash-led";

					qcom,led_switch_0 {
						label = "switch";
						qcom,led-name = "led:switch_0";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <9>;
					};

					qcom,torch_2 {
						label = "torch";
						qcom,led-name = "led:torch_2";
						qcom,default-led-trigger = "torch2_trigger";
						qcom,max-current-ma = <&funnel_aoss_in_funnel_qdss>;
						qcom,id = <2>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,led_switch_1 {
						label = "switch";
						qcom,led-name = "led:switch_1";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <6>;
					};

					qcom,torch_0 {
						label = "torch";
						qcom,led-name = "led:torch_0";
						qcom,default-led-trigger = "torch0_trigger";
						qcom,max-current-ma = <&funnel_aoss_in_funnel_qdss>;
						qcom,id = <0>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_1 {
						label = "flash";
						qcom,led-name = "led:flash_1";
						qcom,default-led-trigger = "flash1_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <1>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_3 {
						label = "torch";
						qcom,led-name = "led:torch_3";
						qcom,default-led-trigger = "torch3_trigger";
						qcom,max-current-ma = <&funnel_aoss_in_funnel_qdss>;
						qcom,id = <3>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,led_switch_2 {
						label = "switch";
						qcom,led-name = "led:switch_2";
						qcom,symmetry-en;
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <15>;
					};

					qcom,flash_3 {
						label = "flash";
						qcom,led-name = "led:flash_3";
						qcom,default-led-trigger = "flash3_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <3>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_2 {
						label = "flash";
						qcom,led-name = "led:flash_2";
						qcom,default-led-trigger = "flash2_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <2>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,torch_1 {
						label = "torch";
						qcom,led-name = "led:torch_1";
						qcom,default-led-trigger = "torch1_trigger";
						qcom,max-current-ma = <&funnel_aoss_in_funnel_qdss>;
						qcom,id = <1>;
						qcom,ires-ua = <0x30d4>;
					};

					qcom,flash_0 {
						label = "flash";
						qcom,led-name = "led:flash_0";
						qcom,default-led-trigger = "flash0_trigger";
						qcom,max-current-ma = <0x5dc>;
						qcom,id = <0>;
						qcom,duration-ms = <0x500>;
						qcom,ires-ua = <0x30d4>;
					};
				};

				pwms@e800 {
					reg-names = "lpg-base";
					reg = <0xe800>;
					nvmem-names = "lpg_chan_sdam", "lut_sdam";
					qcom,lut-patterns = <0 10 20 30 40 50 60 70 80 90 100 90 80 70 60 50 40 30 20 10 0>;
					qcom,lut-sdam-base = <69>;
					qcom,tick-duration-us = <0x1f40>;
					#pwm-cells = <2>;
					nvmem = <0x4d6 0x4d7>;
					compatible = "qcom,pwm-lpg";
					qcom,num-lpg-channels = <3>;

					lpg@2 {
						qcom,ramp-low-index = <0>;
						qcom,lpg-chan-id = <2>;
						qcom,lpg-sdam-base = <86>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-high-index = <19>;
					};

					lpg@3 {
						qcom,ramp-low-index = <0>;
						qcom,lpg-chan-id = <3>;
						qcom,lpg-sdam-base = <100>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-high-index = <19>;
					};

					lpg@1 {
						qcom,ramp-low-index = <0>;
						qcom,lpg-chan-id = <1>;
						qcom,lpg-sdam-base = <72>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-step-ms = <100>;
						qcom,ramp-high-index = <19>;
					};
				};

				pwms@eb00 {
					reg-names = "lpg-base";
					reg = <0xeb00>;
					#pwm-cells = <2>;
					compatible = "qcom,pwm-lpg";
					qcom,num-lpg-channels = <1>;
				};
			};

			qcom,pmr735a@4 {
				reg = <4 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x4 0xa 0x0 0x3>;
					io-channels = <0x4c7 0x403>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pmr735a-gpio";
				};
			};

			qcom,pm8350b@3 {
				reg = <3 0>;
				#size-cells = <0>;
				status = "disabled";
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				bcl@4700 {
					#thermal-sensor-cells = <1>;
					reg = <0x4700 256>;
					interrupts = <0x3 0x47 0x0 0x0 0x3 0x47 0x1 0x0 0x3 0x47 0x2 0x0>;
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					qcom,pmic7-threshold;
					compatible = "qcom,bcl-v5";
				};

				bcl-soc {
					#thermal-sensor-cells = <0>;
					compatible = "qcom,msm-bcl-soc";
				};

				qcom,pbs@1900 {
					reg = <0x1900>;
					compatible = "qcom,qpnp-pbs";
				};

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x3 0xa 0x0 0x3>;
					io-channels = <0x4c7 771>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pm8350b-gpio";
				};

				qcom,amoled-ecm@f900 {
					reg = <0xf900>;
					nvmem-names = "amoled-ecm-sdam0", "amoled-ecm-sdam1", "amoled-ecm-sdam2";
					interrupts = <0x0 0x7c 0x1 0x1 0x0 0x7d 0x1 0x1 0x0 0x98 0x1 0x1>;
					interrupt-names = "ecm-sdam0", "ecm-sdam1", "ecm-sdam2";
					nvmem = <0x4de 0x4df 0x4e0>;
					compatible = "qcom,amoled-ecm";
				};

				qcom,hv-haptics@f000 {
					qcom,drv-sig-shape = <1>;
					reg = <0xf000 0xf100 0xf200>;
					nvmem-names = "hap_cfg_sdam";
					qcom,brake-mode = <1>;
					interrupts = <0x3 0xf0 0x1 0x1>;
					interrupt-names = "fifo-empty";
					qcom,lra-period-us = <0x1a0b>;
					nvmem-cell-names = "hap_cl_brake";
					qcom,pbs-client = <0x4dd>;
					nvmem = <0x4dc>;
					nvmem-cells = <0x4db>;
					status = "ok";
					qcom,brake-pattern = [ff 3f 1f];
					qcom,vmax-mv = <0xe10>;
					qcom,brake-sig-shape = <1>;
					compatible = "qcom,hv-haptics";

					effect_2 {
						qcom,effect-id = <2>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};

					qcom,hap-swr-slave-reg {
						regulator-name = "hap-swr-slave-reg";
					};

					effect_4 {
						qcom,effect-id = <4>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};

					effect_1 {
						qcom,effect-id = <1>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};

					effect_3 {
						qcom,effect-id = <3>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};

					effect_0 {
						qcom,effect-id = <0>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-preload;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};

					effect_5 {
						qcom,effect-id = <5>;
						qcom,wf-brake-pattern = [00 00 00];
						qcom,wf-pattern-period-us = <0x1a0b>;
						qcom,wf-vmax-mv = <0xe10>;
						qcom,wf-auto-res-disable;
						qcom,wf-pattern-data = <31 0 0 63 0 0 95 0 0 127 0 0 383 0 0 351 0 0 319 0 0 287 0 0>;
					};
				};

				qcom,amoled {
					#size-cells = <0>;
					#address-cells = <1>;
					compatible = "qcom,qpnp-amoled-regulator";

					ibb@f800 {
						reg-names = "ibb_base";
						reg = <0xf800>;
						regulator-allow-set-load;
						regulator-name = "ibb";
						qcom,swire-control;
						regulator-max-microvolt = <6600000>;
						regulator-min-microvolt = <1400000>;
					};

					ab@f900 {
						reg-names = "ab_base";
						reg = <0xf900>;
						regulator-name = "ab";
						qcom,swire-control;
						regulator-max-microvolt = <5200000>;
						regulator-min-microvolt = <4600000>;
					};

					oledb@fa00 {
						reg-names = "oledb_base";
						reg = <0xfa00>;
						regulator-name = "oledb";
						qcom,swire-control;
						regulator-max-microvolt = <8000000>;
						regulator-min-microvolt = <5000000>;
					};
				};
			};

			qcom,pm8350@1 {
				reg = <1 0>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-pmic";

				qcom,temp-alarm@a00 {
					#thermal-sensor-cells = <0>;
					reg = <0xa00>;
					io-channel-names = "thermal";
					interrupts = <0x1 0xa 0x0 0x3>;
					io-channels = <0x4c7 259>;
					compatible = "qcom,spmi-temp-alarm";
				};

				pinctrl@8800 {
					#interrupt-cells = <2>;
					reg = <0x8800>;
					interrupt-controller;
					gpio-controller;
					#gpio-cells = <2>;
					compatible = "qcom,pm8350-gpio";

					motor-int {
						power-source = <1>;
						function = "normal";
						input-enable;
						pins = "gpio9";
						bias-pull-up;
					};

					chg_thm {

						chg_thm_default {
							bias-high-impedance;
							function = "normal";
							pins = "gpio1";
						};
					};

					wpc_thm {

						wpc_thm_default {
							bias-high-impedance;
							function = "normal";
							pins = "gpio3";
						};
					};

					key_vol_up {

						key_vol_up_default {
							power-source = <1>;
							function = "normal";
							input-enable;
							pins = "gpio6";
							bias-pull-up;
						};
					};

					gpio2_adc {

						gpio2_adc_default {
							bias-high-impedance;
							function = "normal";
							pins = "gpio2";
						};
					};
				};
			};
		};

		eusb2_phy0: hsphy@88e3000 {
			clock-names = "ref_clk_src", "ref_clk";
			reg-names = "eusb2_phy_base", "eud_enable_reg", "eud_detect_reg";
			dummy-supply = <0x4fc>;
			vdda12-supply = <&L10C>;
			reg = <0x88e3000 340 0x88e2000 4 0xc276000 4>;
			clocks = <0x20 0x0 0x24 0x1f>;
			vdd-supply = <&L5B>;
			reset-names = "phy_reset";
			resets = <36 21>;
			qcom,vdd-voltage-level = <0 880000 880000>;
			usb-repeater = <0x4fc>;
			compatible = "qcom,usb-snps-eusb2-phy";
		};

		stub_codec: qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
		};

		tpdm_spss: tpdm@10880000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10880000 0x1000>;
			atid = <70>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-spss";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_apss: funnel@13810000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x13810000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-apss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		csr: csr@10001000 {
			reg-names = "csr-base";
			qcom,usb-bam-support;
			reg = <0x10001000 0x1000>;
			qcom,blk-size = <1>;
			qcom,hwctrl-set-support;
			coresight-name = "coresight-csr";
			qcom,set-byte-cntr-support;
			compatible = "qcom,coresight-csr";
		};

		tpda_spss: tpda@10882000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <0 32>;
			reg-names = "tpda-base";
			reg = <0x10882000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <0 32>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <70>;
			status = "disabled";
			coresight-name = "coresight-tpda-spss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qmp_tme: qcom,qmp-tme {
			qcom,early-boot;
			mbox-desc-offset = <0>;
			interrupt-parent = <&ipcc_mproc>;
			#mbox-cells = <1>;
			label = "tme";
			interrupts = <0x17 0x0 0x1>;
			mbox-names = "tme_qmp";
			mboxes = <144 23 0>;
			priority = <0>;
			qcom,remote-pid = <14>;
			compatible = "qcom,qmp-mbox";
		};

		ss_mafpc_FAB_dtsi {
			samsung,mafpc_check_tx_post_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0xabf0007 0xff000010 41 0x1000000 0x28700 0x29010000 634 0x21290100 2 0xdd012901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,mafpc_setting_pre_revA = [29 01 00 00 01 00 02 75 40 29 01 00 00 00 00 02 87 00];
			samsung,mafpc_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 87 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "mafpc_FAB_dtsi";
			samsung,mafpc_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 2d 87 11 09 0f 00 00 81 81 81 ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff f0 f0 ff 29 01 00 00 00 00 02 7a 00 29 01 00 00 22 00 02 dd 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,support_mafpc;
			samsung,mafpc_crc_pass_data = [58 17];
			samsung,mafpc_brightness_scale_revA = [29 00 00 00 00 00 03 b0 08 87 29 00 00 00 00 00 04 87 ff ff ff];
			samsung,mafpc_on_revA = <0x29010000 1008 0x5a5a2901 0 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0 0x3f0a5a5>;
			samsung,mafpc_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,mafpc_on_factory_revA = <0x29010000 1008 0x5a5a2901 0 0x2d871109 0xf000081 0x8181ffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xfffffff0 0xf0ff2901 0 0x3f0a5a5>;
			samsung,mafpc_setting_post_revA = [29 01 00 00 00 00 02 75 01];
		};

		cpuss-sleep-stats@17800054 {
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
			num-cpus = <8>;
			reg = <0x17800054 4 0x17810054 4 0x17820054 4 0x17830054 4 0x17840054 4 0x17850054 4 0x17860054 4 0x17870054 4 0x178a0098 4 0x178c0000 0x10000>;
			compatible = "qcom,cpuss-sleep-stats";
		};

		modem_etm0 {
			atid = <36 37>;
			qcom,inst-id = <2>;
			coresight-name = "coresight-modem-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		smem: qcom,smem {
			memory-region = <&smem_mem>;
			hwlocks = <173 3>;
			compatible = "qcom,smem";
		};

		reboot_reason {
			nvmem-cell-names = "restart_reason";
			nvmem-cells = <0x4e7>;
			compatible = "qcom,reboot-reason";
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			apc1_cluster: qcom,apc1-cluster {
				qcom,cpus = <25 28>;
				#cooling-cells = <2>;
			};
		};

		sensor_stm: sensor_stm {
			atid = <23>;
			qcom,dummy-source;
			coresight-name = "coresight-sensor-stm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se19_spi: spi@890000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			sec,pinctrl_skip_sleep;
			spi-max-frequency = <0x2faf080>;
			reg = <0x890000 0x4000>;
			pinctrl-1 = <0x552 0x553 0x554 0x555>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x80 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x24a 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-2 = <0x556 0x557 0x558 0x559>;
			pinctrl-0 = <0x552 0x553 0x554 0x555>;
			dmas = <258 0 4 1 64 0 258 1 4 1 64 0>;
			sec,pinctrl_active;
			pinctrl-names = "default", "sleep", "active", "suspend";
			#size-cells = <0>;
			pinctrl-3 = <0x55a 0x55b 0x55c 0x55d>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";

			ese_spi@0 {
				spi-max-frequency = <0x1312d00>;
				reg = <0>;
				nxp,nfcc = <0x55e>;
				p61,ap_vendor = "qualcomm";
				compatible = "p61";
			};
		};

		apss_cti2: cti@13900000 {
			clock-names = "apb_pclk";
			reg = <0x13900000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		ssc_cti1: cti@10b21000 {
			clock-names = "apb_pclk";
			reg = <0x10b21000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,csid0@acb7000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "csid", "csid_top", "rt_wrapper";
			reg = <0xacb7000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x0 0x1d0 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xb7000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			shared-clks = <1 0 0>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		tpdm_prng: tpdm@10841000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10841000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-prng";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_sdcc4: tpdm@10c20000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c20000 0x1000>;
			atid = <75>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-sdcc-4";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		gpu_isdb_cti: cti@10961000 {
			clock-names = "apb_pclk";
			reg = <0x10961000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		ete4 {
			atid = <5>;
			qcom,skip-power-up;
			cpu = <25>;
			coresight-name = "coresight-ete4";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		cpu6: cti@12070000 {
			clock-names = "apb_pclk";
			reg = <0x12070000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu6";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se5_spi: spi@994000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x994000 0x4000>;
			pinctrl-1 = <&qupv3_se5_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x60 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25e 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se5_spi_active>;
			dmas = <199 0 5 1 64 0 199 1 5 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		qcom_memlat: qcom,memlat {
			compatible = "qcom,memlat";

			qcom_ddrqos_dcvs_hw: ddrqos {
				qcom,miss-ev = <0x1000>;
				qcom,target-dev = <81>;
				qcom,sampling-path = <82>;
				compatible = "qcom,memlat-grp";

				ddrqos_prime_latfloor: prime-latfloor {
					qcom,cpulist = <28>;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0 0x2b1100 1>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				ddrqos_gold_lat: gold {
					qcom,cpulist = <25 26 27 28>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0 0x2b1100 1>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			qcom_llcc_dcvs_hw: llcc {
				qcom,miss-ev = <55>;
				qcom,target-dev = <77>;
				qcom,sampling-path = <78>;
				compatible = "qcom,memlat-grp";

				ddrqos_gold_lat: gold {
					qcom,cpulist = <25 26 27 28>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x493e0 0x10fe00 0x71c50 0x143700 0x927c0 0x1cb600 0xc4c70 0x274200 0xe3c88 0x2db400 0x104410>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold-compute {
					qcom,compute-mon;
					qcom,cpulist = <25 26 27 28>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x493e0 0x2db400 0x927c0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <21 22 23 24>;
					qcom,cpufreq-memfreq-tbl = <0x87f00 0x493e0 0x15f900 0x71c50 0x1b8a00 0x927c0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			qcom_l3_dcvs_hw: l3 {
				qcom,miss-ev = <23>;
				qcom,target-dev = <79>;
				qcom,sampling-path = <80>;
				compatible = "qcom,memlat-grp";

				ddrqos_gold_lat: gold {
					qcom,cpulist = <25 26 27>;
					qcom,cpufreq-memfreq-tbl = <0x9ab00 0x7e900 0xd7a00 0x96000 0x10fe00 0xdc500 0x143700 0xf3c00 0x193200 0x135600 0x1e7800 0x168f00 0x258000 0x185100 0x274200 0x1a1300 0x286e00 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime-compute {
					qcom,compute-mon;
					qcom,cpulist = <28>;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0x4b000 0x2db400 0x1a1300>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime {
					qcom,cpulist = <28>;
					qcom,cpufreq-memfreq-tbl = <0xc0300 0x7e900 0xe1000 0x96000 0x11df00 0xdc500 0x156300 0xf3c00 0x193200 0x135600 0x1e7800 0x168f00 0x25cb00 0x185100 0x2b1100 0x1a1300 0x2c8800 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <21 22 23 24>;
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x4b000 0x6bd00 0x62700 0x87f00 0x7e900 0xa8c00 0xad700 0xc4e00 0xc4e00 0xe5b00 0xdc500 0x101d00 0xf3c00 0x114900 0x106800 0x143700 0x135600 0x15f900 0x168f00 0x17bb00 0x185100 0x197d00 0x1a1300 0x1d4c00 0x1b86e0>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				qcom,miss-ev = <0x1000>;
				qcom,target-dev = <75>;
				qcom,sampling-path = <76>;
				compatible = "qcom,memlat-grp";

				ddrqos_prime_latfloor: prime-latfloor {
					qcom,cpulist = <28>;
					qcom,cpufreq-memfreq-tbl = <0x278d00 0x858b8 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				ddrqos_gold_lat: gold {
					qcom,cpulist = <25 26 27>;
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x143700 0x17ba38 0x1cb600 0x1febe0 0x274200 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				gold-compute {
					qcom,compute-mon;
					qcom,cpulist = <25 26 27 28>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x858b8 0x2db400 0x17ba38>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				prime {
					qcom,cpulist = <28>;
					qcom,cpufreq-memfreq-tbl = <0xc0300 0x858b8 0xfd200 0xbb800 0x13a100 0x17ba38 0x1cb600 0x1febe0 0x278d00 0x29bf80 0x2db400 0x30c460>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};

				silver {
					qcom,cpulist = <21 22 23 24>;
					qcom,cpufreq-memfreq-tbl = <0x114900 0x858b8 0x15f900 0xbb800 0x197d00 0x17ba38>;
					qcom,sampling-enabled;
					compatible = "qcom,memlat-mon";
				};
			};
		};

		slpi_pas: remoteproc-slpi@02400000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <384 0>;
			reg-names = "cx", "mx", "sensor_vdd", "subsensor_vdd";
			subsensor_vdd-uV-uA = <0x1b7740 0>;
			memory-region = <&slpi_mem>;
			cx-uV-uA = <384 0>;
			cx-supply = <&pm8350_l8_level>;
			interrupts-extended = <0x42 0x9 0x1 0xb2 0x0 0x0 0xb2 0x2 0x0 0xb2 0x1 0x0 0xb2 0x3 0x0>;
			reg = <0x2400000 0x10000>;
			clocks = <0x20 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			sensor_vdd-uV-uA = <0x1b7740 0>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <&aoss_qmp>;
			subsensor_vdd-supply = <0x5b4>;
			mx-supply = <&L1H_LEVEL>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <179 0>;
			sensor_vdd-supply = <&pm8350c_l2>;
			status = "ok";
			compatible = "qcom,waipio-slpi-pas";

			glink_edge: glink-edge {
				qcom,glink-label = "dsps";
				interrupt-parent = <&ipcc_mproc>;
				transport = "smem";
				label = "slpi";
				interrupts = <0x4 0x0 0x1>;
				mbox-names = "dsps_smem";
				mboxes = <144 4 0>;
				qcom,remote-pid = <3>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				qcom,slpi_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,net-id = <2>;
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
					qcom,low-latency;
				};
			};
		};

		qcom_cedev: qcedev@1de0000 {
			interconnect-names = "data_path";
			dma-coherent;
			reg-names = "crypto-base", "crypto-bam-base";
			qcom,bam-ee = <0>;
			iommus = <92 0x584 17>;
			qcom,ce-hw-instance = <0>;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			qcom,smmu-s1-enable;
			interrupts = <0x0 0x110 0x4>;
			qcom,ce-device = <0>;
			qcom,bam-pipe-pair = <2>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,ce-hw-shared;
			qcom,no-clock-support;
			qcom,iommu-dma = "atomic";
			compatible = "qcom,qcedev";

			qcom_cedev_ns_cb {
				dma-coherent;
				iommus = <92 0x588 0 92 0x59a 0 92 0x59f 0 92 0x598 5>;
				label = "ns_context";
				compatible = "qcom,qcedev,context-bank";
			};

			qcom_cedev_s_cb {
				iommus = <92 0x592 0 92 0x597 0 92 0x59b 0 92 0x59e 0>;
				label = "secure_context";
				qcom,iommu-vmid = <9>;
				qcom,secure-context-bank;
				compatible = "qcom,qcedev,context-bank";
			};
		};

		qupv3_se11_spi: spi@a8c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa8c000 0x4000>;
			pinctrl-1 = <&qupv3_se11_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6e 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x164 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se11_spi_active>;
			dmas = <228 0 3 1 64 0 228 1 3 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		tsens0: thermal-sensor@c263000 {
			#thermal-sensor-cells = <1>;
			reg = <0xc263000 511 0xc222000 511>;
			interrupts = <0x0 0x1fa 0x4 0x0 0x1fc 0x4>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <16>;
			compatible = "qcom,tsens-v2";
		};

		ete2 {
			atid = <3>;
			qcom,skip-power-up;
			cpu = <23>;
			coresight-name = "coresight-ete2";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom_pmu: qcom,pmu {
			qcom,pmu-events-tbl = <8 255 2 255 17 255 1 255 23 255 255 255 55 255 255 255 0x1000 255 255 255>;
			qcom,long-counter;
			compatible = "qcom,pmu";
		};

		modem_pas: remoteproc-mss@04080000 {
			interconnect-names = "rproc_ddr", "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <384 0x186a0>;
			reg-names = "cx", "mx";
			memory-region = <&mpss_mem>;
			cx-uV-uA = <384 0x186a0>;
			cx-supply = <30>;
			interrupts-extended = <0x1 0x0 0x108 0x1 0x9f 0x0 0x0 0x9f 0x2 0x0 0x9f 0x1 0x0 0x9f 0x3 0x0 0x9f 0x7 0x0>;
			reg = <0x4080000 0x10000>;
			clocks = <0x20 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interconnects = <0x46 0x3 0x46 0x200 0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <&aoss_qmp>;
			mx-supply = <&S4C_LEVEL>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <160 0>;
			status = "ok";
			compatible = "qcom,cape-modem-pas";

			glink_edge: glink-edge {
				qcom,glink-label = "mpss";
				interrupt-parent = <&ipcc_mproc>;
				transport = "smem";
				label = "modem";
				interrupts = <0x2 0x0 0x1>;
				mbox-names = "mpss_smem";
				mboxes = <144 2 0>;
				qcom,remote-pid = <1>;

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 2>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
					qcom,low-latency;
				};
			};
		};

		qcom,spcom {
			qcom,rproc-handle = <&spss_pas>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <25>;
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0>;
			qcom,boot-enabled;
			qcom,spcom-sp2soc-rmb-initdone-bit = <24>;
			status = "ok";
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			compatible = "qcom,spcom";
		};

		gpu_cc_gx_sw_reset: syscon@3d99058 {
			reg = <0x3d99058 4>;
			compatible = "syscon";
		};

		samsung,fsimd_debug {
			sec,debug_level = <0x494d 0x4948>;
			status = "okay";
			compatible = "samsung,fsimd_debug";
		};

		qmi_tmd: qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			cdsp_sw: cdsp {
				qcom,instance-id = <67>;

				cdsp_sw: cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <2>;
				};

				cdsp_hw: cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <2>;
				};
			};

			modem {
				qcom,instance-id = <0>;

				mmw3_dsc: mmw3_dsc_kr {
					qcom,qmi-dev-name = "mmw3_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr0_dsc: pa_lte_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
					#cooling-cells = <2>;
				};

				modem_vdd: modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_scg_dsc: pa_nr_sdr1_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr1_dsc: pa_nr_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
					#cooling-cells = <2>;
				};

				modem_lte_dsc: mmodem_lte_dsc_kr {
					qcom,qmi-dev-name = "modem_lte_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_dsc: pa_nr_sdr0_dsc_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_dsc: modem_nr_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_dsc";
					#cooling-cells = <2>;
				};

				pa_lte_sdr1_dsc: pa_lte_sdr1_dsc_kr {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
					#cooling-cells = <2>;
				};

				pa_nr_sdr0_scg_dsc: pa_nr_sdr0_scg_kr {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
					#cooling-cells = <2>;
				};

				sdr1_lte_dsc: sdr1_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
					#cooling-cells = <2>;
				};

				qmi_wlan: wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <2>;
				};

				mmw_ific_dsc: mmw_ific_dsc_kr {
					qcom,qmi-dev-name = "mmw_ific_dsc";
					#cooling-cells = <2>;
				};

				mmw1_dsc: mmw1_dsc_kr {
					qcom,qmi-dev-name = "mmw1_dsc";
					#cooling-cells = <2>;
				};

				modem_nr_scg_dsc: modem_nr_scg_dsc_kr {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
					#cooling-cells = <2>;
				};

				sdr0_nr_dsc: sdr0_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
					#cooling-cells = <2>;
				};

				mmw2_dsc: mmw2_dsc_kr {
					qcom,qmi-dev-name = "mmw2_dsc";
					#cooling-cells = <2>;
				};

				sdr1_nr_dsc: sdr1_nr_dsc_kr {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
					#cooling-cells = <2>;
				};

				sdr0_lte_dsc: sdr0_lte_dsc_kr {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
					#cooling-cells = <2>;
				};

				mmw0_dsc: mmw0_dsc_kr {
					qcom,qmi-dev-name = "mmw0_dsc";
					#cooling-cells = <2>;
				};
			};

			modem_usr {
				qcom,instance-id = <0>;

				pa_nr_sdr1_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				pa_nr_sdr0_scg_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				sdr0_nr_dsc {
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				mmw3_dsc {
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmodem_lte_dsc {
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				mmw1_dsc {
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw_ific_dsc {
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};

				pa_lte_sdr1_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				sdr1_lte_dsc {
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				pa_nr_sdr0_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_lte_sdr0_dsc {
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_nr_sdr1_dsc {
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				modem_nr_dsc {
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				sdr1_nr_dsc {
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				mmw2_dsc {
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				sdr0_lte_dsc {
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				mmw0_dsc {
					qcom,qmi-dev-name = "mmw0_dsc";
				};
			};
		};

		display_gpio_regulator@1 {
			enable-active-high;
			regulator-boot-on;
			regulator-name = "display_panel_avdd";
			regulator-enable-ramp-delay = <&qupv3_se9_i2c_sleep>;
			qcom,proxy-consumer-enable;
			proxy-supply = <0x524>;
			regulator-max-microvolt = <5500000>;
			regulator-min-microvolt = <5500000>;
			compatible = "qti-regulator-fixed";
		};

		google,debug-kinfo {
			memory-region = <0x574>;
			status = "okay";
			compatible = "google,debug-kinfo";
		};

		clock_gcc: clock-controller@100000 {
			clock-names = "bi_tcxo", "sleep_clk";
			reg-names = "cc_base";
			reg = <0x100000 0x1f4200>;
			clocks = <0x20 0x0 0x21>;
			vdd_cx-supply = <30>;
			#clock-cells = <1>;
			#reset-cells = <1>;
			vdd_mxa-supply = <31>;
			compatible = "qcom,cape-gcc", "syscon";
		};

		samsung,upload_cause {
			sec,panic_notifier-priority = <&qupv3_se14_spi_sleep>;
			status = "okay";
			compatible = "samsung,upload_cause";

			samsung,qcom-upload_cause {
				status = "okay";
				compatible = "samsung,qcom-upload_cause";
			};
		};

		gpio_keys {
			label = "gpio-keys";
			pinctrl-0 = <0x4f9>;
			pinctrl-names = "default";
			compatible = "gpio-keys";

			vol_up {
				gpio-key,wakeup;
				linux,can-disable;
				label = "volume_up";
				gpios = <0x4fa 6 1>;
				linux,code = <115>;
				linux,input-type = <1>;
				debounce-interval = <15>;
			};
		};

		qcom,cpufreq-cdev {
			qcom,cpus = <21 25 28>;
			compatible = "qcom,cpufreq-cdev";
		};

		tpda_dl_south: tpda@109c1000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <2 32>;
			reg-names = "tpda-base";
			reg = <0x109c1000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <1 32>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <75>;
			coresight-name = "coresight-tpda-dl_south";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		swao_cti: cti@10b00000 {
			clock-names = "apb_pclk";
			reg = <0x10b00000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			qcom,extended_cti;
			coresight-name = "coresight-cti-swao_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		ipcc_self_ping_slpi: ipcc-self-ping-slpi {
			interrupts-extended = <0x90 0x4 0x3 0x4>;
			mboxes = <144 4 3>;
			compatible = "qcom,ipcc-self-ping";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <586 0>;
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
		};

		tcsr_mutex: hwlock {
			syscon = <171 0 0x1000>;
			#hwlock-cells = <1>;
			compatible = "qcom,tcsr-mutex";
		};

		ddr_dl_0_cti_1: cti@10d03000 {
			clock-names = "apb_pclk";
			reg = <0x10d03000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,dsi-display@3 {
			label = "Q4_S6E3FAC_AMB619BR01";
		};

		i3c0: i3c-master@880000 {
			qcom,ibi-ctrl-id = <15>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			interrupts-extended = <0x1 0x0 0x175 0x4 0x42 0x23 0x4 0x42 0x22 0x4>;
			reg = <0x880000 0x4000 0xecb0000 0x10000>;
			pinctrl-1 = <&qupv3_se15_i3c_sleep>;
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-2 = <&qupv3_se15_i3c_disable>;
			pinctrl-0 = <&qupv3_se15_i3c_active>;
			pinctrl-names = "default", "sleep", "disable";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <3>;
			compatible = "qcom,geni-i3c";
		};

		tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		qcom,jpegenc@ac2a000 {
			nrt-device;
			src-clock-name = "jpegenc_clk_src";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-cntl-level = "nominal";
			reg-names = "jpege_hw";
			cam_hw_pid = <12 14>;
			reg = <0xac2a000 0x1000>;
			clocks = <0x27 0x4b 0x27 0x4a>;
			interrupts = <0x0 0x1da 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "jpeg";
			regulator-names = "gdsc";
			reg-cam-base = <0x2a000>;
			clock-rates = <0x23c34600 0>;
			cell-index = <0>;
			cam_hw_rd_mid = <0>;
			shared-clks = <1 0>;
			status = "ok";
			cam_hw_wr_mid = <1>;
			compatible = "qcom,cam_jpeg_enc";
		};

		spmi0_debug_bus: qcom,spmi-debug@10b14000 {
			clock-names = "core_clk";
			reg-names = "core", "fuse";
			reg = <0x10b14000 96 0x221c8784 4>;
			clocks = <&aoss_qmp>;
			qcom,fuse-enable-bit = <18>;
			depends-on-supply = <&spmi1_bus>;
			#size-cells = <0>;
			depends-on2-supply = <&smb1394_glink_debug>;
			#address-cells = <2>;
			compatible = "qcom,spmi-pmic-arb-debug";

			qcom,pmr735b-debug@5 {
				qcom,can-sleep;
				reg = <5 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350-debug@1 {
				qcom,can-sleep;
				reg = <1 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350b-debug@3 {
				qcom,can-sleep;
				reg = <3 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8350c-debug@2 {
				qcom,can-sleep;
				reg = <2 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8450-debug@7 {
				qcom,can-sleep;
				reg = <7 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8010-debug@8 {
				qcom,can-sleep;
				reg = <8 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pm8010-debug@9 {
				qcom,can-sleep;
				reg = <9 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pmr735a-debug@4 {
				qcom,can-sleep;
				reg = <4 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};

			qcom,pmk8350-debug@0 {
				qcom,can-sleep;
				reg = <0 0>;
				#size-cells = <0>;
				#address-cells = <2>;
				compatible = "qcom,spmi-pmic";
			};
		};

		cortex_m3: cti@10b13000 {
			clock-names = "apb_pclk";
			reg = <0x10b13000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-cortex_m3";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		stm: stm@10002000 {
			clock-names = "apb_pclk";
			reg-names = "stm-base", "stm-stimulus-base";
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			atid = <16>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb962>;
			coresight-name = "coresight-stm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ete6 {
			atid = <7>;
			qcom,skip-power-up;
			cpu = <27>;
			coresight-name = "coresight-ete6";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_gpu: tpdm@10900000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10900000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-gpu";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,cpas-cdm0@ac24000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "svs";
			reg-names = "cpas-cdm";
			cam_hw_pid = <24>;
			reg = <0xac24000 1024>;
			label = "cpas-cdm";
			clocks = <0x27 0xc>;
			interrupts = <0x0 0x1cd 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "cpas-cdm";
			regulator-names = "gdsc";
			reg-cam-base = <0x24000>;
			cdm-client-names = "ife3", "ife4", "ife5", "ife6", "ife7";
			clock-rates = <0>;
			cell-index = <0>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <64 0 0 0>;
			status = "ok";
			cam-hw-mid = <0>;
			compatible = "qcom,cam-cpas-cdm2_1";
		};

		tpdm_turing_llm: tpdm_turing_llm {
			atid = <78>;
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-turing-llm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,sde_rscc@af20000 {
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-data-bus1";
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			reg-names = "drv", "wrapper";
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			clocks = <0x26 0x49 0x26 0x40 0x26 0x48>;
			vdd-supply = <44>;
			interconnects = <0x340 0x3e9 0x46 0x5e8 0x340 0x3e9 0x46 0x5e8>;
			cell-index = <0>;
			qcom,sde-dram-channels = <2>;
			qcom,msm-bus,active-only;
			qcom,sde-rsc-version = <4>;
			compatible = "qcom,sde-rsc";
		};

		tpda_dl_center: tpda@10c2e000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <5 32 6 32 7 32 9 32 10 32 12 32 15 32 17 32 20 32 21 32 25 32 26 32>;
			reg-names = "tpda-base";
			reg = <0x10c2e000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <7 32 8 32 10 32 13 64 14 64 16 32 19 64 22 32 23 32 25 64 27 64>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <78>;
			coresight-name = "coresight-tpda-dl_center";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@7 {
					reg = <7>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@a {
					reg = <10>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@19 {
					reg = <25>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1a {
					reg = <26>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@e {
					reg = <14>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@d {
					reg = <13>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@9 {
					reg = <9>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@17 {
					reg = <23>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@8 {
					reg = <8>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@13 {
					reg = <19>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@11 {
					reg = <17>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@c {
					reg = <12>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@5 {
					reg = <5>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@f {
					reg = <15>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@14 {
					reg = <20>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@10 {
					reg = <16>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1b {
					reg = <27>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@16 {
					reg = <22>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@15 {
					reg = <21>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_dl_south: funnel@109c2000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x109c2000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-dl_south";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
			qcom,msm-dai-q6-dev-id = <0x5002>;
			compatible = "qcom,msm-dai-q6-spdif";
		};

		qupv3_se20_i2c: i2c@894000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x894000 0x4000>;
			pinctrl-1 = <&qupv3_se20_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x24b 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se20_i2c_active>;
			dmas = <258 0 5 3 64 0 258 1 5 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		trans_loopback: qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
		};

		adsp-sleepmon {
			qcom,wait_time_lpi = <15>;
			qcom,wait_time_lpm = <15>;
			qcom,rproc-handle = <&adsp_pas>;
			qcom,enable_panic_lpi;
			qcom,enable_panic_lpm;
			compatible = "qcom,adsp-sleepmon";
		};

		ssc_etm0 {
			atid = <34>;
			qcom,inst-id = <8>;
			coresight-name = "coresight-ssc-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		apps_smmu: apps-smmu@15000000 {
			#iommu-cells = <2>;
			dma-coherent;
			reg-names = "base", "tcu-base";
			qcom,context-fault-retry;
			reg = <0x15000000 0x100000 0x151ce000 32>;
			ranges;
			qcom,num-smr-override = <120>;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c3 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4 0x0 0x2b9 0x4>;
			qcom,use-3-lvl-tables;
			qcom,skip-init;
			qcom,num-context-banks-override = <78>;
			#size-cells = <1>;
			qcom,handoff-smrs = <0x2800 0x402>;
			#address-cells = <1>;
			#global-interrupts = <0x1>;
			qcom,actlr = <1 0x24e0 1 1 0xce0 1 1 0x1420 771 2 0x3420 771 4 0x3560 771 5 0x3420 771 6 0x3560 771 7 0x3560 771 8 0x3560 771 9 0x3560 771 12 0x3560 771 13 0x3560 771 14 0x3560 771 15 0x3560 771 289 0x2c80 1 357 0x2400 771 0x800 0x460 1 0x880 1024 1 0x1000 1024 771 0x1003 0x2520 771 0x100a 1024 771 0x100b 0x420 771 0x2000 0x420 1 0x2002 0x500 1 0x2003 0x560 771 0x2040 0x420 1 0x2042 0x1520 771 0x206b 0x1500 771 0x2080 1024 1 0x20a0 1024 1 0x20c0 1024 1 0x20e0 1024 1 0x2100 0x420 1 0x2101 1024 1 0x2161 1024 771 0x2180 1024 259 0x2181 0x404 259 0x2182 1024 259 0x2183 1024 259 0x2184 1024 259 0x2187 1024 259 0x2800 0x402 1 0x2801 0 1 0x2803 0 1 0x2806 1024 1 0x2c01 0 1 0x2c03 0 1>;
			compatible = "qcom,qsmmu-v500";

			cam_0_tbu: cam_0_tbu@151d9000 {
				reg-names = "base", "status-reg";
				reg = <0x151d9000 0x1000 0x151ce210 8>;
				qcom,stream-id-range = <0x800 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			pcie_tbu: pcie_tbu@151ed000 {
				reg-names = "base", "status-reg";
				reg = <0x151ed000 0x1000 0x151ce238 8>;
				qcom,stream-id-range = <0x1c00 1024>;
				qcom,micro-idle;
				status = "disabled";
				compatible = "qcom,qsmmuv500-tbu";
			};

			sf_1_tbu: sf_1_tbu@151f5000 {
				reg-names = "base", "status-reg";
				reg = <0x151f5000 0x1000 0x151ce248 8>;
				qcom,stream-id-range = <0x2400 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			cam_1_tbu: cam_1_tbu@151dd000 {
				reg-names = "base", "status-reg";
				reg = <0x151dd000 0x1000 0x151ce218 8>;
				qcom,stream-id-range = <0xc00 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			compute_1_tbu: compute_1_tbu@151e1000 {
				reg-names = "base", "status-reg";
				reg = <0x151e1000 0x1000 0x151ce220 8>;
				qcom,stream-id-range = <0x1000 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			sf_0_tbu: sf_0_tbu@151f1000 {
				reg-names = "base", "status-reg";
				reg = <0x151f1000 0x1000 0x151ce240 8>;
				qcom,stream-id-range = <0x2000 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			mdp_0_tbu: mdp_0_tbu@151f9000 {
				reg-names = "base", "status-reg";
				reg = <0x151f9000 0x1000 0x151ce250 8>;
				qcom,stream-id-range = <0x2800 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			lpass_tbu: lpass_tbu@151e9000 {
				reg-names = "base", "status-reg";
				reg = <0x151e9000 0x1000 0x151ce230 8>;
				qcom,stream-id-range = <0x1800 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			anoc_1_tbu: anoc_1_tbu@151d1000 {
				reg-names = "base", "status-reg";
				reg = <0x151d1000 0x1000 0x151ce200 8>;
				qcom,stream-id-range = <0 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			anoc_2_tbu: anoc_2_tbu@151d5000 {
				reg-names = "base", "status-reg";
				reg = <0x151d5000 0x1000 0x151ce208 8>;
				qcom,stream-id-range = <1024 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			compute_0_tbu: compute_0_tbu@151e5000 {
				reg-names = "base", "status-reg";
				reg = <0x151e5000 0x1000 0x151ce228 8>;
				qcom,stream-id-range = <0x1400 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};

			mdp_1_tbu: mdp_1_tbu@151fd000 {
				reg-names = "base", "status-reg";
				reg = <0x151fd000 0x1000 0x151ce258 8>;
				qcom,stream-id-range = <0x2c00 1024>;
				qcom,micro-idle;
				compatible = "qcom,qsmmuv500-tbu";
			};
		};

		qcom_dcvs: qcom,dcvs {
			ranges;
			#size-cells = <1>;
			#address-cells = <1>;
			compatible = "qcom,dcvs";

			qcom_ddrqos_dcvs_hw: ddrqos {
				qcom,bus-width = <1>;
				qcom,freq-tbl = <74>;
				qcom,dcvs-hw-type = <3>;
				compatible = "qcom,dcvs-hw";

				ddrqos_dcvs_sp: sp {
					interconnects = <0x46 0x3 0x46 0x200>;
					qcom,dcvs-path-type = <0>;
					compatible = "qcom,dcvs-path";
				};
			};

			qcom_llcc_dcvs_hw: llcc {
				qcom,bus-width = <16>;
				qcom,freq-tbl = <72>;
				qcom,dcvs-hw-type = <1>;
				compatible = "qcom,dcvs-hw";

				ddr_dcvs_fp: fp {
					qcom,fp-voter = <71>;
					qcom,dcvs-path-type = <1>;
					compatible = "qcom,dcvs-path";
				};

				ddrqos_dcvs_sp: sp {
					interconnects = <0x49 0x2 0x49 0x235>;
					qcom,dcvs-path-type = <0>;
					compatible = "qcom,dcvs-path";
				};
			};

			qcom_l3_dcvs_hw: l3 {
				qcom,bus-width = <32>;
				reg-names = "l3-base", "l3tbl-base";
				reg = <0x17d90000 0x4000 0x17d90100 160>;
				qcom,dcvs-hw-type = <2>;
				compatible = "qcom,dcvs-hw";

				ddrqos_dcvs_sp: sp {
					qcom,dcvs-path-type = <0>;
					qcom,shared-offset = <&ipcc_mproc>;
					compatible = "qcom,dcvs-path";
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				qcom,bus-width = <4>;
				qcom,freq-tbl = <69>;
				qcom,dcvs-hw-type = <0>;
				compatible = "qcom,dcvs-hw";

				ddr_dcvs_fp: fp {
					qcom,fp-voter = <71>;
					qcom,dcvs-path-type = <1>;
					compatible = "qcom,dcvs-path";
				};

				ddrqos_dcvs_sp: sp {
					interconnects = <0x46 0x3 0x46 0x200>;
					qcom,dcvs-path-type = <0>;
					compatible = "qcom,dcvs-path";
				};
			};
		};

		cam_cc_sfe_0_gdsc: qcom,gdsc@adf3050 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf3050 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_sfe_0_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		qupv3_se6_i2c: i2c@998000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x998000 0x4000>;
			pinctrl-1 = <&qupv3_se6_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x62 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25f 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se6_i2c_active>;
			dmas = <199 0 6 3 64 0 199 1 6 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		tpdm_mdss: tpdm@10c60000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c60000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-mdss";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		rx_core_clk {
			qcom,codec-lpass-clk-id = <&L1E>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x1588800>;
			qcom,codec-ext-clk-src = <5>;
			compatible = "qcom,audio-ref-clk";
		};

		cpu2: cti@12030000 {
			clock-names = "apb_pclk";
			reg = <0x12030000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		msm_dai_mi2s: qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";

			dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
				qcom,msm-dai-q6-mi2s-dev-id = <1>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-mi2s-tx-lines = <0>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
				qcom,msm-dai-q6-mi2s-dev-id = <2>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-mi2s-tx-lines = <3>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
				qcom,msm-dai-q6-mi2s-dev-id = <0>;
				qcom,msm-mi2s-rx-lines = <3>;
				qcom,msm-mi2s-tx-lines = <0>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
				qcom,msm-dai-q6-mi2s-dev-id = <5>;
				qcom,msm-mi2s-rx-lines = <0>;
				qcom,msm-mi2s-tx-lines = <3>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
				qcom,msm-dai-q6-mi2s-dev-id = <3>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-mi2s-tx-lines = <2>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};

			dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
				qcom,msm-dai-q6-mi2s-dev-id = <4>;
				qcom,msm-mi2s-rx-lines = <1>;
				qcom,msm-mi2s-tx-lines = <2>;
				compatible = "qcom,msm-dai-q6-mi2s";
			};
		};

		apps_rsc: rsc@17a00000 {
			reg-names = "drv-0", "drv-1", "drv-2", "drv-3";
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000 0x17a30000 0x10000>;
			label = "apps_rsc";
			qcom,tcs-config = <2 3 0 2 1 2 3 0 4 1>;
			power-domains = <29>;
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			qcom,drv-id = <2>;
			qcom,tcs-offset = <0xd00>;
			compatible = "qcom,rpmh-rsc";

			rpmh-regulator-ldoe7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoe7";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_l7: regulator-pmr735a-l7 {
					qcom,set = <3>;
					qcom,init-voltage = <2800000>;
					regulator-name = "pmr735a_l7";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};
			};

			rpmh-regulator-lcxlvl {
				qcom,resource-name = "lcx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				L8B_LEVEL: regulator-pm8350-l8-level {
					qcom,set = <3>;
					regulator-name = "pm8350_l8_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ebilvl {
				qcom,resource-name = "ebi.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				S2H_LEVEL: regulator-pm8450-s2-level {
					qcom,set = <3>;
					regulator-name = "pm8450_s2_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldoc7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x1388>;
				qcom,resource-name = "ldoc7";
				qcom,supported-modes = <4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L7C: regulator-pm8350c-l7 {
					qcom,set = <3>;
					qcom,init-voltage = <2800000>;
					regulator-name = "pm8350c_l7";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};
			};

			rpmh-regulator-ldoc12 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc12";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L12C: regulator-pm8350c-l12 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-always-on;
					regulator-name = "pm8350c_l12";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1980000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-smpe3 {
				qcom,resource-name = "smpe3";
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_s3: regulator-pmr735a-s3 {
					qcom,set = <3>;
					qcom,init-voltage = <300000>;
					regulator-name = "pmr735a_s3";
					regulator-max-microvolt = <2352000>;
					regulator-min-microvolt = <300000>;
				};
			};

			rpmh-regulator-ldoc9 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x1388>;
				qcom,resource-name = "ldoc9";
				qcom,supported-modes = <4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L9C: regulator-pm8350c-l9 {
					qcom,set = <3>;
					qcom,init-voltage = <2800000>;
					regulator-name = "pm8350c_l9";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};
			};

			dcvs_fp: qcom,dcvs-fp {
				qcom,ddr-bcm-name = "MC3";
				qcom,llcc-bcm-name = "SH5";
				compatible = "qcom,dcvs-fp";
			};

			rpmh-regulator-ldoe1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoe1";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_l1: regulator-pmr735a-l1 {
					qcom,set = <3>;
					qcom,init-voltage = <800000>;
					regulator-name = "pmr735a_l1";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <880000>;
					regulator-min-microvolt = <800000>;
				};
			};

			rpmh-regulator-ldob6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldob6";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L6B: regulator-pm8350-l6 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350_l6";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1216000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-ldof2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldof2";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735b_l2: regulator-pmr735b-l2 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pmr735b_l2";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-ldof5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldof5";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735b_l5: regulator-pmr735b-l5 {
					qcom,set = <3>;
					qcom,init-voltage = <800000>;
					regulator-name = "pmr735b_l5";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <800000>;
					regulator-min-microvolt = <800000>;
				};
			};

			rpmh-regulator-ldob9 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldob9";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L9B: regulator-pm8350-l9 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350_l9";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1304000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-ldoe4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoe4";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L4E: regulator-pmr735a-l4 {
					qcom,set = <3>;
					qcom,init-voltage = <1776000>;
					regulator-name = "pmr735a_l4";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1776000>;
					regulator-min-microvolt = <1776000>;
				};
			};

			rpmh-regulator-ldob3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldob3";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L3B: regulator-pm8350-l3 {
					qcom,set = <3>;
					qcom,init-voltage = <904000>;
					regulator-name = "pm8350_l3";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <970000>;
					regulator-min-microvolt = <870000>;
				};
			};

			rpmh-regulator-ldoc8 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc8";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_l8: regulator-pm8350c-l8 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-name = "pm8350c_l8";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-ldob7 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldob7";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350_l7: regulator-pm8350-l7 {
					qcom,set = <3>;
					qcom,init-voltage = <2504000>;
					regulator-name = "pm8350_l7";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <3544000>;
					regulator-min-microvolt = <2400000>;
				};
			};

			rpmh-regulator-ldoc6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc6";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L6C: regulator-pm8350c-l6 {
					qcom,set = <3>;
					qcom,init-voltage = <2960000>;
					regulator-name = "pm8350c_l6";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <3100000>;
					regulator-min-microvolt = <3100000>;
				};
			};

			rpmh-regulator-smpc1 {
				qcom,resource-name = "smpc1";
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_s1: regulator-pm8350c-s1 {
					qcom,set = <3>;
					qcom,init-voltage = <1880000>;
					regulator-name = "pm8350c_s1";
					regulator-max-microvolt = <2024000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-ldob5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldob5";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L5B_AO: regulator-pm8350-l5-ao {
					qcom,set = <1>;
					qcom,init-voltage = <880000>;
					regulator-name = "pm8350_l5_ao";
					qcom,init-mode = <2>;
					regulator-max-microvolt = <880000>;
					regulator-min-microvolt = <880000>;
				};

				regulator-pm8350-l5-so {
					qcom,init-enable = <0>;
					qcom,set = <2>;
					qcom,init-voltage = <880000>;
					regulator-name = "pm8350_l5_so";
					qcom,init-mode = <2>;
					regulator-max-microvolt = <880000>;
					regulator-min-microvolt = <880000>;
				};

				pm8350_l5: regulator-pm8350-l5 {
					qcom,set = <3>;
					qcom,init-voltage = <880000>;
					regulator-name = "pm8350_l5";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <958000>;
					regulator-min-microvolt = <720000>;
				};
			};

			rpmh-regulator-ldoc13 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc13";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L13C: regulator-pm8350c-l13 {
					qcom,set = <3>;
					qcom,init-voltage = <2700000>;
					regulator-name = "pm8350c_l13";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-ldoc11 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc11";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_l11: regulator-pm8350c-l11 {
					qcom,set = <3>;
					qcom,init-voltage = <2504000>;
					regulator-name = "pm8350c_l11";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1900000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-smpc10 {
				qcom,resource-name = "smpc10";
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_s10: regulator-pm8350c-s10 {
					qcom,set = <3>;
					qcom,init-voltage = <1052000>;
					regulator-name = "pm8350c_s10";
					regulator-max-microvolt = <1170000>;
					regulator-min-microvolt = <1052000>;
				};
			};

			rpmh-regulator-ldoe5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoe5";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L5E: regulator-pmr735a-l5 {
					qcom,set = <3>;
					qcom,init-voltage = <880000>;
					regulator-name = "pmr735a_l5";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <920000>;
					regulator-min-microvolt = <880000>;
				};
			};

			rpmh-regulator-ldoc4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc4";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L4C: regulator-pm8350c-l4 {
					qcom,set = <3>;
					qcom,init-voltage = <1620000>;
					regulator-name = "pm8350c_l4";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <1620000>;
				};
			};

			rpmh-regulator-bobc1 {
				qcom,regulator-type = "pmic5-bob";
				qcom,mode-threshold-currents = <0 0xf4240>;
				qcom,resource-name = "bobc1";
				qcom,supported-modes = <0 3>;
				qcom,send-defaults;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_bob_ao: regulator-pm8350c-bob-ao {
					qcom,set = <1>;
					qcom,init-voltage = <3008000>;
					regulator-name = "pm8350c_bob_ao";
					qcom,init-mode = <3>;
					regulator-max-microvolt = <3960000>;
					regulator-min-microvolt = <3008000>;
				};

				BOB: regulator-pm8350c-bob {
					qcom,set = <3>;
					qcom,init-voltage = [02 4b 00];
					regulator-name = "pm8350c_bob";
					qcom,init-mode = <0>;
					regulator-max-microvolt = <3960000>;
					regulator-min-microvolt = <3008000>;
				};
			};

			rpmh-regulator-cxlvl {
				qcom,resource-name = "cx.lvl";
				proxy-supply = <30>;
				compatible = "qcom,rpmh-arc-regulator";

				pm8350c_s6_level_ao: regulator-pm8350c-s6-level-ao {
					qcom,set = <1>;
					regulator-name = "pm8350c_s6_level_ao";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};

				VDD_CX_LEVEL: regulator-pm8350c-s6-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s6_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <65535>;
					qcom,proxy-consumer-voltage = <384 65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <&funnel_aoss_in_funnel_qdss>;
				};

				VDD_CX_MMCX_SUPPLY_LEVEL: regulator-pm8350c-s6-mmcx-sup-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s6_mmcx_sup_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <48>;
					qcom,init-voltage-level = <48>;
				};
			};

			rpmh-regulator-ldoe2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoe2";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_l2: regulator-pmr735a-l2 {
					qcom,set = <3>;
					qcom,init-voltage = <480000>;
					regulator-name = "pmr735a_l2";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <480000>;
				};
			};

			rpmh-regulator-smpb12 {
				qcom,resource-name = "smpb12";
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350_s12: regulator-pm8350-s12 {
					qcom,set = <3>;
					qcom,init-voltage = <1256000>;
					regulator-name = "pm8350_s12";
					regulator-max-microvolt = <2040000>;
					regulator-min-microvolt = <1224000>;
				};
			};

			rpmh-regulator-ldoc10 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoc10";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				regulator-pm8350c-l10-so {
					qcom,init-enable = <0>;
					qcom,set = <2>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350c_l10_so";
					qcom,init-mode = <2>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};

				pm8350c_l10_ao: regulator-pm8350c-l10-ao {
					qcom,set = <1>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350c_l10_ao";
					qcom,init-mode = <2>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};

				pm8350c_l10: regulator-pm8350c-l10 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350c_l10";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1304000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			apps_bcm_voter: bcm_voter {
				compatible = "qcom,bcm-voter";
			};

			rpmh-regulator-ldof4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldof4";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735b_l4: regulator-pmr735b-l4 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-name = "pmr735b_l4";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-mmcxlvl {
				qcom,resource-name = "mmcx.lvl";
				proxy-supply = <34>;
				compatible = "qcom,rpmh-arc-regulator";

				S4H_LEVEL_AO: regulator-pm8450-s4-level-ao {
					qcom,set = <1>;
					regulator-name = "pm8450_s4_level_ao";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};

				VDD_MMCX_LEVEL: regulator-pm8450-s4-level {
					qcom,set = <3>;
					regulator-name = "pm8450_s4_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <65535>;
					qcom,proxy-consumer-voltage = <384 65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <&funnel_aoss_in_funnel_qdss>;
					pm8450_s4_level-parent-supply = <68>;
				};
			};

			rpmh-regulator-ldob1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldob1";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L1B: regulator-pm8350-l1 {
					qcom,set = <3>;
					qcom,init-voltage = <912000>;
					regulator-name = "pm8350_l1";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <920000>;
					regulator-min-microvolt = <830000>;
				};
			};

			rpmh-regulator-mxclvl {
				qcom,resource-name = "mxc.lvl";
				proxy-supply = <35>;
				compatible = "qcom,rpmh-arc-regulator";

				VDD_MXC_GFX_VOTER_LEVEL: regulator-pm8350c-s2-gfx-voter-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s2_gfx_voter_level";
					pm8350c_s2_gfx_voter_level-parent-supply = <67>;
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <48>;
					qcom,init-voltage-level = <48>;
				};

				S2C_LEVEL: regulator-pm8350c-s2-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s2_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <65535>;
					qcom,proxy-consumer-voltage = <384 65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <&funnel_aoss_in_funnel_qdss>;
				};

				VDD_MXC_MM_VOTER_LEVEL: regulator-pm8350c-s2-mmcx-voter-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s2_mmcx_voter_level";
					vin-supply = <34>;
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <48>;
					qcom,init-voltage-level = <48>;
				};

				VDD_MXC_LEVEL_AO: regulator-pm8350c-s2-level-ao {
					qcom,set = <1>;
					regulator-name = "pm8350c_s2_level_ao";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldoc5 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc5";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L5C: regulator-pm8350c-l5 {
					qcom,set = <3>;
					qcom,init-voltage = <1620000>;
					regulator-name = "pm8350c_l5";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <1620000>;
				};
			};

			rpmh-regulator-smpb11 {
				qcom,resource-name = "smpb11";
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350_s11: regulator-pm8350-s11 {
					qcom,set = <3>;
					qcom,init-voltage = <952000>;
					regulator-name = "pm8350_s11";
					regulator-max-microvolt = <1170000>;
					regulator-min-microvolt = <382000>;
				};
			};

			rpmh-regulator-smpe2 {
				qcom,resource-name = "smpe2";
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_s2: regulator-pmr735a-s2 {
					qcom,set = <3>;
					qcom,init-voltage = <500000>;
					regulator-name = "pmr735a_s2";
					regulator-max-microvolt = <1040000>;
					regulator-min-microvolt = <500000>;
				};
			};

			rpmh-regulator-gfxlvl {
				qcom,resource-name = "gfx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				S5B_LEVEL: regulator-pm8350-s5-level {
					qcom,set = <3>;
					regulator-name = "pm8350_s5_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-ldof1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldof1";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L1F: regulator-pmr735b-l1 {
					qcom,set = <3>;
					qcom,init-voltage = <912000>;
					regulator-name = "pmr735b_l1";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <912000>;
					regulator-min-microvolt = <912000>;
				};
			};

			rpmh-regulator-ldod1 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldod1";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L1D: regulator-pm8350b-l1 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pm8350b_l1";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1296000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-ldob2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldob2";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350_l2: regulator-pm8350-l2 {
					qcom,set = <3>;
					qcom,init-voltage = <3072000>;
					regulator-name = "pm8350_l2";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <2700000>;
				};
			};

			rpmh-regulator-ldoe6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoe6";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L6E: regulator-pmr735a-l6 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pmr735a_l6";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-lmxlvl {
				qcom,resource-name = "lmx.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				VDD_LPI_MX_LEVEL: regulator-pm8450-l1-level {
					qcom,set = <3>;
					regulator-name = "pm8450_l1_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			clock_rpmh: qcom,rpmhclk {
				#clock-cells = <1>;
				compatible = "qcom,waipio-rpmh-clk";
			};

			rpmh-regulator-ldoh4 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoh4";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L4H: regulator-pm8450-l4 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-name = "pm8450_l4";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-ldoh3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoh3";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L3H: regulator-pm8450-l3 {
					qcom,set = <3>;
					qcom,init-voltage = <866000>;
					regulator-name = "pm8450_l3";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <0>;
					regulator-min-microvolt = <0>;
				};
			};

			rpmh-regulator-smph3 {
				qcom,resource-name = "smph3";
				compatible = "qcom,rpmh-vrm-regulator";

				S3H: regulator-pm8450-s3 {
					qcom,set = <3>;
					qcom,init-voltage = <504000>;
					regulator-name = "pm8450_s3";
					regulator-max-microvolt = <570000>;
					regulator-min-microvolt = <470000>;
				};
			};

			rpmh-regulator-smpb10 {
				qcom,resource-name = "smpb10";
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350_s10: regulator-pm8350-s10 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-name = "pm8350_s10";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-ldoh2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoh2";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L2H: regulator-pm8450-l2 {
					qcom,set = <3>;
					qcom,init-voltage = <820000>;
					regulator-name = "pm8450_l2";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <0>;
					regulator-min-microvolt = <0>;
				};
			};

			rpmh-regulator-ldoe3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldoe3";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pmr735a_l3: regulator-pmr735a-l3 {
					qcom,set = <3>;
					qcom,init-voltage = <1200000>;
					regulator-name = "pmr735a_l3";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};
			};

			rpmh-regulator-ldoc2 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc2";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L2C: regulator-pm8350c-l2 {
					qcom,set = <3>;
					qcom,init-voltage = <1800000>;
					regulator-name = "pm8350c_l2";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};

			rpmh-regulator-msslvl {
				qcom,resource-name = "mss.lvl";
				compatible = "qcom,rpmh-arc-regulator";

				pm8350c_s4_level: regulator-pm8350c-s4-level {
					qcom,set = <3>;
					regulator-name = "pm8350c_s4_level";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};
			};

			rpmh-regulator-mxlvl {
				qcom,resource-name = "mx.lvl";
				proxy-supply = <31>;
				compatible = "qcom,rpmh-arc-regulator";

				pm8450_s6_level_ao: regulator-pm8450-s6-level-ao {
					qcom,set = <1>;
					regulator-name = "pm8450_s6_level_ao";
					regulator-max-microvolt = <65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <16>;
				};

				S6H_LEVEL: regulator-pm8450-s6-level {
					qcom,set = <3>;
					regulator-name = "pm8450_s6_level";
					qcom,proxy-consumer-enable;
					regulator-max-microvolt = <65535>;
					qcom,proxy-consumer-voltage = <384 65535>;
					regulator-min-microvolt = <16>;
					qcom,init-voltage-level = <&funnel_aoss_in_funnel_qdss>;
				};
			};

			rpmh-regulator-ldof6 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x7530>;
				qcom,resource-name = "ldof6";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				L6F: regulator-pmr735b-l6 {
					qcom,set = <3>;
					qcom,init-voltage = <480000>;
					regulator-name = "pmr735b_l6";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <904000>;
					regulator-min-microvolt = <480000>;
				};
			};

			rpmh-regulator-ldoc3 {
				qcom,regulator-type = "pmic5-ldo";
				qcom,mode-threshold-currents = <0 0x2710>;
				qcom,resource-name = "ldoc3";
				qcom,supported-modes = <2 4>;
				compatible = "qcom,rpmh-vrm-regulator";

				pm8350c_l3: regulator-pm8350c-l3 {
					qcom,set = <3>;
					qcom,init-voltage = <2700000>;
					regulator-name = "pm8350c_l3";
					qcom,init-mode = <4>;
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};
			};
		};

		qupv3_se21_spi: spi@898000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x898000 0x4000>;
			pinctrl-1 = <&qupv3_se21_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x84 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x243 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se21_spi_active>;
			dmas = <258 0 6 1 64 0 258 1 6 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		qcom,csiphy0@ace4000 {
			src-clock-name = "csi0phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xace4000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x27 0x27 0x19 0x27 0x18>;
			interrupts = <0x0 0x1dd 0x1>;
			interrupt-names = "CSIPHY0";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xe4000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <0>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		lsm: qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			interrupt-parent = <0x50f>;
			reg = <0xae94000 1024 0xaf0f000 4 0xae36000 768>;
			label = "dsi-ctrl-0";
			vdda-1p2-supply = <&L10C>;
			clocks = <0x26 0x3 0x26 0x4 0x26 0x6 0x26 0x41 0x26 0x42 0x26 0x37 0x20 0x0>;
			interrupts = <0x4 0x0>;
			frame-threshold-time-us = <&llcc_pmu>;
			cell-index = <0>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			qcom,split-link-supported;

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <1304000>;
					qcom,supply-min-voltage = <1200000>;
				};
			};
		};

		funnel_ete {
			coresight-name = "coresight-funnel-ete";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@7 {
					reg = <7>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@5 {
					reg = <5>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		cpu3: cti@12040000 {
			clock-names = "apb_pclk";
			reg = <0x12040000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu3";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		pcie1_msi: qcom,pcie1_msi@0x17110040 {
			interrupt-parent = <1>;
			reg = <0x17110040 0>;
			interrupts = <0x0 0x320 0x1 0x0 0x321 0x1 0x0 0x322 0x1 0x0 0x323 0x1 0x0 0x324 0x1 0x0 0x325 0x1 0x0 0x326 0x1 0x0 0x327 0x1 0x0 0x328 0x1 0x0 0x329 0x1 0x0 0x32a 0x1 0x0 0x32b 0x1 0x0 0x32c 0x1 0x0 0x32d 0x1 0x0 0x32e 0x1 0x0 0x32f 0x1 0x0 0x330 0x1 0x0 0x331 0x1 0x0 0x332 0x1 0x0 0x333 0x1 0x0 0x334 0x1 0x0 0x335 0x1 0x0 0x336 0x1 0x0 0x337 0x1 0x0 0x338 0x1 0x0 0x339 0x1 0x0 0x33a 0x1 0x0 0x33b 0x1 0x0 0x33c 0x1 0x0 0x33d 0x1 0x0 0x33e 0x1 0x0 0x33f 0x1>;
			status = "disabled";
			msi-controller;
			compatible = "qcom,pci-msi";
		};

		usb0: ssusb@a600000 {
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			reg-names = "core_base";
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			interrupts-extended = <0x42 0xe 0x1 0x1 0x0 0x82 0x4 0x42 0x11 0x4 0x42 0xf 0x1>;
			samsung,cc_dir = <60 91 0>;
			reg = <0xa600000 0x100000>;
			ranges;
			qcom,pm-qos-latency = <2>;
			USB3_GDSC-supply = <47>;
			extcon = <&eud>;
			clocks = <0x24 0xa9 0x24 0x14 0x24 0xc 0x24 0xab 0x24 0xae 0x24 0xaf>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			qcom,dis-sending-cm-l1-quirk;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			reset-names = "core_reset";
			interconnects = <0xa7 0x3a 0x46 0x200 0xa7 0x3a 0xa3 0x210 0x49 0x2 0xa3 0x22a>;
			usb-role-switch;
			qcom,num-gsi-evt-buffs = <3>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,use-eusb2-phy;
			#size-cells = <1>;
			resets = <36 26>;
			qcom,use-pdc-interrupts;
			qcom,gsi-reg-offset = <252 272 288 304 324 420>;
			#address-cells = <1>;
			compatible = "qcom,dwc-usb3-msm";

			dwc3@a600000 {
				snps,ssp-u3-u0-quirk;
				dma-coherent;
				dr_mode = "otg";
				iommus = <92 0 0>;
				reg = <0xa600000 0xd93c>;
				snps,is-utmi-l1-suspend;
				tx-fifo-resize;
				snps,has-lpm-erratum;
				interrupts = <0x0 0x85 0x4>;
				maximum-speed = "super-speed";
				usb-role-switch;
				snps,dis_u2_susphy_quirk;
				usb-phy = <561 562>;
				snps,hird-threshold = [00];
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				snps,disable-clk-gating;
				qcom,iommu-dma = "atomic";
				compatible = "snps,dwc3";
			};

			port {

				tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
					remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
				};
			};
		};

		qupv3_2: qcom,qupv3_2_geni_se@8c0000 {
			interconnect-names = "qup-core", "snoc-llcc", "qup-ddr";
			dma-coherent;
			iommus = <92 0x483 0>;
			reg = <0x8c0000 0x2000>;
			interconnects = <0xc0 0x2a 0xc0 0x241 0xc1 0xf 0x49 0x235 0x5b 0xb 0x46 0x200>;
			qcom,msm-bus,num-paths = <3>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			status = "ok";
			qcom,iommu-dma = "fastmap";
			compatible = "qcom,qupv3-geni-se";
		};

		qcom,tpg15@acf8000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "tpg2", "cam_cpas_top";
			reg = <0xacf8000 1024 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x0 0x1a1 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "tpg2";
			regulator-names = "gdsc";
			reg-cam-base = <0xf8000 0x13000>;
			clock-rates = <0x17d78400 0 0x1c9c3800 0>;
			cell-index = <15>;
			shared-clks = <1 0>;
			status = "ok";
			phy-id = <2>;
			compatible = "qcom,cam-tpg103";
		};

		video_cc_mvs0_gdsc: qcom,gdsc@aaf809c {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaaf809c 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "video_cc_mvs0_gdsc";
			clocks = <0x24 0xb5>;
			parent-supply = <54>;
			compatible = "qcom,gdsc";
		};

		qcom,msm-imem@146aa000 {
			reg = <0x146aa000 0x1000>;
			ranges = <0 0x146aa000 0x1000>;
			#size-cells = <1>;
			#address-cells = <1>;
			compatible = "qcom,msm-imem";

			kaslr_offset@6d0 {
				reg = <0x6d0 12>;
				compatible = "qcom,msm-imem-kaslr_offset";
			};

			boot_stats@6b0 {
				reg = <0x6b0 32>;
				compatible = "qcom,msm-imem-boot_stats";
			};

			upload_cause@66c {
				reg = <0x66c 4>;
				compatible = "qcom,msm-imem-upload_cause";
			};

			dload_type@1c {
				reg = <28 4>;
				compatible = "qcom,msm-imem-dload-type";
			};

			restart_reason@65c {
				reg = <0x65c 4>;
				compatible = "qcom,msm-imem-restart_reason";
			};

			pil@94c {
				reg = <0x94c 200>;
				compatible = "qcom,pil-reloc-info";
			};

			cp_dump_encrypt@830 {
				reg = <0x830 4>;
				compatible = "qcom,msm-imem-cp_dump_encrypt";
			};

			mem_dump_table@10 {
				reg = <16 8>;
				compatible = "qcom,msm-imem-mem_dump_table";
			};

			diag_dload@c8 {
				reg = <200 200>;
				compatible = "qcom,msm-imem-diag-dload";
			};

			pil@6dc {
				reg = <0x6dc 4>;
				compatible = "qcom,msm-imem-pil-disable-timeout";
			};
		};

		wsa2_core_tx_clk {
			qcom,codec-lpass-clk-id = <&L4F>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <15>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,devfreq-cdev {
			qcom,devfreq = <106>;
			compatible = "qcom,devfreq-cdev";
		};

		tpdm_pimem: tpdm@10850000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10850000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-pimem";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se14_spi: spi@a98000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa98000 0x4000>;
			pinctrl-1 = <&qupv3_se14_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x74 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x16b 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se14_spi_active>;
			dmas = <228 0 6 1 64 0 228 1 6 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		qupv3_se20_4uart: qcom,qup_uart@894000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			interrupts-extended = <0x1 0x0 0x24b 0x4 0x3c 0x4f 0x4>;
			reg = <0x894000 0x4000>;
			pinctrl-1 = <295 296 297 298>;
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-2 = <295 296 297 299>;
			pinctrl-0 = <292 293 294>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			qcom,wakeup-byte = <&qupv3_se14_i2c_sleep>;
			pinctrl-3 = <292 293 294>;
			status = "okay";
			compatible = "qcom,msm-geni-serial-hs";
		};

		qcom,rmnet-ipa {
			qcom,rmnet-ipa-ssr;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			compatible = "qcom,rmnet-ipa3";
		};

		compr: qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
		};

		qcom,cam-req-mgr {
			status = "ok";
			compatible = "qcom,cam-req-mgr";
		};

		tpdm_llm_gold: tpdm@138b0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x138b0000 0x1000>;
			atid = <66>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-llm-gold";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,rt-cdm0@ac25000 {
			nrt-device;
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-cntl-level = "turbo";
			reg-names = "rt-cdm0";
			cam_hw_pid = <25>;
			reg = <0xac25000 1024>;
			label = "rt-cdm";
			clocks = <0x27 0xc>;
			interrupts = <0x0 0x1c8 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "rt-cdm0";
			regulator-names = "gdsc";
			reg-cam-base = <0x25000>;
			cdm-client-names = "ife0", "dualife0";
			clock-rates = <0>;
			cell-index = <0>;
			single-context-cdm;
			config-fifo;
			fifo-depths = <64 0 0 0>;
			status = "ok";
			cam-hw-mid = <0>;
			compatible = "qcom,cam-rt-cdm2_1";
		};

		ete7 {
			atid = <8>;
			qcom,skip-power-up;
			cpu = <28>;
			coresight-name = "coresight-ete7";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		dummy_vreg {
			regulator-always-on;
			regulator-name = "dummy_vreg";
			status = "ok";
			compatible = "regulator-fixed";
		};

		hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
			qcom,dba-bridge-chip = "adv7533";
			compatible = "qcom,msm-hdmi-dba-codec-rx";
		};

		qcom,cam-res-mgr {
			status = "ok";
			compatible = "qcom,cam-res-mgr";
		};

		gpi_dma0: qcom,gpi-dma@900000 {
			qcom,ev-factor = <2>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <92 0x5b6 0>;
			reg = <0x900000 0x60000>;
			qcom,static-gpii-mask = <1>;
			interrupts = <0x0 0xf4 0x4 0x0 0xf5 0x4 0x0 0xf6 0x4 0x0 0xf7 0x4 0x0 0xf8 0x4 0x0 0xf9 0x4 0x0 0xfa 0x4 0x0 0xfb 0x4 0x0 0xfc 0x4 0x0 0xfd 0x4 0x0 0xfe 0x4 0x0 0xff 0x4>;
			#dma-cells = <5>;
			qcom,max-num-gpii = <12>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			qcom,gpii-mask = <126>;
			compatible = "qcom,gpi-dma";
		};

		usb_qmp_dp_phy: ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "com_aux_clk";
			reg-names = "qmp_phy_base";
			qcom,qmp-phy-init-seq = <0x1000 254 0 0x1004 6 0 0x1010 6 0 0x1014 22 0 0x1018 54 0 0x101c 4 0 0x1020 46 0 0x1024 130 0 0x1028 130 0 0x1030 171 0 0x1034 234 0 0x1038 2 0 0x103c 1 0 0x1048 37 0 0x104c 2 0 0x1050 183 0 0x1054 30 0 0x1058 183 0 0x105c 30 0 0x1060 254 0 0x1064 6 0 0x1070 6 0 0x1074 22 0 0x1078 54 0 0x1080 18 0 0x1084 52 0 0x1088 130 0 0x1090 171 0 0x1094 234 0 0x1098 2 0 0x10a8 37 0 0x10ac 2 0 0x10bc 14 0 0x10c0 1 0 0x10cc 49 0 0x10d0 1 0 0x10e8 12 0 0x1110 26 0 0x1124 20 0 0x1140 4 0 0x1170 32 0 0x1174 22 0 0x11a4 182 0 0x11a8 75 0 0x11ac 55 0 0x11b4 12 0 0x1234 0 0 0x1238 0 0 0x123c 22 0 0x1240 14 0 0x1284 53 0 0x1288 242 0 0x128c 63 0 0x1290 127 0 0x1294 63 0 0x12a4 18 0 0x12e4 33 0 0x1408 10 0 0x1414 5 0 0x1430 47 0 0x1434 127 0 0x143c 255 0 0x1440 15 0 0x1444 153 0 0x144c 8 0 0x1450 8 0 0x1454 0 0 0x1458 4 0 0x1460 160 0 0x14d4 84 0 0x14d8 15 0 0x14dc 0 0 0x14ec 15 0 0x14f0 74 0 0x14f4 10 0 0x14f8 7 0 0x14fc 0 0 0x1510 71 0 0x151c 4 0 0x1524 14 0 0x155c 187 0 0x1560 123 0 0x1564 187 0 0x1568 61 0 0x156c 219 0 0x1570 91 0 0x1574 27 0 0x1578 210 0 0x157c 19 0 0x1580 169 0 0x15a0 4 0 0x15a4 56 0 0x15a8 12 0 0x15b0 16 0 0x15e4 20 0 0x15f8 8 0 0x1634 0 0 0x1638 0 0 0x163c 22 0 0x1640 14 0 0x1684 53 0 0x1688 242 0 0x168c 63 0 0x1690 127 0 0x1694 63 0 0x16a4 18 0 0x16e4 33 0 0x1808 10 0 0x1814 5 0 0x1830 47 0 0x1834 127 0 0x183c 255 0 0x1840 15 0 0x1844 153 0 0x184c 8 0 0x1850 8 0 0x1854 0 0 0x1858 4 0 0x1860 160 0 0x18d4 84 0 0x18d8 15 0 0x18dc 0 0 0x18ec 15 0 0x18f0 74 0 0x18f4 10 0 0x18f8 7 0 0x18fc 0 0 0x1910 71 0 0x191c 4 0 0x1924 14 0 0x195c 187 0 0x1960 123 0 0x1964 187 0 0x1968 60 0 0x196c 219 0 0x1970 91 0 0x1974 27 0 0x1978 210 0 0x197c 19 0 0x1980 169 0 0x19a0 4 0 0x19a4 56 0 0x19a8 12 0 0x19b0 16 0 0x19e4 20 0 0x19f8 8 0 0x1cc4 196 0 0x1cc8 137 0 0x1ccc 32 0 0x1cd8 19 0 0x1cdc 33 0 0x1d88 170 0 0x1d38 20 0 0x1d90 231 0 0x1d94 3 0 0x1db0 10 0 0x1dc0 136 0 0x1dc4 19 0 0x1dd0 12 0 0x1ddc 75 0 0x1dec 16 0 0x1f18 248 0 0x1f3c 7 0 0x1f40 64 0 0x1f44 0 0 0xffffffff 0xffffffff 0>;
			core-supply = <&L10C>;
			reg = <0x88e8000 0x3000>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 8 4 28 0 16 0x1e00>;
			clocks = <0x24 0xb0 0x24 0xb3 0x24 0xb4 0x24 0x7 0x20 0x0 0x24 0xb2>;
			vdd-supply = <&pm8350_l1>;
			reset-names = "global_phy_reset", "phy_reset";
			pinctrl-0 = <&usb3phy_portselect_default>;
			qcom,vdd-max-load-uA = <0xb798>;
			pinctrl-names = "default";
			resets = <36 27 36 29>;
			qcom,vdd-voltage-level = <0 912000 912000>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
		};

		adsp_pas: remoteproc-adsp@03000000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			mx-uV-uA = <384 0>;
			reg-names = "cx", "mx";
			memory-region = <&adsp_mem>;
			cx-uV-uA = <384 0>;
			cx-supply = <&pm8350_l8_level>;
			interrupts-extended = <0x42 0x6 0x1 0x97 0x0 0x0 0x97 0x2 0x0 0x97 0x1 0x0 0x97 0x3 0x0>;
			reg = <0x3000000 0x10000>;
			clocks = <0x20 0x0>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack";
			interconnects = <0x5b 0x2b 0x46 0x200>;
			qcom,qmp = <&aoss_qmp>;
			mx-supply = <&L1H_LEVEL>;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <152 0>;
			status = "ok";
			compatible = "qcom,cape-adsp-pas";

			glink_edge: glink-edge {
				qcom,glink-label = "lpass";
				interrupt-parent = <&ipcc_mproc>;
				transport = "smem";
				label = "adsp";
				interrupts = <0x3 0x0 0x1>;
				mbox-names = "adsp_smem";
				mboxes = <144 3 0>;
				qcom,remote-pid = <2>;

				qcom,msm_fastrpc_rpmsg {
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <100 64>;
					compatible = "qcom,msm-fastrpc-rpmsg";
				};

				audio_gpr: qcom,gpr {
					qcom,glink-channels = "adsp_apps";
					reg = <2>;
					qcom,intents = <512 20>;
					compatible = "qcom,gpr";

					audio_prm: q6prm {
						reg = <7>;
						compatible = "qcom,audio_prm";
					};

					audio-pkt {
						reg = <23>;
						qcom,audiopkt-ch-name = "apr_audio_svc";
						compatible = "qcom,audio-pkt";
					};

					spf_core {
						reg = <3>;
						compatible = "qcom,spf_core";
					};
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 5 0x2000 3 0x4400 2>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 5 0xc00 3 0x2000 1>;
				};
			};
		};

		gcc_usb30_prim_gdsc: qcom,gdsc@149004 {
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x149004 4>;
			qcom,retain-regs;
			regulator-name = "gcc_usb30_prim_gdsc";
			qcom,proxy-consumer-enable;
			proxy-supply = <47>;
			compatible = "qcom,gdsc";
		};

		clock_apsscc: syscon@17a80000 {
			reg = <0x17a80000 0x21000>;
			compatible = "syscon";
		};

		qupv3_se10_spi: spi@a88000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa88000 0x4000>;
			pinctrl-1 = <&qupv3_se10_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6c 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x163 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se10_spi_active>;
			dmas = <228 0 2 1 64 0 228 1 2 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		i2c@20 {
			#i2c-gpio,delay-us = <2>;
			gpios = <60 123 0 60 124 0>;
			pinctrl-0 = <0x5d2>;
			cell-index = <20>;
			pinctrl-names = "default";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "i2c-gpio";

			digital_hall@10 {
				akm,sdr = <1>;
				reg = <16>;
				akm,threshold_z = <0 0>;
				akm,pol = <0 0 0 0>;
				akm,threshold_x = <0 0>;
				akm,err_en = <1>;
				akm,threshold_v = <0 0>;
				akm,smr = <0>;
				akm,threshold_y = <0x1388 0x1194>;
				dvdd-supply = <0x5d3>;
				akm,measurement_number = <5>;
				akm,sw_en = <0 1 0 0>;
				status = "okay";
				akm,drdy_en = <0>;
				compatible = "akm";
			};
		};

		gpu_cc_cx_gdsc: qcom,gdsc@3d99108 {
			qcom,clk-dis-wait-val = <8>;
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x3d99108 4>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			hw-ctrl-addr = <48>;
			regulator-name = "gpu_cc_cx_gdsc";
			parent-supply = <30>;
			compatible = "qcom,gdsc";
		};

		pcie0_msi: qcom,pcie0_msi@0x17110040 {
			interrupt-parent = <1>;
			reg = <0x17110040 0>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			status = "disabled";
			msi-controller;
			compatible = "qcom,pci-msi";
		};

		wsa_spkr_en2_pinctrl {
			pinctrl-1 = <&spkr_2_sd_n_sleep>;
			pinctrl-0 = <&spkr_2_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		qupv3_se21_i2c: i2c@898000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x898000 0x4000>;
			pinctrl-1 = <&qupv3_se21_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x84 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x243 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se21_i2c_active>;
			dmas = <258 0 6 3 64 0 258 1 6 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		mmss_noc: interconnect@1740000 {
			qcom,bcm-voters = <168 169>;
			qcom,bcm-voter-names = "hlos", "disp";
			reg = <0x1740000 0x1f080>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-mmss_noc";
		};

		aggre1_noc: interconnect@16e0000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x16e0000 0x1c080>;
			clocks = <0x24 0xa 0x24 0xc>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-aggre1_noc";
		};

		tpdm_apss: tpdm@13861000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x13861000 0x1000>;
			atid = <66>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-apss";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		intc: interrupt-controller@17100000 {
			#interrupt-cells = <3>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;
			ranges;
			#redistributor-regions = <1>;
			interrupt-controller;
			interrupts = <0x1 0x9 0x8>;
			redistributor-stride = <0 0x40000>;
			compatible = "arm,gic-v3";

			gic_its: msi-controller@17140000 {
				reg = <0x17140000 0x20000>;
				#msi-cells = <1>;
				msi-controller;
				compatible = "arm,gic-v3-its";
			};
		};

		dai_dp1: qcom,msm-dai-q6-dp1 {
			qcom,msm-dai-q6-dev-id = <1>;
			compatible = "qcom,msm-dai-q6-hdmi";
		};

		llcc_freq_table: llcc-freq-table {
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
		};

		swao_csr: csr@10b11000 {
			clock-names = "apb_pclk";
			reg-names = "csr-base", "msr-base";
			reg = <0x10b11000 0x1000 0x10b110f8 80>;
			clocks = <&aoss_qmp>;
			qcom,blk-size = <1>;
			qcom,msr-support;
			qcom,timestamp-support;
			coresight-name = "coresight-swao-csr";
			compatible = "qcom,coresight-csr";
		};

		funnel_ddr_ch13: funnel@10d32000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d32000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-ddr_ch13";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom_qseecom: qseecom@c1700000 {
			memory-region = <88>;
			qcom,qsee-ce-hw-instance = <0>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,no-clock-support;
			qcom,hlos-ce-hw-instance = <0>;
			qseecom_ta_mem = <89>;
			qcom,hlos-num-ce-hw-instances = <1>;
			qseecom_mem = <88>;
			user_contig_mem = <90>;
			qcom,disk-encrypt-pipe-pair = <2>;
			qcom,qsee-reentrancy-support = <2>;
			compatible = "qcom,qseecom";
		};

		cirrus_amps {
			cirrus,num-amps = <2>;
			cirrus,amps = <0x770 0x771>;
			compatible = "cirrus-amp";
		};

		hostless: qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
		};

		tmess_cti_0: cti@10cc2000 {
			clock-names = "apb_pclk";
			reg = <0x10cc2000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		slim_msm: slim@3340000 {
			reg-names = "ctrl", "slimbus_remote_mem";
			reg = <0x3340000 0x2c000 0x326a000 0x1000>;
			dma-names = "rx", "tx";
			interrupts = <0x0 0xa3 0x4>;
			qcom,ea-pc = <&voip>;
			dmas = <58 3 58 4>;
			qcom,apps-ch-pipes = <0>;
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,slim-ngd-v1.5.0";

			ngd@1 {
				reg = <1>;
				#size-cells = <1>;
				#address-cells = <1>;

				slimbus: btfmslim-driver {
					reg = <1 0>;
					compatible = "slim217,221";
				};
			};
		};

		msm_mmrm: qcom,mmrm {
			mmrm-client-info = <1 51 0x1b8dd6a 0x33334 1 1 55 0x1b8dd6a 0x33334 1 1 59 0x1b8dd6a 0x33334 1 1 37 0x1c5aad 0 3 1 116 0xfd29b1 0x1c667 1 1 119 0xfd29b1 0x1c667 1 1 70 0x374c49c 0x7574c 1 1 2 0x1044539 0x20625 1 1 64 0x164a3e 0x4a3e 5 1 75 0xd4746 0 2 1 5 0x2cb852 0x6ee15 1 1 67 0x370a4 0 5 1 49 0x420c5 0 1 1 23 0x2ec8c 0 9 1 25 0x1605 0 1 1 27 0x1605 0 1 1 29 0x1605 0 1 1 31 0x1605 0 1 1 33 0x1605 0 1 1 35 0x1605 0 1 1 8 564 0 1 1 10 564 0 1 1 123 0xeb93 0 1 1 45 0x76e3 0 1 2 8 0x3c10000 0x53d71 1 3 61 0x117ee15 0x3d70b 1 3 15 0xdee15 0x147b 1 4 3 0x229851f 0x74290 1>;
			scaling-fact-dyn = <0x9c0f 0xbe0e 0xe3eb 0x10475 0x13f5d>;
			scaling-fact-leak = <0x9c0f 0xa4035 0xbf72c 0xd7ef4 0x108639>;
			mm-rail-corners = "lowsvs", "svs", "svsl1", "nom", "turbo";
			mm-rail-fact-volt = <37487 41157 44827 47711 52429>;
			status = "okay";
			compatible = "qcom,msm-mmrm", "qcom,waipio-mmrm";
		};

		samsung,qcom-smem {
			sec,vendor1_ver = <7>;
			sec,vendor0_ver = <2>;
			status = "okay";
			compatible = "samsung,qcom-smem";
		};

		qcom,dsi-display-primary {
			qcom,panel-te-source = <0>;
			clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
			label = "primary";
			qcom,dsi-ctrl = <0x516 0x517>;
			qcom,dsi-phy = <0x518 0x519>;
			pinctrl-1 = <0x51c 0x51d>;
			clocks = <0x518 0x0 0x518 0x1 0x519 0x2 0x519 0x3 0x26 0x3c>;
			qcom,platform-te-gpio = <60 86 0>;
			qcom,demura-panel-id = <0x122e700 176>;
			qcom,dsi-default-panel = <0x51e>;
			vddio-supply = <&pm8350c_l12>;
			pinctrl-0 = <0x51a 0x51b>;
			pinctrl-names = "panel_active", "panel_suspend";
			vci-supply = <&pm8350c_l13>;
			qcom,mdp = <0x50f>;
			compatible = "qcom,dsi-display";
		};

		tpdm_dl_south: tpdm@109c0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x109c0000 0x1000>;
			atid = <75>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-dl-south";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tlmm: pinctrl@f000000 {
			#interrupt-cells = <2>;
			wakeup-parent = <66>;
			reg = <0xf000000 0x1000000>;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			gpio-controller;
			qcom,gpios-reserved = <36 37 38 39 50 93>;
			#gpio-cells = <2>;
			compatible = "qcom,cape-pinctrl";

			cci0_active {

				mux {
					function = "cci_i2c";
					pins = "gpio110", "gpio111";
				};

				config {
					drive-strength = <4>;
					pins = "gpio110", "gpio111";
					bias-pull-up;
				};
			};

			nfc_i2c_scl_active {

				mux {
					function = "qup17";
					pins = "gpio65";
				};

				config {
					none;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio65";
				};
			};

			uwb_spi_clk_sleep {

				mux {
					function = "gpio";
					pins = "gpio2";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio2";
				};
			};

			pri_aux_pcm_din {

				pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio127";
					};
				};

				pri_aux_pcm_din_active: pri_aux_pcm_din_active {

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio127";
					};
				};
			};

			cam_sensor_suspend_rst6 {

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio108";
				};
			};

			flash_led_active {

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio88";
				};
			};

			pri_aux_pcm_clk {

				pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			cam_sensor_mclk6_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio106";
				};
			};

			grip-sub-i2c-scl {

				mux {
					function = "gpio";
					pins = "gpio13";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio13";
				};
			};

			panel_xa2_ze01_reset_active {

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-disable;
					drive-strength = <8>;
					pins = "gpio34";
				};
			};

			gpio_i2c_1_sda {

				gpio_i2c_1_sda_default {

					mux {
						function = "gpio";
						pins = "gpio175";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio175";
					};
				};
			};

			cam_sensor_active_rst6 {

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio108";
				};
			};

			pri_mi2s_mclk {

				pri_mi2s_mclk_active: pri_mi2s_mclk_active {

					mux {
						function = "pri_mi2s";
						pins = "gpio125";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio125";
						output-high;
					};
				};

				pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {

					mux {
						function = "gpio";
						pins = "gpio125";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio125";
					};
				};
			};

			qupv3_se15_i3c_pins: qupv3_se15_i3c_pins {

				qupv3_se15_i3c_sleep: qupv3_se15_i3c_sleep {

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};

					config {
						drive-strength = <2>;
						pins = "gpio56", "gpio57";
						bias-pull-up;
					};
				};

				qupv3_se15_i3c_disable: qupv3_se15_i3c_disable {

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se15_i3c_active: qupv3_se15_i3c_active {

					mux {
						function = "ibi_i3c";
						pins = "gpio56", "gpio57";
					};

					config {
						drive-strength = <2>;
						pins = "gpio56", "gpio57";
						bias-pull-up;
					};
				};
			};

			spi_clk_tsp_active {

				mux {
					function = "qup8";
					pins = "gpio30";
				};

				config {
					none;
					bias-disable;
					drive-strength = <6>;
					pins = "gpio30";
				};
			};

			gpio_i2c_4_scl {

				gpio_i2c_4_scl_default {

					mux {
						function = "gpio";
						pins = "gpio21";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio21";
					};
				};
			};

			dp_aux_sel_suspend {

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio108";
				};
			};

			qupv3_se20_i2c_pins: qupv3_se20_i2c_pins {

				qupv3_se20_i2c_active: qupv3_se20_i2c_active {

					mux {
						function = "qup20";
						pins = "gpio76", "gpio77";
					};

					config {
						drive-strength = <2>;
						pins = "gpio76", "gpio77";
						bias-pull-up;
					};
				};

				qupv3_se20_i2c_sleep: qupv3_se20_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio76", "gpio77";
					};
				};
			};

			snvm_i2c_scl_sleep {

				mux {
					function = "gpio";
					pins = "gpio49";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					input-enable;
					pins = "gpio49";
				};
			};

			panel_xa2_bq01_mipisel_active {

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio22";
				};
			};

			nfc_i2c_scl_sleep {

				mux {
					function = "gpio";
					pins = "gpio65";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio65";
				};
			};

			cam_sensor_suspend_rst5 {

				mux {
					function = "gpio";
					pins = "gpio118";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio118";
				};
			};

			qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {

				qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio16", "gpio17";
					};
				};

				qupv3_se4_i2c_active: qupv3_se4_i2c_active {

					mux {
						function = "qup4";
						pins = "gpio16", "gpio17";
					};

					config {
						drive-strength = <2>;
						pins = "gpio16", "gpio17";
						bias-pull-up;
					};
				};
			};

			qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {

				qupv3_se8_i2c_active: qupv3_se8_i2c_active {

					mux {
						function = "qup8";
						pins = "gpio28", "gpio29";
					};

					config {
						drive-strength = <2>;
						pins = "gpio28", "gpio29";
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio28", "gpio29";
					};
				};
			};

			ese_spi_cs_pu_func {

				mux {
					function = "qup19";
					pins = "gpio75";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio75";
					bias-pull-up;
				};
			};

			uwb_spi_cs_active {

				mux {
					function = "qup0";
					pins = "gpio3";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio3";
					bias-pull-up;
				};
			};

			main_bat_enb2_default {

				mux {
					function = "gpio";
					pins = "gpio203";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio203";
				};
			};

			panel_xa2_ze01_te_active {

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio86";
				};
			};

			ese_spi_clk_pd_gpio {

				mux {
					function = "gpio";
					pins = "gpio74";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio74";
				};
			};

			dp_aux_en_suspend {

				mux {
					function = "gpio";
					pins = "gpio125";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio125";
					output-high;
				};
			};

			cam_sensor_mclk4_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					bias-pull-down;
					drive-strength = <4>;
					pins = "gpio104";
				};
			};

			tert_aux_pcm_din {

				tert_aux_pcm_din_active: tert_aux_pcm_din_active {

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio122";
					};
				};

				tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio122";
					};
				};
			};

			cam_sensor_suspend_rst0 {

				mux {
					function = "gpio";
					pins = "gpio109";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio109";
				};
			};

			wide_long_exposure_suspend {

				mux {
					function = "gpio";
					pins = "gpio83";
				};

				config {
					output-low;
					bias-pull-down;
					pins = "gpio83";
				};
			};

			qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {

				qupv3_se15_i2c_active: qupv3_se15_i2c_active {

					mux {
						function = "qup15";
						pins = "gpio56", "gpio57";
					};

					config {
						drive-strength = <2>;
						pins = "gpio56", "gpio57";
						bias-pull-up;
					};
				};

				qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio56", "gpio57";
					};
				};
			};

			tert_mi2s_ws {

				tert_mi2s_ws_sleep: tert_mi2s_ws_sleep {

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_mi2s_ws_active: tert_mi2s_ws_active {

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio123";
					};
				};
			};

			sub_bat_enb_default {

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio43";
				};
			};

			cci3_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio208", "gpio209";
				};

				config {
					bias-disable;
					qcom,remote;
					drive-strength = <4>;
					input-enable;
					pins = "gpio208", "gpio209";
				};
			};

			mcu_active {

				mux {
					function = "gpio";
					pins = "gpio97", "gpio99";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio97", "gpio99";
				};
			};

			pcie0 {

				pcie0_perst_default: pcie0_perst_default {

					mux {
						function = "gpio";
						pins = "gpio94";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio94";
					};
				};

				pcie0_clkreq_sleep: pcie0_clkreq_sleep {

					mux {
						function = "gpio";
						pins = "gpio95";
					};

					config {
						drive-strength = <2>;
						pins = "gpio95";
						bias-pull-up;
					};
				};

				pcie0_wake_default: pcie0_wake_default {

					mux {
						function = "gpio";
						pins = "gpio96";
					};

					config {
						drive-strength = <2>;
						pins = "gpio96";
						bias-pull-up;
					};
				};

				pcie0_clkreq_default: pcie0_clkreq_default {

					mux {
						function = "pcie0_clkreqn";
						pins = "gpio95";
					};

					config {
						drive-strength = <2>;
						pins = "gpio95";
						bias-pull-up;
					};
				};
			};

			cam_sensor_suspend_rst3 {

				mux {
					function = "gpio";
					pins = "gpio120";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio120";
				};
			};

			ese_spi_clk_pu_func {

				mux {
					function = "qup19";
					pins = "gpio74";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio74";
					bias-pull-up;
				};
			};

			pm8008i_active: pm8008i_active {

				mux {
					function = "gpio";
					pins = "gpio6";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio6";
					output-high;
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend: ts_reset_suspend {

					mux {
						function = "gpio";
						pins = "gpio20";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio20";
					};
				};
			};

			cam_sensor_mclk0_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					bias-pull-down;
					drive-strength = <4>;
					pins = "gpio100";
				};
			};

			gpio_i2c_4_sda {

				gpio_i2c_4_sda_default {

					mux {
						function = "gpio";
						pins = "gpio20";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio20";
					};
				};
			};

			pri_aux_pcm_dout {

				pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio128";
					};
				};

				pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio128";
					};
				};
			};

			gpio_int_sleep {

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-pull-down;
					input-enable;
					pins = "gpio11";
				};
			};

			cam_sensor_mclk1_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					bias-pull-down;
					drive-strength = <4>;
					pins = "gpio101";
				};
			};

			ese_spi_miso_pu_func {

				mux {
					function = "qup19";
					pins = "gpio72";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio72";
					bias-pull-up;
				};
			};

			flash_led_suspend {

				mux {
					function = "gpio";
					pins = "gpio88";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio88";
				};
			};

			wcd938x_reset_sleep: wcd938x_reset_sleep {

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <16>;
					pins = "gpio43";
				};
			};

			uwb_spi_cs_sleep {

				mux {
					function = "gpio";
					pins = "gpio3";
				};

				config {
					drive-strength = <6>;
					input-enable;
					pins = "gpio3";
					bias-pull-up;
				};
			};

			qupv3_se19_i2c_pins: qupv3_se19_i2c_pins {

				qupv3_se19_i2c_active: qupv3_se19_i2c_active {

					mux {
						function = "qup19";
						pins = "gpio72", "gpio73";
					};

					config {
						drive-strength = <2>;
						pins = "gpio72", "gpio73";
						bias-pull-up;
					};
				};

				qupv3_se19_i2c_sleep: qupv3_se19_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio72", "gpio73";
					};
				};
			};

			cam_sensor_active_rst5 {

				mux {
					function = "gpio";
					pins = "gpio118";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio118";
				};
			};

			panel_zf01_esd_1_suspend {
				power-source = <1>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio167";
				};
			};

			detect_conn_setting {

				mux {
					function = "gpio";
					pins = "gpio121", "gpio122", "gpio179", "gpio107";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio121", "gpio122", "gpio179", "gpio107";
				};
			};

			qupv3_se0_spi_pins: qupv3_se0_spi_pins {

				qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se0_spi_active: qupv3_se0_spi_active {

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			gfspi_drdypin_suspend {

				mux {
					function = "gpio";
					pins = "gpio89";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio89";
				};
			};

			gpio_i2c_2_scl {

				gpio_i2c_2_scl_default {

					mux {
						function = "gpio";
						pins = "gpio118";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio118";
					};
				};
			};

			cam_sensor_active_rst0 {

				mux {
					function = "gpio";
					pins = "gpio109";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio109";
				};
			};

			gpio_int_init {

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio11";
				};
			};

			gfspi_drdypin_active {

				mux {
					function = "gpio";
					pins = "gpio89";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio89";
				};
			};

			als_rear_int {

				als_rear_int_suspend {

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio63";
					};
				};

				als_rear_int_active {

					mux {
						function = "gpio";
						pins = "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio63";
					};
				};
			};

			cam_sensor_suspend_rst2 {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio106";
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active: tert_mi2s_sd0_active {

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio122";
					};
				};

				tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio122";
					};
				};
			};

			pri_tdm_dout_active: pri_tdm_dout_active {

				mux {
					function = "mi2s0_data1";
					pins = "gpio128";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio128";
				};
			};

			qupv3_se15_spi_pins: qupv3_se15_spi_pins {

				qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};

				qupv3_se15_spi_active: qupv3_se15_spi_active {

					mux {
						function = "qup15";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			pmx_ts_active {

				ts_active: ts_active {

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};

					config {
						drive-strength = <8>;
						pins = "gpio20", "gpio21";
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend: ts_int_suspend {

					mux {
						function = "gpio";
						pins = "gpio21";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio21";
					};
				};
			};

			gpio_i2c_5_scl {

				gpio_i2c_5_scl_default {

					mux {
						function = "gpio";
						pins = "gpio149";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio149";
					};
				};
			};

			cam_sensor_suspend_rst1 {

				mux {
					function = "gpio";
					pins = "gpio24";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio24";
				};
			};

			wide_long_exposure_active {

				mux {
					function = "gpio";
					pins = "gpio83";
				};

				config {
					pins = "gpio83";
				};
			};

			cam_sensor_mclk4_active {

				mux {
					function = "cam_mclk";
					pins = "gpio104";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio104";
				};
			};

			qupv3_se11_spi_pins: qupv3_se11_spi_pins {

				qupv3_se11_spi_active: qupv3_se11_spi_active {

					mux {
						function = "qup11";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};

				qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			uwb_spi_miso_active {

				mux {
					function = "qup0";
					pins = "gpio0";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio0";
					bias-pull-up;
				};
			};

			ese_spi_cs_pu_gpio {

				mux {
					function = "gpio";
					pins = "gpio75";
				};

				config {
					drive-strength = <6>;
					pins = "gpio75";
					output-high;
					bias-pull-up;
				};
			};

			pm8008j_active: pm8008j_active {

				mux {
					function = "gpio";
					pins = "gpio11";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio11";
					output-high;
				};
			};

			spkr2_2_sd_n {

				spkr2_2_sd_n_sleep: spkr2_2_sd_n_sleep {

					mux {
						function = "gpio";
						pins = "gpio3";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio3";
					};
				};

				spkr2_2_sd_n_active: spkr2_2_sd_n_active {

					mux {
						function = "gpio";
						pins = "gpio3";
					};

					config {
						bias-disable;
						drive-strength = <16>;
						pins = "gpio3";
						output-high;
					};
				};
			};

			qupv3_se9_spi_pins: qupv3_se9_spi_pins {

				qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};

				qupv3_se9_spi_active: qupv3_se9_spi_active {

					mux {
						function = "qup9";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			uwb_en {

				mux {
					function = "gpio";
					pins = "gpio144";
				};

				config {
					output-low;
					bias-disable;
					pins = "gpio144";
				};
			};

			tsp_int_sleep {

				mux {
					function = "gpio";
					pins = "gpio46";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio46";
				};
			};

			panel_br01_esd_1_active {

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio167";
				};
			};

			cci2_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio114", "gpio115";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio114", "gpio115";
				};
			};

			dhall_i2c_active {

				mux {
					function = "gpio";
					pins = "gpio123", "gpio124";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio123", "gpio124";
				};
			};

			qupv3_se19_spi_pins: qupv3_se19_spi_pins {

				qupv3_se19_spi_active: qupv3_se19_spi_active {

					mux {
						function = "qup19";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};

				qupv3_se19_spi_sleep: qupv3_se19_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio72", "gpio73", "gpio74", "gpio75";
					};
				};
			};

			qupv3_se2_spi_pins: qupv3_se2_spi_pins {

				qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};

				qupv3_se2_spi_active: qupv3_se2_spi_active {

					mux {
						function = "qup2";
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio8", "gpio9", "gpio10", "gpio11";
					};
				};
			};

			pri_tdm_din_active: pri_tdm_din_active {

				mux {
					function = "mi2s0_data0";
					pins = "gpio127";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio127";
				};
			};

			spi_mosi_tsp_sleep {

				mux {
					function = "gpio";
					pins = "gpio29";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio29";
				};
			};

			epen-int-active {

				mux {
					function = "gpio";
					pins = "gpio51";
				};

				config {
					bias-disable;
					input-enable;
					pins = "gpio51";
				};
			};

			ese_spi_miso_pu_gpio {

				mux {
					function = "gpio";
					pins = "gpio72";
				};

				config {
					drive-strength = <6>;
					input-enable;
					pins = "gpio72";
					bias-pull-up;
				};
			};

			qupv3_se6_spi_pins: qupv3_se6_spi_pins {

				qupv3_se6_spi_active: qupv3_se6_spi_active {

					mux {
						function = "qup6";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};

				qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio20", "gpio21", "gpio22", "gpio23";
					};
				};
			};

			spkr2_1_sd_n {

				spkr2_1_sd_n_active: spkr2_1_sd_n_active {

					mux {
						function = "gpio";
						pins = "gpio71";
					};

					config {
						bias-disable;
						drive-strength = <16>;
						pins = "gpio71";
						output-high;
					};
				};

				spkr2_1_sd_n_sleep: spkr2_1_sd_n_sleep {

					mux {
						function = "gpio";
						pins = "gpio71";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio71";
					};
				};
			};

			cci1_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio112", "gpio113";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					input-enable;
					pins = "gpio112", "gpio113";
				};
			};

			qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {

				qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						input-enable;
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se12_i2c_active: qupv3_se12_i2c_active {

					mux {
						function = "qup12";
						pins = "gpio44", "gpio45";
					};

					config {
						drive-strength = <6>;
						pins = "gpio44", "gpio45";
						bias-pull-up;
					};
				};
			};

			tert_aux_pcm {

				tert_aux_pcm_ws_sleep: tert_aux_pcm_ws_sleep {

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_aux_pcm_ws_active: tert_aux_pcm_ws_active {

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio123";
						output-high;
					};
				};

				tert_aux_pcm_clk_sleep: tert_aux_pcm_clk_sleep {

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio121";
					};
				};

				tert_aux_pcm_clk_active: tert_aux_pcm_clk_active {

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio121";
						output-high;
					};
				};
			};

			uwb_spi_mosi_active {

				mux {
					function = "qup0";
					pins = "gpio1";
				};

				config {
					none;
					bias-disable;
					drive-strength = <6>;
					pins = "gpio1";
				};
			};

			interposer_det {

				interposer_det2_default {

					mux {
						function = "gpio";
						pins = "gpio201", "gpio202";
					};

					config {
						drive-strength = <2>;
						input-enable;
						pins = "gpio201", "gpio202";
						bias-pull-up;
					};
				};
			};

			panel_xa2_bq01_reset_active {

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-disable;
					drive-strength = <8>;
					pins = "gpio34";
				};
			};

			dp_aux_en_active {

				mux {
					function = "gpio";
					pins = "gpio125";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio125";
				};
			};

			pmx_ts_release {

				ts_release: ts_release {

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio20", "gpio21";
					};
				};
			};

			pri_tdm_sync {

				pri_tdm_sync_active: pri_tdm_sync_active {

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio129";
						output-high;
					};
				};

				pri_tdm_sync_sleep: pri_tdm_sync_sleep {

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio129";
					};
				};
			};

			pri_aux_pcm_sync {

				pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio129";
						output-high;
					};
				};

				pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio129";
					};
				};
			};

			gpio_i2c_3_scl {

				gpio_i2c_3_scl_default {

					mux {
						function = "gpio";
						pins = "gpio187";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio187";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default: pcie1_clkreq_default {

					mux {
						function = "pcie1_clkreqn";
						pins = "gpio98";
					};

					config {
						drive-strength = <2>;
						pins = "gpio98";
						bias-pull-up;
					};
				};

				pcie1_clkreq_sleep: pcie1_clkreq_sleep {

					mux {
						function = "gpio";
						pins = "gpio98";
					};

					config {
						drive-strength = <2>;
						pins = "gpio98";
						bias-pull-up;
					};
				};

				pcie1_perst_default: pcie1_perst_default {

					mux {
						function = "gpio";
						pins = "gpio97";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio97";
					};
				};

				pcie1_wake_default: pcie1_wake_default {

					mux {
						function = "gpio";
						pins = "gpio99";
					};

					config {
						drive-strength = <2>;
						pins = "gpio99";
						bias-pull-up;
					};
				};
			};

			qupv3_se1_spi_pins: qupv3_se1_spi_pins {

				qupv3_se1_spi_active: qupv3_se1_spi_active {

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};

				qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio4", "gpio5", "gpio6", "gpio7";
					};
				};
			};

			qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {

				qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio36", "gpio37";
					};
				};

				qupv3_se10_i2c_active: qupv3_se10_i2c_active {

					mux {
						function = "qup10";
						pins = "gpio36", "gpio37";
					};

					config {
						drive-strength = <2>;
						pins = "gpio36", "gpio37";
						bias-pull-up;
					};
				};
			};

			qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {

				qupv3_se11_i2c_active: qupv3_se11_i2c_active {

					mux {
						function = "qup11";
						pins = "gpio40", "gpio41";
					};

					config {
						drive-strength = <2>;
						pins = "gpio40", "gpio41";
						bias-pull-up;
					};
				};

				qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio40", "gpio41";
					};
				};
			};

			cps_en_default {

				mux {
					function = "gpio";
					pins = "gpio170";
				};

				config {
					output-low;
					bias-disable;
					pins = "gpio170";
				};
			};

			gpio_i2c_2_sda {

				gpio_i2c_2_sda_default {

					mux {
						function = "gpio";
						pins = "gpio117";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio117";
					};
				};
			};

			panel_zf01_esd_1_active {
				power-source = <1>;

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio167";
				};
			};

			panel_zf01_te_suspend {

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio87";
				};
			};

			sdc2_on: sdc2_on {

				data {
					drive-strength = <10>;
					pins = "sdc2_data";
					bias-pull-up;
				};

				clk {
					bias-disable;
					drive-strength = <16>;
					pins = "sdc2_clk";
				};

				sd-cd {
					drive-strength = <2>;
					pins = "gpio92";
					bias-pull-up;
				};

				cmd {
					drive-strength = <10>;
					pins = "sdc2_cmd";
					bias-pull-up;
				};
			};

			nfc_i2c_sda_sleep {

				mux {
					function = "gpio";
					pins = "gpio64";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio64";
				};
			};

			motor-rst {

				mux {
					function = "gpio";
					pins = "gpio180";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					drive-strength = <2>;
					pins = "gpio180";
				};
			};

			wcd938x_reset_active: wcd938x_reset_active {

				mux {
					function = "gpio";
					pins = "gpio43";
				};

				config {
					drive-strength = <16>;
					pins = "gpio43";
					output-high;
				};
			};

			panel_xa2_bq01_mipisel_suspend {

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio22";
				};
			};

			cam_sensor_active_rst3 {

				mux {
					function = "gpio";
					pins = "gpio120";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio120";
				};
			};

			spi_mosi_tsp_active {

				mux {
					function = "qup8";
					pins = "gpio29";
				};

				config {
					none;
					bias-disable;
					drive-strength = <6>;
					pins = "gpio29";
				};
			};

			mcu_suspend {

				mux {
					function = "gpio";
					pins = "gpio97", "gpio99";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio97", "gpio99";
				};
			};

			snvm_i2c_sda_sleep {

				mux {
					function = "gpio";
					pins = "gpio48";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					input-enable;
					pins = "gpio48";
				};
			};

			bt_en_sleep: bt_en_sleep {

				mux {
					function = "gpio";
					pins = "gpio81";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio81";
				};
			};

			qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {

				qupv3_se3_i2c_active: qupv3_se3_i2c_active {

					mux {
						function = "qup3";
						pins = "gpio12", "gpio13";
					};

					config {
						drive-strength = <2>;
						pins = "gpio12", "gpio13";
						bias-pull-up;
					};
				};

				qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio12", "gpio13";
					};
				};
			};

			qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {

				qupv3_se5_i2c_active: qupv3_se5_i2c_active {

					mux {
						function = "qup5";
						pins = "gpio206", "gpio207";
					};

					config {
						drive-strength = <2>;
						pins = "gpio206", "gpio207";
						bias-pull-up;
					};
				};

				qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio206", "gpio207";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio206", "gpio207";
					};
				};
			};

			pri_mi2s_ws {

				pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {

					mux {
						function = "gpio";
						pins = "gpio129";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio129";
					};
				};

				pri_mi2s_ws_active: pri_mi2s_ws_active {

					mux {
						function = "mi2s0_ws";
						pins = "gpio129";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio129";
						output-high;
					};
				};
			};

			cam_sensor_mclk2_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					bias-pull-down;
					drive-strength = <4>;
					pins = "gpio102";
				};
			};

			qupv3_se9_i3c_pins: qupv3_se9_i3c_pins {

				qupv3_se9_i3c_active: qupv3_se9_i3c_active {

					mux {
						function = "ibi_i3c";
						pins = "gpio32", "gpio33";
					};

					config {
						drive-strength = <2>;
						pins = "gpio32", "gpio33";
						bias-pull-up;
					};
				};

				qupv3_se9_i3c_disable: qupv3_se9_i3c_disable {

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se9_i3c_sleep: qupv3_se9_i3c_sleep {

					mux {
						function = "ibi_i3c";
						pins = "gpio32", "gpio33";
					};

					config {
						drive-strength = <2>;
						pins = "gpio32", "gpio33";
						bias-pull-up;
					};
				};
			};

			cam_sensor_mclk2_active {

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio102";
				};
			};

			ese_spi_mosi_pd_gpio {

				mux {
					function = "gpio";
					pins = "gpio73";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio73";
				};
			};

			ovp_sig_flagb_default {

				mux {
					function = "gpio";
					pins = "gpio85";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio85";
				};
			};

			qupv3_se3_spi_pins: qupv3_se3_spi_pins {

				qupv3_se3_spi_active: qupv3_se3_spi_active {

					mux {
						function = "qup3";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};

				qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio12", "gpio13", "gpio14", "gpio15";
					};
				};
			};

			panel_xa2_bq01_reset_suspend {

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio34";
				};
			};

			tert_tdm_din {

				tert_tdm_din_sleep: tert_tdm_din_sleep {

					mux {
						function = "gpio";
						pins = "gpio122";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio122";
					};
				};

				tert_tdm_din_active: tert_tdm_din_active {

					mux {
						function = "mi2s2_data0";
						pins = "gpio122";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio122";
					};
				};
			};

			uwb_ri {

				mux {
					function = "gpio";
					pins = "gpio10";
				};

				config {
					output-low;
					bias-pull-down;
					pins = "gpio10";
				};
			};

			qupv3_se20_4uart_pins: qupv3_se20_4uart_pins {

				qupv3_se20_default_cts: qupv3_se20_default_cts {

					mux {
						function = "gpio";
						pins = "gpio76";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio76";
					};
				};

				qupv3_se20_tx: qupv3_se20_tx {

					mux {
						function = "qup20";
						pins = "gpio78";
					};

					config {
						drive-strength = <2>;
						pins = "gpio78";
						bias-pull-up;
					};
				};

				qupv3_se20_default_rtsrx: qupv3_se20_default_rtsrx {

					mux {
						function = "gpio";
						pins = "gpio77", "gpio79";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio77", "gpio79";
					};
				};

				qupv3_se20_rx_wake: qupv3_se20_rx_wake {

					mux {
						function = "gpio";
						pins = "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio79";
					};
				};

				qupv3_se20_rx_active: qupv3_se20_rx_active {

					mux {
						function = "qup20";
						pins = "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio79";
					};
				};

				qupv3_se20_rts: qupv3_se20_rts {

					mux {
						function = "qup20";
						pins = "gpio77";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio77";
					};
				};

				qupv3_se20_cts: qupv3_se20_cts {

					mux {
						function = "qup20";
						pins = "gpio76";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio76";
					};
				};

				qupv3_se20_default_tx: qupv3_se20_default_tx {

					mux {
						function = "gpio";
						pins = "gpio78";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio78";
						bias-pull-up;
					};
				};
			};

			qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {

				qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio4", "gpio5";
					};
				};

				qupv3_se1_i2c_active: qupv3_se1_i2c_active {

					mux {
						function = "qup1";
						pins = "gpio4", "gpio5";
					};

					config {
						drive-strength = <2>;
						pins = "gpio4", "gpio5";
						bias-pull-up;
					};
				};
			};

			panel_br01_reset_suspend {

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio25";
				};
			};

			ese_spi_miso_pd_gpio {

				mux {
					function = "gpio";
					pins = "gpio72";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio72";
				};
			};

			panel_xa2_ze01_te_suspend {

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio86";
				};
			};

			expander_reset_active {

				mux {
					function = "gpio";
					pins = "gpio105";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio105";
					output-high;
				};
			};

			pmx_sde {

				sde_dsi_suspend {

					mux {
						function = "gpio";
						pins = "gpio0";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio0";
					};
				};

				sde_dsi_active {

					mux {
						function = "gpio";
						pins = "gpio0";
					};

					config {
						bias-disable = <0>;
						drive-strength = <8>;
						pins = "gpio0";
					};
				};

				sde_dsi1_suspend {

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio4";
					};
				};

				sde_dsi1_active {

					mux {
						function = "gpio";
						pins = "gpio4";
					};

					config {
						bias-disable = <0>;
						drive-strength = <8>;
						pins = "gpio4";
					};
				};
			};

			pri_tdm_sync_active: pri_tdm_sync_active {

				mux {
					function = "mi2s0_ws";
					pins = "gpio129";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio129";
					output-high;
				};
			};

			cci1_active {

				mux {
					function = "cci_i2c";
					pins = "gpio112", "gpio113";
				};

				config {
					drive-strength = <4>;
					pins = "gpio112", "gpio113";
					bias-pull-up;
				};
			};

			ovp_pwr_flagb_default {

				mux {
					function = "gpio";
					pins = "gpio84";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio84";
				};
			};

			qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {

				qupv3_se14_i2c_active: qupv3_se14_i2c_active {

					mux {
						function = "qup14";
						pins = "gpio52", "gpio53";
					};

					config {
						drive-strength = <2>;
						pins = "gpio52", "gpio53";
						bias-pull-up;
					};
				};

				qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio52", "gpio53";
					};
				};
			};

			gpio_i2c_1_scl {

				gpio_i2c_1_scl_default {

					mux {
						function = "gpio";
						pins = "gpio176";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio176";
					};
				};
			};

			pri_tdm_din {

				pri_tdm_din_active: pri_tdm_din_active {

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio127";
					};
				};

				pri_tdm_din_sleep: pri_tdm_din_sleep {

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio127";
					};
				};
			};

			qupv3_se16_spi_pins: qupv3_se16_spi_pins {

				qupv3_se16_spi_sleep: qupv3_se16_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};

				qupv3_se16_spi_active: qupv3_se16_spi_active {

					mux {
						function = "qup16";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			nfc {

				nfc_enable_suspend: nfc_enable_suspend {

					mux {
						function = "gpio";
						pins = "gpio34", "gpio45", "gpio35";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio34", "gpio45", "gpio35";
					};
				};

				nfc_int_active: nfc_int_active {

					mux {
						function = "gpio";
						pins = "gpio46";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio46";
					};
				};

				nfc_int_suspend: nfc_int_suspend {

					mux {
						function = "gpio";
						pins = "gpio46";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio46";
					};
				};

				nfc_enable_active: nfc_enable_active {

					mux {
						function = "gpio";
						pins = "gpio34", "gpio45", "gpio35";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio34", "gpio45", "gpio35";
					};
				};
			};

			sdc2_off: sdc2_off {

				data {
					drive-strength = <2>;
					pins = "sdc2_data";
					bias-pull-up;
				};

				clk {
					bias-disable;
					drive-strength = <2>;
					pins = "sdc2_clk";
				};

				sd-cd {
					drive-strength = <2>;
					pins = "gpio92";
					bias-pull-up;
				};

				cmd {
					drive-strength = <2>;
					pins = "sdc2_cmd";
					bias-pull-up;
				};
			};

			qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {

				qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se0_i2c_active: qupv3_se0_i2c_active {

					mux {
						function = "qup0";
						pins = "gpio0", "gpio1";
					};

					config {
						drive-strength = <2>;
						pins = "gpio0", "gpio1";
						bias-pull-up;
					};
				};
			};

			panel_xa2_bq01_te_suspend {

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio86";
				};
			};

			qupv3_se4_spi_pins: qupv3_se4_spi_pins {

				qupv3_se4_spi_active: qupv3_se4_spi_active {

					mux {
						function = "qup4";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};

				qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio16", "gpio17", "gpio18", "gpio19";
					};
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {

					mux {
						function = "gpio";
						pins = "gpio1";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio1";
					};
				};

				spkr_1_sd_n_active: spkr_1_sd_n_active {

					mux {
						function = "gpio";
						pins = "gpio1";
					};

					config {
						bias-disable;
						drive-strength = <16>;
						pins = "gpio1";
						output-high;
					};
				};
			};

			panel_xa2_ze01_reset_suspend {

				mux {
					function = "gpio";
					pins = "gpio34";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio34";
				};
			};

			tert_tdm_dout {

				tert_tdm_dout_active: tert_tdm_dout_active {

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio124";
					};
				};

				tert_tdm_dout_sleep: tert_tdm_dout_sleep {

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio124";
					};
				};
			};

			uwb_int {

				mux {
					function = "gpio";
					pins = "gpio19";
				};

				config {
					bias-pull-down;
					input-enable;
					pins = "gpio19";
				};
			};

			gfspi_rstpin {

				mux {
					function = "gpio";
					pins = "gpio18";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio18";
				};
			};

			cam_sensor_mclk6_active {

				mux {
					function = "cam_mclk";
					pins = "gpio106";
				};

				config {
					bias-disable;
					drive-strength = <6>;
					pins = "gpio106";
				};
			};

			qupv3_se18_spi_pins: qupv3_se18_spi_pins {

				qupv3_se18_spi_sleep: qupv3_se18_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};
				};

				qupv3_se18_spi_active: qupv3_se18_spi_active {

					mux {
						function = "qup18";
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};
				};
			};

			grip-int {

				mux {
					function = "gpio";
					pins = "gpio182";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio182";
				};
			};

			cam_sensor_active_rst2 {

				mux {
					function = "gpio";
					pins = "gpio106";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio106";
				};
			};

			pri_mi2s_sd0 {

				pri_mi2s_sd0_active: pri_mi2s_sd0_active {

					mux {
						function = "mi2s0_data0";
						pins = "gpio127";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio127";
						output-high;
					};
				};

				pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {

					mux {
						function = "gpio";
						pins = "gpio127";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio127";
					};
				};
			};

			display_panel_avdd_default {

				mux {
					function = "gpio";
					pins = "gpio186";
				};

				config {
					bias-disable = <0>;
					drive-strength = <8>;
					pins = "gpio186";
					output-high;
				};
			};

			cam_sensor_suspend_rst4 {

				mux {
					function = "gpio";
					pins = "gpio119";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio119";
				};
			};

			nfc_i2c_sda_active {

				mux {
					function = "qup17";
					pins = "gpio64";
				};

				config {
					none;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio64";
				};
			};

			cam_sensor_active_rst4 {

				mux {
					function = "gpio";
					pins = "gpio119";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio119";
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio124";
					};
				};

				tert_mi2s_sd1_active: tert_mi2s_sd1_active {

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio124";
					};
				};
			};

			panel_br01_reset_active {

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-disable;
					drive-strength = <8>;
					pins = "gpio25";
				};
			};

			cnss_pins: cnss_pins {

				cnss_wlan_en_active: cnss_wlan_en_active {

					mux {
						function = "gpio";
						pins = "gpio80";
					};

					config {
						drive-strength = <16>;
						pins = "gpio80";
						output-high;
						bias-pull-up;
					};
				};

				cnss_wlan_en_sleep: cnss_wlan_en_sleep {

					mux {
						function = "gpio";
						pins = "gpio80";
					};

					config {
						output-low;
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio80";
					};
				};
			};

			qupv3_se17_i2c_pins: qupv3_se17_i2c_pins {

				qupv3_se17_i2c_sleep: qupv3_se17_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio64", "gpio65";
					};
				};

				qupv3_se17_i2c_active: qupv3_se17_i2c_active {

					mux {
						function = "qup17";
						pins = "gpio64", "gpio65";
					};

					config {
						drive-strength = <2>;
						pins = "gpio64", "gpio65";
						bias-pull-up;
					};
				};
			};

			pri_mi2s_sd1 {

				pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio128";
					};
				};

				pri_mi2s_sd1_active: pri_mi2s_sd1_active {

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio128";
						output-high;
					};
				};
			};

			qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {

				qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio48", "gpio49";
					};
				};

				qupv3_se13_i2c_active: qupv3_se13_i2c_active {

					mux {
						function = "qup13";
						pins = "gpio48", "gpio49";
					};

					config {
						drive-strength = <2>;
						pins = "gpio48", "gpio49";
						bias-pull-up;
					};
				};
			};

			pri_tdm_dout {

				pri_tdm_dout_active: pri_tdm_dout_active {

					mux {
						function = "mi2s0_data1";
						pins = "gpio128";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio128";
					};
				};

				pri_tdm_dout_sleep: pri_tdm_dout_sleep {

					mux {
						function = "gpio";
						pins = "gpio128";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio128";
					};
				};
			};

			qupv3_se7_2uart_pins: qupv3_se7_2uart_pins {

				qupv3_se7_2uart_active: qupv3_se7_2uart_active {

					mux {
						function = "qup7";
						pins = "gpio26", "gpio27";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio26", "gpio27";
					};
				};

				qupv3_se7_2uart_sleep: qupv3_se7_2uart_sleep {

					mux {
						function = "gpio";
						pins = "gpio26", "gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio26", "gpio27";
					};
				};
			};

			folder_hall_irq {

				mux {
					function = "gpio";
					pins = "gpio169";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio169";
				};
			};

			usb_phy_ps: usb_phy_ps {

				usb3phy_portselect_default: usb3phy_portselect_default {

					mux {
						function = "usb_phy";
						pins = "gpio91";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio91";
					};
				};

				usb3phy_portselect_gpio: usb3phy_portselect_gpio {

					mux {
						function = "gpio";
						pins = "gpio91";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio91";
					};
				};
			};

			qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {

				qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se9_i2c_active: qupv3_se9_i2c_active {

					mux {
						function = "qup9";
						pins = "gpio32", "gpio33";
					};

					config {
						drive-strength = <2>;
						pins = "gpio32", "gpio33";
						bias-pull-up;
					};
				};
			};

			uwb_spi_miso_sleep {

				mux {
					function = "gpio";
					pins = "gpio0";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio0";
				};
			};

			cps_irq_default {

				mux {
					function = "gpio";
					pins = "gpio90";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio90";
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {

					mux {
						function = "gpio";
						pins = "gpio89";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio89";
					};
				};

				spkr_2_sd_n_active: spkr_2_sd_n_active {

					mux {
						function = "gpio";
						pins = "gpio89";
					};

					config {
						bias-disable;
						drive-strength = <16>;
						pins = "gpio89";
						output-high;
					};
				};
			};

			tert_aux_pcm_dout {

				tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio124";
					};
				};

				tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {

					mux {
						function = "mi2s2_data1";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio124";
					};
				};
			};

			cam_sensor_active_rst1 {

				mux {
					function = "gpio";
					pins = "gpio24";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio24";
				};
			};

			qupv3_se10_spi_pins: qupv3_se10_spi_pins {

				qupv3_se10_spi_active: qupv3_se10_spi_active {

					mux {
						function = "qup10";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};

				qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			pri_tdm_clk {

				pri_tdm_clk_active: pri_tdm_clk_active {

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_tdm_clk_sleep: pri_tdm_clk_sleep {

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			qupv3_se13_spi_pins: qupv3_se13_spi_pins {

				qupv3_se13_spi_active: qupv3_se13_spi_active {

					mux {
						function = "qup13";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};

				qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};
			};

			panel_zf01_reset_active {

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-disable;
					drive-strength = <8>;
					pins = "gpio25";
				};
			};

			qupv3_se21_i2c_pins: qupv3_se21_i2c_pins {

				qupv3_se21_i2c_active: qupv3_se21_i2c_active {

					mux {
						function = "qup21";
						pins = "gpio80", "gpio81";
					};

					config {
						drive-strength = <2>;
						pins = "gpio80", "gpio81";
						bias-pull-up;
					};
				};

				qupv3_se21_i2c_sleep: qupv3_se21_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio80", "gpio81";
					};
				};
			};

			flicker_test {
				flicker_test,torch-gpio = <60 88 0>;
			};

			tert_tdm {

				tert_tdm_clk_sleep: tert_tdm_clk_sleep {

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio121";
					};
				};

				tert_tdm_ws_active: tert_tdm_ws_active {

					mux {
						function = "mi2s2_ws";
						pins = "gpio123";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio123";
						output-high;
					};
				};

				tert_tdm_ws_sleep: tert_tdm_ws_sleep {

					mux {
						function = "gpio";
						pins = "gpio123";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio123";
					};
				};

				tert_tdm_clk_active: tert_tdm_clk_active {

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio121";
						output-high;
					};
				};
			};

			spi_clk_tsp_sleep {

				mux {
					function = "gpio";
					pins = "gpio30";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio30";
				};
			};

			grip-sub-int {

				mux {
					function = "gpio";
					pins = "gpio153";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio153";
				};
			};

			ese_spi_cs_pd_gpio {

				mux {
					function = "gpio";
					pins = "gpio75";
				};

				config {
					output-low;
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio75";
				};
			};

			tsp_int_active {

				mux {
					function = "gpio";
					pins = "gpio46";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio46";
				};
			};

			qupv3_se5_spi_pins: qupv3_se5_spi_pins {

				qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};
				};

				qupv3_se5_spi_active: qupv3_se5_spi_active {

					mux {
						function = "qup5";
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio206", "gpio207", "gpio84", "gpio85";
					};
				};
			};

			uwb_spi_mosi_sleep {

				mux {
					function = "gpio";
					pins = "gpio1";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio1";
				};
			};

			qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {

				qupv3_se2_i2c_active: qupv3_se2_i2c_active {

					mux {
						function = "qup2";
						pins = "gpio8", "gpio9";
					};

					config {
						drive-strength = <6>;
						pins = "gpio8", "gpio9";
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						input-enable;
						pins = "gpio8", "gpio9";
					};
				};
			};

			trigout_a: trigout_a {

				mux {
					function = "qdss_cti";
					pins = "gpio2";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio2";
				};
			};

			pri_tdm_clk_active: pri_tdm_clk_active {

				mux {
					function = "mi2s0_sck";
					pins = "gpio126";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio126";
					output-high;
				};
			};

			ese_spi_mosi_pu_func {

				mux {
					function = "qup19";
					pins = "gpio73";
				};

				config {
					none;
					drive-strength = <6>;
					pins = "gpio73";
					bias-pull-up;
				};
			};

			expander_irq_default {

				mux {
					function = "gpio";
					pins = "gpio62";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio62";
				};
			};

			panel_zf01_reset_suspend {

				mux {
					function = "gpio";
					pins = "gpio25";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio25";
				};
			};

			ese_spi_mosi_pu_gpio {

				mux {
					function = "gpio";
					pins = "gpio73";
				};

				config {
					drive-strength = <6>;
					pins = "gpio73";
					output-high;
					bias-pull-up;
				};
			};

			gpio_i2c_3_sda {

				gpio_i2c_3_sda_default {

					mux {
						function = "gpio";
						pins = "gpio186";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio186";
					};
				};
			};

			panel_br01_te_suspend {

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio87";
				};
			};

			spi_miso_tsp_sleep {

				mux {
					function = "gpio";
					pins = "gpio28";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					input-enable;
					pins = "gpio28";
				};
			};

			cam_sensor_mclk3_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					bias-pull-down;
					drive-strength = <4>;
					pins = "gpio103";
				};
			};

			pri_mi2s_sck {

				pri_mi2s_sck_active: pri_mi2s_sck_active {

					mux {
						function = "mi2s0_sck";
						pins = "gpio126";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio126";
						output-high;
					};
				};

				pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {

					mux {
						function = "gpio";
						pins = "gpio126";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio126";
					};
				};
			};

			qupv3_se8_spi_pins: qupv3_se8_spi_pins {

				qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};

				qupv3_se8_spi_active: qupv3_se8_spi_active {

					mux {
						function = "qup8";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			cam_sensor_mclk5_active {

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					bias-disable;
					drive-strength = <6>;
					pins = "gpio105";
				};
			};

			uwb_spi_clk_active {

				mux {
					function = "qup0";
					pins = "gpio2";
				};

				config {
					none;
					bias-disable;
					drive-strength = <6>;
					pins = "gpio2";
				};
			};

			grip-sub-i2c-sda {

				mux {
					function = "gpio";
					pins = "gpio12";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio12";
				};
			};

			cam_sensor_mclk0_active {

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio100";
				};
			};

			cci3_active {

				mux {
					function = "cci_i2c";
					pins = "gpio208", "gpio209";
				};

				config {
					qcom,apps;
					drive-strength = <4>;
					pins = "gpio208", "gpio209";
					bias-pull-up;
				};
			};

			panel_br01_esd_1_suspend {

				mux {
					function = "gpio";
					pins = "gpio167";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio167";
				};
			};

			panel_xa2_ze01_mipisel_suspend {

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio22";
				};
			};

			tert_mi2s_sck {

				tert_mi2s_sck_active: tert_mi2s_sck_active {

					mux {
						function = "mi2s2_sck";
						pins = "gpio121";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio121";
					};
				};

				tert_mi2s_sck_sleep: tert_mi2s_sck_sleep {

					mux {
						function = "gpio";
						pins = "gpio121";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio121";
					};
				};
			};

			panel_xa2_bq01_te_active {

				mux {
					function = "mdp_vsync";
					pins = "gpio86";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio86";
				};
			};

			qupv3_se16_i2c_pins: qupv3_se16_i2c_pins {

				qupv3_se16_i2c_active: qupv3_se16_i2c_active {

					mux {
						function = "qup16";
						pins = "gpio60", "gpio61";
					};

					config {
						drive-strength = <2>;
						pins = "gpio60", "gpio61";
						bias-pull-up;
					};
				};

				qupv3_se16_i2c_sleep: qupv3_se16_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio60", "gpio61";
					};
				};
			};

			dp_aux_sel_active {

				mux {
					function = "gpio";
					pins = "gpio108";
				};

				config {
					output-low;
					bias-disable;
					drive-strength = <2>;
					pins = "gpio108";
				};
			};

			qupv3_se7_2hsuart_pins {

				qupv3_se7_2uart_tx_active {

					mux {
						function = "qup7";
						pins = "gpio26";
					};

					config {
						drive-strength = <2>;
						pins = "gpio26";
						bias-pull-up;
					};
				};

				qupv3_se7_2uart_rx_active {

					mux {
						function = "qup7";
						pins = "gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio27";
					};
				};

				qupv3_se7_2uart_rx_sleep {

					mux {
						function = "gpio";
						pins = "gpio27";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio27";
					};
				};

				qupv3_se7_2uart_tx_sleep {

					mux {
						function = "gpio";
						pins = "gpio26";
					};

					config {
						drive-strength = <2>;
						input-enable;
						pins = "gpio26";
						bias-pull-up;
					};
				};
			};

			grip-i2c-scl {

				mux {
					function = "gpio";
					pins = "gpio187";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio187";
				};
			};

			panel_br01_te_active {

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio87";
				};
			};

			sec_mi2s_mclk {

				sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {

					mux {
						function = "gpio";
						pins = "gpio124";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						input-enable;
						pins = "gpio124";
					};
				};

				sec_mi2s_mclk_active: sec_mi2s_mclk_active {

					mux {
						function = "sec_mi2s";
						pins = "gpio124";
					};

					config {
						bias-disable;
						drive-strength = <8>;
						pins = "gpio124";
						output-high;
					};
				};
			};

			cci0_suspend {

				mux {
					function = "cci_i2c";
					pins = "gpio110", "gpio111";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					input-enable;
					pins = "gpio110", "gpio111";
				};
			};

			cam_sensor_mclk5_suspend {

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};

				config {
					bias-pull-down;
					drive-strength = <6>;
					pins = "gpio105";
				};
			};

			qupv3_se21_spi_pins: qupv3_se21_spi_pins {

				qupv3_se21_spi_sleep: qupv3_se21_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};
				};

				qupv3_se21_spi_active: qupv3_se21_spi_active {

					mux {
						function = "qup21";
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};
				};
			};

			spi_miso_tsp_active {

				mux {
					function = "qup8";
					pins = "gpio28";
				};

				config {
					none;
					bias-disable;
					drive-strength = <6>;
					pins = "gpio28";
				};
			};

			qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {

				qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						pins = "gpio20", "gpio21";
					};
				};

				qupv3_se6_i2c_active: qupv3_se6_i2c_active {

					mux {
						function = "qup6";
						pins = "gpio20", "gpio21";
					};

					config {
						drive-strength = <2>;
						pins = "gpio20", "gpio21";
						bias-pull-up;
					};
				};
			};

			main_bat_enb_default {

				mux {
					function = "gpio";
					pins = "gpio14";
				};

				config {
					bias-disable;
					PIN_DT_FUNC_OUTPUT;
					pins = "gpio14";
				};
			};

			qupv3_se12_spi_pins: qupv3_se12_spi_pins {

				qupv3_se12_spi_active: qupv3_se12_spi_active {

					mux {
						function = "qup12";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};

				qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};
			};

			gpio_i2c_5_sda {

				gpio_i2c_5_sda_default {

					mux {
						function = "gpio";
						pins = "gpio148";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio148";
					};
				};
			};

			qupv3_se20_spi_pins: qupv3_se20_spi_pins {

				qupv3_se20_spi_sleep: qupv3_se20_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};

				qupv3_se20_spi_active: qupv3_se20_spi_active {

					mux {
						function = "qup20";
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio76", "gpio77", "gpio78", "gpio79";
					};
				};
			};

			qupv3_se17_spi_pins: qupv3_se17_spi_pins {

				qupv3_se17_spi_sleep: qupv3_se17_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};

				qupv3_se17_spi_active: qupv3_se17_spi_active {

					mux {
						function = "qup17";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};
			};

			qupv3_se14_spi_pins: qupv3_se14_spi_pins {

				qupv3_se14_spi_active: qupv3_se14_spi_active {

					mux {
						function = "qup14";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};

				qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					config {
						bias-disable;
						drive-strength = <6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			cam_sensor_mclk3_active {

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio103";
				};
			};

			panel_zf01_te_active {

				mux {
					function = "mdp_vsync";
					pins = "gpio87";
				};

				config {
					bias-pull-down;
					drive-strength = <2>;
					pins = "gpio87";
				};
			};

			grip-i2c-sda {

				mux {
					function = "gpio";
					pins = "gpio186";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					input-enable;
					pins = "gpio186";
				};
			};

			qupv3_se18_i2c_pins: qupv3_se18_i2c_pins {

				qupv3_se18_i2c_sleep: qupv3_se18_i2c_sleep {

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69";
					};

					config {
						bias-disable;
						drive-strength = <2>;
						input-enable;
						pins = "gpio68", "gpio69";
					};
				};

				qupv3_se18_i2c_active: qupv3_se18_i2c_active {

					mux {
						function = "qup18";
						pins = "gpio68", "gpio69";
					};

					config {
						drive-strength = <2>;
						pins = "gpio68", "gpio69";
						bias-pull-up;
					};
				};
			};

			cam_sensor_mclk1_active {

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					pins = "gpio101";
				};
			};

			pmx_sde_te {

				sde_te1_active {

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio87";
					};
				};

				sde_te_active {

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio86";
					};
				};

				sde_te_suspend {

					mux {
						function = "mdp_vsync";
						pins = "gpio86";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio86";
					};
				};

				sde_te1_suspend {

					mux {
						function = "mdp_vsync";
						pins = "gpio87";
					};

					config {
						bias-pull-down;
						drive-strength = <2>;
						pins = "gpio87";
					};
				};
			};

			ese_spi_clk_pu_gpio {

				mux {
					function = "gpio";
					pins = "gpio74";
				};

				config {
					drive-strength = <6>;
					pins = "gpio74";
					output-high;
					bias-pull-up;
				};
			};

			panel_xa2_ze01_mipisel_active {

				mux {
					function = "gpio";
					pins = "gpio22";
				};

				config {
					bias-disable;
					drive-strength = <2>;
					pins = "gpio22";
				};
			};

			cci2_active {

				mux {
					function = "cci_i2c";
					pins = "gpio114", "gpio115";
				};

				config {
					bias-disable;
					drive-strength = <4>;
					input-enable;
					pins = "gpio114", "gpio115";
					bias-pull-up;
				};
			};
		};

		disp_rsc: rsc@af20000 {
			reg-names = "drv-0";
			reg = <0xaf20000 0x10000>;
			label = "disp_rsc";
			qcom,tcs-config = <2 0 0 1 1 1 3 0 4 0>;
			clocks = <0x26 0x48>;
			interrupts = <0x0 0x81 0x4>;
			qcom,drv-id = <0>;
			qcom,tcs-offset = <0x1c00>;
			compatible = "qcom,rpmh-rsc";

			apps_bcm_voter: bcm_voter {
				qcom,tcs-wait = <1>;
				compatible = "qcom,bcm-voter";
			};

			sde_rsc_rpmh {
				cell-index = <0>;
				compatible = "qcom,sde-rsc-rpmh";
			};
		};

		qupv3_se2_spi: spi@988000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x988000 0x4000>;
			pinctrl-1 = <&qupv3_se2_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5a 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25b 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se2_spi_active>;
			dmas = <199 0 2 1 64 0 199 1 2 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		mhi_qrtr_cnss {
			qcom,net-id = <0>;
			qcom,low-latency;
			compatible = "qcom,qrtr-mhi";
			qcom,dev-id = <0x1103>;
		};

		cpu4: cti@12050000 {
			clock-names = "apb_pclk";
			reg = <0x12050000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu4";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qmp_aop: qcom,qmp-aop {
			#mbox-cells = <1>;
			label = "aop";
			qcom,qmp = <&aoss_qmp>;
			compatible = "qcom,qmp-mbox";
		};

		ete3 {
			atid = <4>;
			qcom,skip-power-up;
			cpu = <24>;
			coresight-name = "coresight-ete3";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_turing: tpdm@10980000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10980000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-turing";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
			};
		};

		qcom_tzlog: tz-log@146AA720 {
			reg = <0x146aa720 0x3000>;
			hyplog-address-offset = <&compute_1_tbu>;
			qcom,hyplog-enabled;
			hyplog-size-offset = <&sf_0_tbu>;
			compatible = "qcom,tz-log";
		};

		tpdm_swao_prio_0: tpdm@10b09000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b09000 0x1000>;
			atid = <71>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-swao-prio-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ufsphy_mem: ufsphy_mem@1d80000 {
			#phy-cells = <0>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			reg-names = "phy_mem";
			vdda-pll-supply = <&L10C>;
			reg = <0x1d80000 0x2000>;
			vdda-pll-max-microamp = <0x5c94>;
			clocks = <0x20 0x0 0x24 0x9d 0x24 0x95 0x24 0xa1 0x24 0xa3 0x24 0xa5 0x24 0x4 0x24 0x5 0x24 0x6>;
			vdda-phy-supply = <&L5B>;
			resets = <165 0>;
			vdda-phy-max-microamp = <0x30188>;
			status = "ok";
			lanes-per-direction = <2>;
			compatible = "qcom,ufs-phy-qmp-v4-cape";
		};

		tmc_etr: tmc@10048000 {
			coresight-csr = <&csr>;
			clock-names = "apb_pclk";
			dma-coherent;
			reg-names = "tmc-base", "bam-base";
			arm,scatter-gather;
			csr-irqctrl-offset = <108>;
			iommus = <92 0x600 0 92 0x520 0>;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			qcom,sw-usb;
			clocks = <&aoss_qmp>;
			interrupts = <0x0 0x10e 0x1>;
			interrupt-names = "byte-cntr-irq";
			byte-cntr-name = "byte-cntr";
			csr-atid-offset = <&qupv3_se12_i2c_active>;
			arm,primecell-periphid = <0xbb961>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			arm,buffer-size = <0x10000000>;
			qcom,iommu-dma = "bypass";
			coresight-name = "coresight-tmc-etr";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se4_spi: spi@990000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x990000 0x4000>;
			pinctrl-1 = <&qupv3_se4_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5e 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25d 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			qcom,spi-touch-active = "focaltech,fts_ts";
			pinctrl-0 = <&qupv3_se4_spi_active>;
			dmas = <199 0 4 1 64 2 199 1 4 1 64 2>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";

			focaltech@0 {
				focaltech,max-touch-number = <5>;
				spi-max-frequency = <0x5b8d80>;
				interrupt-parent = <60>;
				reg = <0>;
				pinctrl-1 = <754 753>;
				focaltech,display-coords = <0 0 0x438 0x924>;
				focaltech,touch-type = "primary";
				interrupts = <0x15 0x2008>;
				focaltech,reset-gpio = <60 20 0>;
				vdd-supply = <&L3C>;
				pinctrl-2 = <&ts_release>;
				pinctrl-0 = <&ts_active>;
				focaltech,irq-gpio = <60 21 0x2008>;
				focaltech,ic-type = <0x3658d488>;
				pinctrl-names = "pmx_ts_active", "pmx_ts_suspend", "pmx_ts_release";
				compatible = "focaltech,fts_ts";
			};
		};

		samsung,reboot_cmd {
			sec,restart_handler-priority = <&qupv3_se5_spi_active>;
			sec,reboot_notifier-priority = <&qupv3_se13_spi_active>;
			status = "okay";
			compatible = "samsung,reboot_cmd";

			samsung,qcom-reboot_cmd {
				status = "okay";
				sec,use-on_reboot;
				compatible = "samsung,qcom-reboot_cmd";
			};
		};

		self_display_FAC_AMB619BR01_dtsi {
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_self_display;
			samsung,self_mask_setting_pre_revA = <0x29010000 1008 0x5a5a2901 0 0x27a0029 0x1000001 0x27510>;
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
			label = "self_display_FAC_AMB619BR01_dtsi";
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 09 0c 09 0d 09 0e 09 0f 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_mask_on_revA = <0x29010000 1008 0x5a5a2901 0 0xd7a0500 0 0x12b07e0 0x90b2901 0 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 81 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 01 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 27 d8 29 01 00 00 00 00 02 d8 17 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 01 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 04 01];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mask_crc_pass_data = [09 3b];
			samsung,self_mask_on_factory_revA = <0x29010000 1008 0x5a5a2901 0 0xd7a0500 0x90c 0x90d090e 0x90f2901 0 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 09 0c 09 0d 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_partial_hlpm_scan_disable_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 03 f0 a5 a5];
		};

		pcm2: qcom,msm-ultra-low-latency {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <2>;
			compatible = "qcom,msm-pcm-dsp";
		};

		qcom,ife2@ac80000 {
			src-clock-name = "ife_2_clk_src";
			clock-names = "ife_2_fast_ahb", "ife_2_clk_src", "ife_2_clk", "cam_cc_cpas_ife_2_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ife", "cam_camnoc", "rt_wrapper";
			cam_hw_pid = <18 30 22 10>;
			reg = <0xac80000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			clocks = <0x27 0x3d 0x27 0x3b 0x27 0x3a 0x27 0x11>;
			interrupts = <0x0 0x281 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc", "ife2";
			reg-cam-base = <0x80000 0x19000 0x62000>;
			clock-rates = <0 0x19bfcc00 0 0 0 0x2367b880 0 0 0 0x283baec0 0 0 0 0x2b5523c0 0 0 0 0x2b5523c0 0 0>;
			cell-index = <2>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x3c>;
			ife2-supply = <&cam_cc_ife_2_gdsc>;
			compatible = "qcom,vfe680_110";
		};

		qupv3_se11_i2c: i2c@a8c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa8c000 0x4000>;
			pinctrl-1 = <&qupv3_se11_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6e 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x164 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se11_i2c_active>;
			dmas = <228 0 3 3 64 0 228 1 3 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			s2asl01-limiter-main@38 {
				reg = <56>;
				limiter,limiter_name = "s2asl01-limiter-main";
				limiter,main_bat_enb_gpio = <60 14 0>;
				pinctrl-0 = <0x537 0x538>;
				pinctrl-names = "default";
				limiter,bat_type = <1>;
				limiter,main_bat_enb2_gpio = <60 203 0>;
				limiter,main_bat_det_gpio = <60 122 0>;
				status = "okay";
				compatible = "samsung,s2asl01-limiter";
			};
		};

		funnel_ssc: funnel@10b24000 {
			coresight-name = "coresight-funnel-ssc";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,csiphy5@acee000 {
			src-clock-name = "csi5phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xacee000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x2c 0x27 0x23 0x27 0x22>;
			interrupts = <0x0 0x59 0x1>;
			interrupt-names = "CSIPHY5";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xee000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <5>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		test_mode_XA2_dtsi {
			samsung,micro_short_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 03 bf 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			label = "test_mode_XA2_dtsi";
			samsung,gray_spot_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 08 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 1f 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_ecc_rx_cmds_revA = [06 01 00 00 00 00 01 f8 01 00 02];
			samsung,micro_short_test_on_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 75 29 01 00 00 00 00 03 bf 33 25 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,support_gct;
			samsung,gct_exit_tx_cmds_revA = [29 00 00 00 00 00 04 b0 00 02 d7 29 00 00 00 00 00 02 d7 00 29 00 00 00 00 00 04 b0 00 26 f4 29 00 00 00 00 00 02 f4 00 29 00 00 00 00 00 02 fe 80 29 00 00 00 00 00 02 fe 00 29 00 00 00 00 00 03 9f 5a 5a 29 00 00 00 00 00 03 f0 a5 a5 29 00 00 00 00 00 03 f1 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			samsung,brightdot_lf_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 51 03 ff 29 00 00 00 00 00 03 b0 0c bd 29 00 00 00 00 00 03 bd 00 ef 29 00 00 00 00 00 03 60 00 ef 29 01 00 00 64 00 02 f7 0f 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,brightdot_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 22 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_on_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 01 00 00 00 00 02 cc 01 29 00 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_test_off_tx_cmds_revA = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 03 b0 02 cc 29 00 00 00 00 00 02 cc 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gray_spot_test_off_tx_cmds_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 04 b0 00 0c f6 29 01 00 00 00 00 02 f6 00 29 01 00 00 00 00 04 b0 00 18 f6 29 01 00 00 00 00 02 f6 a5 29 01 00 00 00 00 04 b0 00 1b f6 29 01 00 00 00 00 02 f6 89 29 01 00 00 00 00 04 b0 00 17 66 29 01 00 00 00 00 02 66 00 29 01 00 00 64 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,ccd_fail_val = <4>;
			samsung,gct_mid_tx_cmds_revA = [29 01 00 00 14 00 02 be 05 29 00 00 00 00 00 02 be 00];
			samsung,ccd_pass_val = <0>;
			samsung,gct_enter_tx_cmds_revC = <0x29000000 927 0xa5a50501 0x7800 0x1012900 0 0x3f05a5a 0x29000000 1009 0x5a5a2900 0 0x3fc5a5a 0x29000000 720 0x8290000 4 0xb0000dc1 0x29000000 705 0xdb290000 4 0xb0002ac1 0x29000000 705 0xc0290000 4 0xb0037e68 0x29000000 872 0x1302900 0 0x4b00038 0x68290000 6 0x68013001 0x500501 0x7800 0x1112900 0 0x4b0002a 0xc1290000 2 0xc1002900 0 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0 0x2fe14 0x29000000 0x4b0 0x21fe29 0 0x2fe7a 0x29000000 849 0x7ff2900 0 0x2532029 0 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 4 0xb00002d7 0x29010000 0x320002d7 0x4290000 4 0xb00026f4 0x29010000 756 0x290100 2 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0 0x2be0729 0x1000014 0x2be00>;
			samsung,brightdot_off_tx_cmds_revC = [29 00 00 00 00 00 03 f0 5a 5a 29 00 00 00 00 00 04 b0 00 37 68 29 00 00 00 00 00 07 68 01 01 30 01 00 50 29 00 00 00 00 00 02 f7 0f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,gct_enter_tx_cmds_revA = <0x29000000 927 0xa5a50501 0x7800 0x1012900 0 0x3f05a5a 0x29000000 1009 0x5a5a2900 0 0x3fc5a5a 0x29000000 720 0x8290000 4 0xb0000dc1 0x29000000 705 0xdb290000 4 0xb0002ac1 0x29000000 705 0xc0290000 4 0xb0037e68 0x29000000 872 0x1302900 0 0x4b00038 0x68290000 6 0x68013001 0x500501 0x7800 0x1112900 0 0x4b0002a 0xc1290000 2 0xc1002900 0 0x3f1f1a2 0x29000000 0x4b0 0xdfe29 0 0x2fe14 0x29000000 0x4b0 0x21fe29 0 0x2fe7a 0x29000000 849 0x7ff2900 0 0x2532029 0 0x29d01 0x29000000 0x5a9e 0x11000089 0x308006e8 0x8a00022 0x4500450 0x2000328 0x20046c 0xf000c 0x2e90177 0x180010f0 0x30c2000 0x60b0b33 0xe1c2a38 0x46546269 0x7077797b 0x7d7e0102 0x1000940 0x9be19fc 0x19fa19f8 0x1a381a78 0x1ab62af6 0x2b342b74 0x3b746bf4 0x290000 4 0xb00002d7 0x29010000 0x320002d7 0x4290000 4 0xb00026f4 0x29010000 756 0x290100 2 0xfe802901 0x3200 0x2fe0029 0x1000000 0x22c00 0x29010000 0x140002be 0x5290100 0x140002 0xbe002900 0 0x2be0729 0x1000014 0x2be00>;
			samsung,gct_checksum_rx_cmds_revA = [06 01 00 00 00 00 01 af 01 00 00];
			samsung,brightdot_on_tx_cmds_revA = <0x29000000 1008 0x5a5a2900 0 0x35107ff 0x29000000 0x4b0 0x376829 0 0x76801 0x7100100 0x50290000 2 0xf70f2901 0 0x3f0a5a5>;
			samsung,brightdot_on_tx_cmds_revC = <0x29000000 1008 0x5a5a2900 0 0x35107ff 0x29000000 0x4b0 0x376829 0 0x76801 0x7d00100 0x50290000 2 0xf70f2901 0 0x3f0a5a5>;
			samsung,ccd_state_rx_cmds_revA = [06 01 00 00 00 00 01 cd 01 00 00];
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,guestvm_loader@e0600000 {
			memory-region = <&cpusys_vm_mem>;
			qcom,pas-id = <35>;
			qcom,firmware-name = "cpusys_vm";
			qcom,vmid = <50>;
			compatible = "qcom,guestvm-loader";
		};

		sys-pm-vx@c320000 {
			reg = <0xc320000 1024>;
			mbox-names = "aop";
			mboxes = <145 0>;
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-cape";
		};

		sec_vib_inputff {
			haptic,normal_ratio = <100>;
			haptic,tent_open_ratio = <100>;
			haptic,fold_string = "FOLD|TENT";
			haptic,fold_close_ratio = <100>;
			haptic,overdrive_ratio = <100>;
			haptic,high_temp_percent = <70>;
			haptic,fold_open_ratio = <100>;
			status = "okay";
			haptic,tent_close_ratio = <100>;
			haptic,high_temp_ref = <48>;
			compatible = "sec_vib_inputff";
		};

		aggre2_noc: interconnect@1700000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1700000 0x31080>;
			clocks = <0x24 0x8 0x24 0x9 0x24 0xa 0x20 0x16>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-aggre2_noc";
		};

		wsa_core_tx_clk {
			qcom,codec-lpass-clk-id = <&pmr735b_l1>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <14>;
			compatible = "qcom,audio-ref-clk";
		};

		ete5 {
			atid = <6>;
			qcom,skip-power-up;
			cpu = <26>;
			coresight-name = "coresight-ete5";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,csid1@acb9000 {
			src-clock-name = "csid_clk_src";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "csid", "csid_top", "rt_wrapper";
			reg = <0xacb9000 0xd00 0xacb6000 0x1000 0xac62000 0x64000>;
			clocks = <0x27 0x25 0x27 0x24 0x27 0x26>;
			interrupts = <0x0 0x1d2 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "csid";
			regulator-names = "gdsc";
			reg-cam-base = <0xb9000 0xb6000 0x62000>;
			clock-rates = <0x17d78400 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0 0x1c9c3800 0 0>;
			cell-index = <1>;
			clock-control-debugfs = "true";
			shared-clks = <1 0 0>;
			status = "ok";
			compatible = "qcom,csid680_110";
		};

		wlan: qcom,cnss-qca6490@b0000000 {
			interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
			qcom,bus-bw-cfg-count = <9>;
			vdd-wlan-rfa1-supply;
			qcom,icc-path-count = <2>;
			qcom,wlan-rc-num = <0>;
			reg-names = "smmu_iova_ipa";
			reg = <0xb0000000 0x10000>;
			qcom,wlan-ramdump-dynamic = <0x420000>;
			qcom,sw-ctrl-gpio;
			subpcb-det-gpio = <60 107 0>;
			pinctrl-1 = <&cnss_wlan_en_sleep>;
			qcom,vreg_ipa = "s3e";
			qcom,bus-bw-cfg = <0 0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x2ab98 0x626380 0x2ab98 0x822080 0x1d4c 0x30d400 0 0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x2ab98 0x7faf80 0x2ab98 0xc35000 0x1d4c 0x216600>;
			qcom,xo-clk-gpio = <60 183 0>;
			vdd-wlan-aon-supply = <0x5d0>;
			vdd-wlan-dig-supply = <0x5d0>;
			qcom,vdd-wlan-aon-config = <0xf7314 0xf7314 0 0 1>;
			interconnects = <0xbf 0x33 0xbf 0x23c 0x49 0x1d 0x46 0x200>;
			mboxes = <145 0>;
			pinctrl-0 = <&cnss_wlan_en_active>;
			vdd-wlan-rfa2-supply = <0x5d1>;
			qcom,bt-en-gpio = <60 81 0>;
			wlan-en-gpio = <60 80 0>;
			qcom,wlan-ant-switch-config;
			qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0 0 1>;
			qcom,vdd-wlan-dig-config = <0xf7314 0xf7314 0 0 1>;
			pinctrl-names = "wlan_en_active", "wlan_en_sleep";
			qcom,wlan;
			qcom,wlan-cbc-enabled;
			qcom,vdd-wlan-rfa1-config;
			qcom,same-dt-multi-dev;
			qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0 0 1>;
			status = "ok";
			wlan-ant-switch-supply;
			vdd-wlan-io-supply = <61>;
			cnss-enable-self-recovery;
			use-pm-domain;
			compatible = "qcom,cnss-qca6490";
		};

		ete0 {
			atid = <1>;
			qcom,skip-power-up;
			cpu = <21>;
			coresight-name = "coresight-ete0";
			compatible = "arm,embedded-trace-extension";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_tmess_1: tpdm@10cc0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc0000 0x1000>;
			atid = <85>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pcm_dtmf: qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
		};

		spss_pas: remoteproc-spss@1880000 {
			interconnect-names = "crypto_ddr";
			clock-names = "xo";
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_general_purpose", "rmb_err_spare2";
			qcom,extra-size = <0x1000>;
			memory-region = <&spss_region_mem>;
			cx-uV-uA = <384 0x186a0>;
			cx-supply = <30>;
			reg = <0x188101c 4 0x1881024 4 0x1881028 4 0x188103c 4 0x1881100 4 0x1882014 4>;
			ranges;
			clocks = <0x20 0x0>;
			interrupts = <0x0 0x160 0x1>;
			interconnects = <0x5b 0x2b 0x46 0x200>;
			status = "ok";
			qcom,proxy-clock-names = "xo";
			qcom,spss-scsr-bits = <24 25>;
			compatible = "qcom,cape-spss-pas";

			glink_edge: glink-edge {
				reg-names = "qcom,spss-addr", "qcom,spss-size";
				qcom,glink-label = "spss";
				interrupt-parent = <&ipcc_mproc>;
				reg = <0x1885008 8 0x1885010 4>;
				label = "spss";
				interrupts = <0x10 0x0 0x1>;
				mbox-names = "spss_spss";
				mboxes = <144 16 0>;
				qcom,remote-pid = <8>;
			};
		};

		tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		apss_cti0: cti@138e0000 {
			clock-names = "apb_pclk";
			reg = <0x138e0000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-apss_cti0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,ife-lite0@acc6000 {
			src-clock-name = "ife_lite_clk_src";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ife-lite";
			cam_hw_pid = <0>;
			reg = <0xacc6000 0x2800>;
			clocks = <0x27 0x3e 0x27 0x42 0x27 0x41 0x27 0x40 0x27 0x3f 0x27 0x12>;
			interrupts = <0x0 0x1d5 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "ife-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xc6000>;
			clock-rates = <0 0 0 0x17d78400 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0>;
			cell-index = <3>;
			clock-control-debugfs = "true";
			shared-clks = <0 0 0 1 0 0>;
			status = "ok";
			compatible = "qcom,vfe-lite680_110";
		};

		tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		rx_core_tx_clk {
			qcom,codec-lpass-clk-id = <&pmr735a_l5>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <13>;
			compatible = "qcom,audio-ref-clk";
		};

		msm_vidc: qcom,vidc@aa00000 {
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			clock-names = "video_ctl_axi0_clk", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			memory-region = <&video_mem>;
			vidc,firmware-name = "vpu20_4v";
			qcom,allowed-clock-rates = <0xe4e1bff 0x14257880 0x15d0b780 0x1a76e700>;
			reg = <0xaa00000 0xf0000>;
			qcom,clock-configs = <0 0 0 1>;
			clocks = <0x24 0xb6 0x25 0x5 0x25 0x2 0x25 0x3>;
			interrupts = <0x0 0xae 0x4>;
			reset-names = "video_axi_reset", "video_core_reset";
			iris-ctl-supply = <54>;
			interconnects = <0x49 0x2 0xa3 0x22b 0x46 0x3 0x46 0x200 0x340 0x24 0x49 0x235>;
			pas-id = <9>;
			qcom,bus-range-kbps = <1000 1000 1000 0xe4e1c0 1000 0xe4e1c0>;
			clock-ids = <182 5 2 3>;
			cache-slice-names = "vidsc0";
			vcodec-supply = <&video_cc_mvs0_gdsc>;
			#size-cells = <1>;
			resets = <36 34 37 2>;
			status = "okay";
			#address-cells = <1>;
			qcom,reg-presets = <0xb0088 0 17>;
			qcom,proxy-clock-names = "video_ctl_axi0_clk", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-waipio", "qcom,msm-vidc-iris2";

			secure_bitstream_cb {
				iommus = <92 0x2181 0x404>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_bitstream";
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <9>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_pixel_cb {
				dma-coherent;
				iommus = <92 0x2187 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_ns_pixel";
				virtual-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_non_pixel_cb {
				iommus = <92 0x2184 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_non_pixel";
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-vmid = <11>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			secure_pixel_cb {
				iommus = <92 0x2183 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_sec_pixel";
				virtual-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-vmid = <10>;
				qcom,secure-context-bank;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				compatible = "qcom,msm-vidc,context-bank";
			};

			non_secure_cb {
				dma-coherent;
				iommus = <92 0x2180 1024>;
				qcom,iommu-faults = "non-fatal";
				label = "venus_ns";
				virtual-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-pagetable = "LLC";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				compatible = "qcom,msm-vidc,context-bank";
			};
		};

		tcsr: syscon@1fc0000 {
			reg = <0x1fc0000 0x30000>;
			compatible = "syscon";
		};

		spss_cti: cti@10881000 {
			clock-names = "apb_pclk";
			reg = <0x10881000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-spss_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		voip: qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
		};

		gpu_cc_gx_acd_reset: syscon@3d99358 {
			reg = <0x3d99358 4>;
			compatible = "syscon";
		};

		afe: qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
		};

		sec-audio-sysfs {
			audio,num-amp = <2>;
			audio,no-earjack;
			status = "okay";
			compatible = "samsung,audio-sysfs";
		};

		qcom,msm-cdsp-loader {
			qcom,rproc-handle = <&cdsp_pas>;
			qcom,proc-img-to-load = "cdsp";
			compatible = "qcom,cdsp-loader";
		};

		ddr_dl_1_cti_0: cti@10d0c000 {
			clock-names = "apb_pclk";
			reg = <0x10d0c000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,camera-flash3 {
			cell-index = <3>;
			status = "ok";
			compatible = "qcom,camera-flash";
		};

		cam_cc_ife_2_gdsc: qcom,gdsc@adf2050 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf2050 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_2_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		pcm_noirq: qcom,msm-pcm-dsp-noirq {
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			compatible = "qcom,msm-pcm-dsp-noirq";
		};

		funnel_video: funnel@10832000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10832000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-video";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			status = "ok";
			compatible = "qcom,cam-isp";
		};

		wsa_spkr_en1_pinctrl {
			pinctrl-1 = <&spkr_1_sd_n_sleep>;
			pinctrl-0 = <&spkr_1_sd_n_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		funnel_lpass_lpi: funnel@10b44000 {
			coresight-name = "coresight-funnel-lpass_lpi";
			compatible = "arm,coresight-static-funnel";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@5 {
					reg = <5>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		psci {
			method = "smc";
			compatible = "arm,psci-1.0";

			CPU_PD2: cpu-pd2 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD3: cpu-pd3 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD6: cpu-pd6 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD5: cpu-pd5 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD1: cpu-pd1 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD4: cpu-pd4 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD7: cpu-pd7 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CPU_PD0: cpu-pd0 {
				power-domains = <29>;
				#power-domain-cells = <0>;
			};

			CLUSTER_PD: cluster-pd {
				domain-idle-states = <56 57>;
				#power-domain-cells = <0>;
			};
		};

		kgsl_smmu: kgsl-smmu@3da0000 {
			#iommu-cells = <2>;
			clock-names = "gpu_cc_cx_gmu", "gpu_cc_hub_cx_int", "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			dma-coherent;
			reg-names = "base", "tcu-base";
			reg = <0x3da0000 0x40000 0x3de6000 32>;
			ranges;
			qcom,num-smr-override = <24>;
			clocks = <0x28 0x4 0x28 0x16 0x28 0x12 0x24 0x2d 0x24 0x2e 0x28 0x0>;
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x1a6 0x4 0x0 0x1dc 0x4 0x0 0x23e 0x4 0x0 0x23f 0x4 0x0 0x240 0x4 0x0 0x241 0x4 0x0 0x293 0x4 0x0 0x295 0x4 0x0 0x298 0x4 0x0 0x299 0x4 0x0 0x29a 0x4 0x0 0x29c 0x4 0x0 0x29d 0x4 0x0 0x2bb 0x4 0x0 0x2bc 0x4>;
			vdd-supply = <&gpu_cc_cx_gdsc>;
			qcom,use-3-lvl-tables;
			qcom,skip-init;
			qcom,num-context-banks-override = <21>;
			#size-cells = <1>;
			#address-cells = <1>;
			qcom,regulator-names = "vdd";
			#global-interrupts = <0x1>;
			qcom,actlr = <0 0x7ff 811>;
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";

			gfx_1_tbu: gfx_1_tbu@3ded000 {
				reg-names = "base", "status-reg";
				reg = <0x3ded000 0x1000 0x3de6208 8>;
				qcom,stream-id-range = <1024 1024>;
				compatible = "qcom,qsmmuv500-tbu";
			};

			gfx_0_tbu: gfx_0_tbu@3de9000 {
				reg-names = "base", "status-reg";
				reg = <0x3de9000 0x1000 0x3de6200 8>;
				qcom,stream-id-range = <0 1024>;
				compatible = "qcom,qsmmuv500-tbu";
			};
		};

		tpda_apss: tpda@13863000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <2 32 4 32>;
			reg-names = "tpda-base";
			reg = <0x13863000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <0 32 1 32 3 64>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <66>;
			coresight-name = "coresight-tpda-apss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tsens1: thermal-sensor@c265000 {
			#thermal-sensor-cells = <1>;
			reg = <0xc265000 511 0xc223000 511>;
			interrupts = <0x0 0x1fb 0x4 0x0 0x1fd 0x4>;
			interrupt-names = "uplow", "critical";
			#qcom,sensors = <16>;
			compatible = "qcom,tsens-v2";
		};

		qcom,ife1@ac71000 {
			src-clock-name = "ife_1_clk_src";
			clock-names = "ife_1_fast_ahb", "ife_1_clk_src", "ife_1_clk", "cam_cc_cpas_ife_1_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ife", "cam_camnoc", "rt_wrapper";
			ife1-supply = <&cam_cc_ife_1_gdsc>;
			cam_hw_pid = <17 29 21 9>;
			reg = <0xac71000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			clocks = <0x27 0x39 0x27 0x37 0x27 0x36 0x27 0x10>;
			interrupts = <0x0 0x1d3 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc", "ife1";
			reg-cam-base = <0x71000 0x19000 0x62000>;
			clock-rates = <0 0x19bfcc00 0 0 0 0x2367b880 0 0 0 0x283baec0 0 0 0 0x2b5523c0 0 0 0 0x2b5523c0 0 0>;
			cell-index = <1>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x38>;
			compatible = "qcom,vfe680_110";
		};

		clock_mccc: syscon@190ba000 {
			reg = <0x190ba000 84>;
			compatible = "syscon";
		};

		dcc: dcc_v2@100ff000 {
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0>;
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			qcom,transaction_timeout = <0>;
			compatible = "qcom,dcc-v2";

			dcc_curr_link@6 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <6>;
				qcom,link-list = <0 0xc222004 1 0 0 0xc263014 1 0 0 0xc2630e0 1 0 0 0xc2630ec 1 0 0 0xc2630a0 16 0 0 0xc2630e8 1 0 0 0xc26313c 1 0 0 0xc223004 1 0 0 0xc265014 1 0 0 0xc2650e0 1 0 0 0xc2650ec 1 0 0 0xc2650a0 16 0 0 0xc2650e8 1 0 0 0xc26513c 1 0 0 0x1780005c 1 0 0 0x1781005c 1 0 0 0x1782005c 1 0 0 0x1783005c 1 0 0 0x1784005c 1 0 0 0x1785005c 1 0 0 0x1786005c 1 0 0 0x1787005c 1 0 0 0x1740003c 1 0 0 0x17600238 1 0 0 0x17600240 11 0 0 0x17600530 1 0 0 0x1760051c 1 0 0 0x17600524 1 0 0 0x1760052c 1 0 0 0x17600518 1 0 0 0x17600520 1 0 0 0x17600528 1 0 0 0x17600404 3 0 0 0x1760041c 3 0 0 0x17600434 1 0 0 0x1760043c 1 0 0 0x17600440 1 0 0 0x17400438 1 0 0 0x17600044 1 0 0 0x17600500 1 0 0 0x17600504 5 0 0 0x17900908 1 0 0 0x17900c18 1 0 0 0x17901908 1 0 0 0x17901c18 1 0 0 0x17b90810 1 0 0 0x17b90c50 1 0 0 0x17b90814 1 0 0 0x17b90c54 1 0 0 0x17b90818 1 0 0 0x17b90c58 1 0 0 0x17b93a84 2 0 0 0x17ba0810 1 0 0 0x17ba0c50 1 0 0 0x17ba0814 1 0 0 0x17ba0c54 1 0 0 0x17ba0818 1 0 0 0x17ba0c58 1 0 0 0x17ba3a84 2 0 0 0x17b93500 80 0 0 0x17ba3500 80 0 0 0x17a80000 16 0 0 0x17a82000 16 0 0 0x17a84000 16 0 0 0x17a86000 16 0 0 0x17aa0000 44 0 0 0x17aa00fc 16 0 0 0x17aa0200 2 0 0 0x17aa0300 1 0 0 0x17aa0400 1 0 0 0x17aa0500 1 0 0 0x17aa0600 1 0 0 0x17aa0700 5 0 1 0x17a80000 0x8007 0 0 0x17a80000 1 0 1 0x17a80024 0 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 64 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 128 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 192 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 256 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 320 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 384 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 448 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 512 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 576 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 640 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 704 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 768 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 832 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 896 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 960 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80024 0x4000 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 64 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a82000 0x8007 0 0 0x17a82000 1 0 1 0x17a82024 0 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 64 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 128 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 192 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 256 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 320 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 384 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 448 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 512 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 576 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 640 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 704 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 768 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 832 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 896 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 960 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82024 0x4000 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 64 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a84000 0x8007 0 0 0x17a84000 1 0 1 0x17a84024 0 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 64 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 128 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 192 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 256 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 320 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 384 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 448 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 512 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 576 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 640 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 704 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 768 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 832 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 896 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 960 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84024 0x4000 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 64 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a86000 0x8007 0 0 0x17a86000 1 0 1 0x17a86024 0 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 64 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 128 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 192 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 256 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 320 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 384 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 448 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 512 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 576 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 640 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 704 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 768 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 832 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 896 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 960 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86024 0x4000 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 64 0 0 0x17a86020 1 0 0 0x17a86038 1 0 0 0x17b00000 1 0 0 0x17a94030 1 0 0 0x17a9408c 1 0 1 0x17a9409c 120 0 1 0x17a9409c 0 0 1 0x17a94048 1 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 1 0x17a94048 29 0 1 0x17a94090 0 0 1 0x17a94090 37 0 0 0x17a94098 1 0 0 0x17a90030 1 0 0 0x17a9008c 1 0 1 0x17a9009c 120 0 1 0x17a9009c 0 0 1 0x17a90048 1 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 1 0x17a90048 29 0 1 0x17a90090 0 0 1 0x17a90090 37 0 0 0x17a90098 1 0 0 0x17a92030 1 0 0 0x17a9208c 1 0 1 0x17a9209c 120 0 1 0x17a9209c 0 0 1 0x17a92048 1 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 1 0x17a92048 29 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 0 0x17a96030 1 0 0 0x17a9608c 1 0 1 0x17a9609c 120 0 1 0x17a9609c 0 0 1 0x17a96048 1 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 1 0x17a96048 29 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 0 0x17d98020 1 0 0 0x13822000 1 0 0 0x221c21c4 1 0 0 0x1fc8000 1 0 0 0x17400038 1 0 0 0x17d91020 1 0 0 0x17d92020 1 0 0 0x17d93020 1 0 0 0x17d90020 1 0 0 0x17d9134c 1 0 0 0x17d9234c 1 0 0 0x17d9334c 1 0 0 0x17d9034c 1 0 0 0x17d91300 1 0 0 0x17d92300 1 0 0 0x17d93300 1 0 0 0x17d90300 1 0 0 0x19181040 1 0 0 0x19181048 1 0 0 0x19180010 1 0 0 0x19180020 6 0 0 0x19180410 1 0 0 0x19180420 6 0 0 0x19100010 1 0 0 0x19100020 6 0 0 0x19140010 1 0 0 0x19140020 6 0 0 0x19100410 1 0 0 0x19100420 6 0 0 0x19140410 1 0 0 0x19140420 6 0 0 0x19187810 1 0 2 4 0 0 0 0x19187830 3 0 2 1 0 0 2 109 0 0 0 0x19187820 2 0 2 1 0 0 0 0x19187808 2 0 0 0x19187c10 1 0 2 16 0 0 0 0x19187c38 1 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 2 1 0 0 0 0x19187c08 2 0 0 0x19109010 1 0 2 4 0 0 0 0x19109030 3 0 2 1 0 0 2 206 0 0 0 0x19109020 2 0 2 1 0 0 0 0x19109044 1 0 0 0x19109008 2 0 0 0x19149010 1 0 2 4 0 0 0 0x19109030 3 0 2 1 0 0 2 206 0 0 0 0x19149020 2 0 2 1 0 0 0 0x19149008 2 0 0 0x19149044 1 0 0 0x19109410 1 0 2 4 0 0 0 0x19109030 3 0 2 1 0 0 2 206 0 0 0 0x19109420 2 0 2 1 0 0 0 0x19109408 2 0 0 0x19109444 1 0 0 0x19149410 1 0 2 4 0 0 0 0x19149430 3 0 2 1 0 0 2 206 0 0 0 0x19149420 3 0 2 1 0 0 0 0x19149408 2 0 0 0x19149444 1 0 0 0x1918f498 1 0 0 0x1918f488 1 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1914c098 1 0 0 0x1914c088 1 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1910c098 1 0 0 0x1910c088 1 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1918f418 1 0 0 0x1918f408 1 0 0 0x1918f410 2 0 0 0x1918f410 2 0 0 0x1918f410 2 0 0 0x1914c018 1 0 0 0x1914c008 1 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1910c018 1 0 0 0x1910c008 1 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x3d0201c 1 0 0 0x3d00000 1 0 0 0x3d00008 1 0 0 0x3d00044 1 0 0 0x3d00058 1 0 0 0x3d0005c 1 0 0 0x3d00060 1 0 0 0x3d00064 1 0 0 0x3d00068 1 0 0 0x3d0006c 1 0 0 0x3d0007c 1 0 0 0x3d00080 1 0 0 0x3d00084 1 0 0 0x3d00088 1 0 0 0x3d0008c 1 0 0 0x3d00090 1 0 0 0x3d00094 1 0 0 0x3d00098 1 0 0 0x3d0009c 1 0 0 0x3d000a0 1 0 0 0x3d000a4 1 0 0 0x3d000a8 1 0 0 0x3d000ac 1 0 0 0x3d000b0 1 0 0 0x3d000b4 1 0 0 0x3d000b8 1 0 0 0x3d000bc 1 0 0 0x3d000c0 1 0 0 0x3d000c4 1 0 0 0x3d000c8 1 0 0 0x3d000e0 1 0 0 0x3d000e4 1 0 0 0x3d000e8 1 0 0 0x3d000ec 1 0 0 0x3d000f0 1 0 0 0x3d00108 1 0 0 0x3d00110 1 0 0 0x3d0011c 1 0 0 0x3d00124 1 0 0 0x3d00128 1 0 0 0x3d00130 1 0 0 0x3d00140 1 0 0 0x3d00158 1 0 0 0x3d001cc 1 0 0 0x3d001d0 1 0 0 0x3d001d4 1 0 0 0x3d002b4 1 0 0 0x3d002b8 1 0 0 0x3d002c0 1 0 0 0x3d002d0 1 0 0 0x3d002e0 1 0 0 0x3d002f0 1 0 0 0x3d00300 1 0 0 0x3d00310 1 0 0 0x3d00320 1 0 0 0x3d00330 1 0 0 0x3d00340 1 0 0 0x3d00350 1 0 0 0x3d00360 1 0 0 0x3d00370 1 0 0 0x3d00380 1 0 0 0x3d00390 1 0 0 0x3d003a0 1 0 0 0x3d003b0 1 0 0 0x3d003c0 1 0 0 0x3d003d0 1 0 0 0x3d003e0 1 0 0 0x3d00400 1 0 0 0x3d00410 1 0 0 0x3d00414 1 0 0 0x3d00418 1 0 0 0x3d0041c 1 0 0 0x3d00420 1 0 0 0x3d00424 1 0 0 0x3d00428 1 0 0 0x3d0042c 1 0 0 0x3d0043c 1 0 0 0x3d00440 1 0 0 0x3d00444 1 0 0 0x3d00448 1 0 0 0x3d0044c 1 0 0 0x3d00450 1 0 0 0x3d00454 1 0 0 0x3d00458 1 0 0 0x3d0045c 1 0 0 0x3d00460 1 0 0 0x3d00464 1 0 0 0x3d00468 1 0 0 0x3d0046c 1 0 0 0x3d00470 1 0 0 0x3d00474 1 0 0 0x3d004bc 1 0 0 0x3d00800 1 0 0 0x3d00804 1 0 0 0x3d00808 1 0 0 0x3d0080c 1 0 0 0x3d00810 1 0 0 0x3d00814 1 0 0 0x3d00818 1 0 0 0x3d0081c 1 0 0 0x3d00820 1 0 0 0x3d00824 1 0 0 0x3d00828 1 0 0 0x3d0082c 1 0 0 0x3d00830 1 0 0 0x3d00834 1 0 0 0x3d00840 1 0 0 0x3d00844 1 0 0 0x3d00848 1 0 0 0x3d0084c 1 0 0 0x3d00854 1 0 0 0x3d00858 1 0 0 0x3d0085c 1 0 0 0x3d00860 1 0 0 0x3d00864 1 0 0 0x3d00868 1 0 0 0x3d0086c 1 0 0 0x3d00870 1 0 0 0x3d00874 1 0 0 0x3d00878 1 0 0 0x3d0087c 1 0 0 0x3d00880 1 0 0 0x3d00884 1 0 0 0x3d00888 1 0 0 0x3d0088c 1 0 0 0x3d00890 1 0 0 0x3d00894 1 0 0 0x3d00898 1 0 0 0x3d0089c 1 0 0 0x3d008a0 1 0 0 0x3d008a4 1 0 0 0x3d008a8 1 0 0 0x3d008ac 1 0 0 0x3d008b0 1 0 0 0x3d008b4 1 0 0 0x3d008b8 1 0 0 0x3d008bc 1 0 0 0x3d008c0 1 0 0 0x3d008c4 1 0 0 0x3d008c8 1 0 0 0x3d008cc 1 0 0 0x3d008d0 1 0 0 0x3d008d4 1 0 0 0x3d008d8 1 0 0 0x3d008dc 1 0 0 0x3d008e0 1 0 0 0x3d008e4 1 0 0 0x3d008e8 1 0 0 0x3d008ec 1 0 0 0x3d008f0 1 0 0 0x3d008f4 1 0 0 0x3d008f8 1 0 0 0x3d008fc 1 0 0 0x3d00900 1 0 0 0x3d00904 1 0 0 0x3d00908 1 0 0 0x3d0090c 1 0 0 0x3d00980 1 0 0 0x3d00984 1 0 0 0x3d00988 1 0 0 0x3d0098c 1 0 0 0x3d00990 1 0 0 0x3d00994 1 0 0 0x3d00998 1 0 0 0x3d0099c 1 0 0 0x3d009a0 1 0 0 0x3d009c8 1 0 0 0x3d009cc 1 0 0 0x3d009d0 1 0 0 0x3d00a04 1 0 0 0x3d00a08 1 0 0 0x3d00a0c 1 0 0 0x3d00a10 1 0 0 0x3d00a14 1 0 0 0x3d00a18 1 0 0 0x3d00a1c 1 0 0 0x3d00a20 1 0 0 0x3d00a24 1 0 0 0x3d00a28 1 0 0 0x3d00a2c 1 0 0 0x3d00a30 1 0 0 0x3d00a34 1 0 0 0x3d01444 1 0 0 0x3d014d4 1 0 0 0x3d014d8 1 0 0 0x3d017ec 1 0 0 0x3d017f0 1 0 0 0x3d017f4 1 0 0 0x3d017f8 1 0 0 0x3d017fc 1 0 0 0x3d99800 1 0 0 0x3d99804 1 0 0 0x3d99808 1 0 0 0x3d9980c 1 0 0 0x3d99810 1 0 0 0x3d99814 1 0 0 0x3d99818 1 0 0 0x3d9981c 1 0 0 0x3d99828 1 0 0 0x3d9983c 1 0 0 0x3d998ac 1 0 0 0x18101c 1 0 0 0x181020 1 0 0 0x3d94000 1 0 0 0x3d94004 1 0 0 0x3d95000 1 0 0 0x3d95004 1 0 0 0x3d95008 1 0 0 0x3d9500c 1 0 0 0x3d96000 1 0 0 0x3d96004 1 0 0 0x3d96008 1 0 0 0x3d9600c 1 0 0 0x3d97000 1 0 0 0x3d97004 1 0 0 0x3d97008 1 0 0 0x3d9700c 1 0 0 0x3d98000 1 0 0 0x3d98004 1 0 0 0x3d98008 1 0 0 0x3d9800c 1 0 0 0x3d99000 1 0 0 0x3d99004 1 0 0 0x3d99008 1 0 0 0x3d9900c 1 0 0 0x3d99010 1 0 0 0x3d99014 1 0 0 0x3d99050 1 0 0 0x3d99054 1 0 0 0x3d99058 1 0 0 0x3d9905c 1 0 0 0x3d99060 1 0 0 0x3d99064 1 0 0 0x3d99068 1 0 0 0x3d9906c 1 0 0 0x3d99070 1 0 0 0x3d99074 1 0 0 0x3d990a8 1 0 0 0x3d990ac 1 0 0 0x3d990b8 1 0 0 0x3d990bc 1 0 0 0x3d990c0 1 0 0 0x3d990c8 1 0 0 0x3d99104 1 0 0 0x3d99108 1 0 0 0x3d9910c 1 0 0 0x3d99110 1 0 0 0x3d99114 1 0 0 0x3d99118 1 0 0 0x3d9911c 1 0 0 0x3d99120 1 0 0 0x3d99130 1 0 0 0x3d99134 1 0 0 0x3d9913c 1 0 0 0x3d99140 1 0 0 0x3d99144 1 0 0 0x3d99148 1 0 0 0x3d9914c 1 0 0 0x3d99150 1 0 0 0x3d99154 1 0 0 0x3d99198 1 0 0 0x3d9919c 1 0 0 0x3d991a0 1 0 0 0x3d991e0 1 0 0 0x3d991e4 1 0 0 0x3d991e8 1 0 0 0x3d99224 1 0 0 0x3d99228 1 0 0 0x3d99280 1 0 0 0x3d99284 1 0 0 0x3d99288 1 0 0 0x3d9928c 1 0 0 0x3d992cc 1 0 0 0x3d992d0 1 0 0 0x3d992d4 1 0 0 0x3d99314 1 0 0 0x3d99318 1 0 0 0x3d9931c 1 0 0 0x3d99358 1 0 0 0x3d9935c 1 0 0 0x3d99360 1 0 0 0x3d993a0 1 0 0 0x3d993a4 1 0 0 0x3d993e4 1 0 0 0x3d993e8 1 0 0 0x3d993ec 1 0 0 0x3d993f0 1 0 0 0x3d9942c 1 0 0 0x3d99430 1 0 0 0x3d99470 1 0 0 0x3d99474 1 0 0 0x3d99478 1 0 0 0x3d99500 1 0 0 0x3d99504 1 0 0 0x3d99508 1 0 0 0x3d9950c 1 0 0 0x3d99528 1 0 0 0x3d9952c 1 0 0 0x3d99530 1 0 0 0x3d99534 1 0 0 0x3d99538 1 0 0 0x3d9953c 1 0 0 0x3d99540 1 0 0 0x3d99544 1 0 0 0x3d99548 1 0 0 0x3d9954c 1 0 0 0x3d99550 1 0 0 0x3d99554 1 0 0 0x3d99558 1 0 0 0x3d9955c 1 0 0 0x3d99560 1 0 0 0x3d99564 1 0 0 0x3d99568 1 0 0 0x3d9956c 1 0 0 0x3d99570 1 0 0 0x3d99574 1 0 0 0x3d99578 1 0 0 0x3d9957c 1 0 0 0x3d99580 1 0 0 0x3d99584 1 0 0 0x3d99588 1 0 0 0x3d9958c 1 0 0 0x3d99590 1 0 0 0x3d99594 1 0 0 0x3d99598 1 0 0 0x3d9959c 1 0 0 0x3d995a0 1 0 0 0x3d995a4 1 0 0 0x3d995a8 1 0 0 0x3d995ac 1 0 0 0x3d995b0 1 0 0 0x3d995b4 1 0 0 0x3d995b8 1 0 0 0x3d995bc 1 0 0 0x3d995c0 1 0 0 0x3d3b000 1 0 0 0x3d3b004 1 0 0 0x3d3b014 1 0 0 0x3d3b01c 1 0 0 0x3d3b028 1 0 0 0x3d3b0ac 1 0 0 0x3d3b100 1 0 0 0x3d3b104 1 0 0 0x3d3b114 1 0 0 0x3d3b11c 1 0 0 0x3d3b128 1 0 0 0x3d3b1ac 1 0 0 0x3d90000 1 0 0 0x3d90004 1 0 0 0x3d90008 1 0 0 0x3d9000c 1 0 0 0x3d90010 1 0 0 0x3d90014 1 0 0 0x3d90018 1 0 0 0x3d9001c 1 0 0 0x3d90020 1 0 0 0x3d90024 1 0 0 0x3d90028 1 0 0 0x3d9002c 1 0 0 0x3d90030 1 0 0 0x3d90034 1 0 0 0x3d90038 1 0 0 0x3d91000 1 0 0 0x3d91004 1 0 0 0x3d91008 1 0 0 0x3d9100c 1 0 0 0x3d91010 1 0 0 0x3d91014 1 0 0 0x3d91018 1 0 0 0x3d9101c 1 0 0 0x3d91020 1 0 0 0x3d91024 1 0 0 0x3d91028 1 0 0 0x3d9102c 1 0 0 0x3d91030 1 0 0 0x3d91034 1 0 0 0x3d91038 1 0 0 0x3d50000 1 0 0 0x3d50004 1 0 0 0x3d50008 1 0 0 0x3d5000c 1 0 0 0x3d50010 1 0 0 0x3d50014 1 0 0 0x3d50018 1 0 0 0x3d5001c 1 0 0 0x3d50020 1 0 0 0x3d50024 1 0 0 0x3d50028 1 0 0 0x3d5002c 1 0 0 0x3d50030 1 0 0 0x3d50034 1 0 0 0x3d50038 1 0 0 0x3d5003c 1 0 0 0x3d50040 1 0 0 0x3d50044 1 0 0 0x3d50048 1 0 0 0x3d5004c 1 0 0 0x3d50050 1 0 0 0x3d500d0 1 0 0 0x3d500d8 1 0 0 0x3d50100 1 0 0 0x3d50104 1 0 0 0x3d50108 1 0 0 0x3d50200 1 0 0 0x3d50204 1 0 0 0x3d50208 1 0 0 0x3d5020c 1 0 0 0x3d50210 1 0 0 0x3d50400 1 0 0 0x3d50404 1 0 0 0x3d50408 1 0 0 0x3d50450 1 0 0 0x3d50460 1 0 0 0x3d50464 1 0 0 0x3d50490 1 0 0 0x3d50494 1 0 0 0x3d50498 1 0 0 0x3d5049c 1 0 0 0x3d504a0 1 0 0 0x3d504a4 1 0 0 0x3d504a8 1 0 0 0x3d504ac 1 0 0 0x3d504b0 1 0 0 0x3d504b4 1 0 0 0x3d504b8 1 0 0 0x3d50500 1 0 0 0x3d50600 1 0 0 0x3d50d00 1 0 0 0x3d50d04 1 0 0 0x3d50d10 1 0 0 0x3d50d14 1 0 0 0x3d50d18 1 0 0 0x3d50d1c 1 0 0 0x3d50d30 1 0 0 0x3d50d34 1 0 0 0x3d50d38 1 0 0 0x3d50d3c 1 0 0 0x3d50d40 1 0 0 0x3d53d44 1 0 0 0x3d53d4c 1 0 0 0x3d53d50 1 0 0 0x3d8e100 1 0 0 0x3d8e104 1 0 0 0x3d8ec00 1 0 0 0x3d8ec04 1 0 0 0x3d8ec0c 1 0 0 0x3d8ec14 1 0 0 0x3d8ec18 1 0 0 0x3d8ec1c 1 0 0 0x3d8ec20 1 0 0 0x3d8ec24 1 0 0 0x3d8ec28 1 0 0 0x3d8ec2c 1 0 0 0x3d8ec30 1 0 0 0x3d8ec34 1 0 0 0x3d8ec38 1 0 0 0x3d8ec40 1 0 0 0x3d8ec44 1 0 0 0x3d8ec48 1 0 0 0x3d8ec4c 1 0 0 0x3d8ec54 1 0 0 0x3d8ec58 1 0 0 0x3d8ec80 1 0 0 0x3d8eca0 1 0 0 0x3d8ecc0 1 0 0 0x3d7d000 1 0 0 0x3d7d004 1 0 0 0x3d7d008 1 0 0 0x3d7d00c 1 0 0 0x3d7d010 1 0 0 0x3d7d014 1 0 0 0x3d7d018 1 0 0 0x3d7d01c 1 0 0 0x3d7d020 1 0 0 0x3d7d024 1 0 0 0x3d7d028 1 0 0 0x3d7d02c 1 0 0 0x3d7d030 1 0 0 0x3d7d034 1 0 0 0x3d7d03c 1 0 0 0x3d7d040 1 0 0 0x3d7d044 1 0 0 0x3d7d400 1 0 0 0x3d7d41c 1 0 0 0x3d7d424 1 0 0 0x3d7d428 1 0 0 0x3d7d42c 1 0 0 0x3d7e000 1 0 0 0x3d7e004 1 0 0 0x3d7e008 1 0 0 0x3d7e00c 1 0 0 0x3d7e010 1 0 0 0x3d7e01c 1 0 0 0x3d7e020 1 0 0 0x3d7e02c 1 0 0 0x3d7e030 1 0 0 0x3d7e03c 1 0 0 0x3d7e044 1 0 0 0x3d7e04c 1 0 0 0x3d7e050 1 0 0 0x3d7e054 1 0 0 0x3d7e058 1 0 0 0x3d7e05c 1 0 0 0x3d7e064 1 0 0 0x3d7e068 1 0 0 0x3d7e06c 1 0 0 0x3d7e070 1 0 0 0x3d7e090 1 0 0 0x3d7e094 1 0 0 0x3d7e098 1 0 0 0x3d7e09c 1 0 0 0x3d7e0a0 1 0 0 0x3d7e0a4 1 0 0 0x3d7e0a8 1 0 0 0x3d7e0b4 1 0 0 0x3d7e0b8 1 0 0 0x3d7e0bc 1 0 0 0x3d7e0c0 1 0 0 0x3d7e100 1 0 0 0x3d7e104 1 0 0 0x3d7e108 1 0 0 0x3d7e10c 1 0 0 0x3d7e110 1 0 0 0x3d7e114 1 0 0 0x3d7e118 1 0 0 0x3d7e11c 1 0 0 0x3d7e120 1 0 0 0x3d7e124 1 0 0 0x3d7e128 1 0 0 0x3d7e12c 1 0 0 0x3d7e130 1 0 0 0x3d7e134 1 0 0 0x3d7e138 1 0 0 0x3d7e13c 1 0 0 0x3d7e140 1 0 0 0x3d7e144 1 0 0 0x3d7e148 1 0 0 0x3d7e14c 1 0 0 0x3d7e180 1 0 0 0x3d7e1c0 1 0 0 0x3d7e1c4 1 0 0 0x3d7e1c8 1 0 0 0x3d7e1cc 1 0 0 0x3d7e1d0 1 0 0 0x3d7e1d4 1 0 0 0x3d7e1d8 1 0 0 0x3d7e1dc 1 0 0 0x3d7e1e0 1 0 0 0x3d7e1e4 1 0 0 0x3d7e1fc 1 0 0 0x3d7e220 1 0 0 0x3d7e224 1 0 0 0x3d7e300 1 0 0 0x3d7e304 1 0 0 0x3d7e30c 1 0 0 0x3d7e310 1 0 0 0x3d7e340 1 0 0 0x3d7e3b0 1 0 0 0x3d7e3c0 1 0 0 0x3d7e3c4 1 0 0 0x3d7e440 1 0 0 0x3d7e444 1 0 0 0x3d7e448 1 0 0 0x3d7e44c 1 0 0 0x3d7e450 1 0 0 0x3d7e480 1 0 0 0x3d7e484 1 0 0 0x3d7e490 1 0 0 0x3d7e494 1 0 0 0x3d7e4a0 1 0 0 0x3d7e4a4 1 0 0 0x3d7e4b0 1 0 0 0x3d7e4b4 1 0 0 0x3d7e500 1 0 0 0x3d7e508 1 0 0 0x3d7e50c 1 0 0 0x3d7e510 1 0 0 0x3d7e520 1 0 0 0x3d7e524 1 0 0 0x3d7e528 1 0 0 0x3d7e53c 1 0 0 0x3d7e540 1 0 0 0x3d7e544 1 0 0 0x3d7e560 1 0 0 0x3d7e564 1 0 0 0x3d7e568 1 0 0 0x3d7e574 1 0 0 0x3d7e588 1 0 0 0x3d7e590 1 0 0 0x3d7e594 1 0 0 0x3d7e598 1 0 0 0x3d7e59c 1 0 0 0x3d7e5a0 1 0 0 0x3d7e5a4 1 0 0 0x3d7e5a8 1 0 0 0x3d7e5ac 1 0 0 0x3d7e5c0 1 0 0 0x3d7e5c4 1 0 0 0x3d7e5c8 1 0 0 0x3d7e5cc 1 0 0 0x3d7e5d0 1 0 0 0x3d7e5d4 1 0 0 0x3d7e5d8 1 0 0 0x3d7e5dc 1 0 0 0x3d7e5e0 1 0 0 0x3d7e5e4 1 0 0 0x3d7e600 1 0 0 0x3d7e604 1 0 0 0x3d7e610 1 0 0 0x3d7e614 1 0 0 0x3d7e618 1 0 0 0x3d7e648 1 0 0 0x3d7e64c 1 0 0 0x3d7e658 1 0 0 0x3d7e65c 1 0 0 0x3d7e660 1 0 0 0x3d7e664 1 0 0 0x3d7e668 1 0 0 0x3d7e66c 1 0 0 0x3d7e670 1 0 0 0x3d7e674 1 0 0 0x3d7e678 1 0 0 0x3d7e700 1 0 0 0x3d7e714 1 0 0 0x3d7e718 1 0 0 0x3d7e71c 1 0 0 0x3d7e720 1 0 0 0x3d7e724 1 0 0 0x3d7e728 1 0 0 0x3d7e72c 1 0 0 0x3d7e730 1 0 0 0x3d7e734 1 0 0 0x3d7e738 1 0 0 0x3d7e73c 1 0 0 0x3d7e740 1 0 0 0x3d7e744 1 0 0 0x3d7e748 1 0 0 0x3d7e74c 1 0 0 0x3d7e750 1 0 0 0x3d7e7c0 1 0 0 0x3d7e7c4 1 0 0 0x3d7e7e0 1 0 0 0x3d7e7e4 1 0 0 0x3d7e7e8 1 0 0 0x17800010 1 0 0 0x17800024 1 0 0 0x17800038 1 0 0 0x1780003c 1 0 0 0x17800040 1 0 0 0x17800044 1 0 0 0x17800048 1 0 0 0x1780004c 1 0 0 0x17800058 1 0 0 0x1780005c 1 0 0 0x17800060 1 0 0 0x17800064 1 0 0 0x1780006c 1 0 0 0x178000f0 1 0 0 0x178000f4 1 0 0 0x17810010 1 0 0 0x17810024 1 0 0 0x17810038 1 0 0 0x1781003c 1 0 0 0x17810040 1 0 0 0x17810044 1 0 0 0x17810048 1 0 0 0x1781004c 1 0 0 0x17810058 1 0 0 0x1781005c 1 0 0 0x17810060 1 0 0 0x17810064 1 0 0 0x1781006c 1 0 0 0x178100f0 1 0 0 0x178100f4 1 0 0 0x17820010 1 0 0 0x17820024 1 0 0 0x17820038 1 0 0 0x1782003c 1 0 0 0x17820040 1 0 0 0x17820044 1 0 0 0x17820048 1 0 0 0x1782004c 1 0 0 0x17820058 1 0 0 0x1782005c 1 0 0 0x17820060 1 0 0 0x17820064 1 0 0 0x178200f0 1 0 0 0x178200f4 1 0 0 0x17830010 1 0 0 0x17830024 1 0 0 0x17830038 1 0 0 0x1783003c 1 0 0 0x17830040 1 0 0 0x17830044 1 0 0 0x17830048 1 0 0 0x1783004c 1 0 0 0x17830058 1 0 0 0x1783005c 1 0 0 0x17830060 1 0 0 0x17830064 1 0 0 0x178300f0 1 0 0 0x178300f4 1 0 0 0x17840010 1 0 0 0x17840024 1 0 0 0x17840038 1 0 0 0x1784003c 1 0 0 0x17840040 1 0 0 0x17840044 1 0 0 0x17840048 1 0 0 0x1784004c 1 0 0 0x17840058 1 0 0 0x1784005c 1 0 0 0x17840060 1 0 0 0x17840064 1 0 0 0x178400f0 1 0 0 0x178400f4 1 0 0 0x17850010 1 0 0 0x17850024 1 0 0 0x17850038 1 0 0 0x1785003c 1 0 0 0x17850040 1 0 0 0x17850044 1 0 0 0x17850048 1 0 0 0x1785004c 1 0 0 0x17850058 1 0 0 0x1785005c 1 0 0 0x17850060 1 0 0 0x17850064 1 0 0 0x178500f0 1 0 0 0x178500f4 1 0 0 0x17860010 1 0 0 0x17860024 1 0 0 0x17860038 1 0 0 0x1786003c 1 0 0 0x17860040 1 0 0 0x17860044 1 0 0 0x17860048 1 0 0 0x1786004c 1 0 0 0x17860058 1 0 0 0x1786005c 1 0 0 0x17860060 1 0 0 0x17860064 1 0 0 0x178600f0 1 0 0 0x178600f4 1 0 0 0x17870010 1 0 0 0x17870024 1 0 0 0x17870038 1 0 0 0x1787003c 1 0 0 0x17870040 1 0 0 0x17870044 1 0 0 0x17870048 1 0 0 0x1787004c 1 0 0 0x17870058 1 0 0 0x1787005c 1 0 0 0x17870060 1 0 0 0x17870064 1 0 0 0x178700f0 1 0 0 0x178700f4 1 0 0 0x178a0010 1 0 0 0x178a0024 1 0 0 0x178a0038 1 0 0 0x178a003c 1 0 0 0x178a0040 1 0 0 0x178a0044 1 0 0 0x178a0048 1 0 0 0x178a004c 1 0 0 0x178a006c 1 0 0 0x178a0070 1 0 0 0x178a0074 1 0 0 0x178a0078 1 0 0 0x178a007c 1 0 0 0x178a0084 1 0 0 0x178a00f4 1 0 0 0x178a00f8 1 0 0 0x178a00fc 1 0 0 0x178a0100 1 0 0 0x178a0104 1 0 0 0x178a0118 1 0 0 0x178a011c 1 0 0 0x178a0120 1 0 0 0x178a0124 1 0 0 0x178a0128 1 0 0 0x178a012c 1 0 0 0x178a0130 1 0 0 0x178a0134 1 0 0 0x178a0138 1 0 0 0x178a0158 1 0 0 0x178a015c 1 0 0 0x178a0160 1 0 0 0x178a0164 1 0 0 0x178a0168 1 0 0 0x178a0170 1 0 0 0x178a0174 1 0 0 0x178a0188 1 0 0 0x178a018c 1 0 0 0x178a0190 1 0 0 0x178a0194 1 0 0 0x178a0198 1 0 0 0x178a01ac 1 0 0 0x178a01b0 1 0 0 0x178a01b4 1 0 0 0x178a01b8 1 0 0 0x178a01bc 1 0 0 0x178a01c0 1 0 0 0x178a01c8 1 0 0 0x17880010 1 0 0 0x17880024 1 0 0 0x17880038 1 0 0 0x1788003c 1 0 0 0x17880040 1 0 0 0x17880044 1 0 0 0x17880048 1 0 0 0x1788004c 1 0 0 0x17890010 1 0 0 0x17890024 1 0 0 0x17890038 1 0 0 0x1789003c 1 0 0 0x17890040 1 0 0 0x17890044 1 0 0 0x17890048 1 0 0 0x1789004c 1 0 0 0x178a0204 1 0 0 0x178a0244 1 0 0 0x17e30000 1 0 0 0x17e30008 1 0 0 0x17e30010 1 0 0 0x17e80000 1 0 0 0x17e80008 1 0 0 0x17e80010 1 0 0 0x17f80000 1 0 0 0x17f80008 1 0 0 0x17f80010 1 0 0 0x18080000 1 0 0 0x18080008 1 0 0 0x18080010 1 0 0 0x18180000 1 0 0 0x18180008 1 0 0 0x18180010 1 0 0 0x18280000 1 0 0 0x18280008 1 0 0 0x18280010 1 0 0 0x18380000 1 0 0 0x18380008 1 0 0 0x18380010 1 0 0 0x18480000 1 0 0 0x18480008 1 0 0 0x18480010 1 0 0 0x18580000 1 0 0 0x18580008 1 0 0 0x18580010 1 0 0 0x19080024 1 0 0 0x1908002c 1 0 0 0x19080034 1 0 0 0x1908003c 1 0 0 0x19080044 1 0 0 0x1908004c 1 0 0 0x19080058 2 0 0 0x190800c8 1 0 0 0x190800d4 1 0 0 0x190800e0 1 0 0 0x190800ec 1 0 0 0x190800f8 1 0 0 0x19080144 1 0 0 0x1908014c 1 0 0 0x19080174 1 0 0 0x1908017c 1 0 0 0x19080184 1 0 0 0x1908018c 1 0 0 0x19080194 1 0 0 0x1908019c 1 0 0 0x190801a4 1 0 0 0x190801ac 3 0 0 0x190a9168 16 0 0 0x190a91c8 1 0 0 0x190aa044 1 0 0 0x190a80e4 2 0 0 0x190a80f8 1 0 0 0x190a80f8 7 0 0 0x190a8158 2 0 0 0x190a816c 4 0 0 0x190a818c 6 0 0 0x190a81c8 1 0 0 0x190a81f8 1 0 0 0x190a84c4 1 0 0 0x190a8804 1 0 0 0x190a8804 1 0 0 0x190a880c 1 0 0 0x190a880c 1 0 0 0x190a8834 1 0 0 0x190a8840 2 0 0 0x190a8850 2 0 0 0x190a8860 1 0 0 0x190a8860 2 0 0 0x190a8864 2 0 0 0x190a8868 1 0 0 0x190a8878 1 0 0 0x190a888c 1 0 0 0x190a8900 1 0 0 0x190a9134 2 0 0 0x190a9198 4 0 0 0x190a91c4 2 0 0 0x190aa034 3 0 0 0x190aa044 1 0 0 0x190aa04c 1 0 0 0x190a8884 1 0 0 0x190a9140 1 0 0 0x190a0008 1 0 0 0x190a000c 1 0 0 0x190a1008 1 0 0 0x190a100c 1 0 0 0x19220344 9 0 0 0x19220370 7 0 0 0x19220480 1 0 0 0x19222400 26 0 0 0x19222470 5 0 0 0x1922320c 1 0 0 0x19223214 2 0 0 0x19223220 4 0 0 0x19223308 1 0 0 0x19223318 1 0 0 0x19223318 1 0 0 0x1922358c 1 0 0 0x19234010 1 0 0 0x1923801c 8 0 0 0x19238050 1 0 0 0x19238100 1 0 0 0x19238100 7 0 0 0x1923c004 1 0 0 0x1923c014 1 0 0 0x1923c020 1 0 0 0x1923c030 1 0 0 0x1923c05c 3 0 0 0x1923c074 1 0 0 0x1923c088 1 0 0 0x1923c0a0 1 0 0 0x1923c0b0 1 0 0 0x1923c0c0 1 0 0 0x1923c0d0 1 0 0 0x1923c0e0 1 0 0 0x1923c0f0 1 0 0 0x1923c100 1 0 0 0x1923d064 1 0 0 0x19240008 6 0 0 0x19240028 1 0 0 0x1924203c 3 0 0 0x19242044 2 0 0 0x19242048 2 0 0 0x1924204c 10 0 0 0x1924208c 1 0 0 0x192420b0 1 0 0 0x192420b0 1 0 0 0x192420b8 3 0 0 0x192420f4 1 0 0 0x192420fc 3 0 0 0x19242104 5 0 0 0x19242114 1 0 0 0x19242324 14 0 0 0x19242410 1 0 0 0x192430a8 1 0 0 0x19248004 7 0 0 0x19248024 1 0 0 0x19248040 1 0 0 0x19248048 1 0 0 0x19249064 1 0 0 0x1924c000 1 0 0 0x1924c030 1 0 0 0x1924c030 3 0 0 0x1924c040 3 0 0 0x1924c054 2 0 0 0x1924c078 1 0 0 0x1924c108 1 0 0 0x1924c110 1 0 0 0x19250020 1 0 0 0x19250020 1 0 0 0x19251054 1 0 0 0x19252014 3 0 0 0x19252028 1 0 0 0x19252028 17 0 0 0x19252070 8 0 0 0x19252098 1 0 0 0x192520a0 1 0 0 0x192520b4 1 0 0 0x192520c0 1 0 0 0x192520d0 3 0 0 0x192520f4 10 0 0 0x19252120 12 0 0 0x1925802c 1 0 0 0x1925809c 2 0 0 0x192580a8 3 0 0 0x192580b8 1 0 0 0x192580c0 7 0 0 0x192580e0 1 0 0 0x192580e8 1 0 0 0x192580f0 1 0 0 0x192580f8 1 0 0 0x19258100 1 0 0 0x19258108 1 0 0 0x19258110 1 0 0 0x19258118 1 0 0 0x19258120 1 0 0 0x19258128 1 0 0 0x19258210 3 0 0 0x19259010 1 0 0 0x19259070 1 0 0 0x1925b004 1 0 0 0x1926004c 1 0 0 0x1926004c 2 0 0 0x19260050 2 0 0 0x19260054 2 0 0 0x19260058 2 0 0 0x1926005c 2 0 0 0x19260060 2 0 0 0x19260064 2 0 0 0x19260068 3 0 0 0x19260078 1 0 0 0x1926020c 1 0 0 0x19260214 1 0 0 0x19261084 1 0 0 0x19262020 1 0 0 0x19263020 1 0 0 0x19264020 1 0 0 0x19265020 1 0 0 0x19320344 2 0 0 0x19320348 8 0 0 0x19320370 7 0 0 0x19320480 1 0 0 0x19320480 1 0 0 0x19322400 1 0 0 0x19322400 26 0 0 0x19322470 5 0 0 0x1932320c 1 0 0 0x19323214 2 0 0 0x19323220 1 0 0 0x19323220 2 0 0 0x19323224 2 0 0 0x19323228 2 0 0 0x1932322c 1 0 0 0x19323308 1 0 0 0x19323308 1 0 0 0x19323318 1 0 0 0x19323318 1 0 0 0x1932358c 1 0 0 0x19334010 1 0 0 0x1933801c 8 0 0 0x19338050 1 0 0 0x19338100 1 0 0 0x19338100 7 0 0 0x1933c004 1 0 0 0x1933c014 1 0 0 0x1933c020 1 0 0 0x1933c030 1 0 0 0x1933c05c 3 0 0 0x1933c074 1 0 0 0x1933c088 1 0 0 0x1933c0a0 1 0 0 0x1933c0b0 1 0 0 0x1933c0c0 1 0 0 0x1933c0d0 1 0 0 0x1933c0e0 1 0 0 0x1933c0f0 1 0 0 0x1933c100 1 0 0 0x1933d064 1 0 0 0x19340008 6 0 0 0x19340028 1 0 0 0x1934203c 3 0 0 0x19342044 2 0 0 0x19342048 2 0 0 0x1934204c 10 0 0 0x1934208c 1 0 0 0x193420b0 1 0 0 0x193420b0 1 0 0 0x193420b8 3 0 0 0x193420f4 1 0 0 0x193420fc 3 0 0 0x19342104 5 0 0 0x19342114 1 0 0 0x19342324 14 0 0 0x19342410 1 0 0 0x193430a8 1 0 0 0x19348004 1 0 0 0x19348004 2 0 0 0x19348008 2 0 0 0x1934800c 2 0 0 0x19348010 4 0 0 0x19348024 1 0 0 0x19348040 1 0 0 0x19348048 1 0 0 0x19349064 1 0 0 0x1934c000 1 0 0 0x1934c030 1 0 0 0x1934c030 3 0 0 0x1934c040 3 0 0 0x1934c054 2 0 0 0x1934c078 1 0 0 0x1934c108 1 0 0 0x1934c110 1 0 0 0x19350020 1 0 0 0x19350020 1 0 0 0x19351054 1 0 0 0x19352014 3 0 0 0x19352028 1 0 0 0x19352028 17 0 0 0x19352070 8 0 0 0x19352098 1 0 0 0x193520a0 1 0 0 0x193520b4 1 0 0 0x193520c0 1 0 0 0x193520d0 3 0 0 0x193520f4 10 0 0 0x19352120 12 0 0 0x1935802c 1 0 0 0x1935809c 2 0 0 0x193580a8 3 0 0 0x193580b8 1 0 0 0x193580c0 7 0 0 0x193580e0 1 0 0 0x193580e8 1 0 0 0x193580f0 1 0 0 0x193580f8 1 0 0 0x19358100 1 0 0 0x19358108 1 0 0 0x19358110 1 0 0 0x19358118 1 0 0 0x19358120 1 0 0 0x19358128 1 0 0 0x19358210 3 0 0 0x19359010 1 0 0 0x19359070 1 0 0 0x1935b004 1 0 0 0x1936004c 1 0 0 0x1936004c 1 0 0 0x1936004c 2 0 0 0x19360050 1 0 0 0x19360050 2 0 0 0x19360054 1 0 0 0x19360054 2 0 0 0x19360058 1 0 0 0x19360058 2 0 0 0x1936005c 1 0 0 0x1936005c 2 0 0 0x19360060 1 0 0 0x19360060 2 0 0 0x19360064 1 0 0 0x19360064 2 0 0 0x19360068 1 0 0 0x19360068 3 0 0 0x19360078 1 0 0 0x1936020c 1 0 0 0x19360214 1 0 0 0x19361084 1 0 0 0x19362020 1 0 0 0x19363020 1 0 0 0x19364020 1 0 0 0x19365020 1 0 0 0x19620344 2 0 0 0x19620348 8 0 0 0x19620370 7 0 0 0x19620480 1 0 0 0x19620480 1 0 0 0x19622400 1 0 0 0x19622400 26 0 0 0x19622470 5 0 0 0x1962320c 1 0 0 0x19623214 2 0 0 0x19623220 1 0 0 0x19623220 2 0 0 0x19623224 2 0 0 0x19623228 2 0 0 0x1962322c 1 0 0 0x19623308 1 0 0 0x19623308 1 0 0 0x19623318 1 0 0 0x19623318 1 0 0 0x1962358c 1 0 0 0x19634010 1 0 0 0x1963801c 8 0 0 0x19638050 1 0 0 0x19638100 1 0 0 0x19638100 7 0 0 0x1963c004 1 0 0 0x1963c014 1 0 0 0x1963c020 1 0 0 0x1963c030 1 0 0 0x1963c05c 3 0 0 0x1963c074 1 0 0 0x1963c088 1 0 0 0x1963c0a0 1 0 0 0x1963c0b0 1 0 0 0x1963c0c0 1 0 0 0x1963c0d0 1 0 0 0x1963c0e0 1 0 0 0x1963c0f0 1 0 0 0x1963c100 1 0 0 0x1963d064 1 0 0 0x19640008 6 0 0 0x19640028 1 0 0 0x1964203c 3 0 0 0x19642044 2 0 0 0x19642048 2 0 0 0x1964204c 10 0 0 0x1964208c 1 0 0 0x196420b0 1 0 0 0x196420b0 1 0 0 0x196420b8 3 0 0 0x196420f4 1 0 0 0x196420fc 3 0 0 0x19642104 5 0 0 0x19642114 1 0 0 0x19642324 14 0 0 0x19642410 1 0 0 0x196430a8 1 0 0 0x19648004 1 0 0 0x19648004 2 0 0 0x19648008 2 0 0 0x1964800c 2 0 0 0x19648010 4 0 0 0x19648024 1 0 0 0x19648040 1 0 0 0x19648048 1 0 0 0x19649064 1 0 0 0x1964c000 1 0 0 0x1964c030 1 0 0 0x1964c030 3 0 0 0x1964c040 3 0 0 0x1964c054 2 0 0 0x1964c078 1 0 0 0x1964c108 1 0 0 0x1964c110 1 0 0 0x19650020 1 0 0 0x19650020 1 0 0 0x19651054 1 0 0 0x19652014 3 0 0 0x19652028 1 0 0 0x19652028 17 0 0 0x19652070 8 0 0 0x19652098 1 0 0 0x196520a0 1 0 0 0x196520b4 1 0 0 0x196520c0 1 0 0 0x196520d0 3 0 0 0x196520f4 10 0 0 0x19652120 12 0 0 0x1965802c 1 0 0 0x1965802c 1 0 0 0x1965809c 1 0 0 0x1965809c 2 0 0 0x196580a8 3 0 0 0x196580b8 1 0 0 0x196580c0 7 0 0 0x196580e0 1 0 0 0x196580e8 1 0 0 0x196580f0 1 0 0 0x196580f8 1 0 0 0x196580a0 1 0 0 0x196580a8 3 0 0 0x196580b8 1 0 0 0x196580c0 7 0 0 0x196580e0 1 0 0 0x196580e8 1 0 0 0x196580f0 1 0 0 0x196580f8 1 0 0 0x19658100 1 0 0 0x19658100 1 0 0 0x19658108 1 0 0 0x19658108 1 0 0 0x19658110 1 0 0 0x19658110 1 0 0 0x19658118 1 0 0 0x19658118 1 0 0 0x19658120 1 0 0 0x19658120 1 0 0 0x19658128 1 0 0 0x19658128 1 0 0 0x19658210 1 0 0 0x19658210 2 0 0 0x19658214 2 0 0 0x19658218 1 0 0 0x19659010 1 0 0 0x19659010 1 0 0 0x19659070 1 0 0 0x19659070 1 0 0 0x1965b004 1 0 0 0x1965b004 1 0 0 0x1966004c 1 0 0 0x1966004c 1 0 0 0x1966004c 2 0 0 0x19660050 1 0 0 0x19660050 2 0 0 0x19660054 1 0 0 0x19660054 2 0 0 0x19660058 1 0 0 0x19660058 2 0 0 0x1966005c 1 0 0 0x1966005c 2 0 0 0x19660060 1 0 0 0x19660060 2 0 0 0x19660064 1 0 0 0x19660064 2 0 0 0x19660068 1 0 0 0x19660068 3 0 0 0x19660078 1 0 0 0x1966020c 1 0 0 0x19660214 1 0 0 0x19661084 1 0 0 0x19662020 1 0 0 0x19663020 1 0 0 0x19664020 1 0 0 0x19665020 1 0 0 0x19720344 2 0 0 0x19720348 8 0 0 0x19720370 7 0 0 0x19720480 1 0 0 0x19720480 1 0 0 0x19722400 1 0 0 0x19722400 26 0 0 0x19722470 5 0 0 0x1972320c 1 0 0 0x19723214 2 0 0 0x19723220 1 0 0 0x19723220 2 0 0 0x19723224 2 0 0 0x19723228 2 0 0 0x1972322c 1 0 0 0x19723308 1 0 0 0x19723308 1 0 0 0x19723318 1 0 0 0x19723318 1 0 0 0x1972358c 1 0 0 0x19734010 1 0 0 0x1973801c 8 0 0 0x19738050 1 0 0 0x19738100 1 0 0 0x19738100 7 0 0 0x1973c004 1 0 0 0x1973c014 1 0 0 0x1973c020 1 0 0 0x1973c030 1 0 0 0x1973c05c 3 0 0 0x1973c074 1 0 0 0x1973c088 1 0 0 0x1973c0a0 1 0 0 0x1973c0b0 1 0 0 0x1973c0c0 1 0 0 0x1973c0d0 1 0 0 0x1973c0e0 1 0 0 0x1973c0f0 1 0 0 0x1973c100 1 0 0 0x1973d064 1 0 0 0x19740008 6 0 0 0x19740028 1 0 0 0x1974203c 3 0 0 0x19742044 2 0 0 0x19742048 2 0 0 0x1974204c 10 0 0 0x1974208c 1 0 0 0x197420b0 1 0 0 0x197420b0 1 0 0 0x197420b8 3 0 0 0x197420f4 1 0 0 0x197420fc 3 0 0 0x19742104 5 0 0 0x19742114 1 0 0 0x19742324 14 0 0 0x19742410 1 0 0 0x197430a8 1 0 0 0x19748004 1 0 0 0x19748004 2 0 0 0x19748008 2 0 0 0x1974800c 2 0 0 0x19748010 4 0 0 0x19748024 1 0 0 0x19748040 1 0 0 0x19748048 1 0 0 0x19749064 1 0 0 0x1974c000 1 0 0 0x1974c030 1 0 0 0x1974c030 3 0 0 0x1974c040 3 0 0 0x1974c054 2 0 0 0x1974c078 1 0 0 0x1974c108 1 0 0 0x1974c110 1 0 0 0x19750020 1 0 0 0x19750020 1 0 0 0x19751054 1 0 0 0x19752014 3 0 0 0x19752028 1 0 0 0x19752028 17 0 0 0x19752070 8 0 0 0x19752098 1 0 0 0x197520a0 1 0 0 0x197520b4 1 0 0 0x197520c0 1 0 0 0x197520d0 3 0 0 0x197520f4 10 0 0 0x19752120 12 0 0 0x1975802c 1 0 0 0x1975809c 2 0 0 0x197580a8 3 0 0 0x197580b8 1 0 0 0x197580c0 7 0 0 0x197580e0 1 0 0 0x197580e8 1 0 0 0x197580f0 1 0 0 0x197580f8 1 0 0 0x19758100 1 0 0 0x19758108 1 0 0 0x19758110 1 0 0 0x19758118 1 0 0 0x19758120 1 0 0 0x19758128 1 0 0 0x19758210 3 0 0 0x19759010 1 0 0 0x19759070 1 0 0 0x1975b004 1 0 0 0x1976004c 1 0 0 0x1976004c 1 0 0 0x1976004c 2 0 0 0x19760050 1 0 0 0x19760050 2 0 0 0x19760054 1 0 0 0x19760054 2 0 0 0x19760058 1 0 0 0x19760058 2 0 0 0x1976005c 1 0 0 0x1976005c 2 0 0 0x19760060 1 0 0 0x19760060 2 0 0 0x19760064 1 0 0 0x19760064 2 0 0 0x19760068 1 0 0 0x19760068 3 0 0 0x19760078 1 0 0 0x1976020c 1 0 0 0x19760214 1 0 0 0x19761084 1 0 0 0x19762020 1 0 0 0x19763020 1 0 0 0x19764020 1 0 0 0x19765020 1 0 0 0x192c5cac 3 0 0 0x192c0080 1 0 0 0x192c0310 1 0 0 0x192c0400 2 0 0 0x192c0410 6 0 0 0x192c0430 1 0 0 0x192c0440 1 0 0 0x192c0448 1 0 0 0x192c04a0 1 0 0 0x192c04b0 4 0 0 0x192c04d0 2 0 0 0x192c1400 1 0 0 0x192c1408 1 0 0 0x192c2400 2 0 0 0x192c2438 2 0 0 0x192c2454 1 0 0 0x192c3400 4 0 0 0x192c3418 3 0 0 0x192c4700 1 0 0 0x192c53b0 1 0 0 0x192c5804 1 0 0 0x192c590c 1 0 0 0x192c5a14 1 0 0 0x192c5c0c 1 0 0 0x192c5c18 2 0 0 0x192c5c2c 2 0 0 0x192c5c38 1 0 0 0x192c5c4c 1 0 0 0x192c5ca4 1 0 0 0x192c5cac 3 0 0 0x192c6400 1 0 0 0x192c6418 2 0 0 0x192c9100 1 0 0 0x192c9110 1 0 0 0x192c9120 1 0 0 0x192c9180 1 0 0 0x192c9180 2 0 0 0x192c9184 1 0 0 0x192c91a0 1 0 0 0x192c91b0 1 0 0 0x192c91c0 2 0 0 0x192c91e0 1 0 0 0x193c5cac 3 0 0 0x193c0080 1 0 0 0x193c0310 1 0 0 0x193c0400 2 0 0 0x193c0410 6 0 0 0x193c0430 1 0 0 0x193c0440 1 0 0 0x193c0448 1 0 0 0x193c04a0 1 0 0 0x193c04b0 4 0 0 0x193c04d0 2 0 0 0x193c1400 1 0 0 0x193c1408 1 0 0 0x193c2400 2 0 0 0x193c2438 2 0 0 0x193c2454 1 0 0 0x193c3400 4 0 0 0x193c3418 3 0 0 0x193c4700 1 0 0 0x193c53b0 1 0 0 0x193c5804 1 0 0 0x193c590c 1 0 0 0x193c5a14 1 0 0 0x193c5c0c 1 0 0 0x193c5c18 2 0 0 0x193c5c2c 2 0 0 0x193c5c38 1 0 0 0x193c5c4c 1 0 0 0x193c5ca4 1 0 0 0x193c5cac 3 0 0 0x193c6400 1 0 0 0x193c6418 2 0 0 0x193c9100 1 0 0 0x193c9110 1 0 0 0x193c9120 1 0 0 0x193c9180 1 0 0 0x193c9180 2 0 0 0x193c9184 1 0 0 0x193c91a0 1 0 0 0x193c91b0 1 0 0 0x193c91c0 2 0 0 0x193c91e0 1 0 0 0x196c5cac 3 0 0 0x196c0080 1 0 0 0x196c0310 1 0 0 0x196c0400 2 0 0 0x196c0410 6 0 0 0x196c0430 1 0 0 0x196c0440 1 0 0 0x196c0448 1 0 0 0x196c04a0 1 0 0 0x196c04b0 4 0 0 0x196c04d0 2 0 0 0x196c1400 1 0 0 0x196c1408 1 0 0 0x196c2400 2 0 0 0x196c2438 2 0 0 0x196c2454 1 0 0 0x196c3400 4 0 0 0x196c3418 3 0 0 0x196c4700 1 0 0 0x196c53b0 1 0 0 0x196c5804 1 0 0 0x196c590c 1 0 0 0x196c5a14 1 0 0 0x196c5c0c 1 0 0 0x196c5c18 2 0 0 0x196c5c2c 2 0 0 0x196c5c38 1 0 0 0x196c5c4c 1 0 0 0x196c5ca4 1 0 0 0x196c5cac 3 0 0 0x196c6400 1 0 0 0x196c6418 2 0 0 0x196c9100 1 0 0 0x196c9110 1 0 0 0x196c9120 1 0 0 0x196c9180 1 0 0 0x196c9180 2 0 0 0x196c9184 1 0 0 0x196c91a0 1 0 0 0x196c91b0 1 0 0 0x196c91c0 2 0 0 0x196c91e0 1 0 0 0x197c5cac 3 0 0 0x197c0080 1 0 0 0x197c0310 1 0 0 0x197c0400 2 0 0 0x197c0410 6 0 0 0x197c0430 1 0 0 0x197c0440 1 0 0 0x197c0448 1 0 0 0x197c04a0 1 0 0 0x197c04b0 4 0 0 0x197c04d0 2 0 0 0x197c1400 1 0 0 0x197c1408 1 0 0 0x197c2400 2 0 0 0x197c2438 2 0 0 0x197c2454 1 0 0 0x197c3400 4 0 0 0x197c3418 3 0 0 0x197c4700 1 0 0 0x197c53b0 1 0 0 0x197c5804 1 0 0 0x197c590c 1 0 0 0x197c5a14 1 0 0 0x197c5c0c 1 0 0 0x197c5c18 2 0 0 0x197c5c2c 2 0 0 0x197c5c38 1 0 0 0x197c5c4c 1 0 0 0x197c5ca4 1 0 0 0x197c5cac 3 0 0 0x197c6400 1 0 0 0x197c6418 2 0 0 0x197c9100 1 0 0 0x197c9110 1 0 0 0x197c9120 1 0 0 0x197c9180 1 0 0 0x197c9180 2 0 0 0x197c9184 1 0 0 0x197c91a0 1 0 0 0x197c91b0 1 0 0 0x197c91c0 2 0 0 0x197c91e0 1 0 0 0x190ba280 1 0 0 0x190ba288 8 0 0 0x192e0610 4 0 0 0x192e0680 4 0 0 0x193e0610 4 0 0 0x193e0680 4 0 0 0x196e0610 3 0 0 0x196e0618 2 0 0 0x196e0680 2 0 0 0x196e0684 3 0 0 0x196e068c 1 0 0 0x197e0610 4 0 0 0x197e0680 4 0 0 0x19281e64 1 0 0 0x19281ea0 1 0 0 0x19281f30 2 0 0 0x19283e64 1 0 0 0x19283ea0 1 0 0 0x19283f30 2 0 0 0x1928527c 1 0 0 0x19285290 1 0 0 0x192854ec 1 0 0 0x192854f4 1 0 0 0x19285514 1 0 0 0x1928551c 1 0 0 0x19285524 1 0 0 0x19285548 1 0 0 0x19285550 1 0 0 0x19285558 1 0 0 0x192855b8 1 0 0 0x192855c0 1 0 0 0x192855ec 1 0 0 0x19285860 1 0 0 0x19285870 1 0 0 0x192858a0 1 0 0 0x192858a8 1 0 0 0x192858b0 1 0 0 0x192858b8 1 0 0 0x192858d8 2 0 0 0x192858f4 1 0 0 0x192858fc 1 0 0 0x19285920 1 0 0 0x19285928 1 0 0 0x19285944 1 0 0 0x19286314 1 0 0 0x19286454 1 0 0 0x19286594 1 0 0 0x19286604 1 0 0 0x1928660c 1 0 0 0x19381e64 1 0 0 0x19381ea0 1 0 0 0x19381f30 2 0 0 0x19383e64 1 0 0 0x19383ea0 1 0 0 0x19383f30 2 0 0 0x1938527c 1 0 0 0x19385290 1 0 0 0x193854ec 1 0 0 0x193854f4 1 0 0 0x19385514 1 0 0 0x1938551c 1 0 0 0x19385524 1 0 0 0x19385548 1 0 0 0x19385550 1 0 0 0x19385558 1 0 0 0x193855b8 1 0 0 0x193855c0 1 0 0 0x193855ec 1 0 0 0x19385860 1 0 0 0x19385870 1 0 0 0x193858a0 1 0 0 0x193858a8 1 0 0 0x193858b0 1 0 0 0x193858b8 1 0 0 0x193858d8 2 0 0 0x193858f4 1 0 0 0x193858fc 1 0 0 0x19385920 1 0 0 0x19385928 1 0 0 0x19385944 1 0 0 0x19386314 1 0 0 0x19386454 1 0 0 0x19386594 1 0 0 0x19386604 1 0 0 0x1938660c 1 0 0 0x19681e64 1 0 0 0x19681ea0 1 0 0 0x19681f30 2 0 0 0x19683e64 1 0 0 0x19683ea0 1 0 0 0x19683f30 2 0 0 0x1968527c 1 0 0 0x19685290 1 0 0 0x196854ec 1 0 0 0x196854f4 1 0 0 0x19685514 1 0 0 0x1968551c 1 0 0 0x19685524 1 0 0 0x19685548 1 0 0 0x19685550 1 0 0 0x19685558 1 0 0 0x196855b8 1 0 0 0x196855c0 1 0 0 0x196855ec 1 0 0 0x19685860 1 0 0 0x19685870 1 0 0 0x196858a0 1 0 0 0x196858a8 1 0 0 0x196858b0 1 0 0 0x196858b8 1 0 0 0x196858d8 2 0 0 0x196858f4 1 0 0 0x196858fc 1 0 0 0x19685920 1 0 0 0x19685928 1 0 0 0x19685944 1 0 0 0x19686314 1 0 0 0x19686454 1 0 0 0x19686594 1 0 0 0x19686604 1 0 0 0x1968660c 1 0 0 0x19781e64 1 0 0 0x19781ea0 1 0 0 0x19781f30 2 0 0 0x19783e64 1 0 0 0x19783ea0 1 0 0 0x19783f30 2 0 0 0x1978527c 1 0 0 0x19785290 1 0 0 0x197854ec 1 0 0 0x197854f4 1 0 0 0x19785514 1 0 0 0x1978551c 1 0 0 0x19785524 1 0 0 0x19785548 1 0 0 0x19785550 1 0 0 0x19785558 1 0 0 0x197855b8 1 0 0 0x197855c0 1 0 0 0x197855ec 1 0 0 0x19785860 1 0 0 0x19785870 1 0 0 0x197858a0 1 0 0 0x197858a8 1 0 0 0x197858b0 1 0 0 0x197858b8 1 0 0 0x197858d8 2 0 0 0x197858f4 1 0 0 0x197858fc 1 0 0 0x19785920 1 0 0 0x19785928 1 0 0 0x19785944 1 0 0 0x19786314 1 0 0 0x19786454 1 0 0 0x19786594 1 0 0 0x19786604 1 0 0 0x1978660c 1 0 0 0x610110 1 0 0 0x610114 1 0 0 0x610118 1 0 0 0x61011c 1 0 0 0x610120 1 0 0 0x19032020 1 0 0 0x19032024 1 0 0 0x1908e01c 1 0 0 0x1908e030 1 0 0 0x19030010 1 0 0 0x1908e008 1 0 0 0x19032020 1 0 0 0x1908e948 1 0 0 0x19032024 1 0 1 0x19030040 1 1 1 0x1903005c 0x22c000 1 0 0x19030010 1 0 1 0x1903005c 0x22c001 1 0 0x19030010 1 0 1 0x1903005c 0x22c002 1 0 0x19030010 1 0 1 0x1903005c 0x22c003 1 0 0x19030010 1 0 1 0x1903005c 0x22c004 1 0 0x19030010 1 0 1 0x1903005c 0x22c005 1 0 0x19030010 1 0 1 0x1903005c 0x22c006 1 0 0x19030010 1 0 1 0x1903005c 0x22c007 1 0 0x19030010 1 0 1 0x1903005c 0x22c008 1 0 0x19030010 1 0 1 0x1903005c 0x22c009 1 0 0x19030010 1 0 1 0x1903005c 0x22c00a 1 0 0x19030010 1 0 1 0x1903005c 0x22c00b 1 0 0x19030010 1 0 1 0x1903005c 0x22c00c 1 0 0x19030010 1 0 1 0x1903005c 0x22c00d 1 0 0x19030010 1 0 1 0x1903005c 0x22c00e 1 0 0x19030010 1 0 1 0x1903005c 0x22c00f 1 0 0x19030010 1 0 1 0x1903005c 0x22c010 1 0 0x19030010 1 0 1 0x1903005c 0x22c011 1 0 0x19030010 1 0 1 0x1903005c 0x22c012 1 0 0x19030010 1 0 1 0x1903005c 0x22c013 1 0 0x19030010 1 0 1 0x1903005c 0x22c014 1 0 0x19030010 1 0 1 0x1903005c 0x22c015 1 0 0x19030010 1 0 1 0x1903005c 0x22c016 1 0 0x19030010 1 0 1 0x1903005c 0x22c017 1 0 0x19030010 1 0 1 0x1903005c 0x22c018 1 0 0x19030010 1 0 1 0x1903005c 0x22c019 1 0 0x19030010 1 0 1 0x1903005c 0x22c01a 1 0 0x19030010 1 0 1 0x1903005c 0x22c01b 1 0 0x19030010 1 0 1 0x1903005c 0x22c01c 1 0 0x19030010 1 0 1 0x1903005c 0x22c01d 1 0 0x19030010 1 0 1 0x1903005c 0x22c01e 1 0 0x19030010 1 0 1 0x1903005c 0x22c01f 1 0 0x19030010 1 0 1 0x1903005c 0x22c300 1 0 0x19030010 1 0 1 0x1903005c 0x22c341 1 0 0x19030010 1 0 1 0x1903005c 0x22c7b1 1 0 0x19030010 1 0 0 0x32302028 1 0 0 0x320a4404 1 0 0 0x320a4408 1 0 0 0x323b0404 1 0 0 0x323b0408 1 0 0 0xb2b1020 1 0 0 0xb2b1024 1 0 0 0x30b0208 1 0 0 0x30b0228 1 0 0 0x30b0248 1 0 0 0x30b0268 1 0 0 0x30b0288 1 0 0 0x30b02a8 1 0 0 0x30b020c 1 0 0 0x30b022c 1 0 0 0x30b024c 1 0 0 0x30b026c 1 0 0 0x30b028c 1 0 0 0x30b02ac 1 0 0 0x30b0210 1 0 0 0x30b0230 1 0 0 0x30b0250 1 0 0 0x30b0270 1 0 0 0x30b0290 1 0 0 0x30b02b0 1 0 0 0x3480208 1 0 0 0x3480228 1 0 0 0x3480248 1 0 0 0x3480268 1 0 0 0x3480288 1 0 0 0x34802a8 1 0 0 0x348020c 1 0 0 0x348022c 1 0 0 0x348024c 1 0 0 0x348026c 1 0 0 0x348028c 1 0 0 0x34802ac 1 0 0 0x3480210 1 0 0 0x3480230 1 0 0 0x3480250 1 0 0 0x3480270 1 0 0 0x3480290 1 0 0 0x34802b0 1 0 0 0x3084008 1 0 0 0x3000018 1 0 0 0x3002028 1 0 0 0x30b0408 1 0 0 0x30b0404 1 0 0 0x3480408 1 0 0 0x3480404 1 0 0 0xb2b1020 1 0 0 0xb2b1024 1 0 0 0x30b0000 1 0 0 0x30b0004 1 0 0 0x30b0008 1 0 0 0x30b000c 1 0 0 0x30b0010 1 0 0 0x30b0014 1 0 0 0x30b0018 1 0 0 0x30b004c 1 0 0 0x30b0050 1 0 0 0x30b00d0 1 0 0 0x30b00d4 1 0 0 0x30b00d8 1 0 0 0x30b0100 1 0 0 0x30b0104 1 0 0 0x30b0108 1 0 0 0x30b0200 1 0 0 0x30b0204 1 0 0 0x30b0400 1 0 0 0x30b0404 1 0 0 0x30b0408 1 0 0 0x30b0450 1 0 0 0x30b0460 1 0 0 0x30b0464 1 0 0 0x30b0490 1 0 0 0x30b0494 1 0 0 0x30b0498 1 0 0 0x30b049c 1 0 0 0x30b04a0 1 0 0 0x30b04a4 1 0 0 0x30b04a8 1 0 0 0x30b04ac 1 0 0 0x30b04b0 1 0 0 0x30b04b4 1 0 0 0x30b04b8 1 0 0 0x30b0500 1 0 0 0x30b0600 1 0 0 0x3480000 1 0 0 0x3480004 1 0 0 0x3480008 1 0 0 0x348000c 1 0 0 0x3480010 1 0 0 0x3480014 1 0 0 0x3480018 1 0 0 0x348001c 1 0 0 0x3480020 1 0 0 0x3480024 1 0 0 0x3480028 1 0 0 0x348002c 1 0 0 0x3480030 1 0 0 0x3480034 1 0 0 0x3480038 1 0 0 0x348003c 1 0 0 0x3480040 1 0 0 0x3480044 1 0 0 0x3480048 1 0 0 0x348004c 1 0 0 0x3480050 1 0 0 0x34800d0 1 0 0 0x34800d4 1 0 0 0x34800d8 1 0 0 0x3480100 1 0 0 0x3480104 1 0 0 0x3480108 1 0 0 0x3480200 1 0 0 0x3480204 1 0 0 0x3480400 1 0 0 0x3480404 1 0 0 0x3480408 1 0 0 0x3480450 1 0 0 0x3480460 1 0 0 0x3480464 1 0 0 0x3480490 1 0 0 0x3480494 1 0 0 0x3480498 1 0 0 0x348049c 1 0 0 0x34804a0 1 0 0 0x34804a4 1 0 0 0x34804a8 1 0 0 0x34804ac 1 0 0 0x34804b0 1 0 0 0x34804b4 1 0 0 0x34804b8 1 0 0 0x3480500 1 0 0 0x3480600 1 0 0 0x3480d00 1 0 0 0x3480d04 1 0 0 0x3480d08 1 0 0 0x3480d10 1 0 0 0x3480d14 1 0 0 0x3480d18 1 0 0 0x3480d1c 1 0 0 0x3480d30 1 0 0 0x3480d34 1 0 0 0x3480d38 1 0 0 0x3480d3c 1 0 0 0x3480d40 1 0 0 0x3480d44 1 0 0 0x3480d4c 1 0 0 0x3483d50 1 0 0 0x17120000 1 0 0 0x17120008 1 0 0 0x17120010 1 0 0 0x17120018 1 0 0 0x17120020 1 0 0 0x17120028 1 0 0 0x17120040 1 0 0 0x17120048 1 0 0 0x17120050 1 0 0 0x17120058 1 0 0 0x17120060 1 0 0 0x17120068 1 0 0 0x17120080 1 0 0 0x17120088 1 0 0 0x17120090 1 0 0 0x17120098 1 0 0 0x171200a0 1 0 0 0x171200a8 1 0 0 0x171200c0 1 0 0 0x171200c8 1 0 0 0x171200d0 1 0 0 0x171200d8 1 0 0 0x171200e0 1 0 0 0x171200e8 1 0 0 0x17120100 1 0 0 0x17120108 1 0 0 0x17120110 1 0 0 0x17120118 1 0 0 0x17120120 1 0 0 0x17120128 1 0 0 0x17120140 1 0 0 0x17120148 1 0 0 0x17120150 1 0 0 0x17120158 1 0 0 0x17120160 1 0 0 0x17120168 1 0 0 0x17120180 1 0 0 0x17120188 1 0 0 0x17120190 1 0 0 0x17120198 1 0 0 0x171201a0 1 0 0 0x171201a8 1 0 0 0x171201c0 1 0 0 0x171201c8 1 0 0 0x171201d0 1 0 0 0x171201d8 1 0 0 0x171201e0 1 0 0 0x171201e8 1 0 0 0x17120200 1 0 0 0x17120208 1 0 0 0x17120210 1 0 0 0x17120218 1 0 0 0x17120220 1 0 0 0x17120228 1 0 0 0x17120240 1 0 0 0x17120248 1 0 0 0x17120250 1 0 0 0x17120258 1 0 0 0x17120260 1 0 0 0x17120268 1 0 0 0x17120280 1 0 0 0x17120288 1 0 0 0x17120290 1 0 0 0x17120298 1 0 0 0x171202a0 1 0 0 0x171202a8 1 0 0 0x171202c0 1 0 0 0x171202c8 1 0 0 0x171202d0 1 0 0 0x171202d8 1 0 0 0x171202e0 1 0 0 0x171202e8 1 0 0 0x17120300 1 0 0 0x17120308 1 0 0 0x17120310 1 0 0 0x17120318 1 0 0 0x17120320 1 0 0 0x17120328 1 0 0 0x17120340 1 0 0 0x17120348 1 0 0 0x17120350 1 0 0 0x17120358 1 0 0 0x17120360 1 0 0 0x17120368 1 0 0 0x17120380 1 0 0 0x17120388 1 0 0 0x17120390 1 0 0 0x17120398 1 0 0 0x171203a0 1 0 0 0x171203a8 1 0 0 0x171203c0 1 0 0 0x171203c8 1 0 0 0x171203d0 1 0 0 0x171203d8 1 0 0 0x171203e0 1 0 0 0x171203e8 1 0 0 0x17120400 1 0 0 0x17120408 1 0 0 0x17120410 1 0 0 0x17120418 1 0 0 0x17120420 1 0 0 0x17120428 1 0 0 0x17120440 1 0 0 0x17120448 1 0 0 0x17120450 1 0 0 0x17120458 1 0 0 0x17120460 1 0 0 0x17120468 1 0 0 0x17120480 1 0 0 0x17120488 1 0 0 0x17120490 1 0 0 0x17120498 1 0 0 0x171204a0 1 0 0 0x171204a8 1 0 0 0x171204c0 1 0 0 0x171204c8 1 0 0 0x171204d0 1 0 0 0x171204d8 1 0 0 0x171204e0 1 0 0 0x171204e8 1 0 0 0x17120500 1 0 0 0x17120508 1 0 0 0x17120510 1 0 0 0x17120518 1 0 0 0x17120520 1 0 0 0x17120528 1 0 0 0x17120540 1 0 0 0x17120548 1 0 0 0x17120550 1 0 0 0x17120558 1 0 0 0x17120560 1 0 0 0x17120568 1 0 0 0x17120580 1 0 0 0x17120588 1 0 0 0x17120590 1 0 0 0x17120598 1 0 0 0x171205a0 1 0 0 0x171205a8 1 0 0 0x171205c0 1 0 0 0x171205c8 1 0 0 0x171205d0 1 0 0 0x171205d8 1 0 0 0x171205e0 1 0 0 0x171205e8 1 0 0 0x17120600 1 0 0 0x17120608 1 0 0 0x17120610 1 0 0 0x17120618 1 0 0 0x17120620 1 0 0 0x17120628 1 0 0 0x17120640 1 0 0 0x17120648 1 0 0 0x17120650 1 0 0 0x17120658 1 0 0 0x17120660 1 0 0 0x17120668 1 0 0 0x17120680 1 0 0 0x17120688 1 0 0 0x17120690 1 0 0 0x17120698 1 0 0 0x171206a0 1 0 0 0x171206a8 1 0 0 0x171206c0 1 0 0 0x171206c8 1 0 0 0x171206d0 1 0 0 0x171206d8 1 0 0 0x171206e0 1 0 0 0x171206e8 1 0 0 0x1712e000 1 0 0 0x1712e800 1 0 0 0x1712e808 1 0 0 0x1712ffbc 1 0 0 0x1712ffc8 1 0 0 0x1712ffd0 1 0 0 0x1712ffd4 11 0 0 0x17100304 29 0 0 0x17100c08 58 0 0 0x17100084 29 0 0 0x1710e104 29 0 0 0xaae0004 2 0 0 0xaae000c 2 0>;
			};

			dcc_curr_link@3 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <3>;
				qcom,link-list = <0 0x192c0304 1 0 0 0x192c0400 2 0 0 0x192c0410 1 0 0 0x192c0410 2 0 0 0x192c0414 2 0 0 0x192c0418 3 0 0 0x192c0420 2 0 0 0x192c0424 1 0 0 0x192c0430 1 0 0 0x192c0430 1 0 0 0x192c0440 1 0 0 0x192c0448 1 0 0 0x192c04a0 1 0 0 0x192c04b0 2 0 0 0x192c04b4 2 0 0 0x192c04b8 2 0 0 0x192c04bc 1 0 0 0x192c04d0 2 0 0 0x192c04e0 1 0 0 0x192c1400 7 0 0 0x192c1420 2 0 0 0x192c1430 1 0 0 0x192c1440 1 0 0 0x192c2400 2 0 0 0x192c2410 1 0 0 0x192c2418 1 0 0 0x192c2420 20 0 0 0x192c3400 9 0 0 0x192c4900 8 0 0 0x192c4928 2 0 0 0x192c4938 4 0 0 0x192c4950 2 0 0 0x192c4960 2 0 0 0x192c4970 7 0 0 0x192c4a00 4 0 0 0x192c4b00 20 0 0 0x192c4c00 15 0 0 0x192c4d00 6 0 0 0x192c4e00 2 0 0 0x192c4e10 2 0 0 0x192c5110 1 0 0 0x192c5130 1 0 0 0x192c5150 1 0 0 0x192c5170 1 0 0 0x192c5190 1 0 0 0x192c5210 1 0 0 0x192c5230 1 0 0 0x192c53b0 2 0 0 0x192c53c0 2 0 0 0x192c53e0 2 0 0 0x192c5400 8 0 0 0x192c5480 8 0 0 0x192c5a38 2 0 0 0x192c5ac0 2 0 0 0x192c5ad0 2 0 0 0x192c5ae0 8 0 0 0x192c5b20 8 0 0 0x192c5c00 18 0 0 0x192c5c4c 1 0 0 0x192c5c4c 6 0 0 0x192c5c70 12 0 0 0x192c5c9c 2 0 0 0x192c5ca0 6 0 0 0x192c6400 1 0 0 0x192c6410 1 0 0 0x192c6418 3 0 0 0x193c0304 1 0 0 0x193c0400 2 0 0 0x193c0410 1 0 0 0x193c0410 2 0 0 0x193c0414 2 0 0 0x193c0418 3 0 0 0x193c0420 2 0 0 0x193c0424 1 0 0 0x193c0430 1 0 0 0x193c0430 1 0 0 0x193c0440 1 0 0 0x193c0448 1 0 0 0x193c04a0 1 0 0 0x193c04b0 2 0 0 0x193c04b4 2 0 0 0x193c04b8 2 0 0 0x193c04bc 1 0 0 0x193c04d0 2 0 0 0x193c04e0 1 0 0 0x193c1400 7 0 0 0x193c1420 2 0 0 0x193c1430 1 0 0 0x193c1440 1 0 0 0x193c2400 2 0 0 0x193c2410 1 0 0 0x193c2418 1 0 0 0x193c2420 20 0 0 0x193c3400 9 0 0 0x193c4900 8 0 0 0x193c4928 2 0 0 0x193c4938 4 0 0 0x193c4950 2 0 0 0x193c4960 2 0 0 0x193c4970 7 0 0 0x193c4a00 4 0 0 0x193c4b00 20 0 0 0x193c4c00 15 0 0 0x193c4d00 6 0 0 0x193c4e00 2 0 0 0x193c4e10 2 0 0 0x193c5110 1 0 0 0x193c5130 1 0 0 0x193c5150 1 0 0 0x193c5170 1 0 0 0x193c5190 1 0 0 0x193c5210 1 0 0 0x193c5230 1 0 0 0x193c53b0 2 0 0 0x193c53c0 2 0 0 0x193c53e0 2 0 0 0x193c5400 8 0 0 0x193c5480 8 0 0 0x193c5a38 2 0 0 0x193c5ac0 2 0 0 0x193c5ad0 2 0 0 0x193c5ae0 8 0 0 0x193c5b20 8 0 0 0x193c5c00 18 0 0 0x193c5c4c 1 0 0 0x193c5c4c 6 0 0 0x193c5c70 12 0 0 0x193c5c9c 2 0 0 0x193c5ca0 6 0 0 0x193c6400 1 0 0 0x193c6410 1 0 0 0x193c6418 3 0 0 0x196c0304 1 0 0 0x196c0400 2 0 0 0x196c0410 1 0 0 0x196c0410 2 0 0 0x196c0414 2 0 0 0x196c0418 3 0 0 0x196c0420 2 0 0 0x196c0424 1 0 0 0x196c0430 1 0 0 0x196c0430 1 0 0 0x196c0440 1 0 0 0x196c0448 1 0 0 0x196c04a0 1 0 0 0x196c04b0 2 0 0 0x196c04b4 2 0 0 0x196c04b8 2 0 0 0x196c04bc 1 0 0 0x196c04d0 2 0 0 0x196c04e0 1 0 0 0x196c1400 7 0 0 0x196c1420 2 0 0 0x196c1430 1 0 0 0x196c1440 1 0 0 0x196c2400 2 0 0 0x196c2410 1 0 0 0x196c2418 1 0 0 0x196c2420 20 0 0 0x196c3400 9 0 0 0x196c4900 8 0 0 0x196c4928 2 0 0 0x196c4938 4 0 0 0x196c4950 2 0 0 0x196c4960 2 0 0 0x196c4970 7 0 0 0x196c4a00 4 0 0 0x196c4b00 20 0 0 0x196c4c00 15 0 0 0x196c4d00 6 0 0 0x196c4e00 2 0 0 0x196c4e10 2 0 0 0x196c5110 1 0 0 0x196c5130 1 0 0 0x196c5150 1 0 0 0x196c5170 1 0 0 0x196c5190 1 0 0 0x196c5210 1 0 0 0x196c5230 1 0 0 0x196c53b0 2 0 0 0x196c53c0 2 0 0 0x196c53e0 2 0 0 0x196c5400 8 0 0 0x196c5480 8 0 0 0x196c5a38 2 0 0 0x196c5ac0 2 0 0 0x196c5ad0 2 0 0 0x196c5ae0 8 0 0 0x196c5b20 8 0 0 0x196c5c00 18 0 0 0x196c5c4c 1 0 0 0x196c5c4c 6 0 0 0x196c5c70 12 0 0 0x196c5c9c 2 0 0 0x196c5ca0 6 0 0 0x196c6400 1 0 0 0x196c6410 1 0 0 0x196c6418 3 0 0 0x197c0304 1 0 0 0x197c0400 2 0 0 0x197c0410 1 0 0 0x197c0410 2 0 0 0x197c0414 2 0 0 0x197c0418 3 0 0 0x197c0420 2 0 0 0x197c0424 1 0 0 0x197c0430 1 0 0 0x197c0430 1 0 0 0x197c0440 1 0 0 0x197c0448 1 0 0 0x197c04a0 1 0 0 0x197c04b0 2 0 0 0x197c04b4 2 0 0 0x197c04b8 2 0 0 0x197c04bc 1 0 0 0x197c04d0 2 0 0 0x197c04e0 1 0 0 0x197c1400 7 0 0 0x197c1420 2 0 0 0x197c1430 1 0 0 0x197c1440 1 0 0 0x197c2400 2 0 0 0x197c2410 1 0 0 0x197c2418 1 0 0 0x197c2420 20 0 0 0x197c3400 9 0 0 0x197c4900 8 0 0 0x197c4928 2 0 0 0x197c4938 4 0 0 0x197c4950 2 0 0 0x197c4960 2 0 0 0x197c4970 7 0 0 0x197c4a00 4 0 0 0x197c4b00 20 0 0 0x197c4c00 15 0 0 0x197c4d00 6 0 0 0x197c4e00 2 0 0 0x197c4e10 2 0 0 0x197c5110 1 0 0 0x197c5130 1 0 0 0x197c5150 1 0 0 0x197c5170 1 0 0 0x197c5190 1 0 0 0x197c5210 1 0 0 0x197c5230 1 0 0 0x197c53b0 2 0 0 0x197c53c0 2 0 0 0x197c53e0 2 0 0 0x197c5400 8 0 0 0x197c5480 8 0 0 0x197c5a38 2 0 0 0x197c5ac0 2 0 0 0x197c5ad0 2 0 0 0x197c5ae0 8 0 0 0x197c5b20 8 0 0 0x197c5c00 18 0 0 0x197c5c4c 1 0 0 0x197c5c4c 6 0 0 0x197c5c70 12 0 0 0x197c5c9c 2 0 0 0x197c5ca0 6 0 0 0x197c6400 1 0 0 0x197c6410 1 0 0 0x197c6418 3 0 0 0x19ac0304 1 0 0 0x19ac0400 2 0 0 0x19ac0410 1 0 0 0x19ac0410 2 0 0 0x19ac0414 2 0 0 0x19ac0418 3 0 0 0x19ac0420 2 0 0 0x19ac0424 1 0 0 0x19ac0430 1 0 0 0x19ac0430 1 0 0 0x19ac0440 1 0 0 0x19ac0448 1 0 0 0x19ac04a0 1 0 0 0x19ac04b0 2 0 0 0x19ac04b4 2 0 0 0x19ac04b8 2 0 0 0x19ac04bc 1 0 0 0x19ac04d0 2 0 0 0x19ac04e0 1 0 0 0x19ac1400 7 0 0 0x19ac1420 2 0 0 0x19ac1430 1 0 0 0x19ac1440 1 0 0 0x19ac2400 2 0 0 0x19ac2410 1 0 0 0x19ac2418 1 0 0 0x19ac2420 20 0 0 0x19ac3400 9 0 0 0x19ac4900 8 0 0 0x19ac4928 2 0 0 0x19ac4938 4 0 0 0x19ac4950 2 0 0 0x19ac4960 2 0 0 0x19ac4970 7 0 0 0x19ac4a00 4 0 0 0x19ac4b00 20 0 0 0x19ac4c00 15 0 0 0x19ac4d00 6 0 0 0x19ac4e00 2 0 0 0x19ac4e10 2 0 0 0x19ac5110 1 0 0 0x19ac5130 1 0 0 0x19ac5150 1 0 0 0x19ac5170 1 0 0 0x19ac5190 1 0 0 0x19ac5210 1 0 0 0x19ac5230 1 0 0 0x19ac53b0 2 0 0 0x19ac53c0 2 0 0 0x19ac53e0 2 0 0 0x19ac5400 8 0 0 0x19ac5480 8 0 0 0x19ac5a38 2 0 0 0x19ac5ac0 2 0 0 0x19ac5ad0 2 0 0 0x19ac5ae0 8 0 0 0x19ac5b20 8 0 0 0x19ac5c00 18 0 0 0x19ac5c4c 1 0 0 0x19ac5c4c 6 0 0 0x19ac5c70 12 0 0 0x19ac5c9c 2 0 0 0x19ac5ca0 6 0 0 0x19ac6400 1 0 0 0x19ac6410 1 0 0 0x19ac6418 3 0 0 0x19cc0304 1 0 0 0x19cc0400 2 0 0 0x19cc0410 1 0 0 0x19cc0410 2 0 0 0x19cc0414 2 0 0 0x19cc0418 3 0 0 0x19cc0420 2 0 0 0x19cc0424 1 0 0 0x19cc0430 1 0 0 0x19cc0430 1 0 0 0x19cc0440 1 0 0 0x19cc0448 1 0 0 0x19cc04a0 1 0 0 0x19cc04b0 2 0 0 0x19cc04b4 2 0 0 0x19cc04b8 2 0 0 0x19cc04bc 1 0 0 0x19cc04d0 2 0 0 0x19cc04e0 1 0 0 0x19cc1400 7 0 0 0x19cc1420 2 0 0 0x19cc1430 1 0 0 0x19cc1440 1 0 0 0x19cc2400 2 0 0 0x19cc2410 1 0 0 0x19cc2418 1 0 0 0x19cc2420 20 0 0 0x19cc3400 9 0 0 0x19cc4900 8 0 0 0x19cc4928 2 0 0 0x19cc4938 4 0 0 0x19cc4950 2 0 0 0x19cc4960 2 0 0 0x19cc4970 7 0 0 0x19cc4a00 4 0 0 0x19cc4b00 20 0 0 0x19cc4c00 15 0 0 0x19cc4d00 6 0 0 0x19cc4e00 2 0 0 0x19cc4e10 2 0 0 0x19cc5110 1 0 0 0x19cc5130 1 0 0 0x19cc5150 1 0 0 0x19cc5170 1 0 0 0x19cc5190 1 0 0 0x19cc5210 1 0 0 0x19cc5230 1 0 0 0x19cc53b0 2 0 0 0x19cc53c0 2 0 0 0x19cc53e0 2 0 0 0x19cc5400 8 0 0 0x19cc5480 8 0 0 0x19cc5a38 2 0 0 0x19cc5ac0 2 0 0 0x19cc5ad0 2 0 0 0x19cc5ae0 8 0 0 0x19cc5b20 8 0 0 0x19cc5c00 18 0 0 0x19cc5c4c 1 0 0 0x19cc5c4c 6 0 0 0x19cc5c70 12 0 0 0x19cc5c9c 2 0 0 0x19cc5ca0 6 0 0 0x19cc6400 1 0 0 0x19cc6410 1 0 0 0x19cc6418 2 0 0 0x19cc6420 1 0>;
			};

			dcc_curr_link@4 {
				qcom,data-sink = "sram";
				qcom,ap_ns_qad_override_en;
				qcom,curr-link-list = <4>;
				qcom,link-list = <0 0x190e0010 1 0 0 0x190e0020 8 0 0 0x190e0248 1 0 0 0x195f0010 1 0 0 0x195f0020 8 0 0 0x195f0248 1 0 0 0x199f0010 1 0 0 0x199f0020 8 0 0 0x199f0248 1 0 0 0x190e5018 1 0 0 0x190e5008 1 0 2 6 0 0 0 0x190e5010 2 0 2 1 0 0 0 0x195f2018 1 0 0 0x195f2008 1 0 2 3 0 0 0 0x195f2010 2 0 2 1 0 0 0 0x199f2018 1 0 0 0x199f2008 1 0 2 3 0 0 0 0x199f2010 2 0 2 1 0 0 0 0x3c40010 1 0 0 0x3c40020 8 0 0 0x3c4b048 1 0 0 0x3c41018 1 0 0 0x3c41008 1 0 2 5 0 0 0 0x3c41010 2 0 2 1 0 0 0 0x3002028 1 0 0 0x30b0408 1 0 0 0x30b0404 1 0 0 0x3480408 1 0 0 0x3480404 1 0 0 0x1740008 1 0 0 0x1740020 8 0 0 0x174c048 1 0 0 0x1741018 1 0 0 0x1741008 1 0 2 11 0 0 0 0x1741010 2 0 2 1 0 0 0 0x1680010 1 0 0 0x1680020 8 0 0 0x1681048 1 0 0 0x1682018 1 0 0 0x1682008 1 0 2 7 0 0 0 0x1682010 2 0 2 1 0 0 0 0x16e0010 1 0 0 0x16e0020 8 0 0 0x16e8048 1 0 0 0x1700010 1 0 0 0x1700020 8 0 0 0x1708048 1 0 0 0x16c0010 1 0 0 0x16c0020 8 0 0 0x16cc048 1 0 0 0x16e6018 1 0 0 0x16e6008 1 0 2 4 0 0 0 0x16e6010 2 0 2 1 0 0 0 0x16c2018 1 0 0 0x16c2008 1 0 2 4 0 0 0 0x16c2010 2 0 2 1 0 0 0 0x1706118 1 0 0 0x1706108 1 0 2 3 0 0 0 0x1706110 2 0 2 1 0 0 0 0x1706098 1 0 0 0x1706088 1 0 2 3 0 0 0 0x1706090 2 0 2 1 0 0 0 0x1706018 1 0 0 0x1706008 1 0 2 5 0 0 0 0x1706010 2 0 2 1 0 0 0 0x1500010 1 0 0 0x1500020 8 0 0 0x1500248 2 0 0 0x1500258 1 0 0 0x1500448 1 0 0 0x1510098 1 0 0 0x1510088 1 0 2 2 0 0 0 0x1510090 2 0 2 1 0 0 0 0x1513018 1 0 0 0x1513008 1 0 2 3 0 0 0 0x1513010 2 0 2 1 0 0 0 0x1512018 1 0 0 0x1512008 1 0 2 4 0 0 0 0x1512010 2 0 2 1 0 0 0 0x1511018 1 0 0 0x1511008 1 0 2 2 0 0 0 0x1511010 2 0 2 1 0 0 0 0x1514018 1 0 0 0x1514008 1 0 2 3 0 0 0 0x1514010 2 0 2 1 0 0 0 0x1510018 1 0 0 0x1510008 1 0 2 11 0 0 0 0x1510010 2 0 2 1 0 0 0 0x34b0014 5 0 0 0xef04004 6 0 0 0xef01014 1 0 0 0xef01008 1 0 0 0x2b60014 5 0 0 0xef0401c 6 0 0 0xef03014 1 0 0 0xef03008 1 0 0 0x17100104 29 0 0 0x17100204 29 0 0 0x17100384 29 0 0 0x178a0250 1 0 0 0x178a0254 1 0 0 0x178a025c 1 0 0 0xb281024 1 0 0 0xbde1034 1 0 0 0xb201020 2 0 0 0xb211020 2 0 0 0xb221020 2 0 0 0xb231020 2 0 0 0xb204520 1 0 0 0x17a00010 1 0 0 0x17a10010 1 0 0 0x17a20010 1 0 0 0x17a30010 1 0 0 0x17a00030 1 0 0 0x17a10030 1 0 0 0x17a20030 1 0 0 0x17a30030 1 0 0 0x17a00038 1 0 0 0x17a10038 1 0 0 0x17a20038 1 0 0 0x17a30038 1 0 0 0x17a00040 1 0 0 0x17a10040 1 0 0 0x17a20040 1 0 0 0x17a30040 1 0 0 0x17a00048 1 0 0 0x17a00400 3 0 0 0x17a10400 3 0 0 0x17a20400 3 0 0 0x17a30400 3 0 0 0xc230000 6 0 0 0x17d80100 256 0 0 0x17d98020 1 0 0 0x13822000 1 0 0 0xc222004 1 0 0 0xc263014 1 0 0 0xc2630e0 1 0 0 0xc2630ec 1 0 0 0xc2630a0 16 0 0 0xc2630e8 1 0 0 0xc26313c 1 0 0 0xc223004 1 0 0 0xc265014 1 0 0 0xc2650e0 1 0 0 0xc2650ec 1 0 0 0xc2650a0 16 0 0 0xc2650e8 1 0 0 0xc26513c 1 0 0 0x17120000 1 0 0 0x17120008 1 0 0 0x17120010 1 0 0 0x17120018 1 0 0 0x17120020 1 0 0 0x17120028 1 0 0 0x17120040 1 0 0 0x17120048 1 0 0 0x17120050 1 0 0 0x17120058 1 0 0 0x17120060 1 0 0 0x17120068 1 0 0 0x17120080 1 0 0 0x17120088 1 0 0 0x17120090 1 0 0 0x17120098 1 0 0 0x171200a0 1 0 0 0x171200a8 1 0 0 0x171200c0 1 0 0 0x171200c8 1 0 0 0x171200d0 1 0 0 0x171200d8 1 0 0 0x171200e0 1 0 0 0x171200e8 1 0 0 0x17120100 1 0 0 0x17120108 1 0 0 0x17120110 1 0 0 0x17120118 1 0 0 0x17120120 1 0 0 0x17120128 1 0 0 0x17120140 1 0 0 0x17120148 1 0 0 0x17120150 1 0 0 0x17120158 1 0 0 0x17120160 1 0 0 0x17120168 1 0 0 0x17120180 1 0 0 0x17120188 1 0 0 0x17120190 1 0 0 0x17120198 1 0 0 0x171201a0 1 0 0 0x171201a8 1 0 0 0x171201c0 1 0 0 0x171201c8 1 0 0 0x171201d0 1 0 0 0x171201d8 1 0 0 0x171201e0 1 0 0 0x171201e8 1 0 0 0x17120200 1 0 0 0x17120208 1 0 0 0x17120210 1 0 0 0x17120218 1 0 0 0x17120220 1 0 0 0x17120228 1 0 0 0x17120240 1 0 0 0x17120248 1 0 0 0x17120250 1 0 0 0x17120258 1 0 0 0x17120260 1 0 0 0x17120268 1 0 0 0x17120280 1 0 0 0x17120288 1 0 0 0x17120290 1 0 0 0x17120298 1 0 0 0x171202a0 1 0 0 0x171202a8 1 0 0 0x171202c0 1 0 0 0x171202c8 1 0 0 0x171202d0 1 0 0 0x171202d8 1 0 0 0x171202e0 1 0 0 0x171202e8 1 0 0 0x17120300 1 0 0 0x17120308 1 0 0 0x17120310 1 0 0 0x17120318 1 0 0 0x17120320 1 0 0 0x17120328 1 0 0 0x17120340 1 0 0 0x17120348 1 0 0 0x17120350 1 0 0 0x17120358 1 0 0 0x17120360 1 0 0 0x17120368 1 0 0 0x17120380 1 0 0 0x17120388 1 0 0 0x17120390 1 0 0 0x17120398 1 0 0 0x171203a0 1 0 0 0x171203a8 1 0 0 0x171203c0 1 0 0 0x171203c8 1 0 0 0x171203d0 1 0 0 0x171203d8 1 0 0 0x171203e0 1 0 0 0x171203e8 1 0 0 0x17120400 1 0 0 0x17120408 1 0 0 0x17120410 1 0 0 0x17120418 1 0 0 0x17120420 1 0 0 0x17120428 1 0 0 0x17120440 1 0 0 0x17120448 1 0 0 0x17120450 1 0 0 0x17120458 1 0 0 0x17120460 1 0 0 0x17120468 1 0 0 0x17120480 1 0 0 0x17120488 1 0 0 0x17120490 1 0 0 0x17120498 1 0 0 0x171204a0 1 0 0 0x171204a8 1 0 0 0x171204c0 1 0 0 0x171204c8 1 0 0 0x171204d0 1 0 0 0x171204d8 1 0 0 0x171204e0 1 0 0 0x171204e8 1 0 0 0x17120500 1 0 0 0x17120508 1 0 0 0x17120510 1 0 0 0x17120518 1 0 0 0x17120520 1 0 0 0x17120528 1 0 0 0x17120540 1 0 0 0x17120548 1 0 0 0x17120550 1 0 0 0x17120558 1 0 0 0x17120560 1 0 0 0x17120568 1 0 0 0x17120580 1 0 0 0x17120588 1 0 0 0x17120590 1 0 0 0x17120598 1 0 0 0x171205a0 1 0 0 0x171205a8 1 0 0 0x171205c0 1 0 0 0x171205c8 1 0 0 0x171205d0 1 0 0 0x171205d8 1 0 0 0x171205e0 1 0 0 0x171205e8 1 0 0 0x17120600 1 0 0 0x17120608 1 0 0 0x17120610 1 0 0 0x17120618 1 0 0 0x17120620 1 0 0 0x17120628 1 0 0 0x17120640 1 0 0 0x17120648 1 0 0 0x17120650 1 0 0 0x17120658 1 0 0 0x17120660 1 0 0 0x17120668 1 0 0 0x17120680 1 0 0 0x17120688 1 0 0 0x17120690 1 0 0 0x17120698 1 0 0 0x171206a0 1 0 0 0x171206a8 1 0 0 0x171206c0 1 0 0 0x171206c8 1 0 0 0x171206d0 1 0 0 0x171206d8 1 0 0 0x171206e0 1 0 0 0x171206e8 1 0 0 0x1712e000 1 0 0 0x1712e800 1 0 0 0x1712e808 1 0 0 0x1712ffbc 1 0 0 0x1712ffc8 1 0 0 0x1712ffd0 1 0 0 0x1712ffd4 11 0 0 0x17100304 29 0 0 0x17100c08 58 0 0 0x17100084 29 0 0 0x1710e104 29 0 0 0xaae0004 2 0 0 0xaae000c 2 0>;
			};

			link_list_1 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <&qupv3_se14_spi_sleep>;
				qcom,link-list = <0 0x190e0010 1 0 0 0x190e0020 8 0 0 0x190e0248 1 0 0 0x195f0010 1 0 0 0x195f0020 8 0 0 0x195f0248 1 0 0 0x199f0010 1 0 0 0x199f0020 8 0 0 0x199f0248 1 0 0 0x190e5018 1 0 0 0x190e5008 1 0 2 6 0 0 0 0x190e5010 2 0 2 1 0 0 0 0x195f2018 1 0 0 0x195f2008 1 0 2 3 0 0 0 0x195f2010 2 0 2 1 0 0 0 0x199f2018 1 0 0 0x199f2008 1 0 2 3 0 0 0 0x199f2010 2 0 2 1 0 0 0 0x3c40010 1 0 0 0x3c40020 8 0 0 0x3c4b048 1 0 0 0x3c41018 1 0 0 0x3c41008 1 0 2 5 0 0 0 0x3c41010 2 0 2 1 0 0 0 0x1740008 1 0 0 0x1740020 8 0 0 0x174c048 1 0 0 0x1741018 1 0 0 0x1741008 1 0 2 11 0 0 0 0x1741010 2 0 2 1 0 0 0 0x1680010 1 0 0 0x1680020 8 0 0 0x1681048 1 0 0 0x1682018 1 0 0 0x1682008 1 0 2 7 0 0 0 0x1682010 2 0 2 1 0 0 0 0x16e0010 1 0 0 0x16e0020 8 0 0 0x16e8048 1 0 0 0x1700010 1 0 0 0x1700020 8 0 0 0x1708048 1 0 0 0x16c0010 1 0 0 0x16c0020 8 0 0 0x16cc048 1 0 0 0x16e6018 1 0 0 0x16e6008 1 0 2 4 0 0 0 0x16e6010 2 0 2 1 0 0 0 0x16c2018 1 0 0 0x16c2008 1 0 2 4 0 0 0 0x16c2010 2 0 2 1 0 0 0 0x1706118 1 0 0 0x1706108 1 0 2 3 0 0 0 0x1706110 2 0 2 1 0 0 0 0x1706098 1 0 0 0x1706088 1 0 2 3 0 0 0 0x1706090 2 0 2 1 0 0 0 0x1706018 1 0 0 0x1706008 1 0 2 5 0 0 0 0x1706010 2 0 2 1 0 0 0 0x1500010 1 0 0 0x1500020 8 0 0 0x1500248 2 0 0 0x1500258 1 0 0 0x1500448 1 0 0 0x1510098 1 0 0 0x1510088 1 0 2 2 0 0 0 0x1510090 2 0 2 1 0 0 0 0x1513018 1 0 0 0x1513008 1 0 2 3 0 0 0 0x1513010 2 0 2 1 0 0 0 0x1512018 1 0 0 0x1512008 1 0 2 4 0 0 0 0x1512010 2 0 2 1 0 0 0 0x1511018 1 0 0 0x1511008 1 0 2 2 0 0 0 0x1511010 2 0 2 1 0 0 0 0x1514018 1 0 0 0x1514008 1 0 2 3 0 0 0 0x1514010 2 0 2 1 0 0 0 0x1510018 1 0 0 0x1510008 1 0 2 11 0 0 0 0x1510010 2 0 2 1 0 0 0 0x17100104 29 0 0 0x17100204 29 0 0 0x17100384 29 0 0 0xb281024 1 0 0 0xbde1034 1 0 0 0xb201020 2 0 0 0xb211020 2 0 0 0xb221020 2 0 0 0xb231020 2 0 0 0xb204520 1 0 0 0x17a00010 1 0 0 0x17a10010 1 0 0 0x17a20010 1 0 0 0x17a30010 1 0 0 0x17a00030 1 0 0 0x17a10030 1 0 0 0x17a20030 1 0 0 0x17a30030 1 0 0 0x17a00038 1 0 0 0x17a10038 1 0 0 0x17a20038 1 0 0 0x17a30038 1 0 0 0x17a00040 1 0 0 0x17a10040 1 0 0 0x17a20040 1 0 0 0x17a30040 1 0 0 0x17a00048 1 0 0 0x17a00400 3 0 0 0x17a10400 3 0 0 0x17a20400 3 0 0 0x17a30400 3 0 0 0xc230000 6 0>;
			};

			link_list_0 {
				qcom,data-sink = "sram";
				qcom,curr-link-list = <&qupv3_se14_spi_sleep>;
				qcom,link-list = <0 0x1780005c 1 0 0 0x1781005c 1 0 0 0x1782005c 1 0 0 0x1783005c 1 0 0 0x1784005c 1 0 0 0x1785005c 1 0 0 0x1786005c 1 0 0 0x1787005c 1 0 0 0x1740003c 1 0 0 0x17600238 1 0 0 0x17600240 11 0 0 0x17600404 3 0 0 0x1760041c 3 0 0 0x17600434 1 0 0 0x1760043c 1 0 0 0x17600440 1 0 0 0x17400438 1 0 0 0x17600044 1 0 0 0x17600500 1 0 0 0x17600504 5 0 0 0x17900908 1 0 0 0x17900c18 1 0 0 0x17901908 1 0 0 0x17901c18 1 0 0 0x17b90810 1 0 0 0x17b90c50 1 0 0 0x17b90814 1 0 0 0x17b90c54 1 0 0 0x17b90818 1 0 0 0x17b90c58 1 0 0 0x17b93a84 2 0 0 0x17ba0810 1 0 0 0x17ba0c50 1 0 0 0x17ba0814 1 0 0 0x17ba0c54 1 0 0 0x17ba0818 1 0 0 0x17ba0c58 1 0 0 0x17ba3a84 2 0 0 0x17b93500 80 0 0 0x17ba3500 80 0 0 0x17a80000 5 0 0 0x17a8002c 1 0 0 0x17a80038 1 0 0 0x17a82000 5 0 0 0x17a8202c 1 0 0 0x17a82038 1 0 0 0x17a84000 5 0 0 0x17a8402c 1 0 0 0x17a84038 1 0 0 0x17a86000 5 0 0 0x17a8602c 1 0 0 0x17a86038 1 0 0 0x17aa0000 44 0 0 0x17aa00fc 16 0 0 0x17aa0200 2 0 0 0x17aa0300 1 0 0 0x17aa0400 1 0 0 0x17aa0500 1 0 0 0x17aa0600 1 0 0 0x17aa0700 5 0 1 0x17a80000 15 0 0 0x17a80000 1 0 1 0x17a80024 0 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 1024 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x800 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0xc00 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x1000 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x1400 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x1800 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x1c00 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x2000 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x2400 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x2800 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x2c00 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x3000 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x3400 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x3800 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x3c00 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80024 0x40000 0 0 0x17a80024 1 0 1 0x17a80020 0 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 1024 0 0 0x17a80020 1 0 0 0x17a80038 1 0 1 0x17a80020 0x8000 0 0 0x17a80020 1 0 2 32 0 0 0 0x17a80038 1 0 2 1 0 0 1 0x17a82000 15 0 0 0x17a82000 1 0 1 0x17a82024 0 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 1024 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x800 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0xc00 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x1000 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x1400 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x1800 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x1c00 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x2000 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x2400 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x2800 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x2c00 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x3000 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x3400 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x3800 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x3c00 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82024 0x40000 0 0 0x17a82024 1 0 1 0x17a82020 0 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 1024 0 0 0x17a82020 1 0 0 0x17a82038 1 0 1 0x17a82020 0x8000 0 0 0x17a82020 1 0 2 32 0 0 0 0x17a82038 1 0 2 1 0 0 1 0x17a84000 15 0 0 0x17a84000 1 0 1 0x17a84024 0 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 1024 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x800 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0xc00 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x1000 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x1400 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x1800 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x1c00 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x2000 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x2400 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x2800 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x2c00 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x3000 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x3400 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x3800 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x3c00 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84024 0x40000 0 0 0x17a84024 1 0 1 0x17a84020 0 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 1024 0 0 0x17a84020 1 0 0 0x17a84038 1 0 1 0x17a84020 0x8000 0 0 0x17a84020 1 0 2 32 0 0 0 0x17a84038 1 0 2 1 0 0 1 0x17a86000 15 0 0 0x17a86000 1 0 1 0x17a86024 0 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 1024 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x800 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0xc00 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x1000 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x1400 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x1800 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x1c00 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x2000 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x2400 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x2800 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x2c00 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x3000 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x3400 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x3800 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x3c00 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86024 0x40000 0 0 0x17a86024 1 0 1 0x17a86020 0 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 1024 0 0 0x17a86020 1 0 0 0x17a86038 1 0 1 0x17a86020 0x8000 0 0 0x17a86020 1 0 2 32 0 0 0 0x17a86038 1 0 2 1 0 0 0 0xc201244 1 0 0 0xc202244 1 0 0 0x17b00000 1 0 0 0x17a9208c 1 0 1 0x17a9209c 120 0 1 0x17a9209c 0 0 1 0x17a92048 1 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 1 0x17a92048 29 0 1 0x17a92090 0 0 1 0x17a92090 37 0 0 0x17a92098 1 0 0 0x17a9608c 1 0 1 0x17a9609c 120 0 1 0x17a9609c 0 0 1 0x17a96048 1 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 1 0x17a96048 29 0 1 0x17a96090 0 0 1 0x17a96090 37 0 0 0x17a96098 1 0 0 0x221c21c4 1 0 0 0x1fc8000 1 0 0 0x17400038 1 0 0 0x17d91020 1 0 0 0x17d92020 1 0 0 0x17d93020 1 0 0 0x17d90020 1 0 0 0x17d9134c 1 0 0 0x17d9234c 1 0 0 0x17d9334c 1 0 0 0x17d9034c 1 0 0 0x17d91300 1 0 0 0x17d92300 1 0 0 0x17d93300 1 0 0 0x17d90300 1 0 0 0x19181040 1 0 0 0x19181048 1 0 0 0x19180010 1 0 0 0x19180020 6 0 0 0x19180410 1 0 0 0x19180420 6 0 0 0x19100010 1 0 0 0x19100020 6 0 0 0x19140010 1 0 0 0x19140020 6 0 0 0x19100410 1 0 0 0x19100420 6 0 0 0x19140410 1 0 0 0x19140420 6 0 0 0x19187810 1 0 0 0x19187838 1 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187838 1 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187838 1 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187838 1 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187830 2 0 0 0x19187808 2 0 0 0x19187c10 1 0 0 0x19187c38 1 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c38 1 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c38 1 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c38 1 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c30 2 0 0 0x19187c08 2 0 0 0x19109010 1 0 0 0x19109038 1 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109038 1 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109038 1 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109038 1 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109030 2 0 0 0x19109008 2 0 0 0x19149010 1 0 0 0x19149038 1 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149038 1 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149038 1 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149038 1 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149030 2 0 0 0x19149008 2 0 0 0x19109410 1 0 0 0x19109438 1 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109438 1 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109438 1 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109438 1 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109430 2 0 0 0x19109408 2 0 0 0x19149410 1 0 0 0x19149438 1 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149438 1 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149438 1 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149438 1 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149430 2 0 0 0x19149408 2 0 0 0x1918f498 1 0 0 0x1918f488 1 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1918f490 2 0 0 0x1914c098 1 0 0 0x1914c088 1 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1914c090 2 0 0 0x1910c098 1 0 0 0x1910c088 1 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1910c090 2 0 0 0x1918f418 1 0 0 0x1918f408 1 0 0 0x1918f410 2 0 0 0x1918f410 2 0 0 0x1914c018 1 0 0 0x1914c008 1 0 0 0x1914c010 2 0 0 0x1914c010 2 0 0 0x1910c018 1 0 0 0x1910c008 1 0 0 0x1910c010 2 0 0 0x1910c010 2 0 0 0x3d0201c 1 0 0 0x3d00000 1 0 0 0x3d00008 1 0 0 0x3d00044 1 0 0 0x3d00058 1 0 0 0x3d0005c 1 0 0 0x3d00060 1 0 0 0x3d00064 1 0 0 0x3d00068 1 0 0 0x3d0006c 1 0 0 0x3d0007c 1 0 0 0x3d00080 1 0 0 0x3d00084 1 0 0 0x3d00088 1 0 0 0x3d0008c 1 0 0 0x3d00090 1 0 0 0x3d00094 1 0 0 0x3d00098 1 0 0 0x3d0009c 1 0 0 0x3d000a0 1 0 0 0x3d000a4 1 0 0 0x3d000a8 1 0 0 0x3d000ac 1 0 0 0x3d000b0 1 0 0 0x3d000b4 1 0 0 0x3d000b8 1 0 0 0x3d000bc 1 0 0 0x3d000c0 1 0 0 0x3d000c4 1 0 0 0x3d000c8 1 0 0 0x3d000e0 1 0 0 0x3d000e4 1 0 0 0x3d000e8 1 0 0 0x3d000ec 1 0 0 0x3d000f0 1 0 0 0x3d00108 1 0 0 0x3d00110 1 0 0 0x3d0011c 1 0 0 0x3d00124 1 0 0 0x3d00128 1 0 0 0x3d00130 1 0 0 0x3d00140 1 0 0 0x3d00158 1 0 0 0x3d001cc 1 0 0 0x3d001d0 1 0 0 0x3d001d4 1 0 0 0x3d002b4 1 0 0 0x3d002b8 1 0 0 0x3d002c0 1 0 0 0x3d002d0 1 0 0 0x3d002e0 1 0 0 0x3d002f0 1 0 0 0x3d00300 1 0 0 0x3d00310 1 0 0 0x3d00320 1 0 0 0x3d00330 1 0 0 0x3d00340 1 0 0 0x3d00350 1 0 0 0x3d00360 1 0 0 0x3d00370 1 0 0 0x3d00380 1 0 0 0x3d00390 1 0 0 0x3d003a0 1 0 0 0x3d003b0 1 0 0 0x3d003c0 1 0 0 0x3d003d0 1 0 0 0x3d003e0 1 0 0 0x3d00400 1 0 0 0x3d00410 1 0 0 0x3d00414 1 0 0 0x3d00418 1 0 0 0x3d0041c 1 0 0 0x3d00420 1 0 0 0x3d00424 1 0 0 0x3d00428 1 0 0 0x3d0042c 1 0 0 0x3d0043c 1 0 0 0x3d00440 1 0 0 0x3d00444 1 0 0 0x3d00448 1 0 0 0x3d0044c 1 0 0 0x3d00450 1 0 0 0x3d00454 1 0 0 0x3d00458 1 0 0 0x3d0045c 1 0 0 0x3d00460 1 0 0 0x3d00464 1 0 0 0x3d00468 1 0 0 0x3d0046c 1 0 0 0x3d00470 1 0 0 0x3d00474 1 0 0 0x3d004bc 1 0 0 0x3d00800 1 0 0 0x3d00804 1 0 0 0x3d00808 1 0 0 0x3d0080c 1 0 0 0x3d00810 1 0 0 0x3d00814 1 0 0 0x3d00818 1 0 0 0x3d0081c 1 0 0 0x3d00820 1 0 0 0x3d00824 1 0 0 0x3d00828 1 0 0 0x3d0082c 1 0 0 0x3d00830 1 0 0 0x3d00834 1 0 0 0x3d00840 1 0 0 0x3d00844 1 0 0 0x3d00848 1 0 0 0x3d0084c 1 0 0 0x3d00854 1 0 0 0x3d00858 1 0 0 0x3d0085c 1 0 0 0x3d00860 1 0 0 0x3d00864 1 0 0 0x3d00868 1 0 0 0x3d0086c 1 0 0 0x3d00870 1 0 0 0x3d00874 1 0 0 0x3d00878 1 0 0 0x3d0087c 1 0 0 0x3d00880 1 0 0 0x3d00884 1 0 0 0x3d00888 1 0 0 0x3d0088c 1 0 0 0x3d00890 1 0 0 0x3d00894 1 0 0 0x3d00898 1 0 0 0x3d0089c 1 0 0 0x3d008a0 1 0 0 0x3d008a4 1 0 0 0x3d008a8 1 0 0 0x3d008ac 1 0 0 0x3d008b0 1 0 0 0x3d008b4 1 0 0 0x3d008b8 1 0 0 0x3d008bc 1 0 0 0x3d008c0 1 0 0 0x3d008c4 1 0 0 0x3d008c8 1 0 0 0x3d008cc 1 0 0 0x3d008d0 1 0 0 0x3d008d4 1 0 0 0x3d008d8 1 0 0 0x3d008dc 1 0 0 0x3d008e0 1 0 0 0x3d008e4 1 0 0 0x3d008e8 1 0 0 0x3d008ec 1 0 0 0x3d008f0 1 0 0 0x3d008f4 1 0 0 0x3d008f8 1 0 0 0x3d008fc 1 0 0 0x3d00900 1 0 0 0x3d00904 1 0 0 0x3d00908 1 0 0 0x3d0090c 1 0 0 0x3d00980 1 0 0 0x3d00984 1 0 0 0x3d00988 1 0 0 0x3d0098c 1 0 0 0x3d00990 1 0 0 0x3d00994 1 0 0 0x3d00998 1 0 0 0x3d0099c 1 0 0 0x3d009a0 1 0 0 0x3d009c8 1 0 0 0x3d009cc 1 0 0 0x3d009d0 1 0 0 0x3d00a04 1 0 0 0x3d00a08 1 0 0 0x3d00a0c 1 0 0 0x3d00a10 1 0 0 0x3d00a14 1 0 0 0x3d00a18 1 0 0 0x3d00a1c 1 0 0 0x3d00a20 1 0 0 0x3d00a24 1 0 0 0x3d00a28 1 0 0 0x3d00a2c 1 0 0 0x3d00a30 1 0 0 0x3d00a34 1 0 0 0x3d01444 1 0 0 0x3d014d4 1 0 0 0x3d014d8 1 0 0 0x3d017ec 1 0 0 0x3d017f0 1 0 0 0x3d017f4 1 0 0 0x3d017f8 1 0 0 0x3d017fc 1 0 0 0x3d99800 1 0 0 0x3d99804 1 0 0 0x3d99808 1 0 0 0x3d9980c 1 0 0 0x3d99810 1 0 0 0x3d99814 1 0 0 0x3d99818 1 0 0 0x3d9981c 1 0 0 0x3d99828 1 0 0 0x3d9983c 1 0 0 0x3d998ac 1 0 0 0x18101c 1 0 0 0x181020 1 0 0 0x3d94000 1 0 0 0x3d94004 1 0 0 0x3d95000 1 0 0 0x3d95004 1 0 0 0x3d95008 1 0 0 0x3d9500c 1 0 0 0x3d96000 1 0 0 0x3d96004 1 0 0 0x3d96008 1 0 0 0x3d9600c 1 0 0 0x3d97000 1 0 0 0x3d97004 1 0 0 0x3d97008 1 0 0 0x3d9700c 1 0 0 0x3d98000 1 0 0 0x3d98004 1 0 0 0x3d98008 1 0 0 0x3d9800c 1 0 0 0x3d99000 1 0 0 0x3d99004 1 0 0 0x3d99008 1 0 0 0x3d9900c 1 0 0 0x3d99010 1 0 0 0x3d99014 1 0 0 0x3d99050 1 0 0 0x3d99054 1 0 0 0x3d99058 1 0 0 0x3d9905c 1 0 0 0x3d99060 1 0 0 0x3d99064 1 0 0 0x3d99068 1 0 0 0x3d9906c 1 0 0 0x3d99070 1 0 0 0x3d99074 1 0 0 0x3d990a8 1 0 0 0x3d990ac 1 0 0 0x3d990b8 1 0 0 0x3d990bc 1 0 0 0x3d990c0 1 0 0 0x3d990c8 1 0 0 0x3d99104 1 0 0 0x3d99108 1 0 0 0x3d9910c 1 0 0 0x3d99110 1 0 0 0x3d99114 1 0 0 0x3d99118 1 0 0 0x3d9911c 1 0 0 0x3d99120 1 0 0 0x3d99130 1 0 0 0x3d99134 1 0 0 0x3d9913c 1 0 0 0x3d99140 1 0 0 0x3d99144 1 0 0 0x3d99148 1 0 0 0x3d9914c 1 0 0 0x3d99150 1 0 0 0x3d99154 1 0 0 0x3d99198 1 0 0 0x3d9919c 1 0 0 0x3d991a0 1 0 0 0x3d991e0 1 0 0 0x3d991e4 1 0 0 0x3d991e8 1 0 0 0x3d99224 1 0 0 0x3d99228 1 0 0 0x3d99280 1 0 0 0x3d99284 1 0 0 0x3d99288 1 0 0 0x3d9928c 1 0 0 0x3d992cc 1 0 0 0x3d992d0 1 0 0 0x3d992d4 1 0 0 0x3d99314 1 0 0 0x3d99318 1 0 0 0x3d9931c 1 0 0 0x3d99358 1 0 0 0x3d9935c 1 0 0 0x3d99360 1 0 0 0x3d993a0 1 0 0 0x3d993a4 1 0 0 0x3d993e4 1 0 0 0x3d993e8 1 0 0 0x3d993ec 1 0 0 0x3d993f0 1 0 0 0x3d9942c 1 0 0 0x3d99430 1 0 0 0x3d99470 1 0 0 0x3d99474 1 0 0 0x3d99478 1 0 0 0x3d99500 1 0 0 0x3d99504 1 0 0 0x3d99508 1 0 0 0x3d9950c 1 0 0 0x3d99528 1 0 0 0x3d9952c 1 0 0 0x3d99530 1 0 0 0x3d99534 1 0 0 0x3d99538 1 0 0 0x3d9953c 1 0 0 0x3d99540 1 0 0 0x3d99544 1 0 0 0x3d99548 1 0 0 0x3d9954c 1 0 0 0x3d99550 1 0 0 0x3d99554 1 0 0 0x3d99558 1 0 0 0x3d9955c 1 0 0 0x3d99560 1 0 0 0x3d99564 1 0 0 0x3d99568 1 0 0 0x3d9956c 1 0 0 0x3d99570 1 0 0 0x3d99574 1 0 0 0x3d99578 1 0 0 0x3d9957c 1 0 0 0x3d99580 1 0 0 0x3d99584 1 0 0 0x3d99588 1 0 0 0x3d9958c 1 0 0 0x3d99590 1 0 0 0x3d99594 1 0 0 0x3d99598 1 0 0 0x3d9959c 1 0 0 0x3d995a0 1 0 0 0x3d995a4 1 0 0 0x3d995a8 1 0 0 0x3d995ac 1 0 0 0x3d995b0 1 0 0 0x3d995b4 1 0 0 0x3d995b8 1 0 0 0x3d995bc 1 0 0 0x3d995c0 1 0 0 0x3d3b000 1 0 0 0x3d3b004 1 0 0 0x3d3b014 1 0 0 0x3d3b01c 1 0 0 0x3d3b028 1 0 0 0x3d3b0ac 1 0 0 0x3d3b100 1 0 0 0x3d3b104 1 0 0 0x3d3b114 1 0 0 0x3d3b11c 1 0 0 0x3d3b128 1 0 0 0x3d3b1ac 1 0 0 0x3d90000 1 0 0 0x3d90004 1 0 0 0x3d90008 1 0 0 0x3d9000c 1 0 0 0x3d90010 1 0 0 0x3d90014 1 0 0 0x3d90018 1 0 0 0x3d9001c 1 0 0 0x3d90020 1 0 0 0x3d90024 1 0 0 0x3d90028 1 0 0 0x3d9002c 1 0 0 0x3d90030 1 0 0 0x3d90034 1 0 0 0x3d90038 1 0 0 0x3d91000 1 0 0 0x3d91004 1 0 0 0x3d91008 1 0 0 0x3d9100c 1 0 0 0x3d91010 1 0 0 0x3d91014 1 0 0 0x3d91018 1 0 0 0x3d9101c 1 0 0 0x3d91020 1 0 0 0x3d91024 1 0 0 0x3d91028 1 0 0 0x3d9102c 1 0 0 0x3d91030 1 0 0 0x3d91034 1 0 0 0x3d91038 1 0 0 0x3d50000 1 0 0 0x3d50004 1 0 0 0x3d50008 1 0 0 0x3d5000c 1 0 0 0x3d50010 1 0 0 0x3d50014 1 0 0 0x3d50018 1 0 0 0x3d5001c 1 0 0 0x3d50020 1 0 0 0x3d50024 1 0 0 0x3d50028 1 0 0 0x3d5002c 1 0 0 0x3d50030 1 0 0 0x3d50034 1 0 0 0x3d50038 1 0 0 0x3d5003c 1 0 0 0x3d50040 1 0 0 0x3d50044 1 0 0 0x3d50048 1 0 0 0x3d5004c 1 0 0 0x3d50050 1 0 0 0x3d500d0 1 0 0 0x3d500d8 1 0 0 0x3d50100 1 0 0 0x3d50104 1 0 0 0x3d50108 1 0 0 0x3d50200 1 0 0 0x3d50204 1 0 0 0x3d50208 1 0 0 0x3d5020c 1 0 0 0x3d50210 1 0 0 0x3d50400 1 0 0 0x3d50404 1 0 0 0x3d50408 1 0 0 0x3d50450 1 0 0 0x3d50460 1 0 0 0x3d50464 1 0 0 0x3d50490 1 0 0 0x3d50494 1 0 0 0x3d50498 1 0 0 0x3d5049c 1 0 0 0x3d504a0 1 0 0 0x3d504a4 1 0 0 0x3d504a8 1 0 0 0x3d504ac 1 0 0 0x3d504b0 1 0 0 0x3d504b4 1 0 0 0x3d504b8 1 0 0 0x3d50500 1 0 0 0x3d50600 1 0 0 0x3d50d00 1 0 0 0x3d50d04 1 0 0 0x3d50d10 1 0 0 0x3d50d14 1 0 0 0x3d50d18 1 0 0 0x3d50d1c 1 0 0 0x3d50d30 1 0 0 0x3d50d34 1 0 0 0x3d50d38 1 0 0 0x3d50d3c 1 0 0 0x3d50d40 1 0 0 0x3d53d44 1 0 0 0x3d53d4c 1 0 0 0x3d53d50 1 0 0 0x3d8e100 1 0 0 0x3d8e104 1 0 0 0x3d8ec00 1 0 0 0x3d8ec04 1 0 0 0x3d8ec0c 1 0 0 0x3d8ec14 1 0 0 0x3d8ec18 1 0 0 0x3d8ec1c 1 0 0 0x3d8ec20 1 0 0 0x3d8ec24 1 0 0 0x3d8ec28 1 0 0 0x3d8ec2c 1 0 0 0x3d8ec30 1 0 0 0x3d8ec34 1 0 0 0x3d8ec38 1 0 0 0x3d8ec40 1 0 0 0x3d8ec44 1 0 0 0x3d8ec48 1 0 0 0x3d8ec4c 1 0 0 0x3d8ec54 1 0 0 0x3d8ec58 1 0 0 0x3d8ec80 1 0 0 0x3d8eca0 1 0 0 0x3d8ecc0 1 0 0 0x3d7d000 1 0 0 0x3d7d004 1 0 0 0x3d7d008 1 0 0 0x3d7d00c 1 0 0 0x3d7d010 1 0 0 0x3d7d014 1 0 0 0x3d7d018 1 0 0 0x3d7d01c 1 0 0 0x3d7d020 1 0 0 0x3d7d024 1 0 0 0x3d7d028 1 0 0 0x3d7d02c 1 0 0 0x3d7d030 1 0 0 0x3d7d034 1 0 0 0x3d7d03c 1 0 0 0x3d7d040 1 0 0 0x3d7d044 1 0 0 0x3d7d400 1 0 0 0x3d7d41c 1 0 0 0x3d7d424 1 0 0 0x3d7d428 1 0 0 0x3d7d42c 1 0 0 0x3d7e000 1 0 0 0x3d7e004 1 0 0 0x3d7e008 1 0 0 0x3d7e00c 1 0 0 0x3d7e010 1 0 0 0x3d7e01c 1 0 0 0x3d7e020 1 0 0 0x3d7e02c 1 0 0 0x3d7e030 1 0 0 0x3d7e03c 1 0 0 0x3d7e044 1 0 0 0x3d7e04c 1 0 0 0x3d7e050 1 0 0 0x3d7e054 1 0 0 0x3d7e058 1 0 0 0x3d7e05c 1 0 0 0x3d7e064 1 0 0 0x3d7e068 1 0 0 0x3d7e06c 1 0 0 0x3d7e070 1 0 0 0x3d7e090 1 0 0 0x3d7e094 1 0 0 0x3d7e098 1 0 0 0x3d7e09c 1 0 0 0x3d7e0a0 1 0 0 0x3d7e0a4 1 0 0 0x3d7e0a8 1 0 0 0x3d7e0b4 1 0 0 0x3d7e0b8 1 0 0 0x3d7e0bc 1 0 0 0x3d7e0c0 1 0 0 0x3d7e100 1 0 0 0x3d7e104 1 0 0 0x3d7e108 1 0 0 0x3d7e10c 1 0 0 0x3d7e110 1 0 0 0x3d7e114 1 0 0 0x3d7e118 1 0 0 0x3d7e11c 1 0 0 0x3d7e120 1 0 0 0x3d7e124 1 0 0 0x3d7e128 1 0 0 0x3d7e12c 1 0 0 0x3d7e130 1 0 0 0x3d7e134 1 0 0 0x3d7e138 1 0 0 0x3d7e13c 1 0 0 0x3d7e140 1 0 0 0x3d7e144 1 0 0 0x3d7e148 1 0 0 0x3d7e14c 1 0 0 0x3d7e180 1 0 0 0x3d7e1c0 1 0 0 0x3d7e1c4 1 0 0 0x3d7e1c8 1 0 0 0x3d7e1cc 1 0 0 0x3d7e1d0 1 0 0 0x3d7e1d4 1 0 0 0x3d7e1d8 1 0 0 0x3d7e1dc 1 0 0 0x3d7e1e0 1 0 0 0x3d7e1e4 1 0 0 0x3d7e1fc 1 0 0 0x3d7e220 1 0 0 0x3d7e224 1 0 0 0x3d7e300 1 0 0 0x3d7e304 1 0 0 0x3d7e30c 1 0 0 0x3d7e310 1 0 0 0x3d7e340 1 0 0 0x3d7e3b0 1 0 0 0x3d7e3c0 1 0 0 0x3d7e3c4 1 0 0 0x3d7e440 1 0 0 0x3d7e444 1 0 0 0x3d7e448 1 0 0 0x3d7e44c 1 0 0 0x3d7e450 1 0 0 0x3d7e480 1 0 0 0x3d7e484 1 0 0 0x3d7e490 1 0 0 0x3d7e494 1 0 0 0x3d7e4a0 1 0 0 0x3d7e4a4 1 0 0 0x3d7e4b0 1 0 0 0x3d7e4b4 1 0 0 0x3d7e500 1 0 0 0x3d7e508 1 0 0 0x3d7e50c 1 0 0 0x3d7e510 1 0 0 0x3d7e520 1 0 0 0x3d7e524 1 0 0 0x3d7e528 1 0 0 0x3d7e53c 1 0 0 0x3d7e540 1 0 0 0x3d7e544 1 0 0 0x3d7e560 1 0 0 0x3d7e564 1 0 0 0x3d7e568 1 0 0 0x3d7e574 1 0 0 0x3d7e588 1 0 0 0x3d7e590 1 0 0 0x3d7e594 1 0 0 0x3d7e598 1 0 0 0x3d7e59c 1 0 0 0x3d7e5a0 1 0 0 0x3d7e5a4 1 0 0 0x3d7e5a8 1 0 0 0x3d7e5ac 1 0 0 0x3d7e5c0 1 0 0 0x3d7e5c4 1 0 0 0x3d7e5c8 1 0 0 0x3d7e5cc 1 0 0 0x3d7e5d0 1 0 0 0x3d7e5d4 1 0 0 0x3d7e5d8 1 0 0 0x3d7e5dc 1 0 0 0x3d7e5e0 1 0 0 0x3d7e5e4 1 0 0 0x3d7e600 1 0 0 0x3d7e604 1 0 0 0x3d7e610 1 0 0 0x3d7e614 1 0 0 0x3d7e618 1 0 0 0x3d7e648 1 0 0 0x3d7e64c 1 0 0 0x3d7e658 1 0 0 0x3d7e65c 1 0 0 0x3d7e660 1 0 0 0x3d7e664 1 0 0 0x3d7e668 1 0 0 0x3d7e66c 1 0 0 0x3d7e670 1 0 0 0x3d7e674 1 0 0 0x3d7e678 1 0 0 0x3d7e700 1 0 0 0x3d7e714 1 0 0 0x3d7e718 1 0 0 0x3d7e71c 1 0 0 0x3d7e720 1 0 0 0x3d7e724 1 0 0 0x3d7e728 1 0 0 0x3d7e72c 1 0 0 0x3d7e730 1 0 0 0x3d7e734 1 0 0 0x3d7e738 1 0 0 0x3d7e73c 1 0 0 0x3d7e740 1 0 0 0x3d7e744 1 0 0 0x3d7e748 1 0 0 0x3d7e74c 1 0 0 0x3d7e750 1 0 0 0x3d7e7c0 1 0 0 0x3d7e7c4 1 0 0 0x3d7e7e0 1 0 0 0x3d7e7e4 1 0 0 0x3d7e7e8 1 0 0 0x17800010 1 0 0 0x17800024 1 0 0 0x17800038 1 0 0 0x1780003c 1 0 0 0x17800040 1 0 0 0x17800044 1 0 0 0x17800048 1 0 0 0x1780004c 1 0 0 0x17800058 1 0 0 0x17800060 1 0 0 0x17800064 1 0 0 0x1780006c 1 0 0 0x178000f0 1 0 0 0x178000f4 1 0 0 0x178a0204 1 0 0 0x178a0244 1 0 0 0x17e30000 1 0 0 0x17e30008 1 0 0 0x17e30010 1 0 0 0x17e80000 1 0 0 0x17e80008 1 0 0 0x17e80010 1 0 0 0x17f80000 1 0 0 0x17f80008 1 0 0 0x17f80010 1 0 0 0x18080000 1 0 0 0x18080008 1 0 0 0x18080010 1 0 0 0x18180000 1 0 0 0x18180008 1 0 0 0x18180010 1 0 0 0x18280000 1 0 0 0x18280008 1 0 0 0x18280010 1 0 0 0x18380000 1 0 0 0x18380008 1 0 0 0x18380010 1 0 0 0x18480000 1 0 0 0x18480008 1 0 0 0x18480010 1 0 0 0x18580000 1 0 0 0x18580008 1 0 0 0x18580010 1 0 0 0x17810010 1 0 0 0x17810024 1 0 0 0x17810038 1 0 0 0x1781003c 1 0 0 0x17810040 1 0 0 0x17810044 1 0 0 0x17810048 1 0 0 0x1781004c 1 0 0 0x17810058 1 0 0 0x17810060 1 0 0 0x17810064 1 0 0 0x1781006c 1 0 0 0x178100f0 1 0 0 0x178100f4 1 0 0 0x17820010 1 0 0 0x17820024 1 0 0 0x17820038 1 0 0 0x1782003c 1 0 0 0x17820040 1 0 0 0x17820044 1 0 0 0x17820048 1 0 0 0x1782004c 1 0 0 0x17820058 1 0 0 0x17820060 1 0 0 0x17820064 1 0 0 0x178200f0 1 0 0 0x178200f4 1 0 0 0x17830010 1 0 0 0x17830024 1 0 0 0x17830038 1 0 0 0x1783003c 1 0 0 0x17830040 1 0 0 0x17830044 1 0 0 0x17830048 1 0 0 0x1783004c 1 0 0 0x17830058 1 0 0 0x17830060 1 0 0 0x17830064 1 0 0 0x178300f0 1 0 0 0x178300f4 1 0 0 0x17840010 1 0 0 0x17840024 1 0 0 0x17840038 1 0 0 0x1784003c 1 0 0 0x17840040 1 0 0 0x17840044 1 0 0 0x17840048 1 0 0 0x1784004c 1 0 0 0x17840058 1 0 0 0x17840060 1 0 0 0x17840064 1 0 0 0x178400f0 1 0 0 0x178400f4 1 0 0 0x17850010 1 0 0 0x17850024 1 0 0 0x17850038 1 0 0 0x1785003c 1 0 0 0x17850040 1 0 0 0x17850044 1 0 0 0x17850048 1 0 0 0x1785004c 1 0 0 0x17850058 1 0 0 0x17850060 1 0 0 0x17850064 1 0 0 0x178500f0 1 0 0 0x178500f4 1 0 0 0x17860010 1 0 0 0x17860024 1 0 0 0x17860038 1 0 0 0x1786003c 1 0 0 0x17860040 1 0 0 0x17860044 1 0 0 0x17860048 1 0 0 0x1786004c 1 0 0 0x17860058 1 0 0 0x17860060 1 0 0 0x17860064 1 0 0 0x178600f0 1 0 0 0x178600f4 1 0 0 0x17870010 1 0 0 0x17870024 1 0 0 0x17870038 1 0 0 0x1787003c 1 0 0 0x17870040 1 0 0 0x17870044 1 0 0 0x17870048 1 0 0 0x1787004c 1 0 0 0x17870058 1 0 0 0x17870060 1 0 0 0x17870064 1 0 0 0x178700f0 1 0 0 0x178700f4 1 0 0 0x178a0010 1 0 0 0x178a0024 1 0 0 0x178a0038 1 0 0 0x178a003c 1 0 0 0x178a0040 1 0 0 0x178a0044 1 0 0 0x178a0048 1 0 0 0x178a004c 1 0 0 0x178a006c 1 0 0 0x178a0070 1 0 0 0x178a0074 1 0 0 0x178a0078 1 0 0 0x178a007c 1 0 0 0x178a0084 1 0 0 0x178a00f4 1 0 0 0x178a00f8 1 0 0 0x178a00fc 1 0 0 0x178a0100 1 0 0 0x178a0104 1 0 0 0x178a0118 1 0 0 0x178a011c 1 0 0 0x178a0120 1 0 0 0x178a0124 1 0 0 0x178a0128 1 0 0 0x178a012c 1 0 0 0x178a0130 1 0 0 0x178a0134 1 0 0 0x178a0138 1 0 0 0x178a0158 1 0 0 0x178a015c 1 0 0 0x178a0160 1 0 0 0x178a0164 1 0 0 0x178a0168 1 0 0 0x178a0170 1 0 0 0x178a0174 1 0 0 0x178a0188 1 0 0 0x178a018c 1 0 0 0x178a0190 1 0 0 0x178a0194 1 0 0 0x178a0198 1 0 0 0x178a01ac 1 0 0 0x178a01b0 1 0 0 0x178a01b4 1 0 0 0x178a01b8 1 0 0 0x178a01bc 1 0 0 0x178a01c0 1 0 0 0x178a01c8 1 0 0 0x17880010 1 0 0 0x17880024 1 0 0 0x17880038 1 0 0 0x1788003c 1 0 0 0x17880040 1 0 0 0x17880044 1 0 0 0x17880048 1 0 0 0x1788004c 1 0 0 0x17890010 1 0 0 0x17890024 1 0 0 0x17890038 1 0 0 0x1789003c 1 0 0 0x17890040 1 0 0 0x17890044 1 0 0 0x17890048 1 0 0 0x1789004c 1 0 0 0x1908005c 1 0 0 0x190800c8 1 0 0 0x190800d4 1 0 0 0x190800e0 1 0 0 0x190800ec 1 0 0 0x190800f8 1 0 0 0x190801b4 1 0 0 0x190a80f8 1 0 0 0x190a80fc 1 0 0 0x190a8100 1 0 0 0x190a8104 1 0 0 0x190a8108 1 0 0 0x190a810c 1 0 0 0x190a8110 1 0 0 0x190a816c 1 0 0 0x190a8170 1 0 0 0x190a8174 1 0 0 0x190a8178 1 0 0 0x190a818c 1 0 0 0x190a8190 1 0 0 0x190a8194 1 0 0 0x190a8198 1 0 0 0x190a819c 1 0 0 0x190a81a0 1 0 0 0x190a81c8 1 0 0 0x190a81f8 1 0 0 0x190a84c4 1 0 0 0x190a8804 1 0 0 0x190a880c 1 0 0 0x190a8860 1 0 0 0x190a8864 1 0 0 0x190a8868 1 0 0 0x190a9188 1 0 0 0x190a918c 1 0 0 0x190a9190 1 0 0 0x190a9194 1 0 0 0x190a9198 1 0 0 0x190a919c 1 0 0 0x190a91a0 1 0 0 0x190a91a4 1 0 0 0x190a91c8 1 0 0 0x190aa044 1 0 0 0x19220348 1 0 0 0x19220480 1 0 0 0x19222400 1 0 0 0x19223220 1 0 0 0x19223224 1 0 0 0x19223228 1 0 0 0x1922322c 1 0 0 0x19223308 1 0 0 0x19223318 1 0 0 0x19238100 1 0 0 0x19242044 1 0 0 0x19242048 1 0 0 0x1924204c 1 0 0 0x192420b0 1 0 0 0x19242104 1 0 0 0x19242114 1 0 0 0x19248004 1 0 0 0x19248008 1 0 0 0x1924800c 1 0 0 0x19248010 1 0 0 0x1924c030 1 0 0 0x19250020 1 0 0 0x19252028 1 0 0 0x1926004c 1 0 0 0x19260050 1 0 0 0x19260054 1 0 0 0x19260058 1 0 0 0x1926005c 1 0 0 0x19260060 1 0 0 0x19260064 1 0 0 0x19260068 1 0 0 0x19320348 1 0 0 0x19320480 1 0 0 0x19322400 1 0 0 0x19323220 1 0 0 0x19323224 1 0 0 0x19323228 1 0 0 0x1932322c 1 0 0 0x19323308 1 0 0 0x19323318 1 0 0 0x19338100 1 0 0 0x19342044 1 0 0 0x19342048 1 0 0 0x1934204c 1 0 0 0x193420b0 1 0 0 0x19342104 1 0 0 0x19342114 1 0 0 0x19348004 1 0 0 0x19348008 1 0 0 0x1934800c 1 0 0 0x19348010 1 0 0 0x1934c030 1 0 0 0x19350020 1 0 0 0x19352028 1 0 0 0x1936004c 1 0 0 0x19360050 1 0 0 0x19360054 1 0 0 0x19360058 1 0 0 0x1936005c 1 0 0 0x19360060 1 0 0 0x19360064 1 0 0 0x19360068 1 0 0 0x19620348 1 0 0 0x19620480 1 0 0 0x19622400 1 0 0 0x19623220 1 0 0 0x19623224 1 0 0 0x19623228 1 0 0 0x1962322c 1 0 0 0x19623308 1 0 0 0x19623318 1 0 0 0x19638100 1 0 0 0x19642044 1 0 0 0x19642048 1 0 0 0x1964204c 1 0 0 0x196420b0 1 0 0 0x19642104 1 0 0 0x19642114 1 0 0 0x19648004 1 0 0 0x19648008 1 0 0 0x1964800c 1 0 0 0x19648010 1 0 0 0x1964c030 1 0 0 0x19650020 1 0 0 0x19652028 1 0 0 0x1966004c 1 0 0 0x19660050 1 0 0 0x19660054 1 0 0 0x19660058 1 0 0 0x1966005c 1 0 0 0x19660060 1 0 0 0x19660064 1 0 0 0x19660068 1 0 0 0x19720348 1 0 0 0x19720480 1 0 0 0x19722400 1 0 0 0x19723220 1 0 0 0x19723224 1 0 0 0x19723228 1 0 0 0x1972322c 1 0 0 0x19723308 1 0 0 0x19723318 1 0 0 0x19738100 1 0 0 0x19742044 1 0 0 0x19742048 1 0 0 0x1974204c 1 0 0 0x197420b0 1 0 0 0x19742104 1 0 0 0x19742114 1 0 0 0x19748004 1 0 0 0x19748008 1 0 0 0x1974800c 1 0 0 0x19748010 1 0 0 0x1974c030 1 0 0 0x19750020 1 0 0 0x19752028 1 0 0 0x1976004c 1 0 0 0x19760050 1 0 0 0x19760054 1 0 0 0x19760058 1 0 0 0x1976005c 1 0 0 0x19760060 1 0 0 0x19760064 1 0 0 0x19760068 1 0 0 0x1925802c 1 0 0 0x1925809c 1 0 0 0x192580a0 1 0 0 0x192580a8 1 0 0 0x192580ac 1 0 0 0x192580b0 1 0 0 0x192580b8 1 0 0 0x192580c0 1 0 0 0x192580c4 1 0 0 0x192580c8 1 0 0 0x192580cc 1 0 0 0x192580d0 1 0 0 0x192580d4 1 0 0 0x192580d8 1 0 0 0x192580e0 1 0 0 0x192580e8 1 0 0 0x192580f0 1 0 0 0x192580f8 1 0 0 0x19258100 1 0 0 0x19258108 1 0 0 0x19258110 1 0 0 0x19258118 1 0 0 0x19258120 1 0 0 0x19258128 1 0 0 0x19258210 1 0 0 0x19258214 1 0 0 0x19258218 1 0 0 0x19259010 1 0 0 0x19259070 1 0 0 0x1925b004 1 0 0 0x1965802c 1 0 0 0x1965809c 1 0 0 0x196580a0 1 0 0 0x196580a8 1 0 0 0x196580ac 1 0 0 0x196580b0 1 0 0 0x196580b8 1 0 0 0x196580c0 1 0 0 0x196580c4 1 0 0 0x196580c8 1 0 0 0x196580cc 1 0 0 0x196580d0 1 0 0 0x196580d4 1 0 0 0x196580d8 1 0 0 0x196580e0 1 0 0 0x196580e8 1 0 0 0x196580f0 1 0 0 0x196580f8 1 0 0 0x19658100 1 0 0 0x19658108 1 0 0 0x19658110 1 0 0 0x19658118 1 0 0 0x19658120 1 0 0 0x19658128 1 0 0 0x19658210 1 0 0 0x19658214 1 0 0 0x19658218 1 0 0 0x19659010 1 0 0 0x19659070 1 0 0 0x1965b004 1 0 0 0x1935802c 1 0 0 0x1935809c 1 0 0 0x193580a0 1 0 0 0x193580a8 1 0 0 0x193580ac 1 0 0 0x193580b0 1 0 0 0x193580b8 1 0 0 0x193580c0 1 0 0 0x193580c4 1 0 0 0x193580c8 1 0 0 0x193580cc 1 0 0 0x193580d0 1 0 0 0x193580d4 1 0 0 0x193580d8 1 0 0 0x193580e0 1 0 0 0x193580e8 1 0 0 0x193580f0 1 0 0 0x193580f8 1 0 0 0x19358100 1 0 0 0x19358108 1 0 0 0x19358110 1 0 0 0x19358118 1 0 0 0x19358120 1 0 0 0x19358128 1 0 0 0x19358210 1 0 0 0x19358214 1 0 0 0x19358218 1 0 0 0x19359010 1 0 0 0x19359070 1 0 0 0x1935b004 1 0 0 0x1975802c 1 0 0 0x1975809c 1 0 0 0x197580a0 1 0 0 0x197580a8 1 0 0 0x197580ac 1 0 0 0x197580b0 1 0 0 0x197580b8 1 0 0 0x197580c0 1 0 0 0x197580c4 1 0 0 0x197580c8 1 0 0 0x197580cc 1 0 0 0x197580d0 1 0 0 0x197580d4 1 0 0 0x197580d8 1 0 0 0x197580e0 1 0 0 0x197580e8 1 0 0 0x197580f0 1 0 0 0x197580f8 1 0 0 0x19758100 1 0 0 0x19758108 1 0 0 0x19758110 1 0 0 0x19758118 1 0 0 0x19758120 1 0 0 0x19758128 1 0 0 0x19758210 1 0 0 0x19758214 1 0 0 0x19758218 1 0 0 0x19759010 1 0 0 0x19759070 1 0 0 0x1975b004 1 0 0 0x192c0310 1 0 0 0x192c0400 1 0 0 0x192c0404 1 0 0 0x192c0410 1 0 0 0x192c0414 1 0 0 0x192c0418 1 0 0 0x192c0420 1 0 0 0x192c0424 1 0 0 0x192c0430 1 0 0 0x192c0440 1 0 0 0x192c0448 1 0 0 0x192c04a0 1 0 0 0x192c04b0 1 0 0 0x192c04b4 1 0 0 0x192c04b8 1 0 0 0x192c04d0 1 0 0 0x192c04d4 1 0 0 0x192c341c 1 0 0 0x192c5804 1 0 0 0x192c590c 1 0 0 0x192c5a14 1 0 0 0x192c5c1c 1 0 0 0x192c5c38 1 0 0 0x192c9100 1 0 0 0x192c9110 1 0 0 0x192c9120 1 0 0 0x192c9180 1 0 0 0x192c9184 1 0 0 0x193c0310 1 0 0 0x193c0400 1 0 0 0x193c0404 1 0 0 0x193c0410 1 0 0 0x193c0414 1 0 0 0x193c0418 1 0 0 0x193c0420 1 0 0 0x193c0424 1 0 0 0x193c0430 1 0 0 0x193c0440 1 0 0 0x193c0448 1 0 0 0x193c04a0 1 0 0 0x193c04b0 1 0 0 0x193c04b4 1 0 0 0x193c04b8 1 0 0 0x193c04d0 1 0 0 0x193c04d4 1 0 0 0x193c341c 1 0 0 0x193c5804 1 0 0 0x193c590c 1 0 0 0x193c5a14 1 0 0 0x193c5c1c 1 0 0 0x193c5c38 1 0 0 0x193c9100 1 0 0 0x193c9110 1 0 0 0x193c9120 1 0 0 0x193c9180 1 0 0 0x193c9184 1 0 0 0x196c0310 1 0 0 0x196c0400 1 0 0 0x196c0404 1 0 0 0x196c0410 1 0 0 0x196c0414 1 0 0 0x196c0418 1 0 0 0x196c0420 1 0 0 0x196c0424 1 0 0 0x196c0430 1 0 0 0x196c0440 1 0 0 0x196c0448 1 0 0 0x196c04a0 1 0 0 0x196c04b0 1 0 0 0x196c04b4 1 0 0 0x196c04b8 1 0 0 0x196c04d0 1 0 0 0x196c04d4 1 0 0 0x196c341c 1 0 0 0x196c5804 1 0 0 0x196c590c 1 0 0 0x196c5a14 1 0 0 0x196c5c1c 1 0 0 0x196c5c38 1 0 0 0x196c9100 1 0 0 0x196c9110 1 0 0 0x196c9120 1 0 0 0x196c9180 1 0 0 0x196c9184 1 0 0 0x197c0310 1 0 0 0x197c0400 1 0 0 0x197c0404 1 0 0 0x197c0410 1 0 0 0x197c0414 1 0 0 0x197c0418 1 0 0 0x197c0420 1 0 0 0x197c0424 1 0 0 0x197c0430 1 0 0 0x197c0440 1 0 0 0x197c0448 1 0 0 0x197c04a0 1 0 0 0x197c04b0 1 0 0 0x197c04b4 1 0 0 0x197c04b8 1 0 0 0x197c04d0 1 0 0 0x197c04d4 1 0 0 0x197c341c 1 0 0 0x197c5804 1 0 0 0x197c590c 1 0 0 0x197c5a14 1 0 0 0x197c5c1c 1 0 0 0x197c5c38 1 0 0 0x197c9100 1 0 0 0x197c9110 1 0 0 0x197c9120 1 0 0 0x197c9180 1 0 0 0x197c9184 1 0 0 0x192c5cac 1 0 0 0x192c5cb0 1 0 0 0x192c5cb4 1 0 0 0x196c5cac 1 0 0 0x196c5cb0 1 0 0 0x196c5cb4 1 0 0 0x193c5cac 1 0 0 0x193c5cb0 1 0 0 0x193c5cb4 1 0 0 0x197c5cac 1 0 0 0x197c5cb0 1 0 0 0x197c5cb4 1 0 0 0x190ba28c 1 0 0 0x190ba294 1 0 0 0x190ba29c 1 0 0 0x192e0618 1 0 0 0x192e0684 1 0 0 0x192e068c 1 0 0 0x193e0618 1 0 0 0x193e0684 1 0 0 0x193e068c 1 0 0 0x196e0618 1 0 0 0x196e0684 1 0 0 0x196e068c 1 0 0 0x197e0618 1 0 0 0x197e0684 1 0 0 0x197e068c 1 0 0 0x19281e64 1 0 0 0x19281ea0 1 0 0 0x19283e64 1 0 0 0x19283ea0 1 0 0 0x1928527c 1 0 0 0x19285290 1 0 0 0x192854ec 1 0 0 0x192854f4 1 0 0 0x19285514 1 0 0 0x1928551c 1 0 0 0x19285524 1 0 0 0x19285548 1 0 0 0x19285550 1 0 0 0x19285558 1 0 0 0x192855b8 1 0 0 0x192855c0 1 0 0 0x192855ec 1 0 0 0x19285870 1 0 0 0x192858a0 1 0 0 0x192858a8 1 0 0 0x192858b0 1 0 0 0x192858b8 1 0 0 0x192858d8 1 0 0 0x192858dc 1 0 0 0x192858f4 1 0 0 0x192858fc 1 0 0 0x19285920 1 0 0 0x19285928 1 0 0 0x19285944 1 0 0 0x19286604 1 0 0 0x1928660c 1 0 0 0x19381e64 1 0 0 0x19381ea0 1 0 0 0x19383e64 1 0 0 0x19383ea0 1 0 0 0x1938527c 1 0 0 0x19385290 1 0 0 0x193854ec 1 0 0 0x193854f4 1 0 0 0x19385514 1 0 0 0x1938551c 1 0 0 0x19385524 1 0 0 0x19385548 1 0 0 0x19385550 1 0 0 0x19385558 1 0 0 0x193855b8 1 0 0 0x193855c0 1 0 0 0x193855ec 1 0 0 0x19385870 1 0 0 0x193858a0 1 0 0 0x193858a8 1 0 0 0x193858b0 1 0 0 0x193858b8 1 0 0 0x193858d8 1 0 0 0x193858dc 1 0 0 0x193858f4 1 0 0 0x193858fc 1 0 0 0x19385920 1 0 0 0x19385928 1 0 0 0x19385944 1 0 0 0x19386604 1 0 0 0x1938660c 1 0 0 0x19681e64 1 0 0 0x19681ea0 1 0 0 0x19683e64 1 0 0 0x19683ea0 1 0 0 0x1968527c 1 0 0 0x19685290 1 0 0 0x196854ec 1 0 0 0x196854f4 1 0 0 0x19685514 1 0 0 0x1968551c 1 0 0 0x19685524 1 0 0 0x19685548 1 0 0 0x19685550 1 0 0 0x19685558 1 0 0 0x196855b8 1 0 0 0x196855c0 1 0 0 0x196855ec 1 0 0 0x19685870 1 0 0 0x196858a0 1 0 0 0x196858a8 1 0 0 0x196858b0 1 0 0 0x196858b8 1 0 0 0x196858d8 1 0 0 0x196858dc 1 0 0 0x196858f4 1 0 0 0x196858fc 1 0 0 0x19685920 1 0 0 0x19685928 1 0 0 0x19685944 1 0 0 0x19686604 1 0 0 0x1968660c 1 0 0 0x19781e64 1 0 0 0x19781ea0 1 0 0 0x19783e64 1 0 0 0x19783ea0 1 0 0 0x1978527c 1 0 0 0x19785290 1 0 0 0x197854ec 1 0 0 0x197854f4 1 0 0 0x19785514 1 0 0 0x1978551c 1 0 0 0x19785524 1 0 0 0x19785548 1 0 0 0x19785550 1 0 0 0x19785558 1 0 0 0x197855b8 1 0 0 0x197855c0 1 0 0 0x197855ec 1 0 0 0x19785870 1 0 0 0x197858a0 1 0 0 0x197858a8 1 0 0 0x197858b0 1 0 0 0x197858b8 1 0 0 0x197858d8 1 0 0 0x197858dc 1 0 0 0x197858f4 1 0 0 0x197858fc 1 0 0 0x19785920 1 0 0 0x19785928 1 0 0 0x19785944 1 0 0 0x19786604 1 0 0 0x1978660c 1 0 0 0x610110 1 0 0 0x610114 1 0 0 0x610118 1 0 0 0x61011c 1 0 0 0x610120 1 0 0 0x1908e01c 1 0 0 0x1908e030 1 0 0 0x19032020 1 0 0 0x19032024 1 0 1 0x19030040 1 1 1 0x1903005c 0x22c000 1 0 0x19030010 1 0 1 0x1903005c 0x22c001 1 0 0x19030010 1 0 1 0x1903005c 0x22c002 1 0 0x19030010 1 0 1 0x1903005c 0x22c003 1 0 0x19030010 1 0 1 0x1903005c 0x22c004 1 0 0x19030010 1 0 1 0x1903005c 0x22c005 1 0 0x19030010 1 0 1 0x1903005c 0x22c006 1 0 0x19030010 1 0 1 0x1903005c 0x22c007 1 0 0x19030010 1 0 1 0x1903005c 0x22c008 1 0 0x19030010 1 0 1 0x1903005c 0x22c009 1 0 0x19030010 1 0 1 0x1903005c 0x22c00a 1 0 0x19030010 1 0 1 0x1903005c 0x22c00b 1 0 0x19030010 1 0 1 0x1903005c 0x22c00c 1 0 0x19030010 1 0 1 0x1903005c 0x22c00d 1 0 0x19030010 1 0 1 0x1903005c 0x22c00e 1 0 0x19030010 1 0 1 0x1903005c 0x22c00f 1 0 0x19030010 1 0 1 0x1903005c 0x22c010 1 0 0x19030010 1 0 1 0x1903005c 0x22c011 1 0 0x19030010 1 0 1 0x1903005c 0x22c012 1 0 0x19030010 1 0 1 0x1903005c 0x22c013 1 0 0x19030010 1 0 1 0x1903005c 0x22c014 1 0 0x19030010 1 0 1 0x1903005c 0x22c015 1 0 0x19030010 1 0 1 0x1903005c 0x22c016 1 0 0x19030010 1 0 1 0x1903005c 0x22c017 1 0 0x19030010 1 0 1 0x1903005c 0x22c018 1 0 0x19030010 1 0 1 0x1903005c 0x22c019 1 0 0x19030010 1 0 1 0x1903005c 0x22c01a 1 0 0x19030010 1 0 1 0x1903005c 0x22c01b 1 0 0x19030010 1 0 1 0x1903005c 0x22c01c 1 0 0x19030010 1 0 1 0x1903005c 0x22c01d 1 0 0x19030010 1 0 1 0x1903005c 0x22c01e 1 0 0x19030010 1 0 1 0x1903005c 0x22c01f 1 0 0x19030010 1 0 1 0x1903005c 0x22c300 1 0 0x19030010 1 0 1 0x1903005c 0x22c341 1 0 0x19030010 1 0 1 0x1903005c 0x22c7b1 1 0 0x19030010 1 0 0 0x32302028 1 0 0 0x320a4404 1 0 0 0x320a4408 1 0 0 0x323b0404 1 0 0 0x323b0408 1 0 0 0xb2b1020 1 0 0 0xb2b1024 1 0>;
			};
		};

		tpdm_modem_1: tpdm@10801000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10801000 0x1000>;
			atid = <67>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-modem-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		rimps: qcom,rimps@17400000 {
			reg = <0x17400000 16 0x17d90000 0x2000>;
			#mbox-cells = <1>;
			interrupts = <0x0 0x3e 0x4>;
			#size-cells = <2>;
			#address-cells = <2>;
			compatible = "qcom,rimps";
		};

		qupv3_se9_i2c: i2c@a84000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa84000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <&qupv3_se9_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6a 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x162 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se9_i2c_active>;
			dmas = <228 0 1 3 64 0 228 1 1 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			cs40l26a@40 {
				reg = <64>;
				cirrus,dbc-rise-headroom = <0xb7278>;
				samsung,f0-tracking-offset = <0>;
				cirrus,fw-defer;
				reset-gpios = <60 180 0>;
				cirrus,dbc-env-rel-coef = <0x7fb43c>;
				cirrus,dbc-enable;
				pinctrl-0 = <0x54c 0x54d>;
				cirrus,dbc-tx-lvl-hold-off-ms = <0>;
				#sound-dai-cells = <1>;
				cirrus,dbc-tx-lvl-thresh-fs = <0x1c09c0>;
				pinctrl-names = "default";
				samsung,f0-tracking;
				cirrus,dbc-fall-headroom = <0xb7278>;
				irq-gpio = <0x4fa 9 0>;
				cirrus,asp-gain-scale-pct = <100>;
				cirrus,pm-active-timeout-ms = <0>;
				compatible = "cirrus,cs40l26a";
			};

			nq@28 {
				interrupt-parent = <60>;
				reg = <40>;
				pinctrl-1 = <749 751>;
				qcom,sn-irq = <60 46 0>;
				interrupts = <0x2e 0x0>;
				interrupt-names = "nfc_irq";
				qcom,sn-vdd-1p8-voltage = <1800000 1800000>;
				qcom,sn-vdd-1p8-supply = <61>;
				pinctrl-0 = <748 750>;
				qcom,sn-firm = <60 45 0>;
				pinctrl-names = "nfc_active", "nfc_suspend";
				qcom,sn-clkreq = <60 35 0>;
				status = "disabled";
				qcom,sn-ven = <60 34 0>;
				qcom,sn-vdd-1p8-current = <0x26548>;
				compatible = "qcom,sn-nci";
			};
		};

		samsung,param {
			status = "okay";
			compatible = "samsung,param";

			samsung,qcom-param {
				sec,negative_offset = <0x100000>;
				sec,bdev_path = "PARTUUID=2da26441-884e-456c-afbb-721626d69933";
				status = "okay";
				compatible = "samsung,qcom-param";
			};
		};

		qupv3_se15_i2c: i2c@880000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x880000 0x4000>;
			pinctrl-1 = <&qupv3_se15_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x175 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se15_i2c_active>;
			dmas = <258 0 0 3 64 0 258 1 0 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			sm5451@63 {
				sm5451,rpcm = <0x7918>;
				reg = <99>;
				sm5451,pps_lr = <0x3f7a0>;
				compatible = "siliconmitus,sm5451";
			};

			max77705@66 {
				max77705,bc1p2_retry_count = <2>;
				reg = <102>;
				max77705,irq-gpio = <0x4cf 5 1>;
				max77705,fw_product_id = <11>;
				max77705,support-audio;
				max77705,snkcap_data = [04 2c 91 01 36 c8 d0 02 00 c8 90 41 8b 33 21 dc c0];
				pinctrl-0 = <0x54b>;
				max77705,wakeup;
				pinctrl-names = "default";
				max77705,extra_fw_enable = <0>;
				status = "okay";
				compatible = "maxim,max77705";

				max77705_pdic {
					support_pd_role_swap;
					status = "okay";
					compatible = "maxim,max77705_pdic";
				};
			};
		};

		msm_fastrpc: qcom,msm_fastrpc {
			qcom,fastrpc-gids = <0xb5c>;
			qcom,rpc-latency-us = <&qupv3_se9_spi_sleep>;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,qos-cores = <0 1 2 3>;
			qcom,adsp-remoteheap-vmid = <22 37>;
			qcom,fastrpc-adsp-audio-pdr;
			compatible = "qcom,msm-fastrpc-compute";

			qcom,msm_fastrpc_compute_cb16 {
				dma-coherent;
				iommus = <92 0x102b 0x420 92 0x216b 1024>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb10 {
				dma-coherent;
				iommus = <92 0x1803 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb1 {
				dma-coherent;
				iommus = <92 0x2161 1024 92 0x1021 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb13 {
				dma-coherent;
				iommus = <92 0x541 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb3 {
				dma-coherent;
				iommus = <92 0x2163 1024 92 0x1023 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb8 {
				dma-coherent;
				iommus = <92 0x2168 1024 92 0x1028 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb5 {
				dma-coherent;
				iommus = <92 0x2165 1024 92 0x1025 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb11 {
				dma-coherent;
				iommus = <92 0x1804 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb6 {
				dma-coherent;
				iommus = <92 0x2166 1024 92 0x1026 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb14 {
				dma-coherent;
				iommus = <92 0x542 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "sdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb9 {
				dma-coherent;
				iommus = <92 0x2169 1024 92 0x1029 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-vmid = <10>;
				qcom,secure-context-bank;
				qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb19 {
				dma-coherent;
				iommus = <92 0x102e 0x420 92 0x216e 1024>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb17 {
				dma-coherent;
				iommus = <92 0x102c 0x420 92 0x216c 1024>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb4 {
				dma-coherent;
				iommus = <92 0x2164 1024 92 0x1024 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb7 {
				dma-coherent;
				iommus = <92 0x2167 1024 92 0x1027 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb15 {
				dma-coherent;
				iommus = <92 0x543 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "sdsprpc-smd";
				shared-cb = <4>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb2 {
				dma-coherent;
				iommus = <92 0x2162 1024 92 0x1022 0x420>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb12 {
				dma-coherent;
				iommus = <92 0x1805 0>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};

			qcom,msm_fastrpc_compute_cb18 {
				dma-coherent;
				iommus = <92 0x102d 0x420 92 0x216d 1024>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				compatible = "qcom,msm-fastrpc-compute-cb";
			};
		};

		replicator_qdss: replicator@10046000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x10046000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb909>;
			coresight-name = "coresight-replicator_qdss";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		dmesg-dump {
			peer-name = <2>;
			qcom,primary-vm;
			gunyah-label = <4>;
			shared-buffer = <84>;
			compatible = "qcom,dmesg-dump";
		};

		tpda_qdss: tpda@10004000 {
			clock-names = "apb_pclk";
			reg-names = "tpda-base";
			reg = <0x10004000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <65>;
			coresight-name = "coresight-tpda-qdss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		gcc_pcie_1_gdsc: qcom,gdsc@19d004 {
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x19d004 4>;
			qcom,retain-regs;
			qcom,no-status-check-on-disable;
			regulator-name = "gcc_pcie_1_gdsc";
			qcom,collapse-vote = <45 1>;
			parent-supply = <30>;
			compatible = "qcom,gdsc";
		};

		qcom,pmic_glink {
			qcom,subsys-name = "lpass";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			depends-on-supply = <&ipcc_mproc>;
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			compatible = "qcom,pmic-glink";

			altmode: qcom,altmode {
				#altmode-cells = <1>;
				compatible = "qcom,altmode-glink";
			};

			ucsi: qcom,ucsi {
				compatible = "qcom,ucsi-glink";

				connector {

					port {

						tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
							remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
						};
					};
				};
			};

			battery_charger: qcom,battery_charger {
				qcom,wireless-fw-name = "idt9415.bin";
				qcom,thermal-mitigation = <0x2dc6c0 0x16e360 0xf4240 0x7a120>;
				compatible = "qcom,battery-charger";
			};
		};

		qcom,cci1@ac16000 {
			src-clock-name = "cci_1_clk_src";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-cntl-level = "lowsvs";
			reg-names = "cci";
			reg = <0xac16000 0x1000>;
			pctrl-map-names = "m0", "m1";
			pinctrl-1 = <0x596>;
			clocks = <0x27 0xa 0x27 0x9>;
			interrupts = <0x0 0x10f 0x1>;
			interrupt-names = "cci1";
			regulator-names = "gdscr";
			reg-cam-base = <0x16000>;
			pinctrl-2 = <0x597>;
			pinctrl-0 = <0x595>;
			clock-rates = <0x23c3460 0>;
			cell-index = <1>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pinctrl-3 = <0x598>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			status = "ok";
			pctrl-idx-mapping = <0 1>;
			compatible = "qcom,cci", "simple-bus";

			qcom,eeprom11 {
				reg = <3>;
				rgltr-min-voltage = <1800000>;
				regulator-names = "cam_vio";
				slave-addr = <&spss_pas>;
				rgltr-cntrl-support;
				cell-index = <11>;
				rgltr-load-current = <0x30d40>;
				cci-master = <1>;
				cam_vio-supply = <0x59c>;
				rgltr-max-voltage = <1800000>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,cam-sensor13 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <4>;
				gpio-reset = <1>;
				cam,valid = <1>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x59d>;
				cam,isp = <0>;
				rgltr-min-voltage = <1050000 1800000 2800000 0>;
				pinctrl-1 = <0x5a1>;
				clocks = <0x27 0x54>;
				cam,fw_dump = <0>;
				sensor-position-roll = <&qupv3_se16_spi_active>;
				gpios = <60 104 0 0x4d0 21 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x5a0>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x59f>;
				clock-rates = <0x124f800>;
				cam,ois = <0>;
				cell-index = <13>;
				gpio-req-tbl-num = <0 1>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cci-master = <1>;
				cam,fw_write = <0>;
				cam_vio-supply = <0x59c>;
				cam_vdig-supply = <0x59e>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1050000 1800000 2800000 0>;
				status = "ok";
				sensor-position-yaw = <0>;
				gpio-no-mux = <0>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "VT10M2_RST_N";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};

			qcom,actuator0 {
				qcom,cam-power-seq-type = "cam_vio", "cam_vaf";
				qcom,cam-power-seq-cfg-val = <1 1>;
				reg = <24>;
				rgltr-min-voltage = <3200000 1800000>;
				i2c-freq-mode = <1>;
				regulator-names = "cam_vaf", "cam_vio";
				slave-addr = <24>;
				cam_vaf-supply = <0x59b>;
				rgltr-cntrl-support;
				cell-index = <0>;
				rgltr-load-current = <0x2710 0x2710>;
				cci-master = <0>;
				qcom,cam-power-seq-delay = <1 12>;
				cam_vio-supply = <0x59a>;
				rgltr-max-voltage = <3200000 1800000>;
				status = "ok";
				compatible = "qcom,actuator";
			};

			qcom,eeprom0 {
				reg = <0>;
				cam_v_custom1-supply = <0x583>;
				rgltr-min-voltage = <2200000 1800000 1800000>;
				i2c-freq-mode = <1>;
				regulator-names = "cam_vana", "cam_vio", "cam_v_custom1";
				sensor-mode = <0>;
				slave-addr = <&modem_smp2p_out>;
				sensor-position = <1>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x599>;
				cell-index = <0>;
				rgltr-load-current = <0x1388 0x1d4c0 0x1d4c0>;
				cci-master = <0>;
				cam_vio-supply = <0x59a>;
				rgltr-max-voltage = <2200000 1800000 1800000>;
				status = "ok";
				gpio-no-mux = <0>;
				compatible = "qcom,eeprom";
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <&qupv3_se1_spi_active>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <&qupv3_se8_spi_sleep>;
				hw-thd-dat = <22>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <6>;
				hw-tlow = <&sleepstate_smp2p_out>;
				hw-thd-sta = <&spss_pas>;
				hw-tbuf = <&qupv3_se8_i2c_sleep>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <&qupv3_se0_spi_sleep>;
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <40>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <40>;
				hw-thd-dat = <22>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <6>;
				hw-tlow = <56>;
				hw-thd-sta = <35>;
				hw-tbuf = <62>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <38>;
			};

			qcom,cam-sensor11 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <4>;
				gpio-reset = <1>;
				cam,valid = <0>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x59d>;
				cam,isp = <0>;
				rgltr-min-voltage = <1050000 1800000 2800000 0>;
				pinctrl-1 = <0x5a1>;
				clocks = <0x27 0x54>;
				cam,fw_dump = <0>;
				sensor-position-roll = <&qupv3_se16_spi_active>;
				gpios = <60 104 0 0x4d0 21 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x5a0>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x59f>;
				clock-rates = <0x124f800>;
				cam,ois = <0>;
				cell-index = <11>;
				gpio-req-tbl-num = <0 1>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x30d40 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cci-master = <1>;
				cam,fw_write = <0>;
				cam_vio-supply = <0x59c>;
				cam_vdig-supply = <0x59e>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1050000 1800000 2800000 0>;
				status = "ok";
				sensor-position-yaw = <0>;
				gpio-no-mux = <0>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK4", "VT10M2_RST_N";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_custom_mode {
				hw-tsu-sto = <17>;
				hw-scl-stretch-en = <1>;
				hw-tsu-sta = <18>;
				hw-thd-dat = <16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <3>;
				hw-tlow = <22>;
				hw-thd-sta = <15>;
				hw-tbuf = <24>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <16>;
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <17>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <18>;
				hw-thd-dat = <16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <3>;
				hw-tlow = <22>;
				hw-thd-sta = <15>;
				hw-tbuf = <24>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <16>;
			};
		};

		qupv3_se19_i2c: i2c@890000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x890000 0x4000>;
			pinctrl-1 = <&qupv3_se19_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x80 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x24a 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se19_i2c_active>;
			dmas = <258 0 4 3 64 0 258 1 4 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		turing_etm0: turing_etm0 {
			atid = <38 39>;
			qcom,inst-id = <13>;
			coresight-name = "coresight-turing-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pcie0: qcom,pcie@1c00000 {
			#interrupt-cells = <1>;
			interconnect-names = "icc_path";
			interrupt-map = <0 0 0 0 1 0 140 4 0 0 0 1 1 0 149 4 0 0 0 2 1 0 150 4 0 0 0 3 1 0 151 4 0 0 0 4 1 0 152 4>;
			clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src", "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk", "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk", "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_0_axi_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			dma-coherent;
			qcom,phy-status-offset = <&funnel_aoss_in_funnel_qdss>;
			qcom,phy-sequence-override = <824 8 0 872 5 0 876 5 0>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			qcom,vreg-1p8-voltage-level = <1200000 1200000 18000>;
			wake-gpio = <60 96 0>;
			interrupt-map-mask = <0 0 0 0xffffffff>;
			interrupt-parent = <&pcie0>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 168 0x60001000 0x1000 0x60100000 0x100000>;
			perst-gpio = <60 94 0>;
			ranges = <0x1000000 0 0x60200000 0x60200000 0 0x100000 0x2000000 0 0x60300000 0x60300000 0 0x3d00000>;
			qcom,drv-supported;
			qcom,bw-scale = <64 64 0x124f800 64 64 0x124f800 256 256 0x5f5e100>;
			vreg-cx-supply = <30>;
			pinctrl-1 = <569 572 571>;
			qcom,num-parf-testbus-sel = <&cpusys_vm_mem>;
			subpcb-det-lower-gpio = <60 107 0>;
			clocks = <0x24 0x36 0x20 0x0 0x24 0x2f 0x24 0x31 0x24 0x33 0x24 0x38 0x24 0x32 0x24 0x39 0x24 0x34 0x24 0x1a 0x24 0x8 0x24 0x9 0x24 0x37 0x24 0x1>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			qcom,phy-sequence = <576 3 0 192 1 0 204 49 0 208 1 0 96 222 0 100 7 0 0 76 0 4 6 0 224 144 0 228 130 0 244 7 0 112 2 0 16 2 0 116 22 0 20 22 0 120 54 0 24 54 0 272 8 0 188 14 0 288 66 0 128 10 0 132 26 0 32 20 0 36 52 0 136 130 0 40 104 0 144 85 0 148 85 0 152 3 0 48 171 0 52 170 0 56 2 0 320 20 0 356 52 0 60 1 0 28 4 0 372 22 0 444 15 0 368 160 0 0x11a4 56 0 0x10dc 17 0 0x1160 191 0 0x1164 191 0 0x1168 183 0 0x116c 234 0 0x115c 63 0 0x1174 92 0 0x1178 156 0 0x117c 26 0 0x1180 137 0 0x1170 220 0 0x1188 148 0 0x118c 91 0 0x1190 26 0 0x1194 137 0 0x10cc 240 0 0x1008 9 0 0x1014 5 0 0x104c 8 0 0x1050 8 0 0x10d8 15 0 0x1118 28 0 0x10f8 7 0 0x11f8 8 0 0xe84 21 0 0xe90 63 0 0xee4 2 0 0xe40 6 0 0xe3c 23 0 732 5 0 904 119 0 920 11 0 992 15 0 0x60c 29 0 0x614 7 0 0x620 193 0 0x694 0 0 976 140 0 0x1424 1 0 0x1428 1 0 512 0 0 580 3 0>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			gdsc-vdd-supply = <&gcc_pcie_0_gdsc>;
			qcom,slv-addr-space-size = <0x4000000>;
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			interconnects = <0xbf 0x33 0x46 0x200>;
			qcom,l1-2-th-scale = <2>;
			qcom,phy-status-bit = <6>;
			pinctrl-0 = <569 570 571>;
			qcom,boot-option = <1>;
			vreg-1p8-supply = <&L10C>;
			linux,pci-domain = <0>;
			cell-index = <0>;
			subpcb-det-upper-gpio = <0x4cf 3 0>;
			max-clock-frequency-hz = <0 0 0x124f800 0 0 0 0 0 0 0 0x5f5e100 0 0 0 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <2>;
			qcom,vreg-mx-voltage-level = <65535 256 0>;
			qcom,ep-latency = <10>;
			resets = <36 4 36 7>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,phy-power-down-offset = <&pcie1>;
			qcom,clk-power-manage-en;
			qcom,target-link-speed = <2>;
			qcom,vreg-cx-voltage-level = <65535 256 0>;
			iommu-map = <0 92 0x1c00 1 256 92 0x1c01 1>;
			status = "ok";
			qcom,pcie-phy-ver = <96>;
			qcom,vreg-0p9-voltage-level = <880000 880000 75200>;
			#address-cells = <3>;
			qcom,aux-clk-freq = <20>;
			msi-map = <0 568 0x5980 1 256 568 0x5981 1>;
			qcom,config-recovery;
			qcom,l1-2-th-value = <&adsp_mem>;
			vreg-0p9-supply = <&L5B>;
			qcom,smmu-sid-base = <0x1c00>;
			qcom,no-l0s-supported;
			compatible = "qcom,pci-msm";
			vreg-mx-supply = <31>;

			pcie0_rp: pcie0_rp {
				reg = <0 0 0 0 0>;
				#size-cells = <0>;
				#address-cells = <5>;

				cnss_pci: cnss_pci {
					memory-region = <&cnss_wlan_mem>;
					qcom,iommu-group = <&cnss_pci_iommu_group>;
					reg = <0 0 0 0 0>;
					#size-cells = <1>;
					status = "ok";
					#address-cells = <1>;

					cnss_pci_iommu_group: cnss_pci_iommu_group {
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-dma = "fastmap";
					};
				};
			};
		};

		qcom,smp2p_sleepstate {
			interrupt-parent = <&sleepstate_smp2p_in>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
			qcom,smem-states = <174 0>;
			compatible = "qcom,smp2p-sleepstate";
		};

		qupv3_se1_spi: spi@984000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x984000 0x4000>;
			pinctrl-1 = <&qupv3_se1_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x58 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25a 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se1_spi_active>;
			dmas = <199 0 1 1 64 0 199 1 1 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		dsi_panel_pwr_supply_sim {
			#size-cells = <0>;
			#address-cells = <1>;

			qcom,panel-supply-entry@0 {
				qcom,supply-post-on-sleep = <20>;
				reg = <0>;
				qcom,supply-disable-load = <80>;
				qcom,supply-name = "dummy";
				qcom,supply-enable-load = <0x30d40>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-min-voltage = <1800000>;
			};
		};

		qcom,csiphy4@acec000 {
			src-clock-name = "csi4phytimer_clk_src";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "csiphy";
			reg = <0xacec000 0x2000>;
			rgltr-min-voltage = <0 1200000 880000>;
			clocks = <0x27 0x17 0x27 0x2b 0x27 0x21 0x27 0x20>;
			interrupts = <0x0 0x7a 0x1>;
			interrupt-names = "CSIPHY4";
			csi-vdd-0p9-supply = <&L5B>;
			csi-vdd-1p2-supply = <&pm8350_l6>;
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			reg-cam-base = <0xec000>;
			rgltr-cntrl-support;
			clock-rates = <0x17d78400 0 0x17d78400 0 0x1c9c3800 0 0x17d78400 0>;
			cell-index = <4>;
			rgltr-load-current = <0 0xe808 0x23e38>;
			shared-clks = <1 0 0 0>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			rgltr-max-voltage = <0 1248000 912000>;
			status = "ok";
			rgltr-enable-sync = <1>;
			compatible = "qcom,csiphy-v2.1.3", "qcom,csiphy";
		};

		samsung,sec_hdm {
			memory-region = <0x577>;
		};

		wsa_core_clk {
			qcom,codec-lpass-clk-id = <&pm8350c_l13>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <3>;
			compatible = "qcom,audio-ref-clk";
		};

		funnel_ddr_dl1: funnel@10d0f000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d0f000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-ddr_dl1";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		turing_dl_cti_0: cti@10982000 {
			clock-names = "apb_pclk";
			reg = <0x10982000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		dai_quin_auxpcm: qcom,msm-quin-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "quinary";
		};

		qcom,cam-sync {
			status = "ok";
			compatible = "qcom,cam-sync";
		};

		gpu_cc_gx_domain_addr: syscon@3d99504 {
			reg = <0x3d99504 4>;
			compatible = "syscon";
		};

		spmi1_bus: qcom,spmi@c432000 {
			#interrupt-cells = <4>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
			interrupts-extended = <0x42 0x3 0x4>;
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			qcom,channel = <0>;
			qcom,ee = <0>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			cell-index = <0>;
			depends-on-supply = <&spmi_bus>;
			#size-cells = <0>;
			qcom,bus-id = <1>;
			#address-cells = <2>;
			compatible = "qcom,spmi-pmic-arb";
		};

		qcom,mpm2-sleep-counter@c221000 {
			reg = <0xc221000 0x1000>;
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
		};

		qcom,smp2p-modem {
			qcom,local-pid = <0>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x2 0x2 0x1>;
			qcom,smem = <435 428>;
			mboxes = <144 2 2>;
			qcom,remote-pid = <1>;
			compatible = "qcom,smp2p";

			dsps_smp2p_in: slave-kernel {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
			};

			smp2p_ipa_1_out: qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "ipa";
			};

			smp2p_ipa_1_in: qcom,smp2p-ipa-1-in {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "ipa";
			};

			dsps_smp2p_out: master-kernel {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "master-kernel";
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qupv3_se6_spi: spi@998000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x998000 0x4000>;
			pinctrl-1 = <&qupv3_se6_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x62 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25f 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se6_spi_active>;
			dmas = <199 0 6 1 64 0 199 1 6 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		cam_cc_ife_1_gdsc: qcom,gdsc@adf2004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf2004 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_1_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		qcom,dsi-display-secondary {
			qcom,panel-te-source = <1>;
			clock-names = "pll_byte_clk0", "pll_dsi_clk0", "pll_byte_clk1", "pll_dsi_clk1", "mdp_core_clk";
			label = "secondary";
			qcom,dsi-ctrl = <0x516 0x517>;
			qcom,dsi-phy = <0x518 0x519>;
			pinctrl-1 = <0x521 0x522>;
			clocks = <0x518 0x0 0x518 0x1 0x519 0x2 0x519 0x3 0x26 0x3c>;
			qcom,platform-te-gpio = <60 87 0>;
			qcom,demura-panel-id = <0 0>;
			qcom,dsi-default-panel = <0x523>;
			vddio-supply = <&pm8350c_l12>;
			pinctrl-0 = <0x51f 0x520>;
			pinctrl-names = "panel_active", "panel_suspend";
			vci-supply = <&pm8350c_l13>;
			qcom,mdp = <0x50f>;
			compatible = "qcom,dsi-display";
		};

		gpu_cc_cx_hw_ctrl: syscon@3d9953c {
			reg = <0x3d9953c 4>;
			compatible = "syscon";
		};

		qcom,msm-rtb {
			qcom,rtb-size = <0x100000>;
			compatible = "qcom,msm-rtb";
		};

		mdss_dl_cti: cti@10c61000 {
			clock-names = "apb_pclk";
			reg = <0x10c61000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mdss_dl_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		mss_q6_cti: cti@1080b000 {
			clock-names = "apb_pclk";
			reg = <0x1080b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-mss_q6_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		turing_q6_cti: cti@1098b000 {
			clock-names = "apb_pclk";
			reg = <0x1098b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_q6_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,ipe0@ac42000 {
			nrt-device;
			src-clock-name = "ipe_nps_clk_src";
			clock-names = "ipe_nps_ahb_clk", "ipe_nps_fast_ahb_clk", "ipe_pps_fast_ahb_clk", "ipe_nps_clk_src", "ipe_nps_clk", "ipe_pps_clk", "cam_cc_cpas_ipe_nps_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ipe0_top";
			cam_hw_pid = <22 23 30>;
			reg = <0xac42000 0x16000>;
			clocks = <0x27 0x44 0x27 0x47 0x27 0x49 0x27 0x46 0x27 0x45 0x27 0x48 0x27 0x13>;
			regulator-names = "ipe0-vdd";
			reg-cam-base = <0x42000>;
			clock-rates = <0 0 0 0x15b23300 0 0 0 0 0 0 0x1dcd6500 0 0 0 0 0 0 0x23c34600 0 0 0 0 0 0 0x29b92700 0 0 0 0 0 0 0x29b92700 0 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			status = "ok";
			ipe0-vdd-supply = <&cam_cc_ipe_0_gdsc>;
			compatible = "qcom,cam-ipe680";
		};

		tpdm_swao_1: tpdm@10b0d000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10b0d000 0x1000>;
			atid = <71>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-swao-1";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,mdss_dsi_phy1@ae96900 {
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			reg = <0xae96400 0xa00 0xae96900 1024 0xae96200 160>;
			label = "dsi-phy-1";
			vdda-0p9-supply = <&L5B>;
			pll-label = "dsi_pll_5nm";
			cell-index = <1>;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			#clock-cells = <1>;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			compatible = "qcom,dsi-phy-v4.3.2";

			qcom,phy-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,phy-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-enable-load = <0x17e08>;
					qcom,supply-max-voltage = <958000>;
					qcom,supply-min-voltage = <880000>;
				};
			};
		};

		qcom,jpegdma@ac2b000 {
			nrt-device;
			src-clock-name = "jpegdma_clk_src";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-cntl-level = "nominal";
			reg-names = "jpegdma_hw";
			cam_hw_pid = <13 15>;
			reg = <0xac2b000 0x1000>;
			clocks = <0x27 0x4b 0x27 0x4a>;
			interrupts = <0x0 0x1db 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "jpegdma";
			regulator-names = "gdsc";
			reg-cam-base = <0x2b000>;
			clock-rates = <0x23c34600 0>;
			cell-index = <0>;
			cam_hw_rd_mid = <0>;
			shared-clks = <1 0>;
			status = "ok";
			cam_hw_wr_mid = <1>;
			compatible = "qcom,cam_jpeg_dma";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-glinkbridge {
				qcom,glinkpkt-ch-name = "glink_bridge";
				qcom,glinkpkt-dev-name = "smd4";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		ddr_dl_1_cti_2: cti@10d0e000 {
			clock-names = "apb_pclk";
			reg = <0x10d0e000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se8_i2c: i2c@a80000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa80000 0x4000>;
			pinctrl-1 = <&qupv3_se8_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x68 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x161 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se8_i2c_active>;
			dmas = <228 0 0 3 64 0 228 1 0 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		slimbam: bamdma@3304000 {
			reg-names = "bam", "bam_remote_mem";
			qcom,num-ees = <2>;
			reg = <0x3304000 0x20000 0x326b000 0x1000>;
			qcom,ee = <1>;
			interrupts = <0x0 0xa4 0x4>;
			num-channels = <31>;
			#dma-cells = <1>;
			qcom,controlled-remotely;
			compatible = "qcom,bam-v1.7.0";
		};

		ddr_cdev: qcom,ddr-cdev {
			qcom,bus-width = <4>;
			interconnects = <0x46 0x3 0x46 0x200>;
			qcom,freq-table = <&thermal_ddr_freq_table>;
			#cooling-cells = <2>;
			compatible = "qcom,ddr-cooling-device";
		};

		funnel_turing: funnel@10985000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10985000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-turing";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_turing>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						source = <&tpdm_turing_llm>;
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		spss_utils: qcom,spss_utils {
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			pil-mem = <&spss_region_mem>;
			qcom,spss-fuse2-addr = <0x221c8214>;
			qcom,rproc-handle = <&spss_pas>;
			qcom,spss-prod-firmware-name = "spss1p.mdt";
			qcom,spss-fuse1-bit = <8>;
			qcom,spss-dev-firmware-name = "spss1d.mdt";
			qcom,spss-fuse2-bit = <7>;
			qcom,spss-test-firmware-name = "spss1t.mdt";
			qcom,pil-size = <0xf0000>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-debug-reg-addr1 = <0x1888020>;
			qcom,spss-debug-reg-addr3 = <0x188c020>;
			status = "ok";
			qcom,spss-fuse1-addr = <0x221c8214>;
			compatible = "qcom,spss-utils";
		};

		qcom,qup_hsuart@99c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			reg = <0x99c000 0x4000>;
			pinctrl-1 = <0x57d 0x57e>;
			clocks = <0x24 0x64 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x260 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <0x57b 0x57c>;
			pinctrl-names = "default", "sleep";
			status = "ok";
			always-on-clock;
			compatible = "qcom,msm-geni-serial-hs";
		};

		argos {
			#address-cells = <1>;
			compatible = "samsung,argos";

			boot_device@2 {
				net_boost,label = "WIFI RX";
				net_boost,node = "wlan0";
				net_boost,table = <0 0 0 0 0 0 0 0 0 0>;
				net_boost,table_size = <1>;
			};

			boot_device@5 {
				net_boost,label = "NAN";
				net_boost,node = "aware_data0";
				net_boost,table = <50 0x127500 0 0x135600 0 0 0 0 0 0 100 0x17bb00 0 0x168f00 0 0 0 0 0 0 150 0x1cb600 0 0x180600 0 0 0 0 0 0 300 0x203a00 0 0x1b3f00 0 547 0 1 1 1 600 0x21fc00 0 0x1b3f00 0 547 0 1 1 1>;
				net_boost,table_size = <5>;
			};

			boot_device@1 {
				net_boost,label = "WIFI TX";
				net_boost,node = "wlan0";
				net_boost,table = <0 0 0 0 0 0 0 0 0 0>;
				net_boost,table_size = <1>;
			};

			boot_device@3 {
				net_boost,label = "SWLAN";
				net_boost,node = "swlan0";
				net_boost,table = <2 0x189c00 0 0x189c00 0 0 0 0 0 0 5 0x1c2000 0 0x1c2000 0 0 0 0 0 0 20 0x1fef00 0 0x1fef00 0 0 0 1 1 1 50 0x224700 0 0x224700 0 0 0 1 1 1>;
				net_boost,table_size = <4>;
			};

			boot_device@4 {
				net_boost,label = "P2P";
				net_boost,node = "p2p-wlan0-0";
				net_boost,table = <10 0x10fe00 0 0x11df00 0 0 0 0 0 0 50 0x127500 0 0x135600 0 0 0 0 0 0 100 0x17bb00 0 0x168f00 0 0 0 0 0 0 150 0x1cb600 0 0x180600 0 0 0 0 0 0 300 0x203a00 0 0x1b3f00 0 547 0 1 1 1>;
				net_boost,table_size = <5>;
			};

			boot_device@6 {
				net_boost,label = "UFS";
				net_boost,sysnode = "/sys/kernel/blk_sec_stats/transferred_bytes";
				net_boost,interval_idx = <1>;
				net_boost,node = [00];
				net_boost,table = <400 0 0 0xd9f80 0 0 0 0 0 0>;
				net_boost,table_size = <1>;
			};
		};

		funnel_qdss: funnel@10045000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10045000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-qdss";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		thermal_ddr_freq_table: thermal-ddr-freq-table {
			qcom,freq-tbl = <0x1febe0>;
		};

		tmc_etr1: tmc@1004f000 {
			coresight-csr = <&csr>;
			clock-names = "apb_pclk";
			dma-coherent;
			reg-names = "tmc-base";
			arm,scatter-gather;
			csr-irqctrl-offset = <112>;
			iommus = <92 0x620 0>;
			reg = <0x1004f000 0x1000>;
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			clocks = <&aoss_qmp>;
			interrupts = <0x0 0x10d 0x1>;
			interrupt-names = "byte-cntr-irq";
			byte-cntr-name = "byte-cntr1";
			csr-atid-offset = <&qupv3_se15_spi_active>;
			arm,primecell-periphid = <0xbb961>;
			qcom,iommu-dma-addr-pool = <0 0xffc00000>;
			coresight-name = "coresight-tmc-etr1";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		samsung,qcom-debug {
			sec,use-store_last_kmsg;
			sec,use-store_lpm_kmsg;
			sec,reboot_notifier-priority = <0xfffffffe>;
			sec,use-cp_dump_encrypt;
			status = "okay";
			compatible = "samsung,qcom-debug";
		};

		qcom,csid-lite1@acca000 {
			src-clock-name = "ife_lite_csid_clk_src";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "csid-lite";
			reg = <0xacca000 0xa00>;
			clocks = <0x27 0x3e 0x27 0x43 0x27 0x42 0x27 0x41 0x27 0x3f 0x27 0x12>;
			interrupts = <0x0 0x167 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "csid-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xca000>;
			clock-rates = <0 0x17d78400 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0>;
			cell-index = <4>;
			clock-control-debugfs = "true";
			shared-clks = <0 1 0 0 0 0>;
			status = "ok";
			compatible = "qcom,csid-lite680_110";
		};

		sdhc2_opp_table: sdhc2-opp-table {
			compatible = "operating-points-v2";

			opp-100000000 {
				opp-peak-kBps = <0x27100 0x186a0>;
				opp-hz = <0 0x5f5e100>;
				opp-avg-kBps = <0xc350 0>;
			};

			opp-202000000 {
				opp-peak-kBps = <0x30d40 0x1d4c0>;
				opp-hz = <0 0xc0a4680>;
				opp-avg-kBps = <0x19640 0>;
			};
		};

		wsa2_core_clk {
			qcom,codec-lpass-clk-id = <&L3E>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <12>;
			compatible = "qcom,audio-ref-clk";
		};

		tpdm_qm: tpdm@109d0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x109d0000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-qm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,msm-adsprpc-mem {
			memory-region = <&adsp_mem_heap>;
			restrict-access;
			compatible = "qcom,msm-adsprpc-mem-region";
		};

		cti0: cti@10c2a000 {
			clock-names = "apb_pclk";
			reg = <0x10c2a000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,ife0@ac62000 {
			src-clock-name = "ife_0_clk_src";
			clock-names = "ife_0_fast_ahb", "ife_0_clk_src", "ife_0_clk", "cam_cc_cpas_ife_0_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ife", "cam_camnoc", "rt_wrapper";
			cam_hw_pid = <16 28 20 8>;
			reg = <0xac62000 0xf000 0xac19000 0x9000 0xac62000 0x64000>;
			ife0-supply = <&cam_cc_ife_0_gdsc>;
			clocks = <0x27 0x35 0x27 0x33 0x27 0x32 0x27 0xf>;
			interrupts = <0x0 0x1d1 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "ife";
			clock-rates-option = <0x2367b880>;
			regulator-names = "gdsc", "ife0";
			reg-cam-base = <0x62000 0x19000 0x62000>;
			clock-rates = <0 0x19bfcc00 0 0 0 0x2367b880 0 0 0 0x283baec0 0 0 0 0x2b5523c0 0 0 0 0x2b5523c0 0 0>;
			cell-index = <0>;
			clock-control-debugfs = "true";
			clock-names-option = "ife_dsp_clk";
			ubwc-static-cfg = <0x1026 0x1036>;
			status = "ok";
			clocks-option = <0x27 0x34>;
			compatible = "qcom,vfe680_110";
		};

		qcom,ife-lite1@acca000 {
			src-clock-name = "ife_lite_clk_src";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "ife-lite";
			cam_hw_pid = <1>;
			reg = <0xacca000 0x2800>;
			clocks = <0x27 0x3e 0x27 0x42 0x27 0x41 0x27 0x40 0x27 0x3f 0x27 0x12>;
			interrupts = <0x0 0x168 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "ife-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xca000>;
			clock-rates = <0 0 0 0x17d78400 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0>;
			cell-index = <4>;
			clock-control-debugfs = "true";
			shared-clks = <0 0 0 1 0 0>;
			status = "ok";
			compatible = "qcom,vfe-lite680_110";
		};

		samsung,qcom-hw_param {
			status = "okay";
			compatible = "samsung,qcom-hw_param";
		};

		tpdm_vsense: tpdm@10840000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10840000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-vsense";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		thermal_zones: thermal-zones {

			sub1_scg_fr2_cc {
				polling-delay-passive = <0>;
				thermal-sensors = <93 56>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350c-bcl-lvl1 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4da 6>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					c-bcl-lvl1 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_cpu_6_7 {
						trip = <0x4ee>;
						cooling-device = <0x41e 1 1>;
					};

					vph_nr1 {
						trip = <0x4ee>;
						cooling-device = <126 9 9>;
					};

					vph_lte1 {
						trip = <0x4ee>;
						cooling-device = <124 10 10>;
					};

					vph_nr1_scg {
						trip = <0x4ee>;
						cooling-device = <125 10 10>;
					};

					vph_gpu1 {
						trip = <0x4ee>;
						cooling-device = <106 4 4>;
					};

					vph_cdsp1 {
						trip = <0x4ee>;
						cooling-device = <118 4 4>;
					};
				};
			};

			pm8350c-bcl-lvl0 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4da 5>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					c-bcl-lvl0 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_gpu0 {
						trip = <0x4ed>;
						cooling-device = <106 2 2>;
					};

					vph_cdsp0 {
						trip = <0x4ed>;
						cooling-device = <118 2 2>;
					};

					vph_nr0_scg {
						trip = <0x4ed>;
						cooling-device = <125 3 3>;
					};

					vph_lte0 {
						trip = <0x4ed>;
						cooling-device = <124 8 8>;
					};

					vph_nr0 {
						trip = <0x4ed>;
						cooling-device = <126 6 6>;
					};

					vph_cpu_5 {
						trip = <0x4ed>;
						cooling-device = <96 1 1>;
					};
				};
			};

			video {
				polling-delay-passive = <0>;
				thermal-sensors = <108 8>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 325>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pmr735a_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e4>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			pm8450_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e6>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8450_apc1 {
						trip = <0x4f0>;
						cooling-device = <0x41d 1 1>;
					};

					pm8450_cpu7_freq {
						trip = <0x4f0>;
						cooling-device = <28 15 0xffffffff>;
					};

					pm8450_cpu4_freq {
						trip = <0x4f0>;
						cooling-device = <25 15 0xffffffff>;
					};
				};
			};

			pm8350c_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4d9>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8350c_nr {
						trip = <0x4f2>;
						cooling-device = <125 255 255>;
					};

					pm8350c_lte {
						trip = <0x4f2>;
						cooling-device = <124 255 255>;
					};

					pm8350c_nsp {
						trip = <0x4f2>;
						cooling-device = <118 5 0xffffffff>;
					};
				};
			};

			wlc-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 843>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 47>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 2>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu1_emerg: cpu1-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <111>;
						cooling-device = <112 1 1>;
					};
				};
			};

			mmw_pa1 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 26>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-4 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 9>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu6_emerg0: cpu6-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu14_cdev {
						trip = <98>;
						cooling-device = <99 1 1>;
					};
				};
			};

			skin-msm-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 324>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 1>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			isense_trim {
				polling-delay-passive = <0>;
				thermal-sensors = <93 130>;
				polling-delay = <0>;

				trips {

					isense_trim_trip: isense-trim-config {
						hysteresis = <1>;
						temperature = <2>;
						type = "passive";
					};
				};

				cooling-maps {

					gold_cdev {
						trip = <&isense_trim_trip>;
						cooling-device = <25 15 15>;
					};

					gold_plus_cdev {
						trip = <&isense_trim_trip>;
						cooling-device = <28 15 15>;
					};

					cdsp_hw_cdev {
						trip = <&isense_trim_trip>;
						cooling-device = <139 1 1>;
					};
				};
			};

			mmw2 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 48>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 12>;
				polling-delay = <0>;

				trips {

					mdmss2_config1: mdmss2-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss2_config0: mdmss2-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <&mdmss2_config0>;
						cooling-device = <126 6 6>;
					};

					nr_scg_cdev0 {
						trip = <&mdmss2_config0>;
						cooling-device = <125 10 10>;
					};

					nr_cdev2 {
						trip = <&mdmss2_config1>;
						cooling-device = <126 255 255>;
					};

					lte_cdev2 {
						trip = <&mdmss2_config1>;
						cooling-device = <124 255 255>;
					};

					lte_cdev0 {
						trip = <&mdmss2_config0>;
						cooling-device = <124 8 8>;
					};
				};
			};

			cpuss-3 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 4>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4d5>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};

				cooling-maps {

					pm8350_apc1 {
						trip = <0x4f1>;
						cooling-device = <0x41d 1 1>;
					};

					pm8350_cpu4_freq {
						trip = <0x4f1>;
						cooling-device = <25 15 0xffffffff>;
					};

					pm8350_gpu {
						trip = <0x4f1>;
						cooling-device = <106 7 0xffffffff>;
					};

					pm8350_cpu7_freq {
						trip = <0x4f1>;
						cooling-device = <28 15 0xffffffff>;
					};
				};
			};

			mmw3 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 49>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-bcl-lvl2 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e2 7>;
				polling-delay = <0>;

				trips {

					thermal-hal-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					b-bcl-lvl2 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_gpu2 {
						trip = <0x4ec>;
						cooling-device = <106 9 9>;
					};

					vbat_cdsp2 {
						trip = <0x4ec>;
						cooling-device = <118 5 0xffffffff>;
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay-passive = <0>;
				thermal-sensors = <93 55>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-1 {
				polling-delay-passive = <10>;
				thermal-sensors = <108 6>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					nspss_1_config: junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <119>;
						cooling-device = <118 0xffffffff 0xffffffff>;
					};
				};
			};

			gpuss-0 {
				polling-delay-passive = <10>;
				thermal-sensors = <94 14>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					gpu1_tj_cfg: tj_cfg {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu0_cdev {
						trip = <105>;
						cooling-device = <106 0 0xffffffff>;
					};
				};
			};

			pm8350c-bcl-lvl2 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4da 7>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					c-bcl-lvl2 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vph_gpu2 {
						trip = <0x4ef>;
						cooling-device = <106 9 9>;
					};

					vph_cdsp2 {
						trip = <0x4ef>;
						cooling-device = <118 5 0xffffffff>;
					};
				};
			};

			sdr-mmw-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <93 29>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 8>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu5_emerg1: cpu5-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <97>;
						cooling-device = <96 1 1>;
					};
				};
			};

			camera-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 15>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 13>;
				polling-delay = <0>;

				trips {

					mdmss3_config1: mdmss3-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss3_config0: mdmss3-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <&mdmss3_config0>;
						cooling-device = <126 6 6>;
					};

					nr_scg_cdev0 {
						trip = <&mdmss3_config0>;
						cooling-device = <125 10 10>;
					};

					nr_cdev2 {
						trip = <&mdmss3_config1>;
						cooling-device = <126 255 255>;
					};

					lte_cdev2 {
						trip = <&mdmss3_config1>;
						cooling-device = <124 255 255>;
					};

					lte_cdev0 {
						trip = <&mdmss3_config0>;
						cooling-device = <124 8 8>;
					};
				};
			};

			sdr0 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 38>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa {
				polling-delay-passive = <0>;
				thermal-sensors = <93 0>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			conn-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 839>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1-modem-cfg {
				polling-delay-passive = <0>;
				thermal-sensors = <93 51>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			rear-cam-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 327>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-8 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 13>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu7_emerg2: cpu7-emerg2-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu18_cdev {
						trip = <104>;
						cooling-device = <102 1 1>;
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay-passive = <0>;
				thermal-sensors = <93 54>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-ibat-lvl0 {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e2 0>;
				polling-delay = <0>;

				trips {

					ibat-lvl0 {
						hysteresis = <&qupv3_se0_spi_active>;
						temperature = <0x2328>;
						type = "passive";
					};
				};
			};

			pm8350b-bcl-lvl1 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e2 6>;
				polling-delay = <0>;

				trips {

					thermal-hal-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					b-bcl-lvl1 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_nr1_scg {
						trip = <0x4eb>;
						cooling-device = <125 10 10>;
					};

					vbat_lte1 {
						trip = <0x4eb>;
						cooling-device = <124 10 10>;
					};

					vbat_nr1 {
						trip = <0x4eb>;
						cooling-device = <126 9 9>;
					};

					vbat_cpu_6_7 {
						trip = <0x4eb>;
						cooling-device = <0x41e 1 1>;
					};

					vbat_gpu1 {
						trip = <0x4eb>;
						cooling-device = <106 4 4>;
					};

					vbat_cdsp1 {
						trip = <0x4eb>;
						cooling-device = <118 4 4>;
					};
				};
			};

			cpu-0-2 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 3>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu2_emerg: cpu2-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <113>;
						cooling-device = <114 1 1>;
					};
				};
			};

			cpuss-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 2>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-5 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 10>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu6_emerg1: cpu6-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu15_cdev {
						trip = <100>;
						cooling-device = <99 1 1>;
					};
				};
			};

			pm8350b-bcl-lvl0 {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e2 5>;
				polling-delay = <0>;

				trips {

					thermal-hal-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					b-bcl-lvl0 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					vbat_nr0_scg {
						trip = <0x4ea>;
						cooling-device = <125 3 3>;
					};

					vbat_cpu_5 {
						trip = <0x4ea>;
						cooling-device = <96 1 1>;
					};

					vbat_nr0 {
						trip = <0x4ea>;
						cooling-device = <126 6 6>;
					};

					vbat_gpu0 {
						trip = <0x4ea>;
						cooling-device = <106 2 2>;
					};

					vbat_lte0 {
						trip = <0x4ea>;
						cooling-device = <124 8 8>;
					};

					vbat_cdsp0 {
						trip = <0x4ea>;
						cooling-device = <118 2 2>;
					};
				};
			};

			cpuss-2 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 3>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-3 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 4>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu3_emerg: cpu3-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <115>;
						cooling-device = <116 1 1>;
					};
				};
			};

			cpu-1-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 6>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu4_emerg1: cpu4-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			camera-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 14>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			xo-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 68>;
				polling-delay = <0>;

				trips {

					display-test-config2 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					display-test-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					display-test-config4 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					xo-config0 {
						hysteresis = <0x1f40>;
						temperature = <0x130b0>;
						type = "passive";
					};

					xo-config1 {
						hysteresis = <0x2710>;
						temperature = <0x13880>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					display-test-config3 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cdsp_cdev {
						trip = <0x4f3>;
						cooling-device = <118 5 0xffffffff>;
					};

					apc1_cdev {
						trip = <0x4f3>;
						cooling-device = <0x41d 1 1>;
					};

					lte_cdev {
						trip = <0x4f4>;
						cooling-device = <124 255 255>;
					};

					cpu5_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x423 1 1>;
					};

					display_cdev1 {
						trip = <0x4f5>;
						cooling-device = <0x439 1 1>;
					};

					gpu_cdev {
						trip = <0x4f3>;
						cooling-device = <106 7 0xffffffff>;
					};

					cpu6_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x424 1 1>;
					};

					display_cdev3 {
						trip = <0x4f7>;
						cooling-device = <0x439 3 3>;
					};

					cpu7_hot_cdev {
						trip = <0x4f4>;
						cooling-device = <0x425 1 1>;
					};

					display_cdev4 {
						trip = <0x4f8>;
						cooling-device = <0x439 4 4>;
					};

					cpu4_freq_cdev {
						trip = <0x4f3>;
						cooling-device = <25 15 0xffffffff>;
					};

					cpu7_freq_cdev {
						trip = <0x4f3>;
						cooling-device = <28 15 0xffffffff>;
					};

					display_cdev2 {
						trip = <0x4f6>;
						cooling-device = <0x439 2 2>;
					};

					nr_cdev {
						trip = <0x4f4>;
						cooling-device = <125 255 255>;
					};
				};
			};

			sdr1-pa {
				polling-delay-passive = <0>;
				thermal-sensors = <93 39>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay-passive = <0>;
				thermal-sensors = <93 53>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			wpc-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 331>;
				thermal-governor = "user_space";
				polling-delay = <0>;

				trips {

					active-config0 {
						hysteresis = <0x2710>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			gpuss-1 {
				polling-delay-passive = <10>;
				thermal-sensors = <94 15>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					gpu1_tj_cfg: tj_cfg {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						type = "passive";
					};
				};

				cooling-maps {

					gpu1_cdev {
						trip = <107>;
						cooling-device = <106 0 0xffffffff>;
					};
				};
			};

			mmw_pa3 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 28>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b-ibat-lvl1 {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e2 1>;
				polling-delay = <0>;

				trips {

					ibat-lvl1 {
						hysteresis = <&qupv3_se0_spi_active>;
						temperature = <0x2710>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 45>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			hot-pock-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 326>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mx-pe {
				polling-delay-passive = <0>;
				thermal-sensors = <&mx_pe>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					mx_pe_config3: mx-pe-config3 {
						hysteresis = <1>;
						temperature = <3>;
						type = "passive";
					};

					mx_pe_config2: mx-pe-config2 {
						hysteresis = <1>;
						temperature = <2>;
						type = "passive";
					};

					mx_pe_config1: mx-pe-config1 {
						hysteresis = <1>;
						temperature = <1>;
						type = "passive";
					};
				};

				cooling-maps {

					cdsp_cdev0 {
						trip = <&mx_pe_config1>;
						cooling-device = <118 1 1>;
					};

					nr_scg_cdev0 {
						trip = <&mx_pe_config3>;
						cooling-device = <125 10 10>;
					};

					lte_cdev0 {
						trip = <&mx_pe_config3>;
						cooling-device = <124 10 10>;
					};

					gpu_cdev0 {
						trip = <&mx_pe_config2>;
						cooling-device = <106 1 1>;
					};
				};
			};

			aoss-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 0>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-2 {
				polling-delay-passive = <10>;
				thermal-sensors = <108 7>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					nspss_1_config: junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <120>;
						cooling-device = <118 0xffffffff 0xffffffff>;
					};
				};
			};

			socd {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e3>;
				polling-delay = <0>;

				trips {

					thermal-hal-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					thermal-engine-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};

					socd-trip {
						hysteresis = <0>;
						temperature = <100>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 11>;
				polling-delay = <0>;

				trips {

					mdmss1_config0: mdmss1-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					mdmss1_config1: mdmss1-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <128>;
						cooling-device = <126 6 6>;
					};

					nr_scg_cdev0 {
						trip = <128>;
						cooling-device = <125 10 10>;
					};

					nr_cdev2 {
						trip = <&mdmss1_config1>;
						cooling-device = <126 255 255>;
					};

					lte_cdev2 {
						trip = <&mdmss1_config1>;
						cooling-device = <124 255 255>;
					};

					lte_cdev0 {
						trip = <128>;
						cooling-device = <124 8 8>;
					};
				};
			};

			mmw0 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 46>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			usb-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 325>;
				thermal-governor = "user_space";
				polling-delay = <0>;

				trips {

					active-config0 {
						hysteresis = <0x2710>;
						temperature = <0x14c08>;
						type = "passive";
					};
				};
			};

			bcl-warn {
				polling-delay-passive = <0>;
				thermal-sensors = <93 31>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-0 {
				polling-delay-passive = <10>;
				thermal-sensors = <108 5>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					nspss_1_config: junction-config {
						hysteresis = <0x1388>;
						temperature = <0x17318>;
						type = "passive";
					};
				};

				cooling-maps {

					nsp_cdev {
						trip = <117>;
						cooling-device = <118 0xffffffff 0xffffffff>;
					};
				};
			};

			cpu-1-7 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 12>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu7_emerg1: cpu7-emerg1-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu17_cdev {
						trip = <103>;
						cooling-device = <102 1 1>;
					};
				};
			};

			mdmss-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 10>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					mdmss0_config0: mdmss0-config0 {
						hysteresis = <0xbb8>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss0_config1: mdmss0-config1 {
						hysteresis = <0xbb8>;
						temperature = <0x19a28>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					nr_cdev0 {
						trip = <123>;
						cooling-device = <126 6 6>;
					};

					nr_scg_cdev0 {
						trip = <123>;
						cooling-device = <125 10 10>;
					};

					nr_cdev2 {
						trip = <127>;
						cooling-device = <126 255 255>;
					};

					lte_cdev2 {
						trip = <127>;
						cooling-device = <124 255 255>;
					};

					lte_cdev0 {
						trip = <123>;
						cooling-device = <124 8 8>;
					};
				};
			};

			mmw_pa2 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 27>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pmr735b_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e5>;
				thermal-governor = "step_wise";
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			sub1-lte-cc {
				polling-delay-passive = <0>;
				thermal-sensors = <93 52>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 7>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu5_emerg0: cpu5-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <95>;
						cooling-device = <96 1 1>;
					};
				};
			};

			cpu-1-6 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 11>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu7_emerg0: cpu7-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu16_cdev {
						trip = <101>;
						cooling-device = <102 1 1>;
					};
				};
			};

			mmw-ific0 {
				polling-delay-passive = <0>;
				thermal-sensors = <93 50>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			tof-therm {
				polling-delay-passive = <0>;
				thermal-sensors = <0x4e9 328>;
				polling-delay = <0>;
				status = "disabled";

				trips {

					active-config1 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					active-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			qcom_ddr_dcvs_hw: ddr {
				polling-delay-passive = <10>;
				thermal-sensors = <108 9>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					ddr_config0: ddr0-config {
						hysteresis = <0x1388>;
						temperature = <0x15f90>;
						type = "passive";
					};
				};

				cooling-maps {

					ddr_cdev {
						trip = <121>;
						cooling-device = <122 1 1>;
					};

					gold_cdev {
						trip = <121>;
						cooling-device = <25 0xffffffff 0xffffffff>;
					};

					gold_plus_cdev {
						trip = <121>;
						cooling-device = <28 0xffffffff 0xffffffff>;
					};
				};
			};

			cpuss-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 1>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <108 1>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					cpu0_emerg: cpu0-emerg-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <109>;
						cooling-device = <110 1 1>;
					};
				};
			};

			aoss-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 0>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0-pa {
				polling-delay-passive = <0>;
				thermal-sensors = <93 32>;
				polling-delay = <0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm8350b_tz {
				polling-delay-passive = <100>;
				thermal-sensors = <0x4e1>;
				polling-delay = <0>;

				trips {

					trip2 {
						hysteresis = <0>;
						temperature = <0x23668>;
						type = "passive";
					};

					trip0 {
						hysteresis = <0>;
						temperature = <0x15f90>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay-passive = <0>;
				thermal-sensors = <94 5>;
				polling-delay = <0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					cpu4_emerg0: cpu4-emerg0-cfg {
						hysteresis = <0x2710>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <&ssc_cti0_q6>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		dai_sec_auxpcm: qcom,msm-sec-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "secondary";
		};

		mini_dump_node {
			compatible = "qcom,minidump";
		};

		ssc_cti_noc: cti@10b2e000 {
			clock-names = "apb_pclk";
			reg = <0x10b2e000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-ssc_cti_noc";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se7_2uart: qcom,qup_uart@99c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			reg = <0x99c000 0x4000>;
			pinctrl-1 = <&qupv3_se7_2uart_sleep>;
			clocks = <0x24 0x64 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x260 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se7_2uart_active>;
			pinctrl-names = "default", "sleep";
			status = "disabled";
			compatible = "qcom,msm-geni-console";
		};

		lpass_lpi_cti: cti@10b41000 {
			clock-names = "apb_pclk";
			reg = <0x10b41000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tlmm-vm-mem-access {
			qcom,master;
			tlmm-vm-gpio-list = <365 366 367 368 301 305 387 388 317 318 319 320 321 322>;
			compatible = "qcom,tlmm-vm-mem-access";
		};

		cam_cc_ife_0_gdsc: qcom,gdsc@adf1004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf1004 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_ife_0_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		tpdm_tmess_0: tpdm@10cc1000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10cc1000 0x1000>;
			atid = <85>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-tmess-0";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		cti1: cti@10c2b000 {
			clock-names = "apb_pclk";
			reg = <0x10c2b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cti1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		self_display_FAB_AMB623ZF01_dtsi {
			samsung,self_dispaly_on_revA = <0x29010000 1008 0x5a5a2901 0 0x5760910 0x112901 0 0x3f0a5a5>;
			samsung,self_mask_setting_pre_revA = <0x29010000 1008 0x5a5a2901 0x2200 0x27a0029 0x1000001 0x27510>;
			samsung,self_dclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dispaly_off_revA = <0x29010000 1008 0x5a5a2901 0 0x37d0000 0x29010000 899 0x2901 0 0x3770000 0x29010000 896 0x2901 0 0x3810000 0x29010000 645 0x290100 5 0x76091000 0x290100 2 0x75012901 0 0x3f0a5a5>;
			label = "self_display_FAB_AMB623ZF01_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 1020 0x5a5a2901 0 0x107a2108 0xdc08dd08 0xde08df09 0x10000000 0x290100 10 0xbf0007ff 0x1000 0x2901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00];
			samsung,self_icon_setting_pre_revA = [29 01 00 00 22 00 03 83 00 00 29 01 00 00 00 00 02 75 08];
			samsung,self_mask_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 00 00 01 2b 07 b0 08 db 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_partial_hlpm_scan_set_revA = <0x29010000 1008 0x5a5a2901 0 0x1185330b 0xf0f0000 0 0 0x2901 0 0x3f0a5a5>;
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 22 00 0b 81 00 03 0a 0a de 00 1e 03 00 00 29 01 00 00 00 00 02 78 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 01 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 01];
			samsung,self_dclock_on_revA = <0x29010000 1008 0x5a5a2901 0 0x2750029 0x1000000 0x248000 0x3020f01 0x2c019001 0xf4019001 0x2c02f402 0xf401f400 0xc80164ff 0xffffff00 0 0x2901 0 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 b0 27 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 15 00 02 7a 00 29 01 00 00 01 00 02 75 10 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00];
			samsung,self_dclock_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_dclock_setting_pre_revA = [29 01 00 00 00 00 03 80 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 02];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mask_crc_pass_data = [5e d9];
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 77 00 00 29 01 00 00 22 00 03 81 00 00 29 01 00 00 01 00 02 75 01];
			samsung,self_mask_on_factory_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0c 7a 21 08 dc 08 dd 08 de 08 df 09 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_dclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 80 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_icon_setting_post_revA = [29 01 00 00 00 00 02 75 01];
			samsung,self_icon_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0f 83 00 11 02 00 02 00 01 00 01 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_pre2_revA = <0x29010000 927 0xa5a52901 0 0x3f05a5a 0x29010000 0x10003fc 0x5a5a2901 0 0x2750129 0x1000000 0x107a21 0x1f40233 0x8dc08dd 0x910ffff 0xffff2901 0 0x3fca5a5 0x29010000 1008 0xa5a52901 0 0x39f5a5a>;
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 25 77 00 03 02 00 02 00 00 00 38 13 38 13 38 13 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 07 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 4f 7d 00 03 00 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 44 44 1c cc c3 44 44 1c cc c3 44 44 1c cc c3 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
		};

		samsung,pstore_pmsg {
			memory-region = <0x576>;
			reg = <8 0x900000 0 0x200000>;
			sec,use-partial_reserved_mem;
			#size-cells = <2>;
			status = "okay";
			#address-cells = <2>;
			compatible = "samsung,pstore_pmsg";
		};

		tpdm_mm: tpdm@10c08000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c08000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-mm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		cpu0: cti@12010000 {
			clock-names = "apb_pclk";
			reg = <0x12010000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se14_i2c: i2c@a98000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa98000 0x4000>;
			pinctrl-1 = <&qupv3_se14_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x74 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x16b 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se14_i2c_active>;
			dmas = <228 0 6 3 64 0 228 1 6 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			wacom@56 {
				wacom,fw_path = "wez01_q4.bin";
				wacom,support_set_display_mode;
				wacom,irq-gpio = <60 51 0>;
				wacom,max_tilt = <63 63>;
				reg = <86>;
				wacom_avdd-supply = <0x568>;
				wacom,max_pressure = <0xfff>;
				wacom,max_height = <&qupv3_se14_spi_sleep>;
				wacom,bringup = <0>;
				wacom,support_cover_noti;
				wacom,invert = <1 0 1>;
				pinctrl-0 = <0x567>;
				enable_sysinput_enabled;
				pinctrl-names = "default";
				wacom,module_ver = <2>;
				wacom,support_garage_open_test = <0>;
				wacom,regulator_boot_on;
				status = "okay";
				wacom,origin = <0 0>;
				wacom,fwe-gpio = <60 54 0>;
				wacom,boot_addr = <9>;
				wacom,support_aop_mode = "1";
				compatible = "wacom,w90xx";

				wacom_elec2 {
					rxy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yy_spec_self = <0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5dc0 0 0x5fb4 0 0x5dc0 0 0x4268 0 0x3e80 0 0x3e80 0 0x3e80 0 0x3e80 0 0x3e80 0 0x4268 0 0x4268>;
					ryy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					dryx_spec_edg = <0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770>;
					xy_ref = <0 308 0 396 0 351 0 322 0 325 0 326 0 328 0 350 0 375 0 356 0 320 0 308 0 321 0 324 0 329 0 323 0 377 0 352 0 345 0 349 0 385 0 450 0 408>;
					shift_value = <4>;
					drxy_spec = <0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10>;
					ryx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yx_ref = <0 361 0 374 0 231 0 255 0 217 0 323 0 297 0 314 0 425 0 458 0 445 0 326 0 240 0 269 0 232 0 232 0 262 0 392 0 380>;
					xx_spec = <0 0xe11 0 0xe10 0 0xbac 0 0xbaa 0 0xb80 0 0xb89 0 0xbcb 0 0xbce 0 0xbeb 0 0xbeb 0 0xc0d 0 0xc0d 0 0xb4f 0 0xb48 0 0xacc 0 0xacc 0 0xb12 0 0xb42 0 0xb41 0 0xb06 0 0xb1a 0 0xed3 0 0xed5>;
					max_channel = <23 19>;
					xx_ref = <0 0xa58 0 0xa57 0 0x895 0 0x894 0 0x875 0 0x87b 0 0x8ac 0 0x8ae 0 0x8c3 0 0x8c3 0 0x8dc 0 0x8dc 0 0x850 0 0x84b 0 0x7f0 0 0x7f0 0 0x824 0 0x847 0 0x846 0 0x81b 0 0x82a 0 0xae7 0 0xae8>;
					drxx_spec = <0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10>;
					yy_ref = <0 0xf7c 0 0xf79 0 0xb80 0 0xa8a 0 0xa8a 0 0xa2c 0 0xa2e 0 0x9bc 0 0x1206 0 0x120c 0 0x11f1 0 0x8a6 0 0x83a 0 0x839 0 0x7d0 0 0x7ce 0 0x89e 0 0xc39 0 0xc3b>;
					dryy_spec = <0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10>;
					xy_spec = <0 419 0 538 0 477 0 438 0 442 0 443 0 446 0 477 0 510 0 485 0 435 0 419 0 436 0 441 0 447 0 440 0 512 0 479 0 469 0 475 0 523 0 613 0 555>;
					dryx_spec = <0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xe10 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xe10 0 0xe10>;
					spec_ver = <5 1>;
					xy_ref_edg = <0 275 0 367 0 296 0 306 0 305 0 308 0 310 0 312 0 319 0 332 0 295 0 260 0 210 0 209 0 204 0 209 0 211 0 218 0 215 0 224 0 235 0 357 0 319>;
					yx_ref_edg = <0 339 0 359 0 223 0 181 0 184 0 162 0 190 0 272 0 381 0 386 0 400 0 285 0 161 0 228 0 190 0 219 0 182 0 378 0 346>;
					xx_spec_self = <0 0x55f0 0 0x59d8 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x59d8 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0>;
					drxy_spec_edg = <0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770 0 0x1770>;
					yy_spec = <0 0x1510 0 0x150a 0 0xfa4 0 0xe55 0 0xe55 0 0xdd6 0 0xdd8 0 0xd3d 0 0x1884 0 0x188b 0 0x1867 0 0xbc3 0 0xb30 0 0xb2f 0 0xa9f 0 0xa9e 0 0xbb8 0 0x10a0 0 0x10a2>;
					yx_spec = <0 491 0 509 0 314 0 347 0 296 0 439 0 404 0 427 0 578 0 623 0 605 0 443 0 326 0 366 0 316 0 316 0 357 0 534 0 516>;
					rxx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
				};

				wacom_elec1 {
					rxy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yy_spec_self = <0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5528 0 0x5fb4 0 0x5460 0 0x2904 0 0x2648 0 0x2648 0 0x2648 0 0x2710 0 0x2648 0 0x2648 0 0x2a94>;
					ryy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					dryx_spec_edg = <0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c>;
					xy_ref = <0 0x547 0 0x575 0 0x557 0 0x541 0 0x54b 0 0x538 0 0x525 0 0x516 0 0x4f7 0 0x4f0 0 0x560 0 941 0 0x4a9 0 0x483 0 0x49a 0 0x4d1 0 0x507 0 0x540 0 0x462 0 0x49e 0 0x4af 0 0x53b 0 0x56b>;
					shift_value = <4>;
					drxy_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					ryx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yx_ref = <0 0x56c 0 0x544 0 0x557 0 0x52d 0 0x53a 0 0x4fd 0 0x561 0 0x55f 0 0x44f 0 0x42b 0 0x4a2 0 213 0 102 0 160 0 100 0 117 0 100 0 203 0 182>;
					xx_spec = <0 0xf4b 0 0xf46 0 0xc3a 0 0xc38 0 0xc44 0 0xc46 0 0xc0d 0 0xc05 0 0xbdf 0 0xbd8 0 0xaee 0 0x9ca 0 0xbf0 0 0xbff 0 0xbfe 0 0xbd3 0 0xc37 0 0xc35 0 0xb69 0 0xba6 0 0xbb7 0 0xef3 0 0xef3>;
					max_channel = <23 19>;
					xx_ref = <0 0xb15 0 0xb12 0 0x8dc 0 0x8db 0 0x8e4 0 0x8e5 0 0x8bb 0 0x8b6 0 0x89a 0 0x895 0 0x7eb 0 0x718 0 0x8a7 0 0x8b1 0 0x8b1 0 0x892 0 0x8da 0 0x8d9 0 0x845 0 0x871 0 0x87d 0 0xad5 0 0xad6>;
					drxx_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					yy_ref = <0 0xa2b 0 0xa28 0 0x7d4 0 0x7f7 0 0x7f6 0 0x723 0 0x81b 0 0x81c 0 0xf7e 0 0xfb9 0 0xfb4 0 0x440 0 902 0 903 0 909 0 852 0 815 0 0x551 0 0x550>;
					dryy_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					xy_spec = <0 0x748 0 0x788 0 0x75e 0 0x740 0 0x74e 0 0x734 0 0x71a 0 0x705 0 0x6d9 0 0x6d0 0 0x76b 0 0x513 0 0x66e 0 0x63a 0 0x659 0 0x6a5 0 0x6ef 0 0x73f 0 0x60c 0 0x65f 0 0x677 0 0x738 0 0x77a>;
					dryx_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0>;
					spec_ver = <3 1>;
					xy_ref_edg = <0 165 0 203 0 102 0 76 0 76 0 87 0 89 0 78 0 75 0 83 0 100 0 125 0 73 0 74 0 48 0 38 0 56 0 85 0 97 0 97 0 106 0 202 0 174>;
					yx_ref_edg = <0 0x4b5 0 0x49d 0 0x458 0 0x496 0 0x48e 0 0x480 0 0x4ff 0 0x528 0 0x442 0 0x41b 0 0x469 0 189 0 73 0 88 0 81 0 86 0 56 0 196 0 173>;
					xx_spec_self = <0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4>;
					drxy_spec_edg = <0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c>;
					yy_spec = <0 0xe08 0 0xe04 0 0xacd 0 0xafe 0 0xafd 0 0x9d9 0 0xb30 0 0xb31 0 0x1560 0 0x15b3 0 0x15ab 0 0x5dd 0 0x4dd 0 0x4df 0 0x4e6 0 0x498 0 0x465 0 0x756 0 0x754>;
					yx_spec = <0 0x77b 0 0x744 0 0x75f 0 0x725 0 0x737 0 0x6e2 0 0x76c 0 0x769 0 0x5f3 0 0x5c1 0 0x665 0 294 0 141 0 221 0 138 0 162 0 138 0 280 0 250>;
					rxx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
				};

				wacom_elec3 {
					rxy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yy_spec_self = <0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x3a98 0 0x36b0 0 0x36b0 0 0x36b0 0 0x36b0 0 0x36b0 0 0x36b0 0 0x38a4>;
					ryy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					dryx_spec_edg = <0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c>;
					xy_ref = <0 0x5b9 0 0x5eb 0 0x5d4 0 0x5af 0 0x5c6 0 0x591 0 0x568 0 0x552 0 0x537 0 0x534 0 0x5c1 0 997 0 0x4d6 0 0x4be 0 0x4da 0 0x535 0 0x569 0 0x5a9 0 0x4a5 0 0x4db 0 0x4fc 0 0x58f 0 0x5cd>;
					shift_value = <4>;
					drxy_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					ryx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yx_ref = <0 0x5e2 0 0x5bd 0 0x5b6 0 0x5aa 0 0x5b9 0 0x570 0 0x5c3 0 0x5a4 0 0x46b 0 0x448 0 0x4d1 0 206 0 105 0 197 0 121 0 139 0 106 0 221 0 201>;
					xx_spec = <0 0x1002 0 0xfff 0 0xcdc 0 0xcdc 0 0xcfe 0 0xcfc 0 0xc99 0 0xc78 0 0xc62 0 0xc59 0 0xb50 0 0xa34 0 0xc89 0 0xca4 0 0xca6 0 0xc94 0 0xce3 0 0xce4 0 0xbff 0 0xc31 0 0xc43 0 0xf85 0 0xf86>;
					max_channel = <23 19>;
					xx_ref = <0 0xb9a 0 0xb98 0 0x951 0 0x952 0 0x96a 0 0x969 0 0x921 0 0x909 0 0x8f9 0 0x8f3 0 0x833 0 0x765 0 0x916 0 0x929 0 0x92a 0 0x91d 0 0x957 0 0x957 0 0x8b1 0 0x8d6 0 0x8e3 0 0xb3f 0 0xb40>;
					drxx_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					yy_ref = <0 0xa99 0 0xa96 0 0x855 0 0x87a 0 0x87b 0 0x785 0 0x88c 0 0x88b 0 0xe32 0 0xe96 0 0xe91 0 0x600 0 0x620 0 0x620 0 0x5e8 0 0x57e 0 0x629 0 0x911 0 0x912>;
					dryy_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8>;
					xy_spec = <0 0x7e6 0 0x82b 0 0x80a 0 0x7d8 0 0x7f8 0 0x7ae 0 0x776 0 0x757 0 0x732 0 0x72e 0 0x7f0 0 0x560 0 0x6ac 0 0x68b 0 0x6b2 0 0x730 0 0x777 0 0x7cf 0 0x669 0 0x6b3 0 0x6e1 0 0x7ab 0 0x802>;
					dryx_spec = <0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xed8 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0>;
					spec_ver = <4 0>;
					xy_ref_edg = <0 180 0 222 0 104 0 83 0 97 0 105 0 100 0 85 0 85 0 91 0 102 0 125 0 68 0 89 0 90 0 87 0 91 0 98 0 101 0 101 0 105 0 204 0 169>;
					yx_ref_edg = <0 0x506 0 0x4f1 0 0x4aa 0 0x4ec 0 0x4df 0 0x4cd 0 0x546 0 0x572 0 0x463 0 0x433 0 0x494 0 182 0 84 0 95 0 88 0 93 0 63 0 203 0 177>;
					xx_spec_self = <0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4>;
					drxy_spec_edg = <0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c 0 0x189c>;
					yy_spec = <0 0xe9f 0 0xe9c 0 0xb7f 0 0xbb3 0 0xbb4 0 0xa61 0 0xbcc 0 0xbca 0 0x1397 0 0x1420 0 0x1419 0 0x848 0 0x874 0 0x874 0 0x826 0 0x794 0 0x880 0 0xc83 0 0xc84>;
					yx_spec = <0 0x81e 0 0x7eb 0 0x7e1 0 0x7d1 0 0x7e6 0 0x781 0 0x7f3 0 0x7c9 0 0x618 0 0x5e8 0 0x6a6 0 284 0 144 0 271 0 167 0 192 0 146 0 305 0 278>;
					rxx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
				};

				wacom_elec0 {
					rxy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yy_spec_self = <0 0x57e4 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x57e4 0 0x59d8 0 0x57e4 0 0x2ee0 0 0x2ee0 0 0x2ee0 0 0x2ee0 0 0x2ee0 0 0x2ee0 0 0x2ee0 0 0x2ee0>;
					ryy_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					dryx_spec_edg = <0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1d4c 0 0x1d4c 0 0x1d4c 0 0x1d4c 0 0x1d4c 0 0x1d4c 0 0x1d4c>;
					xy_ref = <0 676 0 739 0 685 0 651 0 685 0 688 0 658 0 663 0 644 0 643 0 671 0 523 0 636 0 598 0 597 0 576 0 620 0 623 0 595 0 629 0 626 0 729 0 727>;
					shift_value = <4>;
					drxy_spec = <0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0>;
					ryx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
					yx_ref = <0 696 0 676 0 663 0 661 0 631 0 672 0 735 0 744 0 647 0 583 0 622 0 211 0 117 0 199 0 128 0 147 0 120 0 230 0 208>;
					xx_spec = <0 0xba1 0 0xb9f 0 0x831 0 0x830 0 0x868 0 0x867 0 0x832 0 0x82f 0 0x80a 0 0x806 0 0x7c2 0 0x7b2 0 0x889 0 0x889 0 0x87a 0 0x851 0 0x865 0 0x870 0 0x896 0 0x896 0 0x87f 0 0xb79 0 0xb78>;
					max_channel = <23 19>;
					xx_ref = <0 0x89d 0 0x89c 0 0x611 0 0x611 0 0x63a 0 0x639 0 0x612 0 0x610 0 0x5f5 0 0x5f2 0 0x5bf 0 0x5b3 0 0x652 0 0x652 0 0x648 0 0x629 0 0x638 0 0x640 0 0x65c 0 0x65c 0 0x64b 0 0x87f 0 0x87f>;
					drxx_spec = <0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0>;
					yy_ref = <0 0x7b2 0 0x7b7 0 0x52f 0 0x570 0 0x571 0 0x4f9 0 0x599 0 0x5a3 0 0xce6 0 0xd16 0 0xd11 0 0x483 0 1008 0 1015 0 1006 0 1007 0 1016 0 0x613 0 0x615>;
					dryy_spec = <0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0>;
					xy_spec = <0 913 0 998 0 925 0 879 0 924 0 928 0 889 0 895 0 869 0 867 0 905 0 706 0 858 0 807 0 806 0 778 0 837 0 841 0 803 0 849 0 844 0 984 0 982>;
					dryx_spec = <0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0xfa0 0 0x1194 0 0x1194 0 0x1194 0 0x1194 0 0x1194 0 0x1194 0 0x1194 0 0x1194>;
					spec_ver = <1 1>;
					xy_ref_edg = <0 188 0 229 0 111 0 98 0 107 0 117 0 109 0 96 0 95 0 97 0 103 0 110 0 75 0 92 0 90 0 94 0 101 0 108 0 108 0 107 0 118 0 217 0 183>;
					yx_ref_edg = <0 634 0 624 0 562 0 599 0 601 0 588 0 684 0 719 0 632 0 571 0 611 0 191 0 91 0 104 0 99 0 101 0 76 0 215 0 192>;
					xx_spec_self = <0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5dc0 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4 0 0x5fb4>;
					drxy_spec_edg = <0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964 0 0x1964>;
					yy_spec = <0 0xa64 0 0xa6b 0 0x6ff 0 0x757 0 0x758 0 0x6b6 0 0x78f 0 0x79c 0 0x1169 0 0x11aa 0 0x11a4 0 0x617 0 0x550 0 0x55b 0 0x54e 0 0x550 0 0x55c 0 0x834 0 0x836>;
					yx_spec = <0 939 0 912 0 895 0 892 0 851 0 908 0 992 0 1005 0 873 0 787 0 840 0 306 0 170 0 288 0 186 0 214 0 174 0 333 0 302>;
					rxx_ref = <0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710 0 0x2710>;
				};
			};
		};

		dlmm_cti0: cti@10c09000 {
			clock-names = "apb_pclk";
			reg = <0x10c09000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dlmm_cti0";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se18_i2c: i2c@88c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x88c000 0x4000>;
			qcom,clk-freq-out = <0xf4240>;
			pinctrl-1 = <&qupv3_se18_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7e 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x249 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se18_i2c_active>;
			dmas = <258 0 3 3 64 0 258 1 3 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			qcom,ois@62 {
				gpio-reset = <0>;
				qcom,cam-power-seq-type = "cam_vdig", "cam_vana", "cam_vaf", "cam_v_custom1", "cam_vio", "cam_reset";
				pole-values = <1 0 0 1 0 0>;
				qcom,cam-power-seq-cfg-val = <1 1 1 1 1 1>;
				reg = <98>;
				cam_v_custom1-supply = <&pm8350c_l7>;
				rgltr-min-voltage = <3200000 2800000 1800000 2800000 3200000>;
				gyro-orientation = <16>;
				pinctrl-1 = <0x5c7>;
				gpio-custom1 = <1>;
				gpios = <60 97 0 60 99 0>;
				regulator-names = "cam_vaf", "cam_v_custom1", "cam_vio", "cam_vana", "cam_vdig";
				pinctrl-0 = <0x5c6>;
				slave-addr = <&qupv3_0>;
				cam_vaf-supply = <0x59b>;
				rgltr-cntrl-support;
				cam_vana-supply = <&pm8350c_l9>;
				cell-index = <0>;
				gpio-req-tbl-num = <0 1>;
				rgltr-load-current = <0x1388 0x1388 0x1388 0x1388 0x1388>;
				pinctrl-names = "cam_default", "cam_suspend";
				qcom,cam-power-seq-delay = <1 1 1 1 1 14>;
				cam_vio-supply = <0x5c4>;
				cam_vdig-supply = <0x5c5>;
				rgltr-max-voltage = <3200000 2800000 1800000 2800000 3200000>;
				status = "ok";
				gpio-req-tbl-label = "MCU_RESET0", "MCU_BOOT0";
				gpio-req-tbl-flags = <0 0>;
				compatible = "qcom,ois";
			};
		};

		rx_mclk2_2x_clk {
			qcom,codec-lpass-clk-id = <&pmr735b_l6>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <16>;
			compatible = "qcom,audio-ref-clk";
		};

		qcom,sps {
			qcom,pipe-attr-ee;
			compatible = "qcom,msm-sps-4k";
		};

		tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		disp_cc_mdss_core_int2_gdsc: qcom,gdsc@af0b000 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xaf0b000 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			clocks = <0x24 0x1b>;
			parent-supply = <34>;
			compatible = "qcom,gdsc";
		};

		qcom,csid-lite0@acc6000 {
			src-clock-name = "ife_lite_csid_clk_src";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			reg-names = "csid-lite";
			reg = <0xacc6000 0xa00>;
			clocks = <0x27 0x3e 0x27 0x43 0x27 0x42 0x27 0x41 0x27 0x3f 0x27 0x12>;
			interrupts = <0x0 0x1d4 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "csid-lite";
			regulator-names = "gdsc";
			reg-cam-base = <0xc6000>;
			clock-rates = <0 0x17d78400 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0 0 0x1c9c3800 0 0 0 0>;
			cell-index = <3>;
			clock-control-debugfs = "true";
			shared-clks = <0 1 0 0 0 0>;
			status = "ok";
			compatible = "qcom,csid-lite680_110";
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			interrupt-parent = <0x50f>;
			reg = <0xae96000 1024 0xaf0f000 4 0xae37000 768>;
			label = "dsi-ctrl-1";
			vdda-1p2-supply = <&L10C>;
			clocks = <0x26 0x7 0x26 0x8 0x26 0xa 0x26 0x43 0x26 0x44 0x26 0x39 0x20 0x0>;
			interrupts = <0x5 0x0>;
			frame-threshold-time-us = <&llcc_pmu>;
			cell-index = <1>;
			compatible = "qcom,dsi-ctrl-hw-v2.6";
			qcom,split-link-supported;

			qcom,ctrl-supply-entries {
				#size-cells = <0>;
				#address-cells = <1>;

				qcom,ctrl-supply-entry@0 {
					reg = <0>;
					qcom,supply-disable-load = <0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-enable-load = <0x40d8>;
					qcom,supply-max-voltage = <1304000>;
					qcom,supply-min-voltage = <1200000>;
				};
			};
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			cpu3_pause: cpu3-pause {
				qcom,cpus = <24>;
				#cooling-cells = <2>;
			};

			cpu0_pause: cpu0-pause {
				qcom,cpus = <21>;
				#cooling-cells = <2>;
			};

			pause-cpu0 {
				qcom,cdev-alias = "pause-cpu0";
				qcom,cpus = <21>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <23>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <27>;
			};

			cpu5_pause: cpu5-pause {
				qcom,cpus = <26>;
				#cooling-cells = <2>;
			};

			cpu6_pause: cpu6-pause {
				qcom,cpus = <27>;
				#cooling-cells = <2>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <28>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <26>;
			};

			APC1_pause: apc1-pause {
				qcom,cpus = <26 27 28>;
				#cooling-cells = <2>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <24>;
			};

			cpu_6_7_pause: cpu-6-7-pause {
				qcom,cpus = <27 28>;
				#cooling-cells = <2>;
			};

			cpu7_pause: cpu7-pause {
				qcom,cpus = <28>;
				#cooling-cells = <2>;
			};

			cpu1_pause: cpu1-pause {
				qcom,cpus = <22>;
				#cooling-cells = <2>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <22>;
			};

			cpu2_pause: cpu2-pause {
				qcom,cpus = <23>;
				#cooling-cells = <2>;
			};
		};

		qcom_rng: qrng@10c3000 {
			qcom,no-qrng-config;
			reg = <0x10c3000 0x1000>;
			qcom,no-clock-support;
			compatible = "qcom,msm-rng";
		};

		ddrss_shrm2: cti@10d11000 {
			clock-names = "apb_pclk";
			reg = <0x10d11000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-ddrss_shrm2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		cpu7: cti@12080000 {
			clock-names = "apb_pclk";
			reg = <0x12080000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu7";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tpdm_ddr: tpdm@10d00000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10d00000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-ddr";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
				qcom,msm-dai-q6-dev-id = <0x3001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
				qcom,msm-dai-q6-dev-id = <0x7000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_tx: qcom,msm-dai-q6-proxy-tx {
				qcom,msm-dai-q6-dev-id = <0x2003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
				qcom,msm-dai-q6-dev-id = <0x8002>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
				qcom,msm-dai-q6-dev-id = <0x3005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
				qcom,msm-dai-q6-dev-id = <0x8003>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
				qcom,msm-dai-q6-dev-id = <0x3004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se11_i2c_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se6_spi_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
				qcom,msm-dai-q6-slim-dev-id = <0>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
				qcom,msm-dai-q6-dev-id = <0x8005>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
				qcom,msm-dai-q6-dev-id = <0x7001>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
				qcom,msm-dai-q6-dev-id = <0x8004>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se6_spi_sleep>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
				qcom,msm-dai-q6-dev-id = <0x3000>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
				qcom,msm-dai-q6-dev-id = <&qupv3_se11_i2c_sleep>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			afe_proxy_tx_1: qcom,msm-dai-q6-afe-proxy-tx-1 {
				qcom,msm-dai-q6-dev-id = <&qupv3_se11_spi_active>;
				compatible = "qcom,msm-dai-q6-dev";
			};

			proxy_rx: qcom,msm-dai-q6-proxy-rx {
				qcom,msm-dai-q6-dev-id = <0x2002>;
				compatible = "qcom,msm-dai-q6-dev";
			};
		};

		config_noc: interconnect@1500000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x1500000 0x1c000>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-config_noc";
		};

		qcom,tmecom-qmp-client {
			label = "tmecom";
			mbox-names = "tmecom";
			mboxes = <176 0>;
			depends-on-supply = <&qmp_tme>;
			compatible = "qcom,tmecom-qmp-client";
		};

		cpu1: cti@12020000 {
			clock-names = "apb_pclk";
			reg = <0x12020000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-cpu1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		aoss_qmp: power-controller@c300000 {
			interrupt-parent = <&ipcc_mproc>;
			reg = <0xc300000 1024>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <144 0 0>;
			#clock-cells = <0>;
			#power-domain-cells = <1>;
			compatible = "qcom,waipio-aoss-qmp";
		};

		tmess_cti_4: cti@10cc6000 {
			clock-names = "apb_pclk";
			reg = <0x10cc6000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_4";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-group-num-ports = <1>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-invert-sync = <1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-data-delay = <1>;
			qcom,msm-cpudai-tdm-data-out = <0>;
			qcom,msm-cpudai-tdm-sync-src = <1>;
			qcom,msm-cpudai-tdm-clk-internal = <1>;
			qcom,msm-cpudai-tdm-sync-mode = <1>;
			compatible = "qcom,msm-dai-tdm";

			dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0>;
				compatible = "qcom,msm-dai-q6-tdm";
			};
		};

		afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
			qcom,msm-dai-q6-dev-id = <0x6001>;
			compatible = "qcom,msm-dai-q6-dev";
		};

		compress: qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
		};

		nsp_noc: interconnect@320C0000 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			reg = <0x320c0000 0x10000>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-nsp_noc";
		};

		tpdm_rdpm: tpdm@10c38000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c38000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-rdpm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,ipa_fws {
			qcom,pas-id = <15>;
			qcom,firmware-name = "ipa_fws";
			status = "disabled";
			qcom,pil-force-shutdown;
			compatible = "qcom,pil-tz-generic";
		};

		mc_virt: interconnect@1 {
			qcom,bcm-voters = <168 169>;
			qcom,bcm-voter-names = "hlos", "disp";
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-mc_virt";
		};

		funnel_dl_center: funnel@10c2f000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10c2f000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-dl_center";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@6 {
					reg = <6>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@4 {
					reg = <4>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ipcc_mproc: qcom,ipcc@ed18000 {
			#interrupt-cells = <3>;
			reg = <0xed18000 0x1000>;
			#mbox-cells = <2>;
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			compatible = "qcom,ipcc";
		};

		qcom,smp2p-adsp {
			qcom,local-pid = <0>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x3 0x2 0x1>;
			qcom,smem = <443 429>;
			mboxes = <144 3 2>;
			qcom,remote-pid = <2>;
			compatible = "qcom,smp2p";

			dsps_smp2p_in: slave-kernel {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
			};

			smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "rdbg";
			};

			smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "rdbg";
			};

			dsps_smp2p_out: master-kernel {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "master-kernel";
			};
		};

		qupv3_se3_i2c: i2c@98c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0x98c000 0x4000>;
			pinctrl-1 = <&qupv3_se3_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5c 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25c 0x4>;
			gpios = <60 12 0 60 13 0>;
			qcom,wrapper-core = <&qupv3_0>;
			clock-frequency = <0x61a80>;
			pinctrl-0 = <&qupv3_se3_i2c_active>;
			dmas = <199 0 3 3 64 0 199 1 3 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			s2asl01-limiter-sub@39 {
				reg = <57>;
				limiter,limiter_name = "s2asl01-limiter-sub";
				pinctrl-0 = <0x539>;
				pinctrl-names = "default";
				limiter,sub_bat_enb_gpio = <60 43 0>;
				limiter,sub_bat_det_gpio = <60 121 0>;
				limiter,bat_type = <2>;
				status = "okay";
				compatible = "samsung,s2asl01-limiter";
			};

			sx938x_sub-i2c@28 {
				sx938x_sub,gnrl_ctrl2_reg = <50>;
				sx938x_sub,gnrl_ctrl0_reg = <3>;
				sx938x_sub,proxctrl0_phr_reg = <34>;
				sx938x_sub,proxctrl5_reg = <48>;
				sx938x_sub,afe_param1_phm_reg = <82>;
				interrupt-parent = <60>;
				reg = <40>;
				sx938x_sub,refcorr1_reg = <0>;
				sx938x_sub,usefilter0_reg = <0>;
				sx938x_sub,unknown_sel = <0>;
				sx938x_sub,proxctrl3_reg = <12>;
				sx938x_sub,usefilter3_reg = <0>;
				interrupts = <0x99 0x0 0x0>;
				sx938x_sub,usefilter2_reg = <0>;
				sx938x_sub,gnrl_ctrl1_reg = <0>;
				sx938x_sub,proxctrl1_reg = <32>;
				sx938x_sub,irqcfg_reg = <0>;
				pinctrl-0 = <0x54a>;
				sx938x_sub,irq_enable_reg = <14>;
				sx938x_sub,usefilter1_reg = <0>;
				sx938x_sub,usefilter4_reg = <0>;
				sx938x_sub,proxctrl2_reg = <96>;
				sx938x_sub,afe_param0_phr_reg = <15>;
				sx938x_sub,refcorr0_reg = <0>;
				sx938x_sub,proxctrl0_phm_reg = <10>;
				pinctrl-names = "default";
				sx938x_sub,proxctrl4_reg = <21>;
				sx938x_sub,afe_param1_phr_reg = <54>;
				sx938x_sub,dvdd_vreg_name = "s2mpb02_sub-l12";
				sx938x_sub,nirq-gpio = <60 153 0>;
				status = "okay";
				sx938x_sub,afe_param0_phm_reg = <15>;
				Semtech,reg-num = <24>;
				sx938x_sub,afe_ctrl1_reg = <0>;
				compatible = "sx938x_sub";
			};
		};

		logbuf: qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,dsi-display@0 {
			label = "ss_dsi_panel_PBA_BOOTING_FHD";
		};

		tpdm_actpm: tpdm@13860000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x13860000 0x1000>;
			atid = <66>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-actpm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		gpu_cc_gx_acd_iroot_reset: syscon@3d9958c {
			reg = <0x3d9958c 4>;
			compatible = "syscon";
		};

		modem2_etm0 {
			atid = <39>;
			qcom,inst-id = <11>;
			coresight-name = "coresight-modem2-etm0";
			compatible = "qcom,coresight-remote-etm";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpda_dl_north: tpda@10ac1000 {
			clock-names = "apb_pclk";
			qcom,dsb-elem-size = <2 32>;
			reg-names = "tpda-base";
			reg = <0x10ac1000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,cmb-elem-size = <1 32>;
			arm,primecell-periphid = <0xbb969>;
			qcom,tpda-atid = <97>;
			coresight-name = "coresight-tpda-dl_north";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@2 {
					reg = <2>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_ipa: tpdm@10c22000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10c22000 0x1000>;
			atid = <78>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			status = "disabled";
			coresight-name = "coresight-tpdm-ipa";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		modem_diag: modem_diag {
			atid = <50>;
			qcom,dummy-source;
			coresight-name = "coresight-modem-diag";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		cam_cc_bps_gdsc: qcom,gdsc@adf0004 {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf0004 4>;
			qcom,retain-regs;
			qcom,support-hw-trigger;
			regulator-name = "cam_cc_bps_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		trust_ui_vm: qcom,trust_ui_vm@e50fc000 {
			reg = <0xe50fc000 0x104000>;
			shared-buffers = <85 86>;
			vm_name = "trustedvm";
		};

		samsung,qcom-wdt_core {
			sec,panic_notifier-priority = <0xffff>;
			sec,qcom_wdt_core_dev_name = "hypervisor:qcom,gh-watchdog";
			status = "okay";
			compatible = "samsung,qcom-wdt_core";
		};

		qcom,cci0@ac15000 {
			src-clock-name = "cci_0_clk_src";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-cntl-level = "lowsvs";
			reg-names = "cci";
			reg = <0xac15000 0x1000>;
			pctrl-map-names = "m0", "m1";
			pinctrl-1 = <0x580>;
			clocks = <0x27 0x8 0x27 0x7>;
			interrupts = <0x0 0x1cc 0x1>;
			interrupt-names = "cci0";
			regulator-names = "gdscr";
			reg-cam-base = <0x15000>;
			pinctrl-2 = <0x581>;
			pinctrl-0 = <0x57f>;
			clock-rates = <0x23c3460 0>;
			cell-index = <0>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			pinctrl-3 = <0x582>;
			gdscr-supply = <&cam_cc_titan_top_gdsc>;
			status = "ok";
			pctrl-idx-mapping = <0 1>;
			compatible = "qcom,cci", "simple-bus";

			qcom,cam-sensor3 {
				ois-src = <0x58c>;
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <5>;
				gpio-reset = <1>;
				cam,valid = <1>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x58b>;
				cam,isp = <0>;
				rgltr-min-voltage = <1050000 1800000 2800000 0>;
				pinctrl-1 = <0x593 0x594>;
				clocks = <0x27 0x52>;
				cam,fw_dump = <0>;
				sensor-position-roll = <90>;
				gpios = <60 103 0 60 120 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x591 0x592>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x590>;
				clock-rates = <0x124f800>;
				cam,ois = <1>;
				cell-index = <3>;
				gpio-req-tbl-num = <0 1>;
				actuator-src = <0x58d>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cci-master = <1>;
				cam,fw_write = <0>;
				cam_vio-supply = <0x583>;
				cam_vdig-supply = <0x58f>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1050000 1800000 2800000 0>;
				status = "ok";
				sensor-position-yaw = <180>;
				gpio-no-mux = <0>;
				led-flash-src = <0x58e>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK3", "CAM_RESET3";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_standard_mode {
				hw-tsu-sto = <&qupv3_se1_spi_active>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <&qupv3_se8_spi_sleep>;
				hw-thd-dat = <22>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <6>;
				hw-tlow = <&sleepstate_smp2p_out>;
				hw-thd-sta = <&spss_pas>;
				hw-tbuf = <&qupv3_se8_i2c_sleep>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <&qupv3_se0_spi_sleep>;
			};

			qcom,cam-sensor2 {
				clock-names = "cam_clk";
				clock-cntl-level = "turbo";
				csiphy-sd-index = <0>;
				gpio-reset = <1>;
				cam,valid = <1>;
				sensor-position-pitch = <0>;
				eeprom-src = <0x584>;
				cam,isp = <0>;
				rgltr-min-voltage = <1200000 1800000 2700000 0>;
				pinctrl-1 = <0x589 0x58a>;
				clocks = <0x27 0x4e>;
				cam,fw_dump = <0>;
				sensor-position-roll = <90>;
				gpios = <60 101 0 60 106 0>;
				cam,dual_open = <0>;
				regulator-names = "cam_vdig", "cam_vio", "cam_vana", "cam_clk";
				cam,cal_memory = <2>;
				sensor-mode = <0>;
				cam,companion_chip = <0>;
				pinctrl-0 = <0x587 0x588>;
				cam_clk-supply = <&cam_cc_titan_top_gdsc>;
				rgltr-cntrl-support;
				cam_vana-supply = <0x586>;
				clock-rates = <0x124f800>;
				cam,ois = <0>;
				cell-index = <2>;
				gpio-req-tbl-num = <0 1>;
				cam,upgrade = <0>;
				rgltr-load-current = <0x30d40 0x30d40 0x1388 0>;
				pinctrl-names = "cam_default", "cam_suspend";
				cci-master = <0>;
				cam,fw_write = <0>;
				cam_vio-supply = <0x583>;
				cam_vdig-supply = <0x585>;
				cam,core_voltage = <0>;
				rgltr-max-voltage = <1200000 1800000 2700000 0>;
				status = "ok";
				sensor-position-yaw = <180>;
				gpio-no-mux = <0>;
				cam,read_version = <0>;
				gpio-req-tbl-label = "CAMIF_MCLK1", "CAM_RESET2";
				gpio-req-tbl-flags = <1 0>;
				compatible = "qcom,cam-sensor";
			};

			qcom,i2c_fast_mode {
				hw-tsu-sto = <40>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <40>;
				hw-thd-dat = <22>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <6>;
				hw-tlow = <56>;
				hw-thd-sta = <35>;
				hw-tbuf = <62>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <38>;
			};

			qcom,i2c_custom_mode {
				hw-tsu-sto = <17>;
				hw-scl-stretch-en = <1>;
				hw-tsu-sta = <18>;
				hw-thd-dat = <16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <3>;
				hw-tlow = <22>;
				hw-thd-sta = <15>;
				hw-tbuf = <24>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <16>;
			};

			qcom,eeprom2 {
				reg = <2>;
				rgltr-min-voltage = <1800000>;
				regulator-names = "cam_vio";
				slave-addr = <&spss_pas>;
				rgltr-cntrl-support;
				cell-index = <2>;
				rgltr-load-current = <0x1d4c0>;
				cci-master = <0>;
				cam_vio-supply = <0x583>;
				rgltr-max-voltage = <1800000>;
				status = "ok";
				compatible = "qcom,eeprom";
			};

			qcom,i2c_fast_plus_mode {
				hw-tsu-sto = <17>;
				hw-scl-stretch-en = <0>;
				hw-tsu-sta = <18>;
				hw-thd-dat = <16>;
				cci-clk-src = <0x23c3460>;
				hw-trdhld = <3>;
				hw-tlow = <22>;
				hw-thd-sta = <15>;
				hw-tbuf = <24>;
				status = "ok";
				hw-tsp = <3>;
				hw-thigh = <16>;
			};
		};

		usb_nop_phy: usb_nop_phy {
			compatible = "usb-nop-xceiv";
		};

		gem_noc: interconnect@19100000 {
			qcom,bcm-voters = <168 169>;
			qcom,bcm-voter-names = "hlos", "disp";
			reg = <0x19100000 0xbb800>;
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-gem_noc";
		};

		samsung,qcom-debug_partition {
			sec,part_table = <0 0x1000 0x1000 0x1000 0x2000 0x1000 0x3000 0x1000 0x4000 0xa000 0xe000 0x1000 0xf000 0x80000 0x8f000 0x1000 0x90000 0x3000 0x93000 0x1000 0x94000 0x1000 0x95000 0x1000 0xfe000 0x2000 0x100000 0x200000 0x300000 0x200000 0x500000 0x300000>;
			sec,bdev_path = "PARTUUID=a17d0ddb-cec4-4a80-9e22-7d43fec26358";
			status = "okay";
			compatible = "samsung,qcom-debug_partition";
		};

		replicator_swao: replicator@10b06000 {
			clock-names = "apb_pclk";
			reg-names = "replicator-base";
			reg = <0x10b06000 0x1000>;
			clocks = <&aoss_qmp>;
			qcom,replicator-loses-context;
			arm,primecell-periphid = <0xbb909>;
			coresight-name = "coresight-replicator_swao";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se8_spi: spi@a80000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0xa80000 0x4000>;
			pinctrl-1 = <0x56c 0x56d 0x56e>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x68 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x161 0x4>;
			qcom,la-vm;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <0x569 0x56a 0x56b>;
			dmas = <228 0 0 1 64 2 228 1 0 1 64 2>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";

			touchscreen@0 {
				sec,bringup = <0>;
				support_dex_mode;
				sec,ss_touch_num = <1>;
				trusted-touch-mode = "vm_mode";
				tsp_avdd_ldo-supply = <0x572>;
				spi-max-frequency = <0x989680>;
				reg = <0>;
				trusted-touch-io-bases = <0xf11c000 0xf11d000 0xf11e000 0xf11f000 0xf12e000 0xa80000 0xa10000>;
				support_mis_calibration_test;
				pinctrl-1 = <0x570>;
				support_open_short_test;
				support_input_monitor;
				sec,enable_sysinput_enabled;
				sec,max_coords = <0x1000 0x1000>;
				trusted-touch-spi-irq = <&pcie1_perst_default>;
				trusted-touch-io-sizes = <0x1000 0x1000 0x1000 0x1000 0x1000 0x1000 0x4000>;
				sec,irq_gpio = <60 46 0>;
				sec,gpio_spi_cs = <60 31 0>;
				trusted-touch-type = "primary";
				pinctrl-0 = <0x56f>;
				sec,afe_base = <6>;
				pinctrl-names = "on_state", "off_state";
				sec,support_rawdata_motion_aivf;
				support_ear_detect_mode;
				support_rawdata_map_num = <5>;
				sec,firmware_name = "tsp_stm/fst2ca78y_q4.bin";
				sec,support_dual_foldable = <1>;
				sec,tclm_level = <2>;
				tsp_io_ldo-supply = <0x571>;
				status = "ok";
				enable_settings_aot;
				support_flex_mode;
				sec,dump_ic_ver = <1>;
				sec,project_name = "q4q";
				sec,area-size = <133 266 341>;
				touch-environment = "pvm";
				compatible = "stm,stm_ts_spi";
			};
		};

		dlmm_cti1: cti@10c0a000 {
			clock-names = "apb_pclk";
			reg = <0x10c0a000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-dlmm_cti1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		samsung,qcom-user_reset {
			status = "okay";
			compatible = "samsung,qcom-user_reset";
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		audio_pkt_core_platform: qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
		};

		tpdm_dl_north: tpdm@10ac0000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x10ac0000 0x1000>;
			atid = <97>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-dl-north";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		samsung,crashkey-long {
			sec,panic_msg = "Long Key Press";
			sec,expire_msec = <0x19c8>;
			sec,used_key = <114 116>;
			status = "okay";
			compatible = "samsung,crashkey-long";
		};

		tmess_cti_1: cti@10cc3000 {
			clock-names = "apb_pclk";
			reg = <0x10cc3000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-tmess_cti_1";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,cam_smmu {
			force_cache_allocs;
			need_shared_buffer_padding;
			status = "ok";
			compatible = "qcom,msm-cam-smmu", "simple-bus";

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
				compatible = "qcom,msm-cam-smmu-cb";
			};

			msm_cam_smmu_icp {
				dma-coherent;
				iommus = <92 0x2020 0x420 92 0x2000 0x420 92 0x2420 0x420 92 0x2400 0x420 92 0x2040 0x420 92 0x2060 0x420 92 0x2440 0x420 92 0x2460 0x420 92 0x2100 0x420 92 0x2500 0x420 92 0x2080 1024 92 0x2480 1024 92 0x2120 0x420 92 0x2520 0x420>;
				cam-smmu-label = "icp";
				iova-region-discard = <0xe0000000 0x800000>;
				qcom,iommu-dma-addr-pool = <0x10c00000 0xee300000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {

					iova-mem-region-fwuncached-region {
						iova-region-start = <0x10400000>;
						iova-region-len = <0x700000>;
						iova-region-name = "fw_uncached";
						status = "ok";
						iova-region-id = <6>;
					};

					iova-mem-region-io {
						iova-region-start = <0x10c00000>;
						iova-region-len = <0xee300000>;
						iova-region-name = "io";
						iova-region-discard = <0xe0000000 0x800000>;
						status = "ok";
						iova-region-id = <3>;
					};

					iova-mem-qdss-region {
						iova-region-start = <0x10b00000>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						qdss-phy-addr = <0x16790000>;
						status = "ok";
						iova-region-id = <5>;
					};

					iova-mem-region-shared {
						iova-region-start = <0x800000>;
						iova-region-len = <0xfc00000>;
						iova-region-name = "shared";
						status = "ok";
						iova-region-id = <1>;
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				dma-coherent;
				iommus = <92 0x20c0 1024 92 0x24c0 1024 92 0x20a0 1024 92 0x24a0 1024>;
				cam-smmu-label = "cpas-cdm", "rt-cdm";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <3>;
					};
				};
			};

			msm_cam_smmu_ife {
				dma-coherent;
				iommus = <92 0x800 0x460 92 0x820 0x460 92 0xc00 0x460 92 0xc20 0x460 92 0x840 0x460 92 0x860 0x460 92 0xc40 0x460 92 0xc60 0x460>;
				cam-smmu-label = "ife", "sfe";
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <3>;
					};
				};
			};

			msm_cam_smmu_jpeg {
				dma-coherent;
				iommus = <92 0x20e0 1024 92 0x24e0 1024>;
				cam-smmu-label = "jpeg";
				qcom,iommu-dma-addr-pool = <0x100000 0xffe00000>;
				compatible = "qcom,msm-cam-smmu-cb";

				iova-mem-map {

					iova-mem-region-io {
						iova-region-start = <0x100000>;
						iova-region-len = <0xffe00000>;
						iova-region-name = "io";
						status = "ok";
						iova-region-id = <3>;
					};
				};
			};
		};

		ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
			interrupts-extended = <0x90 0x6 0x3 0x4>;
			mboxes = <144 6 3>;
			compatible = "qcom,ipcc-self-ping";
		};

		qcom,smp2p-cdsp {
			qcom,local-pid = <0>;
			interrupt-parent = <&ipcc_mproc>;
			interrupts = <0x6 0x2 0x1>;
			qcom,smem = <94 432>;
			mboxes = <144 6 2>;
			qcom,remote-pid = <5>;
			compatible = "qcom,smp2p";

			dsps_smp2p_in: slave-kernel {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "slave-kernel";
			};

			smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "rdbg";
			};

			smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
				#interrupt-cells = <2>;
				interrupt-controller;
				qcom,entry-name = "rdbg";
			};

			dsps_smp2p_out: master-kernel {
				#qcom,smem-state-cells = <1>;
				qcom,entry-name = "master-kernel";
			};
		};

		ipcc_self_ping_apss: ipcc-self-ping-apss {
			interrupts-extended = <0x90 0x8 0x2 0x4>;
			mboxes = <144 8 2>;
			compatible = "qcom,ipcc-self-ping";
		};

		clock_videocc: clock-controller@aaf0000 {
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			reg = <0xaaf0000 0x10000>;
			vdd_mm-supply = <34>;
			clocks = <0x20 0x0 0x21 0x24 0xb5>;
			#clock-cells = <1>;
			vdd_mxc-supply = <35>;
			reg-name = "cc_base";
			#reset-cells = <1>;
			compatible = "qcom,cape-videocc", "syscon";
		};

		samsung,sec_debug {
			sec,panic_notifier-priority = <127>;
			status = "okay";
			compatible = "samsung,sec_debug";
		};

		turing_dl_cti_2: cti@10984000 {
			clock-names = "apb_pclk";
			reg = <0x10984000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			coresight-name = "coresight-cti-turing_dl_cti_2";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
		};

		dai_pri_auxpcm: qcom,msm-pri-auxpcm {
			qcom,msm-cpudai-auxpcm-quant = <2 2>;
			qcom,msm-cpudai-afe-clk-ver = <2>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-mode = <0 0>;
			qcom,msm-cpudai-auxpcm-sync = <1 1>;
			qcom,msm-cpudai-auxpcm-data = <0 0>;
			qcom,msm-cpudai-auxpcm-num-slots = <1 1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <1 1>;
			qcom,msm-cpudai-auxpcm-frame = <5 4>;
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-auxpcm-interface = "primary";
		};

		qupv3_se20_spi: spi@894000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x894000 0x4000>;
			pinctrl-1 = <&qupv3_se20_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x82 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x24b 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se20_spi_active>;
			dmas = <258 0 5 1 64 0 258 1 5 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		va_core_clk {
			qcom,codec-lpass-clk-id = <&L11C>;
			#clock-cells = <1>;
			qcom,codec-lpass-ext-clk-freq = <0x124f800>;
			qcom,codec-ext-clk-src = <2>;
			compatible = "qcom,audio-ref-clk";
		};

		cpufreq_hw: qcom,cpufreq-hw {
			clock-names = "xo", "alternate";
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2", "pdmem-domain0", "pdmem-domain1", "pdmem-domain2";
			#freq-domain-cells = <2>;
			qcom,lut-row-size = <4>;
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000 0x17d09804 4 0x17d09808 4 0x17d0980c 4>;
			clocks = <0x20 0x0 0x24 0x26>;
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			qcom,perf-lock-support;
			qcom,skip-enable-check;
			compatible = "qcom,cpufreq-hw-epss";
		};

		tpdm_spdm: tpdm@1000f000 {
			clock-names = "apb_pclk";
			reg-names = "tpdm-base";
			reg = <0x1000f000 0x1000>;
			atid = <65>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb968>;
			coresight-name = "coresight-tpdm-spdm";
			compatible = "arm,primecell";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qupv3_se12_i2c: i2c@a90000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa90000 0x4000>;
			qcom,clk-freq-out = <0x61a80>;
			pinctrl-1 = <&qupv3_se12_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x70 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x165 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se12_i2c_active>;
			dmas = <228 0 4 3 64 0 228 1 4 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "ok";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";

			qcom,actuator3 {
				qcom,cam-power-seq-type = "cam_vio", "cam_vaf";
				qcom,cam-power-seq-cfg-val = <1 1>;
				reg = <30>;
				rgltr-min-voltage = <2800000 1800000>;
				regulator-names = "cam_vaf", "cam_vio";
				slave-addr = <30>;
				cam_vaf-supply = <&pm8350c_l7>;
				rgltr-cntrl-support;
				cell-index = <3>;
				rgltr-load-current = <0x2710 0x2710>;
				qcom,cam-power-seq-delay = <1 12>;
				cam_vio-supply = <0x583>;
				rgltr-max-voltage = <2800000 1800000>;
				status = "ok";
				compatible = "qcom,actuator";
			};

			qcom,eeprom3 {
				reg = <3>;
				rgltr-min-voltage = <1800000>;
				i2c-freq-mode = <1>;
				regulator-names = "cam_vio";
				sensor-mode = <0>;
				slave-addr = <&sdhc2_opp_table>;
				sensor-position = <1>;
				rgltr-cntrl-support;
				cell-index = <3>;
				rgltr-load-current = <0x1d4c0>;
				cam_vio-supply = <0x583>;
				rgltr-max-voltage = <1800000>;
				status = "ok";
				gpio-no-mux = <0>;
				compatible = "qcom,eeprom";
			};
		};

		cam_cc_titan_top_gdsc: qcom,gdsc@adf31dc {
			clock-names = "ahb_clk";
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0xadf31dc 4>;
			qcom,retain-regs;
			regulator-name = "cam_cc_titan_top_gdsc";
			clocks = <0x24 0xf>;
			parent-supply = <43>;
			compatible = "qcom,gdsc";
		};

		msm_cdc_pinctrl@32 {
			pinctrl-1 = <&wcd938x_reset_sleep>;
			pinctrl-0 = <&wcd938x_reset_active>;
			pinctrl-names = "aud_active", "aud_sleep";
			status = "disabled";
			compatible = "qcom,msm-cdc-pinctrl";
		};

		qcom,gh_vm_loader_sec@e0b00000 {
			memory-region = <&trust_ui_vm_mem>;
			qcom,pas-id = <28>;
			qcom,firmware-name = "trustedvm";
			qcom,vmid = <45>;
			compatible = "qcom,gh-vm-loader-sec";
		};

		funnel_ddr_ch02: funnel@10d22000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10d22000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-ddr_ch02";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		funnel_tmess: funnel@10cc8000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10cc8000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			status = "disabled";
			coresight-name = "coresight-funnel-tmess";
			compatible = "arm,primecell";

			in-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		tpdm_lpass_lpi: tpdm_lpass_lpi {
			atid = <26>;
			qcom,dummy-source;
			coresight-name = "coresight-tpdm-lpass-lpi";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		voice: qcom,msm-pcm-voice {
			qcom,destroy-cvd;
			compatible = "qcom,msm-pcm-voice";
		};

		lpass_stm: lpass_stm {
			atid = <25>;
			qcom,dummy-source;
			coresight-name = "coresight-lpass-stm";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		gladiator: gladiator {
			atid = <96>;
			qcom,dummy-source;
			coresight-name = "coresight-gladiator";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		pcie1: qcom,pcie@1c08000 {
			#interrupt-cells = <1>;
			vreg-qref-supply = <&L5B>;
			interconnect-names = "icc_path";
			interrupt-map = <0 0 0 0 1 0 306 4 0 0 0 1 1 0 434 4 0 0 0 2 1 0 435 4 0 0 0 3 1 0 438 4 0 0 0 4 1 0 439 4>;
			clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src", "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk", "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk", "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk", "pcie_phy_refgen_clk", "pcie_ddrss_sf_tbu_clk", "pcie_aggre_noc_1_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src", "pcie_phy_aux_clk", "pcie_phy_aux_clk_mux";
			dma-coherent;
			qcom,phy-status-offset = <&funnel_aoss_in_funnel_qdss>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			qcom,vreg-1p8-voltage-level = <1200000 1200000 25900>;
			wake-gpio = <60 99 0>;
			interrupt-map-mask = <0 0 0 0xffffffff>;
			interrupt-parent = <&pcie1>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 168 0x40001000 0x1000 0x40100000 0x100000>;
			perst-gpio = <60 97 0>;
			ranges = <0x1000000 0 0x40200000 0x40200000 0 0x100000 0x2000000 0 0x40300000 0x40300000 0 0x1fd00000>;
			qcom,drv-supported;
			qcom,bw-scale = <64 64 0x124f800 64 64 0x124f800 64 64 0x5f5e100>;
			vreg-cx-supply = <30>;
			pinctrl-1 = <578 581 580>;
			qcom,num-parf-testbus-sel = <&cpusys_vm_mem>;
			qcom,link-speed-cap-offset = <3>;
			clocks = <0x24 0x43 0x20 0x0 0x24 0x3a 0x24 0x3c 0x24 0x3e 0x24 0x45 0x24 0x3d 0x24 0x46 0x24 0x41 0x24 0x1a 0x24 0x9 0x24 0x44 0x24 0x3 0x24 0x3f 0x24 0x40>;
			interrupts = <0x0 0x1 0x2 0x3 0x4>;
			qcom,phy-sequence = <576 3 0 192 1 0 204 49 0 208 1 0 96 222 0 100 7 0 0 76 0 4 6 0 224 144 0 228 130 0 244 7 0 112 2 0 16 2 0 116 22 0 20 22 0 120 54 0 24 54 0 272 8 0 188 14 0 288 66 0 128 10 0 132 26 0 32 20 0 36 52 0 136 130 0 40 104 0 144 85 0 148 85 0 152 3 0 48 171 0 52 170 0 56 2 0 320 20 0 356 52 0 60 1 0 28 4 0 372 22 0 444 15 0 368 160 0 0x11a4 56 0 0x10dc 17 0 0x1160 191 0 0x1164 191 0 0x1168 183 0 0x116c 234 0 0x115c 63 0 0x1174 92 0 0x1178 156 0 0x117c 26 0 0x1180 137 0 0x1170 220 0 0x1188 148 0 0x118c 91 0 0x1190 26 0 0x1194 137 0 0x10cc 240 0 0x1008 9 0 0x1014 5 0 0x104c 8 0 0x1050 8 0 0x10d8 15 0 0x1118 28 0 0x10f8 7 0 0x11f8 8 0 0xe84 21 0 0xe90 63 0 0xee4 2 0 0xe40 6 0 0xe3c 23 0 0x19a4 56 0 0x18dc 17 0 0x1960 191 0 0x1964 191 0 0x1968 183 0 0x196c 234 0 0x195c 63 0 0x1974 92 0 0x1978 156 0 0x197c 26 0 0x1980 137 0 0x1970 220 0 0x1988 148 0 0x198c 91 0 0x1990 26 0 0x1994 137 0 0x18cc 240 0 0x1808 9 0 0x1814 5 0 0x184c 8 0 0x1850 8 0 0x18d8 15 0 0x1918 28 0 0x18f8 7 0 0x19f8 8 0 0x1684 21 0 0x1690 63 0 0x16e4 2 0 0x1640 6 0 0x163c 23 0 732 5 0 904 119 0 920 11 0 992 15 0 0x60c 29 0 0x614 7 0 0x620 193 0 0x694 0 0 976 140 0 0x1424 0 0 0x1428 0 0 512 0 0 580 3 0>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			gdsc-vdd-supply = <&gcc_pcie_1_gdsc>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,eq-fmdc-t-min-phase23 = <1>;
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset";
			interconnects = <0xbf 0x34 0x46 0x200>;
			qcom,l1-2-th-scale = <2>;
			qcom,phy-status-bit = <6>;
			pinctrl-0 = <578 579 580>;
			qcom,boot-option = <1>;
			vreg-1p8-supply = <&L10C>;
			linux,pci-domain = <1>;
			cell-index = <1>;
			max-clock-frequency-hz = <0 0 0x124f800 0 0 0 0 0 0 0 0x5f5e100 0 0 0 0 0 0 0>;
			msi-parent = <&pcie1_msi>;
			pinctrl-names = "default", "sleep";
			#size-cells = <2>;
			qcom,vreg-mx-voltage-level = <65535 64 0>;
			qcom,ep-latency = <10>;
			resets = <36 9 36 12>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,phy-power-down-offset = <&pcie1>;
			qcom,target-link-speed = <3>;
			qcom,vreg-cx-voltage-level = <65535 64 0>;
			iommu-map = <0 92 0x1c80 1 256 92 0x1c81 1>;
			status = "disabled";
			qcom,pcie-phy-ver = <96>;
			qcom,vreg-0p9-voltage-level = <880000 880000 188000>;
			qcom,vreg-qref-voltage-level = <880000 880000 1300>;
			#address-cells = <3>;
			qcom,aux-clk-freq = <17>;
			msi-map = <0 568 0x5a00 1 256 568 0x5a01 1>;
			qcom,l1-2-th-value = <&adsp_mem>;
			vreg-0p9-supply = <&pm8450_l2>;
			qcom,smmu-sid-base = <0x1c80>;
			qcom,no-l0s-supported;
			compatible = "qcom,pci-msm";
			vreg-mx-supply = <31>;

			pcie1_rp: pcie1_rp {
				reg = <0 0 0 0 0>;
			};
		};

		samsung,qcom-qcom_reboot_reason {
			sec,reboot_notifier-priority = <&qupv3_se5_spi_active>;
			nvmem-cell-names = "restart_reason", "pon_reason";
			nvmem-cells = <0x4e7 0x578>;
			status = "okay";
			compatible = "samsung,qcom-qcom_reboot_reason";
		};

		usb_audio_qmi_dev {
			iommus = <92 0x180f 0>;
			qcom,usb-audio-stream-id = <15>;
			qcom,usb-audio-intr-num = <2>;
			qcom,iommu-dma = "disabled";
			compatible = "qcom,usb-audio-qmi-dev";
		};

		snoc: snoc {
			atid = <125>;
			qcom,dummy-source;
			coresight-name = "coresight-snoc";
			compatible = "qcom,coresight-dummy";

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		qcom,tpg14@acf7000 {
			src-clock-name = "cphy_rx_clk_src";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-cntl-level = "lowsvs", "nominal";
			reg-names = "tpg1", "cam_cpas_top";
			reg = <0xacf7000 1024 0xac13000 0x1000>;
			clocks = <0x27 0x17 0x27 0x26>;
			interrupts = <0x0 0x1a0 0x1>;
			gdsc-supply = <&cam_cc_titan_top_gdsc>;
			interrupt-names = "tpg1";
			regulator-names = "gdsc";
			reg-cam-base = <0xf7000 0x13000>;
			clock-rates = <0x17d78400 0 0x1c9c3800 0>;
			cell-index = <14>;
			shared-clks = <1 0>;
			status = "ok";
			phy-id = <1>;
			compatible = "qcom,cam-tpg103";
		};

		qupv3_se15_spi: spi@880000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x880000 0x4000>;
			pinctrl-1 = <&qupv3_se15_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x78 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x175 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se15_spi_active>;
			dmas = <258 0 0 1 64 0 258 1 0 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		qmi_sensor: qmi-ts-sensors {
			#thermal-sensor-cells = <1>;
			compatible = "qcom,qmi-sensors";

			cdsp_sw: cdsp {
				qcom,qmi-sensor-names = "isense_trim";
				qcom,instance-id = <67>;
			};

			modem {
				qcom,qmi-sensor-names = "pa", "pa_1", "sys_therm1", "sys_therm2", "modem_bcl_warn", "modem_tsens", "modem_tsens1", "sdr0_pa", "sdr0", "sdr1_pa", "sdr1", "sdr_mmw_therm", "mmw0", "mmw1", "mmw2", "mmw3", "mmw_pa1", "mmw_pa2", "mmw_pa3", "mmw_ific0", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_mcg_fr2_cc", "sub1_scg_fr1_cc", "sub1_scg_fr2_cc";
				qcom,instance-id = <0>;
			};
		};

		disp_rdump_region@e1000000 {
			reg = <0xb8000000 0x1500000>;
			label = "disp_rdump_region";
		};

		clk_virt: interconnect@0 {
			qcom,bcm-voters = <&disp_bcm_voter>;
			qcom,bcm-voter-names = "hlos";
			#interconnect-cells = <1>;
			compatible = "qcom,waipio-clk_virt";
		};

		eud: qcom,msm-eud@88e0000 {
			clock-names = "eud_clkref_clk";
			reg-names = "eud_base", "eud_mode_mgr2";
			interrupt-parent = <66>;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			clocks = <0x24 0x1f>;
			interrupts = <0xb 0x4>;
			interrupt-names = "eud_irq";
			qcom,secure-eud-en;
			status = "ok";
			compatible = "qcom,msm-eud";
		};

		gcc_apcs_gdsc_vote_ctrl: syscon@162128 {
			reg = <0x162128 4>;
			compatible = "syscon";
		};

		qcom,pmic_glink_log {
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";
			compatible = "qcom,pmic-glink";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,spmi_glink_debug {
				depends-on-supply = <&spmi1_bus>;
				#size-cells = <0>;
				#address-cells = <1>;
				compatible = "qcom,spmi-glink-debug";

				spmi@1 {
					reg = <1>;
					#size-cells = <0>;
					#address-cells = <2>;

					qcom,smb1396-debug@d {
						qcom,can-sleep;
						reg = <13 0>;
						compatible = "qcom,spmi-pmic";
					};

					smb1394_glink_debug: qcom,smb1394-debug@9 {
						qcom,can-sleep;
						reg = <9 0>;
						compatible = "qcom,spmi-pmic";
					};

					qcom,smb1394-debug@b {
						qcom,can-sleep;
						reg = <11 0>;
						compatible = "qcom,spmi-pmic";
					};
				};

				spmi@0 {
					reg = <0>;
					#size-cells = <0>;
					#address-cells = <2>;

					qcom,pm8350b-debug@3 {
						qcom,can-sleep;
						reg = <3 0>;
						compatible = "qcom,spmi-pmic";
					};
				};
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};
		};

		gpu_cc_gx_gdsc: qcom,gdsc@3d9905c {
			sw-reset = <50 51 52>;
			qcom,reset-aon-logic;
			qcom,gds-timeout = <&funnel_aoss_in_funnel_qdss>;
			reg = <0x3d9905c 4>;
			qcom,retain-regs;
			domain-addr = <49>;
			regulator-name = "gpu_cc_gx_gdsc";
			parent-supply = <53>;
			compatible = "qcom,gdsc";
		};

		qcom,camera-flash0 {
			pinctrl-1 = <0x5b7>;
			pinctrl-0 = <0x5b6>;
			cell-index = <0>;
			pinctrl-names = "cam_default", "cam_suspend";
			status = "ok";
			compatible = "qcom,camera-flash";
		};

		qupv3_se3_spi: spi@98c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x98c000 0x4000>;
			pinctrl-1 = <&qupv3_se3_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x5c 0x24 0x86 0x24 0x87>;
			interrupts = <0x0 0x25c 0x4>;
			qcom,wrapper-core = <&qupv3_0>;
			pinctrl-0 = <&qupv3_se3_spi_active>;
			dmas = <199 0 3 1 64 0 199 1 3 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		qupv3_se10_i2c: i2c@a88000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg = <0xa88000 0x4000>;
			pinctrl-1 = <&qupv3_se10_i2c_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x6c 0x24 0x88 0x24 0x89>;
			interrupts = <0x0 0x163 0x4>;
			qcom,wrapper-core = <&qupv3_1>;
			pinctrl-0 = <&qupv3_se10_i2c_active>;
			dmas = <228 0 2 3 64 0 228 1 2 3 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,i2c-geni";
		};

		samsung,security_mz1@146aaa94 {
			reg = <0x146aaa94 4>;
			compatible = "samsung,security_mz1";
		};

		lpass_q6_cti: cti@10b4b000 {
			clock-names = "apb_pclk";
			reg = <0x10b4b000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb922>;
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		qupv3_se18_spi: spi@88c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			reg = <0x88c000 0x4000>;
			pinctrl-1 = <&qupv3_se18_spi_sleep>;
			dma-names = "tx", "rx";
			clocks = <0x24 0x7e 0x24 0x8a 0x24 0x8b>;
			interrupts = <0x0 0x249 0x4>;
			qcom,wrapper-core = <&qupv3_2>;
			pinctrl-0 = <&qupv3_se18_spi_active>;
			dmas = <258 0 3 1 64 0 258 1 3 1 64 0>;
			pinctrl-names = "default", "sleep";
			#size-cells = <0>;
			status = "disabled";
			#address-cells = <1>;
			compatible = "qcom,spi-geni";
		};

		gpi_dma1: qcom,gpi-dma@a00000 {
			qcom,ev-factor = <2>;
			dma-coherent;
			reg-names = "gpi-top";
			iommus = <92 86 0>;
			reg = <0xa00000 0x60000>;
			qcom,static-gpii-mask = <1>;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			#dma-cells = <5>;
			qcom,max-num-gpii = <12>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			status = "ok";
			qcom,gpii-mask = <62>;
			compatible = "qcom,gpi-dma";
		};

		rimps_log: qcom,rimps_log@17d09c00 {
			reg = <0x17d09c00 512 0x17d09e00 512>;
			mboxes = <146 1>;
			compatible = "qcom,rimps-log";
		};

		qc_cti: cti@10010000 {
			clock-names = "apb_pclk";
			reg = <0x10010000 0x1000>;
			clocks = <&aoss_qmp>;
			pinctrl-0 = <&trigout_a>;
			pinctrl-names = "cti-trigout-pctrl";
			arm,primecell-periphid = <0xbb922>;
			qcom,cti-gpio-trigout = <16>;
			qcom,extended_cti;
			coresight-name = "coresight-cti-qc_cti";
			compatible = "arm,coresight-cti", "arm,primecell";
		};

		funnel_modem: funnel@10804000 {
			clock-names = "apb_pclk";
			reg-names = "funnel-base";
			reg = <0x10804000 0x1000>;
			clocks = <&aoss_qmp>;
			arm,primecell-periphid = <0xbb908>;
			coresight-name = "coresight-funnel-modem";
			compatible = "arm,primecell";

			in-ports {
				#size-cells = <0>;
				#address-cells = <1>;

				port@0 {
					reg = <0>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@1 {
					reg = <1>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};

				port@3 {
					reg = <3>;

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};

			out-ports {

				port {

					tpdm_sdcc4_out_tpda_dl_south_1: endpoint {
						remote-endpoint = <&funnel_aoss_in_funnel_qdss>;
					};
				};
			};
		};

		ufshc_mem: ufshc@1d84000 {
			interconnect-names = "ufs-ddr", "cpu-ufs";
			vdd-hba-supply = <46>;
			dev-ref-clk-freq = <0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "MAX";
			ice-turbo-l1-clk-freq = <0x32a9f880>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			dma-coherent;
			axi-turbo-l1-clk-freq = <0x32a9f880>;
			spm-level = <3>;
			freq-table-hz = <0x47868c0 0x32a9f880 0 0 0 0 0x47868c0 0x32a9f880 0x47868c0 0x32a9f880 0 0 0 0 0 0 0 0>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			ice-turbo-clk-freq = <0x32a9f880>;
			iommus = <92 224 0>;
			sec,streamid-enable;
			sec,wb-up-threshold-block = <0xc00>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			vcc-supply = <&L7B>;
			qcom,vddp-ref-clk-max-microamp = <100>;
			sec,wb-enable;
			multi-level-clk-scaling-support;
			reset-gpios = <60 210 1>;
			clocks = <0x24 0x97 0x24 0xa 0x24 0x96 0x24 0xa6 0x24 0x9a 0x20 0x0 0x24 0xa4 0x24 0xa0 0x24 0xa2>;
			interrupts = <0x0 0x109 0x4>;
			qcom,ufs-bus-bw,vectors-KBps = <0 0 0 0 922 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x734 0 1000 0 0xe68 0 1000 0 0x1cd0 0 1000 0 0x39a0 0 1000 0 0x1f334 0 1000 0 0x3e667 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x3e667 0 1000 0 0x7cccd 0 1000 0 0x16c666 0 0x32000 0 0x2c7b80 0 0x64000 0 0x247ae 0 1000 0 0x48ccd 0 1000 0 0x16c666 0 0x19000 0 0x2c7b80 0 0x32000 0 0x48ccd 0 1000 0 0x9199a 0 1000 0 0x16c666 0 0x32000 0x64000 0x2c7b80 0 0x64000 0x64000 0x74a000 0xb71b00 0x64000 0x64000>;
			phy-names = "ufsphy";
			reset-names = "rst";
			sec,wb-off-delay-ms = <0x1194>;
			interconnects = <0xa7 0x39 0x46 0x200 0x49 0x2 0xa3 0x229>;
			sec,wb-down-threshold-rqs = <25>;
			sec,wb-up-threshold-rqs = <30>;
			axi-turbo-clk-freq = <0x32a9f880>;
			unipro-turbo-clk-freq = <0x32a9f880>;
			phys = <&ufsphy_mem>;
			qcom,vddp-ref-clk-supply = <&pm8350_l9>;
			disable-cgc;
			vccq-supply = <&pm8350_l9>;
			qcom,ufs-bus-bw,num-paths = <2>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			resets = <36 25>;
			vccq-max-microamp = <0x124f80>;
			sec,wb-disable-threshold-lt = <7>;
			qcom,ufs-bus-bw,num-cases = <26>;
			sec,wb-down-threshold-block = <0x600>;
			#reset-cells = <1>;
			rpm-level = <3>;
			status = "ok";
			qcom,iommu-dma = "bypass";
			vcc-max-microamp = <0x10c8e0>;
			lanes-per-direction = <2>;
			sec,wb-on-delay-ms = <92>;
			unipro-turbo-l1-clk-freq = <0x32a9f880>;
			compatible = "qcom,ufshc";

			qos1 {
				vote = <44>;
				mask = <15>;
			};

			qos0 {
				vote = <44>;
				perf;
				mask = <&qupv3_se11_i2c_active>;
			};
		};

		self_display_XA2_dtsi {
			samsung,self_dispaly_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 07 76 00 00 00 00 01 11 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_pre_revA = [29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 75 10 01];
			samsung,self_dispaly_off_revA = [29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 83 00 00 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 80 00 00 29 01 00 00 00 00 03 81 00 00 29 01 00 00 00 00 02 85 00 29 01 00 00 00 00 07 76 00 00 00 00 00 00 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 fc a5 a5];
			label = "self_display_XA2_dtsi";
			samsung,self_aclock_hide_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 01 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_tx_post_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 1b 7a 05 00 00 00 06 e8 06 e9 06 ea 06 eb 00 00 00 00 00 00 00 00 00 00 00 00 00 00 29 01 00 00 00 00 0a bf 00 07 ff 00 00 10 00 00 00 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_move_reset_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7d 10 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_check_rx_cmds_revA = [06 01 00 00 00 00 01 14 02 00 00];
			samsung,self_mask_on_revA = <0x29010000 1008 0x5a5a2901 0 0x157a0500 0x20000 0x1f30684 0x6e7000f 0x18b005a 0x1db2901 0 0x3f0a5a5>;
			samsung,self_partial_hlpm_scan_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 08 85 a3 00 0f 0f 00 00 1f 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_time_set_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 0b 81 00 03 0a 0a 1e 00 de 03 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_mask_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_check_tx_pre1_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 04 b0 00 35 d8 29 01 00 00 00 00 02 d8 15 29 01 00 00 00 00 0a bf 01 07 00 00 00 10 00 00 00 29 01 00 00 00 00 03 75 10 01 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_disp_debug_rx_cmds_revA = [06 01 00 00 00 00 01 7f 21 00 00];
			samsung,self_aclock_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 77 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_aclock_setting_post_revA = [29 01 00 00 00 00 02 75 00];
			samsung,self_mask_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 7a 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,mask_crc_pass_data = [22 db];
			samsung,self_aclock_setting_pre_revA = [29 01 00 00 00 00 03 75 01 01];
			samsung,self_mask_on_factory_revA = <0x29010000 1008 0x5a5a2901 0 0xd7a0500 0x206e8 0x6e906ea 0x6eb2901 0 0x3f0a5a5>;
			samsung,self_mask_check_tx_pre2_revA = [29 01 00 00 00 00 03 9f a5 a5 29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 fc 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 1b 7a 05 00 00 00 01 f4 02 33 06 e8 06 e9 00 00 00 00 00 00 00 00 00 00 3f ff ff ff 29 01 00 00 00 00 03 fc a5 a5 29 01 00 00 00 00 03 f0 a5 a5 29 01 00 00 00 00 03 9f 5a 5a];
			samsung,self_aclock_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 02 75 00 29 01 00 00 00 00 0f 77 00 03 02 00 02 00 03 00 50 13 50 13 50 13 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_off_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 03 7d 00 00 29 01 00 00 00 00 03 f0 a5 a5];
			samsung,self_move_on_revA = [29 01 00 00 00 00 03 f0 5a 5a 29 01 00 00 00 00 3f 7d 00 01 00 00 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 77 23 27 23 77 73 27 33 17 73 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 05 10 10 10 10 01 50 50 50 50 29 01 00 00 00 00 03 f0 a5 a5];
		};
	};

	sec_pm_debug {
		chg_det_gpio = <0x4fa 5 1>;
		status = "okay";
		compatible = "samsung,sec-ap-pmic";
	};

	sram: sram@17D09400 {
		reg = <0 0x17d09400 0 1024>;
		ranges = <0 0 0 0x17d09400 0 1024>;
		#size-cells = <2>;
		#address-cells = <2>;
		compatible = "mmio-sram";

		cpu_scp_lpri: scp-shmem@0 {
			reg = <0 0 0 1024>;
			compatible = "arm,scp-shmem";
		};
	};

	hypervisor {
		#size-cells = <0>;
		#address-cells = <2>;
		compatible = "qcom,gunyah-hypervisor-1.0", "qcom,gunyah-hypervisor", "simple-bus";

		qcom,gh-watchdog {
			interrupts = <0x0 0x0 0x1>;
			compatible = "qcom,gh-watchdog";
		};

		qcom,resource-manager-rpc@40eec4ebe00e6a9d {
			qcom,is-full-duplex;
			qcom,rx-message-size = <&qupv3_se11_i2c_active>;
			reg = <0x40eec4eb 0xe00e6a9d 0x40eec4eb 0xe00e50be>;
			qcom,tx-message-size = <&qupv3_se11_i2c_active>;
			qcom,free-irq-start = <&funnel_apss>;
			qcom,tx-queue-depth = <8>;
			interrupts = <0x0 0x3a0 0x1 0x0 0x3a1 0x1>;
			qcom,rx-queue-depth = <8>;
			compatible = "qcom,resource-manager-1-0", "qcom,resource-manager", "qcom,gunyah-message-queue", "qcom,gunyah-capability";
		};

		qcom,gunyah-vm {
			qcom,vendor = "Qualcomm";
			qcom,vmid = <3>;
			compatible = "qcom,gunyah-vm-id-1.0", "qcom,gunyah-vm-id";
		};
	};

	reserved_memory: reserved-memory {
		ranges;
		#size-cells = <2>;
		#address-cells = <2>;

		tme_crash_dump_mem: tme_crash_dump_region@808a0000 {
			reg = <0 0x808a0000 0 0x40000>;
			no-map;
		};

		cpusys_vm_mem: cpusys_vm_region@e0600000 {
			reg = <0 0xe0600000 0 0x400000>;
			no-map;
		};

		smem_mem: smem_region@80900000 {
			reg = <0 0x80900000 0 0x200000>;
			no-map;
		};

		hyp_mem: hyp_region@80000000 {
			reg = <0 0x80000000 0 0x600000>;
			no-map;
		};

		rbin {
			expand_size = <0 0x40000000>;
			alloc-ranges = <8 0 1 0x80000000 0 0x80000000 0 0x80000000>;
			reusable;
			size = <0 0x32000000>;
			alignment = <0 0x2000000>;
		};

		adsp_mem_heap: adsp_heap_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0xc00000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		sec_qcom_rdx_bootdev_region@800C00000 {
			reg = <8 0xc00000 0 0xad00000>;
			compatible = "samsung,carve-out";
		};

		video_mem: video_region@85700000 {
			reg = <0 0x83e00000 0 0x700000>;
			no-map;
		};

		cdsp_secure_heap: cdsp_secure_heap_region@80c00000 {
			reg = <0 0x80c00000 0 0x600000>;
			no-map;
		};

		trust_ui_vm_mem: trust_ui_vm_region@e0b00000 {
			reg = <0 0xe0b00000 0 0x45f2000>;
			no-map;
		};

		dump_mem: mem_dump_region {
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			size = <0 0x2c00000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		ipa_gsi_mem: ipa_gsi_region@8b910000 {
			reg = <0 0x8b910000 0 0xa000>;
			no-map;
		};

		trusted_apps_mem: trusted_apps_region@ea000000 {
			reg = <0 0xea000000 0 0x3900000>;
			no-map;
			status = "disabled";
		};

		mpss_mem: mpss_region@8bc00000 {
			reg = <0 0x8bc00000 0 0x13200000>;
			no-map;
		};

		spss_region_mem: spss_region_region@8ba00000 {
			reg = <0 0x8ba00000 0 0x180000>;
			no-map;
		};

		uh_guest_region {
			reg = <0 0xb1000000 0 0x1a00000>;
		};

		splash_region {
			reg = <0 0xb8000000 0 0x2b00000>;
			label = "cont_splash_region";
		};

		tags_mem: tags_region@e8900000 {
			reg = <0 0xe8900000 0 0x1200000>;
			no-map;
		};

		camera_mem: camera_region@9f500000 {
			reg = <0 0x9f500000 0 0x800000>;
			no-map;
		};

		user_contig_mem: user_contig_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x1000000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		sec_debug_region_log@8001FF000 {
			reg = <8 0x1ff000 0 0x901000>;
			compatible = "samsung,carve-out";
		};

		system_cma: linux,cma {
			linux,cma-default;
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x2000000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		global_sync_mem: global_sync_region@a6f00000 {
			reg = <0 0xa6f00000 0 0x100000>;
			no-map;
			status = "disabled";
		};

		xbl_ramdump_mem: xbl_ramdump_region@80640000 {
			reg = <0 0xa7d00000 0 0x300000>;
			no-map;
		};

		va_md_mem: va_md_mem_region {
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			size = <0 0x1000000>;
			compatible = "shared-dma-pool";
		};

		trust_ui_vm_swiotlb: trust_ui_vm_swiotlb@e5100000 {
			reg = <0 0xe5100000 0 0x100000>;
			gunyah-label = <18>;
			no-map;
		};

		trust_ui_vm_qrtr: trust_ui_vm_qrtr@e50f3000 {
			reg = <0 0xe50f3000 0 0x9000>;
			no-map;
		};

		adsp_mem: adsp_region@85e00000 {
			reg = <0 0x84500000 0 0x3b00000>;
			no-map;
		};

		ipa_fw_mem: ipa_fw_region@8b900000 {
			reg = <0 0x8b900000 0 0x10000>;
			no-map;
		};

		qseecom_mem: qseecom_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x1c00000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		kaslr_region {
			reg = <0 0xb01ff000 0 0x1000>;
			no-map = <0 0>;
		};

		cvp_mem: cvp_region@9ee00000 {
			reg = <0 0x9ee00000 0 0x700000>;
			no-map;
		};

		tme_log_mem: tme_log_region@808e0000 {
			reg = <0 0x808e0000 0 0x4000>;
			no-map;
		};

		aop_cmd_db_mem: aop_cmd_db_region@80860000 {
			reg = <0 0x80860000 0 0x20000>;
			no-map;
			compatible = "qcom,cmd-db";
		};

		gpu_microcode_mem: gpu_microcode_region@8b91a000 {
			reg = <0 0x8b91a000 0 0x2000>;
			no-map;
		};

		sdsp_mem: sdsp_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x800000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		demura_heap_memory: demura_heap_region {
			alloc-ranges = <1 0 0xfffffffe 0xffffffff>;
			reusable;
			size = <0 0x2800000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		ramoops_mem: ramoops_region {
			alloc-ranges = <0 0 0xffffffff 0xffffffff>;
			pmsg-size = <0x200000>;
			mem-type = <2>;
			size = <0 0x200000>;
			status = "disabled";
			compatible = "ramoops";
		};

		non_secure_display_memory: non_secure_display_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0xa400000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		google_debug_kinfo_region@800B00000 {
			reg = <8 0xb00000 0 0x1000>;
			no-map;
			compatible = "samsung,carve-out";
		};

		slpi_mem: slpi_region@88000000 {
			reg = <0 0x88000000 0 0x1700000>;
			no-map;
		};

		trust_ui_vm_dump: trust_ui_vm_dump@e50f2000 {
			reg = <0 0xe50f2000 0 0x1000>;
			no-map;
		};

		uh_heap_region {
			reg = <0 0xb0200000 0 0x40000>;
		};

		qseecom_ta_mem: qseecom_ta_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x2000000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		uefi_log_mem: uefi_log_region@808e4000 {
			reg = <0 0x808e4000 0 0x10000>;
			no-map;
		};

		aop_config_mem: aop_config_region@80880000 {
			reg = <0 0x80880000 0 0x20000>;
			no-map;
		};

		sec_debug_region_pool@800100000 {
			reg = <8 0x100000 0 0xff000>;
			compatible = "samsung,carve-out";
		};

		qtee_mem: qtee_region@e9b00000 {
			reg = <0 0xe9b00000 0 0x500000>;
			no-map;
		};

		cpucp_fw_mem: cpucp_fw_region@80b00000 {
			reg = <0 0x80b00000 0 0x100000>;
			no-map;
		};

		sp_mem: sp_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x1000000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		cdsp_eva_mem: cdsp_eva_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x400000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		xbl_sc_mem: xbl_sc_region@a6e00000 {
			reg = <0 0xa6e00000 0 0x40000>;
			no-map;
		};

		trust_ui_vm_vblk0_ring: trust_ui_vm_vblk0_ring@e50fc000 {
			reg = <0 0xe50fc000 0 0x4000>;
			gunyah-label = <17>;
			no-map;
		};

		cnss_wlan_mem: cnss_wlan_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x1800000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		spu_modem_shared_mem: spu_modem_shared_mem@8bbe0000 {
			reg = <0 0x8bbe0000 0 0x20000>;
			no-map;
		};

		cdsp_mem: cdsp_region@89900000 {
			reg = <0 0x89900000 0 0x2000000>;
			no-map;
		};

		aop_image_mem: aop_image_region@80800000 {
			reg = <0 0x80800000 0 0x60000>;
			no-map;
		};

		trusted_apps_ext_mem: trusted_apps_ext_region@ed900000 {
			reg = <0 0xed900000 0 0x3b00000>;
			no-map;
			status = "disabled";
		};

		spu_tz_shared_mem: spu_tz_shared_mem@8bb80000 {
			reg = <0 0x8bb80000 0 0x60000>;
			no-map;
		};

		audio_cma_mem: audio_cma_region {
			alloc-ranges = <0 0 0 0xffffffff>;
			reusable;
			size = <0 0x1c00000>;
			alignment = <0 0x400000>;
			compatible = "shared-dma-pool";
		};

		xbl_dtlog_mem: xbl_dtlog_region@80600000 {
			reg = <0 0x80600000 0 0x40000>;
			no-map;
		};

		hdm_region@800B01000 {
			reg = <8 0xb01000 0 0x1000>;
			no-map;
			compatible = "removed-dma-pool";
		};

		tz_stat_mem: tz_stat_region@e8800000 {
			reg = <0 0xe8800000 0 0x100000>;
			no-map;
		};
	};

	muic {
		muic,support-list = "TA", "USB", "CDP", "JIG UART OFF", "JIG UART OFF/VB", "JIG UART ON", "JIG UART ON/VB", "JIG USB OFF", "JIG USB ON", "OTG", "Unofficial TA", "DCD Timeout", "AFC Charger";
		status = "okay";
	};

	ddr-regions {
		region2 = <9 0 1 0x80000000 0 0 0 8 0 1024>;
		region0 = <0 0x80000000 0 0x80000000 0 0 0 0 0 1024>;
		region1 = <8 0 1 0 0 0 0 2 0 1024>;
	};

	i2c@35 {
		#i2c-gpio,delay-us = <2>;
		gpios = <60 148 0 60 149 0>;
		pinctrl-0 = <0x525 0x526>;
		cell-index = <35>;
		pinctrl-names = "default";
		#size-cells = <0>;
		status = "okay";
		#address-cells = <1>;
		compatible = "i2c-gpio";

		pca953x@22 {
			#interrupt-cells = <2>;
			pca953x,pba_conn_det_gpio = <60 107 1>;
			pca953x,irq-gpio = <60 62 1>;
			reg = <34>;
			pca953x,gpio_num = <24>;
			interrupt-controller;
			reset-gpios = <60 105 1>;
			pca953x,gpio_start = <&qupv3_se3_i2c_active>;
			gpio-controller;
			pinctrl-0 = <0x527 0x528>;
			#gpio-cells = <2>;
			pinctrl-names = "default";
			compatible = "nxp,pca953x";

			panel_br01_ubcon_active {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio3";
			};

			panel_xa2_bq01_ubcon_active {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_ze01_ubcon_active {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_bq01_ubcon_suspend {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio4";
			};

			panel_xa2_ze01_ubcon_suspend {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio4";
			};

			panel_br01_ubcon_suspend {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio3";
			};

			detect_conn_exp_setting {
				bias-disable;
				power-source = <0>;
				function = "normal";
				input-enable;
				pins = "gpio5";
			};

			panel_zf01_ubcon_active {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio3";
			};

			panel_zf01_ubcon_suspend {
				bias-disable;
				function = "normal";
				drive-strength = <0>;
				input-enable;
				pins = "gpio3";
			};

			s2dos05_irq {
				bias-disable;
				function = "normal";
				input-enable;
				pins = "gpio8";
			};
		};
	};

	cpus {
		#size-cells = <0>;
		#address-cells = <2>;

		CPU1: cpu@100 {
			capacity-dmips-mhz = <&cpu1>;
			cpu-idle-states = <4>;
			dynamic-power-coefficient = <100>;
			reg = <0 256>;
			device_type = "cpu";
			qcom,freq-domain = <6 0 4>;
			power-domains = <8>;
			enable-method = "psci";
			next-level-cache = <3>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";
		};

		CPU7: cpu@700 {
			capacity-dmips-mhz = <0x952>;
			cpu-idle-states = <13>;
			dynamic-power-coefficient = <&funnel_aoss_in_funnel_qdss>;
			reg = <0 0x700>;
			device_type = "cpu";
			qcom,freq-domain = <6 2 4>;
			power-domains = <20>;
			enable-method = "psci";
			next-level-cache = <19>;
			#cooling-cells = <2>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";
			};
		};

		CPU0: cpu@0 {
			capacity-dmips-mhz = <&cpu1>;
			cpu-idle-states = <4>;
			dynamic-power-coefficient = <100>;
			reg = <0 0>;
			device_type = "cpu";
			qcom,freq-domain = <6 0 4>;
			power-domains = <5>;
			enable-method = "psci";
			next-level-cache = <3>;
			#cooling-cells = <2>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";

				L3_0: l3-cache {
					cache-level = <3>;
					compatible = "arm,arch-cache";
				};
			};
		};

		CPU6: cpu@600 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <13>;
			dynamic-power-coefficient = <&qupv3_se15_i2c_sleep>;
			reg = <0 0x600>;
			device_type = "cpu";
			qcom,freq-domain = <6 1 4>;
			power-domains = <18>;
			enable-method = "psci";
			next-level-cache = <17>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";
			};
		};

		cpu-map {

			cluster1 {

				core0 {
					cpu = <25>;
				};

				core1 {
					cpu = <26>;
				};

				core2 {
					cpu = <27>;
				};
			};

			cluster0 {

				core0 {
					cpu = <21>;
				};

				core1 {
					cpu = <22>;
				};

				core2 {
					cpu = <23>;
				};

				core3 {
					cpu = <24>;
				};
			};

			cluster2 {

				core0 {
					cpu = <28>;
				};
			};
		};

		CPU2: cpu@200 {
			capacity-dmips-mhz = <&cpu1>;
			cpu-idle-states = <4>;
			dynamic-power-coefficient = <100>;
			reg = <0 512>;
			device_type = "cpu";
			qcom,freq-domain = <6 0 4>;
			power-domains = <10>;
			enable-method = "psci";
			next-level-cache = <9>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";
			};
		};

		CPU4: cpu@400 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <13>;
			dynamic-power-coefficient = <&qupv3_se15_i2c_sleep>;
			reg = <0 1024>;
			device_type = "cpu";
			qcom,freq-domain = <6 1 4>;
			power-domains = <14>;
			enable-method = "psci";
			next-level-cache = <12>;
			#cooling-cells = <2>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";
			};
		};

		CPU5: cpu@500 {
			capacity-dmips-mhz = <0x8cd>;
			cpu-idle-states = <13>;
			dynamic-power-coefficient = <&qupv3_se15_i2c_sleep>;
			reg = <0 0x500>;
			device_type = "cpu";
			qcom,freq-domain = <6 1 4>;
			power-domains = <16>;
			enable-method = "psci";
			next-level-cache = <15>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";

			L2_6: l2-cache {
				cache-level = <2>;
				next-level-cache = <7>;
				compatible = "arm,arch-cache";
			};
		};

		CPU3: cpu@300 {
			capacity-dmips-mhz = <&cpu1>;
			cpu-idle-states = <4>;
			dynamic-power-coefficient = <100>;
			reg = <0 768>;
			device_type = "cpu";
			qcom,freq-domain = <6 0 4>;
			power-domains = <11>;
			enable-method = "psci";
			next-level-cache = <9>;
			compatible = "qcom,kryo";
			power-domain-names = "psci";
		};
	};

	i2c@32 {
		#i2c-gpio,delay-us = <2>;
		gpios = <60 117 0 60 118 0>;
		clock-frequency = <0x186a0>;
		pinctrl-0 = <0x529 0x52a>;
		cell-index = <32>;
		pinctrl-names = "default";
		#size-cells = <0>;
		status = "okay";
		#address-cells = <1>;
		compatible = "i2c-gpio";

		cps4038-charger@38 {
			battery,wireless_charger_name = "cps4038-charger";
			battery,wc_cover_rpp = <68>;
			battery,phone_fod_threshold = <59>;
			battery,mis_align_guide;
			reg = <56>;
			battery,wpc_vout_ctrl_full = <13>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,charger_name = "max77705-charger";
			pinctrl-0 = <0x52b 0x52c 0x52d 0x52e>;
			battery,buds_fod_ta_thresh = <0x898>;
			battery,wpc_int = <60 90 1>;
			battery,wireless20_vout_list = <8 8 8 8 8>;
			pinctrl-names = "default";
			battery,wireless20_max_power_list = <2 3 3 3 3>;
			battery,wpc_det = <0x4cf 1 0>;
			battery,mis_align_target_vout = <0x1388>;
			battery,wpc_en = <60 170 0>;
			battery,wireless20_vrect_list = <10 11 11 11 11>;
			status = "okay";
			battery,wpc_pdrc = <0x4cf 8 1>;
			compatible = "cps,cps4038-charger";

			fod_list {
				count = <1>;

				pad_0x00 {
					hv = <98 55 98 55 98 47 98 47 98 47 98 47 98 47 98 47 98 47 98 47>;
					flag = <0x1121>;
					full = <255 127 255 127 255 127 255 127 255 127 255 127 255 127 255 127 255 127 255 127>;
					cc = <78 15 78 16 78 12 78 12 78 12 78 12 78 13 78 13 78 13 78 13>;
				};
			};
		};
	};

	firmware: firmware {

		android {
			compatible = "android,firmware";

			vbmeta {
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
				compatible = "android,vbmeta";
			};

			fstab {
				compatible = "android,fstab";
			};
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_scm {
			qcom,dload-mode = <2 0x13000>;
			qcom,max-queues = <2>;
			interrupts = <0x0 0x3a2 0x1>;
			compatible = "qcom,scm-v1.1", "qcom,scm";
		};
	};

	i2c@34 {
		#i2c-gpio,delay-us = <2>;
		gpios = <60 20 0 60 21 0>;
		pinctrl-0 = <0x534 0x535>;
		cell-index = <34>;
		pinctrl-names = "default";
		#size-cells = <0>;
		status = "okay";
		#address-cells = <1>;
		compatible = "i2c-gpio";

		s2dos05_pmic@60 {
			reg = <96>;
			adc_sync_mode = <2>;
			adc_mode = <0>;
			pinctrl-0 = <0x536>;
			pinctrl-names = "default";
			s2dos05,s2dos05_int = <0x4d0 8 0>;
			s2dos05,wakeup;
			compatible = "samsung,s2dos05pmic";

			regulators {

				s2dos05-ldo3 {
					regulator-name = "s2dos05-l3";
					regulator-max-microvolt = <3000000>;
					regulator-min-microvolt = <3000000>;
				};

				s2dos05-buck1 {
					regulator-boot-on;
					regulator-name = "panel_vddr";
					regulator-max-microvolt = <2100000>;
					regulator-min-microvolt = <850000>;
				};

				s2dos05-ldo2 {
					regulator-name = "s2dos05-l2";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2dos05-elvss-ssd {
					regulator-min-microamp = <0>;
					regulator-name = "elvss_ssd";
					regulator-max-microamp = <0x1f40>;
				};

				s2dos05-ldo1 {
					regulator-boot-on;
					regulator-name = "panel_vdd3";
					regulator-max-microvolt = <2000000>;
					regulator-min-microvolt = <1500000>;
				};

				s2dos05-ldo4 {
					regulator-boot-on;
					regulator-name = "panel_vci";
					regulator-max-microvolt = <3775000>;
					regulator-min-microvolt = <2700000>;
				};

				s2dos05-avdd-elvdd-elvss-fd {
					regulator-name = "panel_aee_fd";
				};
			};
		};

		s2mpb02_pmic@59 {
			s2mpb02,need_recovery;
			reg = <89>;
			s2mpb02,wakeup;
			s2mpb02,mfd-cell = "s2mpb02-sub-reg";
			compatible = "s2mpb02,s2mpb02mfd";

			regulators {

				s2mpb02-ldo16 {
					regulator-name = "s2mpb02_sub-l16";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-ldo17 {
					regulator-name = "s2mpb02_sub-l17";
					regulator-max-microvolt = <2950000>;
					regulator-min-microvolt = <2950000>;
				};

				s2mpb02-ldo5 {
					regulator-name = "s2mpb02_sub-l5";
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};

				s2mpb02-ldo13 {
					regulator-name = "s2mpb02_sub-l13";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-bb {
					regulator-allowed-modes = <1 2>;
					regulator-always-on;
					regulator-name = "s2mpb02_sub-bb";
					regulator-max-microvolt = <3500000>;
					regulator-min-microvolt = <3500000>;
				};

				s2mpb02-ldo6 {
					regulator-boot-on;
					regulator-name = "panel_vddr_sub";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1600000>;
				};

				s2mpb02-ldo10 {
					regulator-boot-on;
					regulator-name = "panel_vdd3_sub";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo3 {
					regulator-name = "s2mpb02_sub-l3";
					regulator-max-microvolt = <1050000>;
					regulator-min-microvolt = <1050000>;
				};

				s2mpb02-ldo11 {
					regulator-name = "s2mpb02_sub-l11";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-ldo18 {
					regulator-name = "s2mpb02_sub-l18";
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <3300000>;
				};

				s2mpb02-ldo4 {
					regulator-name = "s2mpb02_sub-l4";
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};

				s2mpb02-ldo9 {
					regulator-name = "s2mpb02_sub-l9";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-buck2 {
					regulator-allowed-modes = <1 2>;
					regulator-always-on;
					regulator-name = "s2mpb02_sub-b2";
					regulator-max-microvolt = <1350000>;
					regulator-min-microvolt = <1350000>;
				};

				s2mpb02-ldo8 {
					regulator-name = "s2mpb02_sub-l8";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo12 {
					regulator-name = "s2mpb02_sub-l12";
					regulator-max-microvolt = <3100000>;
					regulator-min-microvolt = <3100000>;
				};

				s2mpb02-ldo15 {
					regulator-boot-on;
					regulator-name = "panel_vci_sub";
					regulator-max-microvolt = <3000000>;
					regulator-min-microvolt = <3000000>;
				};

				s2mpb02-ldo7 {
					regulator-name = "s2mpb02_sub-l7";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo1 {
					regulator-name = "s2mpb02_sub-l1";
					regulator-max-microvolt = <900000>;
					regulator-min-microvolt = <900000>;
				};

				s2mpb02-ldo14 {
					regulator-name = "s2mpb02_sub-l14";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-ldo2 {
					regulator-name = "s2mpb02_sub-l2";
					regulator-max-microvolt = <1000000>;
					regulator-min-microvolt = <1000000>;
				};

				s2mpb02-buck1 {
					regulator-allowed-modes = <1 2>;
					regulator-name = "s2mpb02_sub-b1";
					regulator-max-microvolt = <1012500>;
					regulator-min-microvolt = <1012500>;
				};
			};
		};
	};

	samsung_mobile_device {
		compatible = "simple-bus";

		sec_thermistor@1 {
			thermistor_name = "sec-cf-thermistor";
			use_iio_processed;
			id = <1>;
			adc_array = <0x124f8 0x13b04 0x174cc 0x1b97b 0x20a53 0x267d7 0x2d697 0x356d4 0x3e991 0x494a2 0x552f6 0x6240b 0x70760 0x7f5db 0x8ecf4 0x9e654 0xad91e 0xbbcb4 0xc8dc9 0xd47ce 0xde6f6 0xe6d07 0xedc49>;
			io-channel-names = "cf_therm";
			pinctrl-0 = <0x4ce>;
			io-channels = <0x4c7 330>;
			pinctrl-names = "default";
			io-channel-ranges;
			temp_array = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			status = "okay";
			compatible = "samsung,sec-thermistor";
		};

		pass-through {
			init_delay = <0x1388>;
			max_icl = <0xbb8>;
			min_cap = <&qupv3_se0_spi_active>;
			fixed_sc_cap = <&tpdm_swao_prio_3>;
			start_delay = <0x1388>;
			vfloat = <0x1158>;
		};

		battery {
			battery,wireless_cool3_current = <&funnel_aoss_in_funnel_qdss>;
			battery,ttf_wireless_charge_current = <&tpdm_ipcc>;
			battery,wireless_cool2_current = <&llcc_pmu>;
			battery,wpc_step_limit_temp = <390 370>;
			battery,dchg_charging_limit_current = <0x7d0>;
			battery,wireless_charger_name = "mfc-charger";
			battery,ttf_dc25_charge_current = <0xe74>;
			battery,full_condition_vcell = <0x1126>;
			battery,chg_thermal_source = <2>;
			battery,cv_data = <0x921 823 0x5f5 0x8c2 833 0x5b3 0x848 843 0x570 0x7c6 853 0x52c 0x71f 863 0x4dd 0x6af 872 0x491 0x638 882 0x43a 0x592 892 989 0x50e 902 881 0x484 912 764 0x416 922 629 934 931 485 827 942 315 751 953 247 719 966 159 685 972 111 662 984 24 657 1000 0>;
			battery,topoff_time = <70>;
			battery,wire_cool3_current = <&funnel_aoss_in_funnel_qdss>;
			battery,store_mode_buckoff;
			battery,wpc_flicker_wa_input_limit_current = <&funnel_aoss_in_funnel_qdss>;
			battery,dc_step_chg_cond_soc = <25 45 100 25 45 100 25 45 100 25 45 100 25 45 100>;
			battery,tx_minduty_default = <20>;
			battery,siop_hv_icl_2nd = <&spu_modem_shared_mem>;
			battery,sub_bat_thermal_source = <2>;
			battery,limiter_sub_cool3_current = <&qupv3_se0_spi_active>;
			battery,dis_auto_shipmode_temp_ctrl;
			battery,rp_current_rp3 = <0xbb8>;
			battery,dchg_input_limit_current = <&ssc_cti0_q6>;
			battery,wc_full_input_limit_current = <100>;
			battery,dchg_high_temp_recovery = <1000 1000 620 480>;
			battery,recharge_check_count = <1>;
			battery,tx_mfc_iout_lcd_on = <&tpdm_swao_prio_3>;
			battery,store_mode_charging_max = <70>;
			battery,siop_apdo_fcc = <0x7d0>;
			battery,recharge_condition_vcell = <0x10fe>;
			battery,siop_curr_type_num = <3>;
			battery,wireless_cool1_current = <0xaf0>;
			battery,wire_cool1_normal_thresh = <180>;
			battery,inbat_ocv_type = <0>;
			battery,sc_vbat_thresh = <0x1176>;
			battery,tx_stop_capacity = <30>;
			battery,wpc_store_high_temp_recovery = <&funnel_aoss_in_funnel_qdss>;
			battery,sub_bat_temp_check_type = <2>;
			battery,wire_cool1_current = <0xaf0>;
			battery,wpc_temp_check_type = <2>;
			battery,tx_high_threshold = <&funnel_aoss_in_funnel_qdss>;
			battery,chg_float_voltage = <4440>;
			battery,wpc_lcd_on_input_limit_current = <&tme_log_mem>;
			battery,pd_charging_charge_power = <0x3a98>;
			battery,wpc_step_limit_fcc_15w = <0x708 0x898>;
			battery,age_data = <0 0x1158 0x10fe 0x1126 93 300 0x1144 0x10ea 0x1112 92 400 0x1130 0x10d6 0x10fe 91 700 0x111c 0x10c2 0x10ea 90 1000 0x10ea 0x1090 0x10b8 89>;
			battery,temp_check_type = <2>;
			battery,temp_check_count = <1>;
			battery,wireless_warm_current = <&llcc_pmu>;
			battery,wireless_otg_input_current = <&tpdm_swao_prio_3>;
			battery,temp_table_LRP_45W = <385 365>;
			battery,dc_step_chg_charge_power = <0x55f0>;
			battery,chg_temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,limiter_sub_cool2_current = <&funnel_aoss_in_funnel_qdss>;
			battery,limiter_main_cool2_current = <&funnel_aoss_in_funnel_qdss>;
			battery,wpc_step_limit_fcc_12w = <0x9f6 0x9f6>;
			battery,siop_fcc_20 = <0xffff 0xffff 0xffff>;
			battery,ovp_uvlo_check_type = <3>;
			battery,pre_wc_afc_work_delay = <0xfa0>;
			battery,low_temp_float = <0x1158>;
			battery,sleep_mode_limit_current = <&llcc_pmu>;
			battery,ta_alert_wa;
			battery,full_check_type = <2>;
			battery,temp_table_adc = <0x14696 0x17714 0x1a51e 0x1e935 0x239f8 0x296fb 0x304a1 0x384de 0x3fb63 0x4a162 0x57aeb 0x64ad2 0x72b87 0x817fb 0x90723 0x9fe52 0xaeb5e 0xbcb92 0xc9899 0xd4f11 0xdee24 0xe75cf 0xef485>;
			battery,full_check_type_2nd = <8>;
			battery,dchg_high_temp = <1000 1000 660 570>;
			battery,rp_current_rdu_rp3 = <0x834>;
			battery,limiter_main_warm_current = <&usb_phy_ps>;
			battery,siop_icl_20 = <1000 1000 1000>;
			battery,wire_warm_overheat_thresh = <&funnel_aoss_in_funnel_qdss>;
			battery,dchg_high_batt_temp_recovery = <1000 1000 1000 390>;
			battery,dc_step_chg_cond_vol = <0x1082 0x10e4 0x1158>;
			battery,pre_afc_work_delay = <0x7d0>;
			battery,limiter_sub_warm_current = <&llcc_pmu>;
			battery,full_condition_soc = <93>;
			battery,store_mode_charging_min = <60>;
			battery,fcc_by_tx_gear = <&llcc_pmu>;
			battery,wpc_temp_table_adc = <0x14696 0x17714 0x1a51e 0x1e935 0x239f8 0x296fb 0x304a1 0x384de 0x3fb63 0x4a162 0x57aeb 0x64ad2 0x72b87 0x817fb 0x90723 0x9fe52 0xaeb5e 0xbcb92 0xc9899 0xd4f11 0xdee24 0xe75cf 0xef485>;
			io-channel-names = "adc-temp", "adc-chg-temp", "adc-wpc-temp", "adc-usb-temp", "adc-sub-bat";
			battery,standard_curr = <0xbb8>;
			battery,wireless_cold_cool3_thresh = <0>;
			battery,siop_fcc_0 = <100 100 100>;
			battery,tx_mfc_iout_phone = <&pcm2>;
			battery,cisd_alg_index = <8>;
			battery,chg_ocp_current = <0>;
			battery,monitor_initial_count = <0>;
			battery,wireless_cc_cv = <85>;
			battery,pre_wc_afc_input_current = <&funnel_aoss_in_funnel_qdss>;
			battery,chg_ocp_dtc = <100>;
			battery,wpc_temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,dctp_bootmode_en;
			battery,wireless_cool1_normal_thresh = <180>;
			battery,siop_icl_0 = <0xffff 0xffff 0xffff>;
			battery,siop_scenarios = <20 0>;
			battery,wpc_charging_limit_current = <&ssc_cti0_q6>;
			battery,tx_minduty_5V = <50>;
			battery,overheatlimit_threshold = <&usb_phy_ps>;
			battery,full_check_count = <1>;
			battery,dchg_temp_table_adc = <102 127 146 177 208 253 297 356 415 492 568 661 753 858 963 0x42f 0x49b 0x4fb 0x55b 0x5a8 0x5f4 0x62c 0x663>;
			battery,max_input_voltage = <9000>;
			battery,chg_charging_limit_current = <0x76c>;
			battery,ignore_cisd_index = <0 0>;
			battery,overheatlimit_recovery = <&tert_mi2s_ws_sleep>;
			battery,dchg_temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,temp_adc_type = <1>;
			battery,full_condition_type = <9>;
			battery,mix_high_temp = <&funnel_aoss_in_funnel_qdss>;
			battery,fuelgauge_name = "max77705-fuelgauge";
			battery,battery_check_type = <0>;
			battery,wpc_temp_control_source = <1>;
			battery,chg_temp_table_adc = <0x105cb 0x137f9 0x17181 0x1b43d 0x2015e 0x26181 0x2ce4f 0x34b6c 0x3daf3 0x484ab 0x54076 0x61006 0x6ee89 0x7d704 0x8cee0 0x9c800 0xabe97 0xb9aa8 0xc6806 0xd26b0 0xdc84b 0xe5254 0xec39d>;
			battery,max_charging_charge_power = <0x61a8>;
			battery,chg_high_temp = <&funnel_aoss_in_funnel_qdss>;
			battery,wpc_input_limit_current = <&tme_log_mem>;
			battery,wpc_thermal_source = <2>;
			battery,wpc_store_lcd_on_high_temp = <&funnel_aoss_in_funnel_qdss>;
			battery,wireless_cool2_cool1_thresh = <&adsp_mem>;
			battery,phm_vout_ctrl_dev = <8>;
			battery,siop_hv_wpc_fcc = <1000 500 100>;
			battery,wpc_store_lcd_on_charging_limit_current = <&tpdm_turing>;
			battery,rp_current_rp2 = <0x5dc>;
			battery,recharge_condition_type = <8>;
			battery,polling_time = <10 30 30 30 0xe10>;
			battery,dchg_high_batt_temp = <1000 1000 1000 400>;
			battery,wpc_vout_ctrl_lcd_on;
			battery,ttf_hv_charge_current = <0xaf0>;
			battery,wire_warm_current = <0x546>;
			battery,sub_bat_temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,charger_name = "sec-direct-charger";
			battery,technology = <2>;
			battery,thermal_source = <2>;
			battery,adc_check_count = <5>;
			battery,dc_step_chg_cond_vol_sub = <0x1085 0x10e9 0x1158>;
			battery,limiter_main_cool1_current = <0x5aa>;
			battery,batt_data_version = <3>;
			battery,temp_table_LRP_25W = <400 390 380 370 400 380 380 360 0x6a4 0xd48 0x44c 0x898>;
			battery,usb_temp_check_type = <2>;
			pinctrl-0 = <0x4c8 0x4c9 0x4ca 0x4cb>;
			battery,wireless_cool3_cool2_thresh = <50>;
			battery,expired_time = <0x2c88>;
			battery,chg_input_limit_current = <&ssc_cti0_q6>;
			battery,otg_name = "max77705-otg";
			battery,wireless_warm_overheat_thresh = <&funnel_aoss_in_funnel_qdss>;
			battery,tx_5v_disable;
			battery,limiter_main_cool3_current = <&qupv3_se0_spi_active>;
			battery,tx_low_threshold = <0>;
			battery,siop_fcc = <0x708>;
			battery,cable_check_type = <4>;
			battery,step_chg_type = <0>;
			battery,siop_store_hv_wpc_icl = <&funnel_aoss_in_funnel_qdss>;
			battery,pre_afc_input_current = <&funnel_aoss_in_funnel_qdss>;
			battery,wire_cool2_cool1_thresh = <&adsp_mem>;
			battery,dc_step_chg_val_vfloat = <0x10cc 0x1158 0x1158>;
			battery,chg_polarity_full_check = <1>;
			battery,tx_uno_iout = <0x5dc>;
			battery,charging_reset_time = <0>;
			battery,max_charging_current = <0xbb8>;
			battery,ttf_capacity = <0xfa0>;
			io-channels = <0x4c7 331 0x4c7 328 0x4c7 331 0x4c7 325 0x4c7 326>;
			battery,tx_low_recovery = <50>;
			battery,wire_cool3_cool2_thresh = <50>;
			battery,chg_gpio_full_check = <0>;
			battery,rp_current_rp1 = <&funnel_aoss_in_funnel_qdss>;
			battery,rp_current_abnormal_rp3 = <0x708>;
			battery,usb_temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,siop_wpc_icl = <&tme_log_mem>;
			battery,dual_battery_name = "sec-dual-battery";
			battery,usb_thermal_source = <2>;
			battery,wire_normal_warm_thresh = <&funnel_aoss_in_funnel_qdss>;
			battery,siop_hv_wpc_icl = <&tme_log_mem>;
			battery,dc_step_chg_iin_check_cnt = <3>;
			battery,tx_mfc_iout_phone_5v = <&funnel_aoss_in_funnel_qdss>;
			battery,wpc_store_lcd_on_high_temp_rec = <&funnel_aoss_in_funnel_qdss>;
			pinctrl-names = "default";
			battery,recharge_condition_soc = <98>;
			battery,dc_step_chg_step = <3>;
			battery,recharging_expired_time = <0x1518>;
			battery,chg_temp_check_type = <2>;
			battery,tx_mfc_iout_gear = <0x5dc>;
			battery,siop_wpc_fcc = <1000 500 100>;
			battery,dc_step_chg_val_iout = <0x132e 0xf0a 0xc12>;
			battery,siop_hv_icl = <&usb_phy_ps>;
			battery,fcc_by_tx = <&llcc_pmu>;
			battery,tx_high_recovery = <&funnel_aoss_in_funnel_qdss>;
			battery,max_input_current = <0xbb8>;
			battery,cable_source_type = <1>;
			battery,wireless_normal_warm_thresh = <&funnel_aoss_in_funnel_qdss>;
			battery,siop_apdo_icl = <&ssc_cti0_q6>;
			battery,sub_bat_temp_table_adc = <0x11b6b 0x14c40 0x18737 0x1cdec 0x21f5c 0x27ee7 0x2ede8 0x36faa 0x3ebd9 0x49604 0x56ed7 0x6415b 0x7242e 0x81293 0x900cd 0x9f6e3 0xae17b 0xbbf67 0xc88b7 0xd3d29 0xddcfe 0xe63d1 0xef3b9>;
			battery,polling_type = <1>;
			battery,mix_high_temp_recovery = <&tpdm_ddr>;
			battery,swelling_high_rechg_voltage = <4050>;
			battery,wpc_high_temp_recovery = <&funnel_aoss_in_funnel_qdss>;
			battery,chip_vendor = "QCOM";
			battery,cisd_max_voltage_thr = <4700>;
			battery,high_temp_float = <0x1068>;
			battery,prepare_ta_delay = <0>;
			battery,dchg_thermal_source = <3>;
			battery,siop_hv_fcc = <0x708>;
			battery,wpc_store_charging_limit_current = <&tpdm_turing>;
			battery,wpc_temp_lcd_on_control_source = <1>;
			status = "okay";
			battery,mix_high_chg_temp = <&funnel_aoss_in_funnel_qdss>;
			battery,nv_wc_headroom = <6>;
			battery,swelling_low_rechg_voltage = <4270>;
			battery,ttf_hv_wireless_charge_current = <0x532>;
			battery,wire_cold_cool3_thresh = <0>;
			battery,lrp_temp_check_type = <2>;
			battery,wpc_step_limit_fcc = <0x9f6 0x9f6>;
			battery,vendor = "Battery";
			battery,chg_high_temp_recovery = <&funnel_aoss_in_funnel_qdss>;
			battery,battery_full_capacity = <0x1130>;
			battery,temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			battery,health_condition = <900 75 0x4b0 65 0x5dc 55>;
			battery,limiter_sub_cool1_current = <0x640>;
			battery,wpc_store_high_temp = <&funnel_aoss_in_funnel_qdss>;
			battery,siop_icl = <&dai_pri_spdif_rx>;
			battery,dchg_temp_check_type = <2>;
			battery,temp_table_LRP_NORMAL = <900 380 380 370 900 380 380 360 1000 0x7d0 1000 0x7d0>;
			battery,wire_cool2_current = <&llcc_pmu>;
			battery,wpc_high_temp = <&tpdm_turing>;
			battery,ignore_cisd_index_d = <0 80>;
			battery,usb_temp_table_adc = <0x1235c 0x15487 0x19015 0x1d4c3 0x2259c 0x28490 0x2f47f 0x375a9 0x408e8 0x4b28a 0x56f9a 0x640af 0x720f8 0x80e5a 0x8ff5e 0x9f812 0xaeb9f 0xbc511 0xc92da 0xd4b44 0xdea41 0xe6d1c 0xeda82>;
			compatible = "samsung,sec-battery";
			battery,dc_step_chg_type = <&disp_bcm_voter>;
			battery,fgsrc_switch_name = "max77705-charger";
		};

		max77705-fuelgauge {
			fuelgauge,capacity_calculation_type = <92>;
			fuelgauge,fuel_alert_soc = <1>;
			fuelgauge,fg_resistor = <5>;
			fuelgauge,lost_soc_trig_d_soc = <20>;
			fuelgauge,repeated_fuelalert;
			fuelgauge,using_hw_vempty;
			fuelgauge,sw_v_empty_voltage_cisd = <3100>;
			fuelgauge,bat_id_gpio = <60 154 0>;
			fuelgauge,sw_v_empty_voltage = <3200>;
			fuelgauge,sub_bat_id_gpio = <60 155 0>;
			fuelgauge,lost_soc_trig_soc = <&ssc_cti0_q6>;
			fuelgauge,jig_gpio = <60 181 0>;
			fuelgauge,capacity_max_margin = <&funnel_aoss_in_funnel_qdss>;
			fuelgauge,lost_soc_trig_scale = <2>;
			fuelgauge,jig_low_active;
			fuelgauge,sw_v_empty_recover_voltage = <3480>;
			fuelgauge,capacity_min = <0>;
			status = "okay";
			fuelgauge,using_temp_compensation;
			fuelgauge,lost_soc_guarantee_soc = <30>;
			fuelgauge,vempty_recover_time = <180>;
			fuelgauge,lost_soc_min_vol = <0xc80>;
			fuelgauge,low_temp_limit = <100>;
			fuelgauge,capacity_max = <&ssc_cti0_q6>;

			battery_params {
				battery1,data_ver = <2>;
				battery2,v_empty_origin = <0x7d54>;
				battery3,coff_charging = <0>;
				battery2,coff_charging = <0>;
				battery2,selected_reg = <2 0x7f80 18 0x5000 30 806 33 0x6200 34 0x2580 42 572 44 0xe3e1 45 0x290f 50 0x1000 51 0xffff 55 0x5e0 66 0xf00 180 0x7f80 184 0 185 107 186 0x90c>;
				battery1,capacity = <0x62e>;
				battery1,cgain_charging = <&apss_atb_cti>;
				battery0,cgain_charging = <&apss_atb_cti>;
				battery0,v_empty = <0xa7e2>;
				battery0,fg_reset_wa_data = <0x62e 0x3200 395 86 0x1128>;
				battery0,capacity = <0x62e>;
				battery0,selected_reg = <2 0x7f80 18 0x5000 30 806 33 0x6200 34 0x2580 42 572 44 0xe3e1 45 0x290f 50 0x1000 51 0xffff 55 0x5e0 66 0xf00 180 0x7f80 184 0 185 107 186 0x90c>;
				battery3,cgain_charging = <&apss_atb_cti>;
				battery0,coff_origin = <0>;
				battery3,selected_reg = <2 0x7f80 18 0x5000 30 806 33 0x6200 34 0x2580 42 572 44 0xe3e1 45 0x290f 50 0x1000 51 0xffff 55 0x5e0 66 0xf00 180 0x7f80 184 0 185 107 186 0x90c>;
				battery0,coff_charging = <0>;
				battery3,fg_reset_wa_data = <0x62e 0x3200 395 86 0x1128>;
				battery3,capacity = <0x62e>;
				battery1,v_empty = <0xa7e2>;
				battery1,selected_reg = <2 0x7f80 18 0x5000 30 806 33 0x6200 34 0x2580 42 572 44 0xe3e1 45 0x290f 50 0x1000 51 0xffff 55 0x5e0 66 0xf00 180 0x7f80 184 0 185 107 186 0x90c>;
				battery0,data_ver = <9>;
				battery2,fg_reset_wa_data = <0x62e 0x3200 395 88 0x1128>;
				battery2,capacity = <0x62e>;
				battery3,coff_origin = <0>;
				battery0,cgain_origin = <&cpu1>;
				battery2,cgain_origin = <&cpu1>;
				battery2,cgain_charging = <&apss_atb_cti>;
				battery2,coff_origin = <0>;
				battery1,cgain_origin = <&cpu1>;
				battery1,v_empty_origin = <0x7d54>;
				battery3,cgain_origin = <&cpu1>;
				battery2,v_empty = <0xa7e2>;
				battery0,v_empty_origin = <0x7d54>;
				battery2,data_ver = <4>;
				battery3,v_empty = <0xa7e2>;
				battery1,coff_origin = <0>;
				battery3,v_empty_origin = <0x7d54>;
				battery3,data_ver = <2>;
				battery1,coff_charging = <0>;
				battery1,fg_reset_wa_data = <0x62e 0x3200 395 81 0x1128>;
			};
		};

		sec_thermistor@0 {
			thermistor_name = "sec-ap-thermistor";
			use_iio_processed;
			id = <0>;
			adc_array = <0x124f8 0x12bcf 0x1671d 0x1aa46 0x1fba0 0x25924 0x2c65f 0x3469c 0x3d814 0x484ec 0x542be 0x61351 0x6f561 0x7e298 0x8db77 0x9d4d8 0xac9ea 0xbad7f 0xc7ed5 0xd39de 0xddc10 0xe6428 0xeceda>;
			io-channel-names = "ap_therm";
			io-channels = <0x4c7 324>;
			io-channel-ranges;
			temp_array = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0xffffffce 0xffffff9c 0xffffff6a 0xffffff38>;
			status = "okay";
			compatible = "samsung,sec-thermistor";
		};

		abc_hub {
			status = "okay";
			compatible = "samsung,abc_hub";

			bootc {
				bootc,time_spec_eng = <0x249f0>;
				bootc,time_spec_fac = <0x186a0>;
				bootc,time_spec_user = <0x186a0>;
			};
		};

		sec-dual-battery {
			battery,sub_current_limiter = "s2asl01-limiter-sub";
			battery,max_sub_limiter_current = <0xbb8>;
			battery,min_sub_limiter_current = <&qupv3_se0_spi_active>;
			battery,sub_zone3_current_rate = <56>;
			battery,zone2_limiter_current = <&dai_pri_spdif_rx>;
			battery,main_full_condition_eoc = <125>;
			battery,main_zone3_current_rate = <50>;
			battery,sub_zone1_current_rate = <0x708>;
			battery,max_main_limiter_current = <0x992>;
			battery,force_recharge_margin = <&spmi_bus>;
			battery,main_zone1_current_rate = <0x5dc>;
			battery,main_zone2_current_rate = <0x5dc>;
			battery,main_current_limiter = "s2asl01-limiter-main";
			battery,sub_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			battery,sub_full_condition_eoc = <125>;
			battery,sub_zone2_current_rate = <0x708>;
			battery,min_main_limiter_current = <&qupv3_se0_spi_active>;
			battery,main_full_condition_vcell = <0x1130 0x111c 0x1108 0x10f4 0x10c2>;
			status = "okay";
			battery,zone1_limiter_current = <100>;
			compatible = "samsung,sec-dual-battery";
			battery,zone3_limiter_current = <0xbb8>;
		};

		sec_ext_tm {
			batt_node = <0x4d4>;
			types = <1 2>;
			chans = <325 331>;
			status = "okay";
			compatible = "samsung,ext-tm";
		};

		max77705-charger {
			charger,fac_vsys = <0x1130>;
			charger,fsw = <0>;
			charger,enable_sysovlo_irq;
		};

		sec-cisd {
			ovp_signal = <60 85 0>;
			ovp_power = <60 84 0>;
		};

		vibrator_info {
			functions = "INTENSITY", "HAPTIC_ENGINE", "INDEX_HAPTIC_PATTERN", "CAPABILITY_EXTERNAL_CONTROL", "PRIMITIVE_EFFECT_COMPOSE";
			samsung,haptic_intensities = <0 0xbb8 0xfa0 0x1770 0x1f40 0x2710>;
			samsung,intensities = <0 0x7d0 0xfa0 0x1770 0x1f40 0x2710>;
			status = "okay";
			compatible = "samsung,vib-info";
		};

		sec_abc_detect_conn {
			sec,det_exp_conn_name = "SUB_LOWER_DETECT";
			pinctrl-1 = <0x4d2>;
			sec,det_conn_gpios = <60 121 0 60 122 0 60 179 0 60 107 0>;
			sec,det_conn_name = "SUB_BAT_DETECT", "MAIN_BAT_DETECT", "MAIN_DIGITIZER_DETECT", "UPPER_C2C_DETECT";
			pinctrl-2 = <0x4d3>;
			pinctrl-0 = <0x4d1>;
			sec,det_pm_conn_gpios = <0x4cf 3 0>;
			sec,det_exp_conn_gpios = <0x4d0 5 0>;
			pinctrl-names = "det_ap_connect", "det_pm_connect", "det_exp_connect";
			sec,det_pm_conn_name = "LOWER_C2C_DETECT";
			status = "okay";
			compatible = "samsung,sec_abc_detect_conn";
		};

		input_booster {
			resValcount = "2";
			max_cluster_count = "3";
			allowed_resources = "0,1,2,3";
			ib_release_values = "-1,0,-2,0";
			cpu_cluster_policy = "7,4,0";
			#size-cells = <0>;
			status = "okay";
			#address-cells = <1>;
			max_resource_count = "4";
			compatible = "input_booster";

			booster_key@1 {
				input_booster,tail_time = <0>;
				input_booster,head_time = <&funnel_aoss_in_funnel_qdss>;
				input_booster,type = <0>;
				input_booster,label = "key";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 0>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@6 {
				input_booster,tail_time = <&funnel_aoss_in_funnel_qdss>;
				input_booster,head_time = <&qupv3_se0_spi_active>;
				input_booster,type = <5>;
				input_booster,label = "MOUSE";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x77880>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 0>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@5 {
				input_booster,tail_time = <&mdmss2_config0>;
				input_booster,head_time = <&mdmss2_config0>;
				input_booster,type = <4>;
				input_booster,label = "keyboard";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0x122a00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 2>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@8 {
				input_booster,tail_time = <&funnel_aoss_in_funnel_qdss>;
				input_booster,head_time = <&mdmss2_config0>;
				input_booster,type = <7>;
				input_booster,label = "pen_hover";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0xe5b00>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 0>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@7 {
				input_booster,tail_time = <0>;
				input_booster,head_time = <&qupv3_se0_spi_active>;
				input_booster,type = <6>;
				input_booster,label = "mouse_wheel";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 0>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@2 {
				input_booster,tail_time = <&funnel_aoss_in_funnel_qdss>;
				input_booster,head_time = <1>;
				input_booster,type = <1>;
				input_booster,label = "touchkey";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x122a00 0>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 0>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@3 {
				input_booster,tail_time = <&funnel_aoss_in_funnel_qdss>;
				input_booster,head_time = <&qupv3_se0_spi_active>;
				input_booster,type = <2>;
				input_booster,label = "touch";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <5 5>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <1017 1017>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x11df00 0x106800>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 2>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@4 {
				input_booster,tail_time = <&llcc_pmu>;
				input_booster,head_time = <&qupv3_se0_spi_active>;
				input_booster,type = <3>;
				input_booster,label = "multitouch";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <0 0>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x1e2d00 0x156300>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 2>;
						resource,label = "HMP";
					};
				};
			};

			booster_key@9 {
				input_booster,tail_time = <&tme_log_mem>;
				input_booster,head_time = <&qupv3_se0_spi_active>;
				input_booster,type = <8>;
				input_booster,label = "pen";

				inputbooster,resource {
					compatible = "resource";

					resource@4 {
						resource,value = <5 5>;
						resource,label = "LPM";
					};

					resource@2 {
						resource,value = <0 0>;
						resource,label = "DDR";
					};

					resource@1 {
						resource,value = <0x18e700 0xea600>;
						resource,label = "CPU";
					};

					resource@3 {
						resource,value = <2 2>;
						resource,label = "HMP";
					};
				};
			};
		};

		cpufreq_limit {
			limit,vol_based_clk;
			status = "okay";
			compatible = "cpufreq_limit";
		};

		wireless-power-info {
			count = <5>;

			current_group_1 {
				rx_power = <0x1d4c>;
				ttf_charge_current = <0x532>;
				wireless_power_class = <2>;
				vout = <0x2710>;
				input_current_limit = <&pri_tdm_clk_sleep>;
				fast_charging_current = <0xbb8>;
			};

			current_group_4 {
				rx_power = <0x3a98>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <2>;
				vout = <0x2710>;
				input_current_limit = <&ssc_cti0_q6>;
				fast_charging_current = <0xbb8>;
			};

			current_group_2 {
				rx_power = <0x2ee0>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <2>;
				vout = <0x2710>;
				input_current_limit = <&ssc_cti0_q6>;
				fast_charging_current = <0xbb8>;
			};

			current_group_3 {
				rx_power = <0x2ee0>;
				ttf_charge_current = <0x7d0>;
				wireless_power_class = <2>;
				vout = <0x2710>;
				input_current_limit = <&ssc_cti0_q6>;
				fast_charging_current = <0xbb8>;
			};

			current_group_0 {
				rx_power = <0x1d4c>;
				ttf_charge_current = <0x532>;
				wireless_power_class = <2>;
				vout = <0x2328>;
				input_current_limit = <&pri_tdm_clk_sleep>;
				fast_charging_current = <0xbb8>;
			};
		};

		cable-info {
			full_check_current_1st = <&pri_tdm_clk_sleep>;
			default_charging_current = <0x834>;
			full_check_current_2nd = <&qupv3_se13_spi_active>;
			default_input_current = <0x708>;

			current_group_1 {
				input_current = <&funnel_aoss_in_funnel_qdss>;
				charging_current = <&funnel_aoss_in_funnel_qdss>;
				cable_number = <2 19 21 22 23 30>;
			};

			current_group_11 {
				input_current = <&funnel_aoss_in_funnel_qdss>;
				charging_current = <0x578>;
				cable_number = <29 36 37>;
			};

			current_group_10 {
				input_current = <&pri_tdm_clk_sleep>;
				charging_current = <0xbb8>;
				cable_number = <11 14 16 28>;
			};

			current_group_6 {
				input_current = <&llcc_pmu>;
				charging_current = <0xbb8>;
				cable_number = <10 12 15 27 35>;
			};

			current_group_8 {
				input_current = <&ssc_cti0_q6>;
				charging_current = <&funnel_aoss_in_funnel_qdss>;
				cable_number = <24>;
			};

			current_group_13 {
				input_current = <&funnel_aoss_in_funnel_qdss>;
				charging_current = <0xbb8>;
				cable_number = <34>;
			};

			current_group_7 {
				input_current = <&llcc_pmu>;
				charging_current = <0xbb8>;
				cable_number = <13>;
			};

			current_group_5 {
				input_current = <0x672>;
				charging_current = <0xbb8>;
				cable_number = <9>;
			};

			current_group_4 {
				input_current = <0x672>;
				charging_current = <0xbb8>;
				cable_number = <6 7 8>;
			};

			current_group_9 {
				input_current = <0x7d0>;
				charging_current = <0x708>;
				cable_number = <26>;
			};

			current_group_2 {
				input_current = <&ssc_cti0_q6>;
				charging_current = <&ssc_cti0_q6>;
				cable_number = <25 31>;
			};

			current_group_3 {
				input_current = <0x5dc>;
				charging_current = <0x5dc>;
				cable_number = <5 32>;
			};

			current_group_12 {
				input_current = <&funnel_aoss_in_funnel_qdss>;
				charging_current = <&spu_modem_shared_mem>;
				cable_number = <1 4>;
			};

			current_group_14 {
				input_current = <&llcc_pmu>;
				charging_current = <0xbb8>;
				cable_number = <33>;
			};
		};

		sec-direct-charger {
			charger,direct_charger = "sm5451-charger";
			charger,dchg_min_current = <0x7d0>;
			charger,battery_name = "battery";
			charger,main_charger = "max77705-charger";
			status = "okay";
			charger,sc_vbat_thresh = <0x1144>;
			charger,ta_alert_wa;
			compatible = "samsung,sec-direct-charger";
		};

		hall_ic {
			pinctrl-0 = <0x4cc 0x4cd>;
			pinctrl-names = "default";
			status = "okay";
			compatible = "hall_ic";

			flip {
				event = <0>;
				gpios = <60 169 1>;
			};
		};

		sec_abc {
			status = "okay";
			compatible = "samsung,sec_abc";

			abc_spec_type1 {
				threshold_time = <0x4b0 0x4b0 0x4b0 0 0 5 5 5>;
				module_list = "gpu", "gpu_qc", "gpu_qc", "camera", "camera", "vib", "tsp", "tsp_sub";
				threshold_cnt = <20 2 20 1 1 25 10 10>;
				name_list = "gpu_fault", "gpu_fault", "gpu_page_fault", "mipi_overflow", "i2c_fail", "int_gnd_short", "tsp_int_fault", "tsp_int_fault";
			};
		};

		sb-tx {

			aov {
				high_freq = <&ipcc_mproc>;
			};
		};
	};

	chosen: chosen {
		kaslr-seed = <0 0>;
		stdout-path = "/soc/qcom,qup_uart@99c000:115200n8";
		bootargs = "loglevel=6 kpti=0 log_buf_len=256K kernel.panic_on_rcu_stall=1 swiotlb=noforce loop.max_part=7 cgroup.memory=nokmem,nosocket pcie_ports=compat msm_rtb.filter=0x237 allow_mismatched_32bit_el0 kasan=off rcupdate.rcu_expedited=1 rcu_nocbs=0-7 pstore.compress=none cpufreq.default_governor=performance can.stats_timer=0  video=vfb:640x400,bpp=32,memsize=3072000 printk.devkmsg=on firmware_class.path=/vendor/firmware_mnt/image console=null bootconfig androidboot.hardware=qcom hardware=qcom androidboot.memcg=1 androidboot.usbcontroller=a600000.dwc3 androidboot.init_fatal_panic=true androidboot.selinux=permissive loop.max_part=7 buildvariant=eng androidboot.verifiedbootstate=orange androidboot.keymaster=1  androidboot.ulcnt=1  androidboot.bootdevice=1d84000.ufshc androidboot.fstab_suffix=default androidboot.boot_devices=soc/1d84000.ufshc androidboot.serialno=RFCT70Y816L androidboot.baseband=msm msm_drm.dsi_display0=Q4_S6E3XA2_AMF756BQ01: msm_drm.dsi_display1=Q4_S6E3FAC_AMB619BR01: msm_drm.lcd_id=B10003 sec_common_fn.lcd_id=B10003 msm_drm.lcd_id1=A10004 sec_common_fn.lcd_id1=A10004 androidboot.dtbo_idx=10 androidboot.dtb_idx=0 androidboot.sec_atd.tty=/dev/ttyHS5 nohyp_uart androidboot.revision=13 androidboot.subpcb=5 androidboot.slavepcb=3 androidboot.appcb=255 androidboot.ap_serial=0x0000043B501907F4 common_muic.muic_param_pdic_info=1 common_muic.muic_param_pmic_info=3 pdic_notifier_module.pdic_param_lpcharge=0 nfc_sec.nfc_param_lpcharge=0 androidboot.cm.param.offset=9437632 common_muic.muic_param_afc_mode=0x00 sec-battery.charging_mode=0x00 abc.qet_loaded=0 sb-mfc.wireless_ic=0x201920 p9320_charger.wireless_ic=0x201920 s2miw04_charger.wireless_ic=0x201920 cps4038_charger.wireless_ic=0x201920 androidboot.wc.param.offset=9437228 androidboot.debug_level=0x4f4c msm_rtb.enable=0 androidboot.cp_debug_level=0x55FF softdog.soft_margin=100 softdog.soft_panic=1 androidboot.cp_reserved_mem=off androidboot.reserve_mem_region=0x0 androidboot.force_upload=0x0 androidboot.upload_offset=9438196 androidboot.boot_recovery=1 androidboot.first_stage_console=2 androidboot.carrierid.param.offset=9437644 androidboot.carrierid=EUX androidboot.sales.param.offset=9437648 androidboot.sales_code=EUX sec-battery.sales_code=EUX androidboot.prototype.param.offset=9437660 androidboot.im.param.offset=9437232 androidboot.me.param.offset=9437312 androidboot.sn.param.offset=9437392 androidboot.pr.param.offset=9437472 androidboot.sku.param.offset=9437552 androidboot.prodcode.param.offset=9445416 androidboot.windowcolor.param.offset=9445496 androidboot.kg=0x6 androidboot.kg.bit=00 androidboot.kg.ap=AAAA0000000000000000043B501907F4 androidboot.fastbootd=false androidboot.warranty_bit=1 androidboot.wb.hs=E03 androidboot.wb.snapQB=71150145R androidboot.ucs_mode=0 androidboot.swp_config=0 androidboot.rp=4 androidboot.svb.ver=SVB1.0 androidboot.em.did=20043B501907F411 androidboot.em.model=SM-F936B androidboot.em.status=0x0 androidboot.sb.debug0=0x0,0,0,0 androidboot.em.rdx_dump=false androidboot.bootloader=F936BXXS4EWL5 androidboot.edtbo_ver=-1 sec_sysup.edtbo_ver=-1 sapa=0 sec_pon_alarm.rtcalarm=0 sec_pon_alarm.lpcharge=0 androidboot.hdm_status=NONE hdm.status=NONE androidboot.ddr_start_type=1 androidboot.dram_info=01,08,00,12G androidboot.edtbo_offset=9438216 frpc-adsprpc.signoff=0x7277 sec_debug.debug_level=0x4f4c sec_debug.enable=0 sec_debug.enable_user=0 sec_debug.force_upload=0x0 sec_debug.ap_serial=0x0000043B501907F4 sec_debug.dump_sink=0x0 sec_debug.reboot_multicmd=0x1 sec_qc_hw_param.revision=13 sec_qc_user_reset.boot_recovery=1 androidboot.cp_force_ssr=0xDEADDEAD";
		linux,initrd-end = <0 0xb7ffe784>;
		linux,initrd-start = <0 0xb64c5000>;
	};

	aliases: aliases {
		i2c32 = "/i2c@32";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		i2c35 = "/i2c@35";
		mmc1 = "/soc/sdhci@8804000";
		hsuart5 = "/soc/qcom,qup_hsuart@99c000";
		ufshc1 = "/soc/ufshc@1d84000";
		i2c34 = "/i2c@34";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		i2c33 = "/i2c@33";
		hsuart0 = "/soc/qcom,qup_uart@894000";
		i2c18 = "/soc/i2c@990000";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		serial0 = "/soc/qcom,qup_uart@99c000";
		i2c31 = "/i2c@31";
	};

	memory {
		reg = <0 0x80000000 0 0x6a000000 0 0xee500000 0 0x11b00000 8 0 0 0x39500000 9 0 1 0x80000000 8 0x40000000 0 0xc0000000 8 0x39b00000 0 0x1e00000>;
		device_type = "memory";
		ddr_device_type = <8>;
	};

	cluster-device {
		power-domains = <29>;
		compatible = "qcom,lpm-cluster-dev";
	};

	__symbols__ {
		S10B = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		sp_mem = "/reserved-memory/sp_region";
		swao_csr = "/soc/csr@10b11000";
		tpdm_dlct = "/soc/tpdm@10c28000";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		S6C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		VDD_GFX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		tpda_dl_south_1_in_tpdm_sdcc4 = "/soc/tpda@109c1000/in-ports/port@1/endpoint";
		CPU2 = "/cpus/cpu@200";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		pri_aux_pcm_clk_active = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_active";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		S3E = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		qupv3_se19_i2c_active = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_active";
		cpu3 = "/soc/cti@12040000";
		qupv3_se20_4uart = "/soc/qcom,qup_uart@894000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		spkr_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		pcie1_msi = "/soc/qcom,pcie1_msi@0x17110040";
		pm8350_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpdm_tmess_0_out_tpda_tmess_1 = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d05000/out-ports/port@4/endpoint";
		soc = "/soc";
		hyp_mem = "/reserved-memory/hyp_region@80000000";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pm8350c_s2_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		tert_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_sleep";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		L8C = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@187004";
		L2E = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		tme_log_mem = "/reserved-memory/tme_log_region@808e0000";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_kr";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		tpdm_video = "/soc/tpdm@10830000";
		S2C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		pri_mi2s_sck_active = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_active";
		eusb2_phy0 = "/soc/hsphy@88e3000";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3a000/out-ports/port@3/endpoint";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		xbl_dtlog_mem = "/reserved-memory/xbl_dtlog_region@80600000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		pm8350c_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		pm8350c_l13 = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		qupv3_se0_i2c = "/soc/i2c@980000";
		qupv3_se15_i3c_pins = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins";
		qmp_tme = "/soc/qcom,qmp-tme";
		hostless = "/soc/qcom,msm-pcm-hostless";
		pm8350c_s6_level = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		funnel_lpass_lpi_in_tpdm_lpass_lpi = "/soc/funnel@10b44000/in-ports/port@5/endpoint";
		qupv3_se17_i2c = "/soc/i2c@888000";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		qupv3_se11_i2c_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		pm8350c_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		funnel_tmess = "/soc/funnel@10cc8000";
		pm8350_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		pm8350c_l12 = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10985000/out-ports/port@0/endpoint";
		qupv3_se20_i2c_pins = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		tlmm = "/soc/pinctrl@f000000";
		pm8450_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		pmr735b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tpda_dl_center_4_in_funnel_lpass = "/soc/tpda@10c2e000/in-ports/port@4/endpoint";
		slimbus = "/soc/slim@3340000/ngd@1/btfmslim-driver";
		cti0 = "/soc/cti@10c2a000";
		S12B = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		pcm0 = "/soc/qcom,msm-pcm";
		qcom_cedev = "/soc/qcedev@1de0000";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		sf_0_tbu = "/soc/apps-smmu@15000000/sf_0_tbu@151f1000";
		mmss_noc = "/soc/interconnect@1740000";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu6-emerg1-cfg";
		voip = "/soc/qcom,msm-voip-dsp";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000";
		CPU1 = "/cpus/cpu@100";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@162128";
		lpass_dl_cti = "/soc/cti@10845000";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cpu0_pause = "/soc/qcom,cpu-pause/cpu0-pause";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		qupv3_se20_i2c = "/soc/i2c@894000";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		cpu3_emerg = "/soc/thermal-zones/cpu-0-3/trips/cpu3-emerg-cfg";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		pm8450_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		qupv3_se10_spi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		mx_pe = "/soc/mx_rdpm_pe@637000";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		VDD_MM_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		qupv3_se15_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_sleep";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_kr";
		funnel_gfx_dl_out_tpda_dl_center_17 = "/soc/funnel@10902000/out-ports/port/endpoint";
		qupv3_se13_spi = "/soc/spi@a94000";
		qupv3_se7_2uart_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		tpdm_dcc = "/soc/tpdm@10003000";
		dummy_eud = "/soc/dummy_sink";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		CPU4 = "/cpus/cpu@400";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		pm8350c_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		ssc_sensors = "/soc/qcom,msm-ssc-sensors";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		pm8350b_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		slimbam = "/soc/bamdma@3304000";
		tpdm_sdcc2 = "/soc/tpdm@10c21000";
		clock_camcc = "/soc/clock-controller@ade0000";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@5/endpoint";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@aaf80c0";
		qupv3_se8_i2c_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		gfx_0_tbu = "/soc/kgsl-smmu@3da0000/gfx_0_tbu@3de9000";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pri_aux_pcm_dout_active = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		qupv3_se16_spi_sleep = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_sleep";
		tmc_etr = "/soc/tmc@10048000";
		L4F = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
		qupv3_se21_spi_sleep = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_sleep";
		S10C = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		tpdm_tmess_0 = "/soc/tpdm@10cc1000";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		pm8450_s6_level = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		L5B = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		smb1394_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1394-debug@9";
		clock_gpucc = "/soc/clock-controller@3d90000";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		qupv3_se4_i2c = "/soc/i2c@990000";
		tmc_etf = "/soc/tmc@10b05000";
		funnel_ssc_in_sensor_stm = "/soc/funnel@10b24000/in-ports/port@1/endpoint";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc_kr";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		tert_mi2s_sck_active = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_active";
		tert_tdm_clk_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_sleep";
		funnel_apss = "/soc/funnel@13810000";
		funnel_modem = "/soc/funnel@10804000";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2e000/in-ports/port@13/endpoint";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10985000/out-ports/port@1/endpoint";
		L2C = "/soc/rsc@17a00000/rpmh-regulator-ldoc2/regulator-pm8350c-l2";
		turing_dl_cti_0 = "/soc/cti@10982000";
		tpdm_dlmm_out_funnel_multimedia = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		VDD_MXC_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		mdp_1_tbu = "/soc/apps-smmu@15000000/mdp_1_tbu@151fd000";
		stm = "/soc/stm@10002000";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port/endpoint";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000/wsa_swr_master";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc_kr";
		mdp_0_tbu = "/soc/apps-smmu@15000000/mdp_0_tbu@151f9000";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		mem_dump = "/soc/mem_dump";
		pmr735b_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		tcsr = "/soc/syscon@1fc0000";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_gfx_dl = "/soc/funnel@10902000";
		qupv3_se2_i2c_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		apss_cti2 = "/soc/cti@13900000";
		pcie0 = "/soc/qcom,pcie@1c00000";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		qmp_aop = "/soc/qcom,qmp-aop";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		pm8008i_active = "/soc/pinctrl@f000000/pm8008i_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		GOLD_OFF = "/idle-states/gold-c4";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@80860000";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		sec_mi2s_mclk_sleep = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_sleep";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		qupv3_se10_spi = "/soc/spi@a88000";
		routing = "/soc/qcom,msm-pcm-routing";
		pmr735a_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldoe2/regulator-pmr735a-l2";
		S11B = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		tpdm_spdm = "/soc/tpdm@1000f000";
		L7E = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		VDD_MXA_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		cpu0_emerg = "/soc/thermal-zones/cpu-0-0/trips/cpu0-emerg-cfg";
		L2B = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		L1H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		tpda_dl_center_9_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@9/endpoint";
		cpu6 = "/soc/cti@12070000";
		cam_1_tbu = "/soc/apps-smmu@15000000/cam_1_tbu@151dd000";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		pri_mi2s_sd1_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_sleep";
		tpdm_pimem_out_tpda_dl_center_25 = "/soc/tpdm@10850000/out-ports/port/endpoint";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		rimps = "/soc/qcom,rimps@17400000";
		pm8450_s4_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		funnel_multimedia_in_tpdm_dlmm = "/soc/funnel@10c0b000/in-ports/port@3/endpoint";
		qupv3_se9_i2c = "/soc/i2c@a84000";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@80b00000";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc7000/in-ports/port@0/endpoint";
		spf_core_platform = "/soc/spf_core_platform";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		qupv3_se19_i2c_pins = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins";
		pri_mi2s_sd1_active = "/soc/pinctrl@f000000/pri_mi2s_sd1/pri_mi2s_sd1_active";
		tpdm_dl_south_out_tpda_dl_south_2 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		qupv3_se20_i2c_active = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_active";
		tmess_cti_3 = "/soc/cti@10cc5000";
		pm8350_l8_level = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@e5100000";
		spss_cti = "/soc/cti@10881000";
		tpdm_prng = "/soc/tpdm@10841000";
		L10C = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2e000/in-ports/port@1b/endpoint";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		adsp_mem = "/reserved-memory/adsp_region@85e00000";
		qupv3_se19_spi_active = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_active";
		ddr_dl_0_cti_2 = "/soc/cti@10d04000";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_spss = "/soc/tpdm@10880000";
		qupv3_se16_spi_active = "/soc/pinctrl@f000000/qupv3_se16_spi_pins/qupv3_se16_spi_active";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		rimps_log = "/soc/qcom,rimps_log@17d09c00";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qupv3_se14_i2c_active = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_active";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		pm8350_s5_level = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		pri_mi2s_sd0_active = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_active";
		qtee_mem = "/reserved-memory/qtee_region@e9b00000";
		qupv3_se20_spi_sleep = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_sleep";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		csr = "/soc/csr@10001000";
		qupv3_se16_i2c_active = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_active";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		L2_5 = "/cpus/cpu@500/l2-cache";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@a6e00000";
		tpdm_ipa = "/soc/tpdm@10c22000";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		pm8350_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		nsp_noc = "/soc/interconnect@320C0000";
		tert_aux_pcm_ws_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_sleep";
		pri_aux_pcm_dout_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_dout/pri_aux_pcm_dout_sleep";
		tpdm_mdss_out_funnel_multimedia = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		qupv3_se1_i2c_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se5_spi = "/soc/spi@994000";
		spss_utils = "/soc/qcom,spss_utils";
		qupv3_se20_spi_active = "/soc/pinctrl@f000000/qupv3_se20_spi_pins/qupv3_se20_spi_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		compute_0_tbu = "/soc/apps-smmu@15000000/compute_0_tbu@151e5000";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc_kr";
		ramoops_mem = "/reserved-memory/ramoops_region";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		qupv3_se16_i2c = "/soc/i2c@884000";
		qupv3_se11_spi = "/soc/spi@a8c000";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac2000";
		L4H = "/soc/rsc@17a00000/rpmh-regulator-ldoh4/regulator-pm8450-l4";
		qupv3_se8_spi = "/soc/spi@a80000";
		tert_aux_pcm_ws_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_ws_active";
		apss_atb_cti = "/soc/cti@13862000";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2f000/in-ports/port@4/endpoint";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc_kr";
		ssc_cti0_q6 = "/soc/cti@10b2b000";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		tpdm_ipa_out_tpda_dl_center_23 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tert_aux_pcm_dout_active = "/soc/pinctrl@f000000/tert_aux_pcm_dout/tert_aux_pcm_dout_active";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		VDD_EBI_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac2000/out-ports/port/endpoint";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		qupv3_se9_spi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_active";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		i3c1 = "/soc/i3c-master@a84000";
		pmr735a_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port/endpoint";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@f000000/spkr_1_sd_n/spkr_1_sd_n_active";
		tpdm_actpm = "/soc/tpdm@13860000";
		S5B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-gfxlvl/regulator-pm8350-s5-level";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		trust_ui_vm_dump = "/reserved-memory/trust_ui_vm_dump@e50f2000";
		L10C_AO = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc_kr";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		spkr2_1_sd_n_active = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_active";
		tert_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_sleep";
		pri_aux_pcm_din_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_sleep";
		qupv3_se4_i2c_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		sp_sc300 = "/soc/cti@10884000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@e0b00000";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@3440000";
		pm8450_s4_level = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		VDD_MXA_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		compress = "/soc/qcom,msm-compress-dsp";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		pri_tdm_dout_active = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000";
		tpdm_ddr_dl0_1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		L2H = "/soc/rsc@17a00000/rpmh-regulator-ldoh2/regulator-pm8450-l2";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		xbl_ramdump_mem = "/reserved-memory/xbl_ramdump_region@80640000";
		L3B = "/soc/rsc@17a00000/rpmh-regulator-ldob3/regulator-pm8350-l3";
		tme_crash_dump_mem = "/reserved-memory/tme_crash_dump_region@808a0000";
		L2_4 = "/cpus/cpu@400/l2-cache";
		gpu_microcode_mem = "/reserved-memory/gpu_microcode_region@8b91a000";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		pcie1_clkreq_sleep = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_sleep";
		qmi_sensor = "/soc/qmi-ts-sensors";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@e50f3000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc8000/in-ports/port/endpoint";
		mx_pe_config2 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config2";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		L1E = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		spkr2_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_sleep";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@190b6400";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		sensor_stm_out_funnel_ssc = "/soc/sensor_stm/out-ports/port/endpoint";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		pm8350_s11 = "/soc/rsc@17a00000/rpmh-regulator-smpb11/regulator-pm8350-s11";
		sram = "/sram@17D09400";
		i3c0 = "/soc/i3c-master@880000";
		qupv3_se14_i2c = "/soc/i2c@a98000";
		VDD_MMCX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		L5F = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu6-emerg0-cfg";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		qupv3_se15_spi = "/soc/spi@880000";
		qupv3_se3_spi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		S6C_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		cpu0_hotplug = "/soc/qcom,cpu-hotplug/cpu0-hotplug";
		VDD_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level";
		tpda_dl_north_1_in_tpdm_sdcc2 = "/soc/tpda@10ac1000/in-ports/port@1/endpoint";
		pm8350c_l8 = "/soc/rsc@17a00000/rpmh-regulator-ldoc8/regulator-pm8350c-l8";
		CPU7 = "/cpus/cpu@700";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10985000/in-ports/port@4/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		cnss_pci = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		lpass_stm_out_funnel_lpass_lpi = "/soc/lpass_stm/out-ports/port/endpoint";
		pm8350_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		sdsp_mem = "/reserved-memory/sdsp_region";
		trusted_apps_ext_mem = "/reserved-memory/trusted_apps_ext_region@ed900000";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@9c0000";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		VDD_CX_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		dlmm_cti1 = "/soc/cti@10c0a000";
		cti1 = "/soc/cti@10c2b000";
		L11C = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		pm8008j_active = "/soc/pinctrl@f000000/pm8008j_active";
		pri_aux_pcm_clk_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_clk/pri_aux_pcm_clk_sleep";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10986000/in-ports/port@3/endpoint";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@6/endpoint";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		qupv3_se3_spi = "/soc/spi@98c000";
		qupv3_se21_i2c = "/soc/i2c@898000";
		tpda_dl_south = "/soc/tpda@109c1000";
		funnel_tmess_out_funnel_dl_north = "/soc/funnel@10cc8000/out-ports/port/endpoint";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		funnel_ssc = "/soc/funnel@10b24000";
		tert_mi2s_sd0_active = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		qupv3_se17_spi_sleep = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_sleep";
		tpdm_mm = "/soc/tpdm@10c08000";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-dsps/qcom,sleepstate-in";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		S4C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		trusted_apps_mem = "/reserved-memory/trusted_apps_region@ea000000";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		L12C = "/soc/rsc@17a00000/rpmh-regulator-ldoc12/regulator-pm8350c-l12";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/mmodem_lte_dsc_kr";
		funnel_dl_north_in_funnel_spss = "/soc/funnel@10ac2000/in-ports/port@3/endpoint";
		tpdm_pimem = "/soc/tpdm@10850000";
		qupv3_se2_spi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg2-cfg";
		funnel_video_out_funnel_multimedia = "/soc/funnel@10832000/out-ports/port/endpoint";
		qupv3_se14_spi_active = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_active";
		qupv3_se19_spi_pins = "/soc/pinctrl@f000000/qupv3_se19_spi_pins";
		tpdm_sdcc4 = "/soc/tpdm@10c20000";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		pm8350_l5_ao = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		qupv3_se9_spi = "/soc/spi@a84000";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10986000/out-ports/port/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d05000/out-ports/port@0/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		funnel_multimedia = "/soc/funnel@10c0b000";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		cam_0_tbu = "/soc/apps-smmu@15000000/cam_0_tbu@151d9000";
		qupv3_se21_i2c_active = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_active";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		mss_vq6_cti = "/soc/cti@10813000";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		funnel_video = "/soc/funnel@10832000";
		pri_tdm_din_active = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_active";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2f000/in-ports/port@0/endpoint";
		aggre2_noc = "/soc/interconnect@1700000";
		qupv3_se13_i2c_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_active";
		pmr735a_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		disp_rsc = "/soc/rsc@af20000";
		spu_modem_shared_mem = "/reserved-memory/spu_modem_shared_mem@8bbe0000";
		qupv3_se9_i2c_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		cnss_pci_iommu_group = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci/cnss_pci_iommu_group";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		funnel_dl_west_in_tpdm_dlwt0 = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		clock_videocc = "/soc/clock-controller@aaf0000";
		mx_pe_config3 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config3";
		cortex_m3 = "/soc/cti@10b13000";
		qupv3_se17_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_sleep";
		tpdm_apss = "/soc/tpdm@13861000";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		replicator_qdss = "/soc/replicator@10046000";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2e000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		qupv3_se5_i2c = "/soc/i2c@994000";
		L13C = "/soc/rsc@17a00000/rpmh-regulator-ldoc13/regulator-pm8350c-l13";
		tpda_spss_out_funnel_spss = "/soc/tpda@10882000/out-ports/port/endpoint";
		pcie_tbu = "/soc/apps-smmu@15000000/pcie_tbu@151ed000";
		pri_mi2s_sd0_sleep = "/soc/pinctrl@f000000/pri_mi2s_sd0/pri_mi2s_sd0_sleep";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c2000/out-ports/port/endpoint";
		qupv3_se11_i2c = "/soc/i2c@a8c000";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		qupv3_se3_i2c_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		pm8450_s3 = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8350c_l9 = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		qupv3_se1_spi = "/soc/spi@984000";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		qupv3_se17_spi = "/soc/spi@888000";
		qcom_tzlog = "/soc/tz-log@146AA720";
		L3E = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		tmc_etr1 = "/soc/tmc@1004f000";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		VDD_MODEM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		uefi_log_mem = "/reserved-memory/uefi_log_region@808e4000";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		L2_0 = "/cpus/cpu@0/l2-cache";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		L2_7 = "/cpus/cpu@700/l2-cache";
		lpass_tbu = "/soc/apps-smmu@15000000/lpass_tbu@151e9000";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@aaf8074";
		pri_mi2s_ws_sleep = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_sleep";
		lpass_q6_cti = "/soc/cti@10b4b000";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		L1B = "/soc/rsc@17a00000/rpmh-regulator-ldob1/regulator-pm8350-l1";
		tpdm_sdcc2_out_tpda_dl_north_1 = "/soc/tpdm@10c21000/out-ports/port/endpoint";
		pm8350c_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpc10/regulator-pm8350c-s10";
		VDD_MXC_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level-ao";
		qcom_qseecom = "/soc/qseecom@c1700000";
		tpdm_vsense = "/soc/tpdm@10840000";
		dsps_smp2p_in = "/soc/qcom,smp2p-dsps/slave-kernel";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		S2E = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc_kr";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3a000/out-ports/port@4/endpoint";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		sensor_stm = "/soc/sensor_stm";
		pm8450_s2_level = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		anoc_2_tbu = "/soc/apps-smmu@15000000/anoc_2_tbu@151d5000";
		funnel_dl_south = "/soc/funnel@109c2000";
		pm8450_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac2000/in-ports/port@0/endpoint";
		scmi = "/soc/qcom,scmi";
		tmess_cpu = "/soc/cti@10cd1000";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		pcie1 = "/soc/qcom,pcie@1c08000";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		L5E = "/soc/rsc@17a00000/rpmh-regulator-ldoe5/regulator-pmr735a-l5";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tert_mi2s_ws_sleep = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_sleep";
		tpdm_dlwt1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		clock_mccc = "/soc/syscon@190ba000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		tsens1 = "/soc/thermal-sensor@c265000";
		tert_aux_pcm_clk_active = "/soc/pinctrl@f000000/tert_aux_pcm/tert_aux_pcm_clk_active";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		pmr735a_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoe7/regulator-pmr735a-l7";
		pm8350c_l6 = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10985000/in-ports/port@1/endpoint";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		tz_stat_mem = "/reserved-memory/tz_stat_region@e8800000";
		funnel_dl_west_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		qupv3_se16_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins/qupv3_se16_i2c_sleep";
		modem_tp_cti = "/soc/cti@10802000";
		bluetooth = "/soc/bt_qca6490";
		cpu2 = "/soc/cti@12030000";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		pri_mi2s_sck_sleep = "/soc/pinctrl@f000000/pri_mi2s_sck/pri_mi2s_sck_sleep";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		tpda_dl_north_2_in_tpdm_dl_north = "/soc/tpda@10ac1000/in-ports/port@2/endpoint";
		qcom_pmu = "/soc/qcom,pmu";
		tert_tdm_din_sleep = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_sleep";
		gfx_1_tbu = "/soc/kgsl-smmu@3da0000/gfx_1_tbu@3ded000";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		funnel_dl_center = "/soc/funnel@10c2f000";
		tpda_dl_center = "/soc/tpda@10c2e000";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		tpda_dl_center_23_in_tpdm_ipa = "/soc/tpda@10c2e000/in-ports/port@17/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0f000/out-ports/port@0/endpoint";
		msm_mmrm = "/soc/qcom,mmrm";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-gfx-voter-level";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		qupv3_se0_spi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se8_spi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@f000000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@8b910000";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@0/endpoint";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@aaf804c";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		riscv_cti = "/soc/cti@1382b000";
		cdsp_mem = "/reserved-memory/cdsp_region@89900000";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d05000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		spkr2_1_sd_n_sleep = "/soc/pinctrl@f000000/spkr2_1_sd_n/spkr2_1_sd_n_sleep";
		tpda_spss = "/soc/tpda@10882000";
		arch_timer = "/soc/timer";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		spss_pas = "/soc/remoteproc-spss@1880000";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@31E0000/wsa2_swr_master";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se17_i2c_active = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins/qupv3_se17_i2c_active";
		VDD_MM_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-dsps/sleepstate-out";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu4-emerg1-cfg";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000/rx_swr_master";
		tpda_dl_center_12_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@c/endpoint";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tert_mi2s_sck_sleep = "/soc/pinctrl@f000000/tert_mi2s_sck/tert_mi2s_sck_sleep";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		pm8350c_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@19091000";
		reserved_memory = "/reserved-memory";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		funnel_ddr_dl0 = "/soc/funnel@10d05000";
		replicator_swao = "/soc/replicator@10b06000";
		qupv3_se6_spi = "/soc/spi@998000";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		config_noc = "/soc/interconnect@1500000";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpda_dl_center_17_in_funnel_gfx_dl = "/soc/tpda@10c2e000/in-ports/port@11/endpoint";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		voice = "/soc/qcom,msm-pcm-voice";
		L5C = "/soc/rsc@17a00000/rpmh-regulator-ldoc5/regulator-pm8350c-l5";
		qupv3_se13_i2c = "/soc/i2c@a94000";
		qupv3_se0_spi = "/soc/spi@980000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@19d004";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		funnel_dl_west = "/soc/funnel@10c3a000";
		global_sync_mem = "/reserved-memory/global_sync_region@a6f00000";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0f000/in-ports/port@6/endpoint";
		tpda_dl_south_2_in_tpdm_dl_south = "/soc/tpda@109c1000/in-ports/port@2/endpoint";
		BOB_AO = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		gmu = "/soc/qcom,gmu@3d69000";
		pm8350_s10 = "/soc/rsc@17a00000/rpmh-regulator-smpb10/regulator-pm8350-s10";
		pmr735b_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldof5/regulator-pmr735b-l5";
		pri_aux_pcm_sync_active = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_active";
		qupv3_se9_i3c_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_active";
		funnel_lpass_lpi = "/soc/funnel@10b44000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc_kr";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2e000/in-ports/port@1a/endpoint";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		gpi_dma0 = "/soc/qcom,gpi-dma@900000";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		aop_image_mem = "/reserved-memory/aop_image_region@80800000";
		dcvs_fp = "/soc/rsc@17a00000/qcom,dcvs-fp";
		lpass_ag_noc = "/soc/interconnect@3c40000";
		pmr735a_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoe3/regulator-pmr735a-l3";
		mpss_mem = "/reserved-memory/mpss_region@8bc00000";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		L7C = "/soc/rsc@17a00000/rpmh-regulator-ldoc7/regulator-pm8350c-l7";
		qupv3_se20_4uart_pins = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		usb0 = "/soc/ssusb@a600000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		cpu4 = "/soc/cti@12050000";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		tpda_dl_center_25_in_tpdm_pimem = "/soc/tpda@10c2e000/in-ports/port@19/endpoint";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		clk_virt = "/soc/interconnect@0";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tert_tdm_ws_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_active";
		L5B_AO = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5-ao";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu7-emerg0-cfg";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		qcom_rng = "/soc/qrng@10c3000";
		cpu5 = "/soc/cti@112060000";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		qupv3_se19_spi = "/soc/spi@890000";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		apps_smmu = "/soc/apps-smmu@15000000";
		L2_2 = "/cpus/cpu@200/l2-cache";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc_kr";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		ddrss_shrm2 = "/soc/cti@10d11000";
		pdc = "/soc/interrupt-controller@b220000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		mx_pe_config1 = "/soc/thermal-zones/mx-pe/trips/mx-pe-config1";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		pri_tdm_sync_active = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_active";
		S4H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf00d0";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@d/endpoint";
		funnel_dl_west_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu7-emerg1-cfg";
		gpu_isdb_cti = "/soc/cti@10961000";
		pm8350_s12 = "/soc/rsc@17a00000/rpmh-regulator-smpb12/regulator-pm8350-s12";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		qupv3_se14_i2c_pins = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins";
		cpu_scp_lpri = "/sram@17D09400/scp-shmem@0";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10985000";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		tpdm_gpu = "/soc/tpdm@10900000";
		llcc_pmu = "/soc/llcc-pmu@19095000";
		qupv3_se16_spi_pins = "/soc/pinctrl@f000000/qupv3_se16_spi_pins";
		ufsphy_mem = "/soc/ufsphy_mem@1d80000";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		funnel_multimedia_in_funnel_video = "/soc/funnel@10c0b000/in-ports/port@0/endpoint";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2f000/in-ports/port@6/endpoint";
		qupv3_se20_default_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_cts";
		VDD_LPI_CX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tpda_tmess_1_in_tpdm_tmess_0 = "/soc/tpda@10cc7000/in-ports/port@1/endpoint";
		firmware = "/firmware";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		cpu7 = "/soc/cti@12080000";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d05000/out-ports/port@2/endpoint";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@e50fc000";
		pm8350_l5 = "/soc/rsc@17a00000/rpmh-regulator-ldob5/regulator-pm8350-l5";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		intc = "/soc/interrupt-controller@17100000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		spkr2_2_sd_n_active = "/soc/pinctrl@f000000/spkr2_2_sd_n/spkr2_2_sd_n_active";
		S3H = "/soc/rsc@17a00000/rpmh-regulator-smph3/regulator-pm8450-s3";
		pm8350c_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-level-ao";
		qupv3_se18_spi = "/soc/spi@88c000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		aop_config_mem = "/reserved-memory/aop_config_region@80880000";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		ufshc_mem = "/soc/ufshc@1d84000";
		qupv3_se13_spi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_active";
		funnel_dl_west_in_funnel_multimedia = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		qupv3_se20_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_tx";
		qupv3_se15_i2c_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_active";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc7000/out-ports/port/endpoint";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		apps_rsc = "/soc/rsc@17a00000";
		thermal_ddr_freq_table = "/soc/thermal-ddr-freq-table";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		qupv3_se14_spi = "/soc/spi@a98000";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		pri_tdm_din_sleep = "/soc/pinctrl@f000000/pri_tdm_din/pri_tdm_din_sleep";
		qupv3_se4_spi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_active";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		sdhc_2 = "/soc/sdhci@8804000";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc_kr";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		tert_aux_pcm_din_active = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf31dc";
		S2H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-ebilvl/regulator-pm8450-s2-level";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac1000/out-ports/port/endpoint";
		pm8350c_s4_level = "/soc/rsc@17a00000/rpmh-regulator-msslvl/regulator-pm8350c-s4-level";
		L6B = "/soc/rsc@17a00000/rpmh-regulator-ldob6/regulator-pm8350-l6";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		qupv3_se18_spi_sleep = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_sleep";
		ddr_freq_table = "/soc/ddr-freq-table";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@aaf809c";
		tert_mi2s_ws_active = "/soc/pinctrl@f000000/tert_mi2s_ws/tert_mi2s_ws_active";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc_kr";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		funnel_spss = "/soc/funnel@10883000";
		pm8350c_bob = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf0078";
		CPU6 = "/cpus/cpu@600";
		modem_pas = "/soc/remoteproc-mss@04080000";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		qupv3_se15_i3c_disable = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_disable";
		pm8450_l1_level = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		turing_dl_cti_2 = "/soc/cti@10984000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		aggre1_noc = "/soc/interconnect@16e0000";
		qupv3_se1_spi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		funnel_ssc_out_funnel_aoss = "/soc/funnel@10b24000/out-ports/port/endpoint";
		pcie_noc = "/soc/interconnect@16c0000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		VDD_MMCX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		camera_mem = "/reserved-memory/camera_region@9f500000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		L9C = "/soc/rsc@17a00000/rpmh-regulator-ldoc9/regulator-pm8350c-l9";
		qupv3_se17_spi_active = "/soc/pinctrl@f000000/qupv3_se17_spi_pins/qupv3_se17_spi_active";
		smem = "/soc/qcom,smem";
		tsens0 = "/soc/thermal-sensor@c263000";
		lsm = "/soc/qcom,msm-lsm-client";
		gem_noc = "/soc/interconnect@19100000";
		cpu1 = "/soc/cti@12020000";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@10/endpoint";
		ssc_etm0_out_funnel_ssc = "/soc/ssc_etm0/out-ports/port/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		qupv3_se0_i2c_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se20_default_rtsrx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_rtsrx";
		compr = "/soc/qcom,msm-compr-dsp";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tpda_qdss = "/soc/tpda@10004000";
		waipio_snd = "/soc/spf_core_platform/sound";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		slim_msm = "/soc/slim@3340000";
		qupv3_se18_spi_pins = "/soc/pinctrl@f000000/qupv3_se18_spi_pins";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2050";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		pm8350c_bob_ao = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob-ao";
		compute_1_tbu = "/soc/apps-smmu@15000000/compute_1_tbu@151e1000";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc_kr";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10985000/out-ports/port@2/endpoint";
		wlan = "/soc/qcom,cnss-qca6490@b0000000";
		tpdm_shrm = "/soc/tpdm@10d01000";
		funnel_aoss = "/soc/funnel@10b04000";
		slpi_pas = "/soc/remoteproc-slpi@02400000";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		cvp_mem = "/reserved-memory/cvp_region@9ee00000";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		tpda_tmess = "/soc/tpda@10cc7000";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tpdm_tmess_1 = "/soc/tpdm@10cc0000";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@33F0000/va_swr_master";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10985000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_1 = "/soc/funnel@10d05000/in-ports/port@3/endpoint";
		S1C = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		qupv3_se11_spi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qseecom_mem = "/reserved-memory/qseecom_region";
		dlmm_cti0 = "/soc/cti@10c09000";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@3240000";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c1000/out-ports/port/endpoint";
		chosen = "/chosen";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		qupv3_se20_rx_wake = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_wake";
		system_cma = "/reserved-memory/linux,cma";
		pri_mi2s_mclk_active = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_active";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		pm8350c_s1 = "/soc/rsc@17a00000/rpmh-regulator-smpc1/regulator-pm8350c-s1";
		cnss_pins = "/soc/pinctrl@f000000/cnss_pins";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		qupv3_se12_i2c_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_active";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu4-emerg0-cfg";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		qupv3_se21_spi = "/soc/spi@898000";
		aliases = "/aliases";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se6_spi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		qupv3_se17_i2c_pins = "/soc/pinctrl@f000000/qupv3_se17_i2c_pins";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@3220000";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		ssc_cti_noc = "/soc/cti@10b2e000";
		turing_q6_cti = "/soc/cti@1098b000";
		ssc_cortex_m3 = "/soc/cti@10b20000";
		qupv3_se12_spi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_active";
		L6F = "/soc/rsc@17a00000/rpmh-regulator-ldof6/regulator-pmr735b-l6";
		tert_mi2s_sd1_active = "/soc/pinctrl@f000000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		qupv3_se14_spi_sleep = "/soc/pinctrl@f000000/qupv3_se14_spi_pins/qupv3_se14_spi_sleep";
		clock_dispcc = "/soc/clock-controller@af00000";
		afe = "/soc/qcom,msm-pcm-afe";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@8b900000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		funnel_multimedia_in_tpdm_mdss = "/soc/funnel@10c0b000/in-ports/port@1/endpoint";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@e0600000";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2e000/in-ports/port@16/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		L1F = "/soc/rsc@17a00000/rpmh-regulator-ldof1/regulator-pmr735b-l1";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c2000/in-ports/port/endpoint";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		pm8350c_s2_level = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@7/endpoint";
		pri_aux_pcm_sync_sleep = "/soc/pinctrl@f000000/pri_aux_pcm_sync/pri_aux_pcm_sync_sleep";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@149004";
		apss_cti1 = "/soc/cti@138f0000";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		ddr_dl_1_cti_1 = "/soc/cti@10d0d000";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		slpi_mem = "/reserved-memory/slpi_region@88000000";
		pmr735a_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		qupv3_se19_spi_sleep = "/soc/pinctrl@f000000/qupv3_se19_spi_pins/qupv3_se19_spi_sleep";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		pri_tdm_sync_sleep = "/soc/pinctrl@f000000/pri_tdm_sync/pri_tdm_sync_sleep";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		funnel_lpass_lpi_in_lpass_stm = "/soc/funnel@10b44000/in-ports/port@1/endpoint";
		qcom_memlat = "/soc/qcom,memlat";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc_kr";
		qupv3_se1_i2c = "/soc/i2c@984000";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_0 = "/soc/funnel@10d05000/in-ports/port@2/endpoint";
		sf_1_tbu = "/soc/apps-smmu@15000000/sf_1_tbu@151f5000";
		ipcc_mproc = "/soc/qcom,ipcc@ed18000";
		S6H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		ddr_dl_0_cti_1 = "/soc/cti@10d03000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		qupv3_se4_spi = "/soc/spi@990000";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d05000/in-ports/port@0/endpoint";
		sleep_clk = "/soc/clocks/sleep_clk";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		qupv3_se18_i2c = "/soc/i2c@88c000";
		CPU3 = "/cpus/cpu@300";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		BOB = "/soc/rsc@17a00000/rpmh-regulator-bobc1/regulator-pm8350c-bob";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3050";
		qupv3_se12_spi = "/soc/spi@a90000";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2e000/in-ports/port@f/endpoint";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		funnel_dl_north_in_funnel_tmess = "/soc/funnel@10ac2000/in-ports/port@4/endpoint";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		qupv3_se21_i2c_pins = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins";
		pm8350_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldob2/regulator-pm8350-l2";
		qupv3_se3_i2c = "/soc/i2c@98c000";
		spss_region_mem = "/reserved-memory/spss_region_region@8ba00000";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-cxlvl/regulator-pm8350c-s6-mmcx-sup-level";
		clock_gcc = "/soc/clock-controller@100000";
		qmi_tmd = "/soc/qmi-tmd-devices";
		cdsp_secure_heap = "/reserved-memory/cdsp_secure_heap_region@80c00000";
		qupv3_se21_spi_active = "/soc/pinctrl@f000000/qupv3_se21_spi_pins/qupv3_se21_spi_active";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		dcc = "/soc/dcc_v2@100ff000";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d05000/out-ports/port@1/endpoint";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		pmr735a_s3 = "/soc/rsc@17a00000/rpmh-regulator-smpe3/regulator-pmr735a-s3";
		L2F = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_spss_out_funnel_dl_north = "/soc/funnel@10883000/out-ports/port/endpoint";
		qupv3_se21_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se21_i2c_pins/qupv3_se21_i2c_sleep";
		tcsr_mutex = "/soc/hwlock";
		VDD_LPI_MX_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lmxlvl/regulator-pm8450-l1-level";
		tert_tdm_dout_active = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_active";
		lpass_lpi_cti = "/soc/cti@10b41000";
		ddr_dl_1_cti_0 = "/soc/cti@10d0c000";
		qupv3_se19_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se19_i2c_pins/qupv3_se19_i2c_sleep";
		L3C = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		L4E = "/soc/rsc@17a00000/rpmh-regulator-ldoe4/regulator-pmr735a-l4";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc_kr";
		SILVER_OFF = "/idle-states/silver-c4";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		pri_mi2s_mclk_sleep = "/soc/pinctrl@f000000/pri_mi2s_mclk/pri_mi2s_mclk_sleep";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		L8B_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-lcxlvl/regulator-pm8350-l8-level";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tert_tdm_dout_sleep = "/soc/pinctrl@f000000/tert_tdm_dout/tert_tdm_dout_sleep";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		tpda_modem = "/soc/tpda@10803000";
		L1D = "/soc/rsc@17a00000/rpmh-regulator-ldod1/regulator-pm8350b-l1";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		pri_tdm_clk_active = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_active";
		loopback = "/soc/qcom,msm-pcm-loopback";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		funnel_dl_west_out_tpda_dl_center_12 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		qupv3_se18_spi_active = "/soc/pinctrl@f000000/qupv3_se18_spi_pins/qupv3_se18_spi_active";
		pm8350c_l10_ao = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10-ao";
		funnel_multimedia_out_funnel_dl_west = "/soc/funnel@10c0b000/out-ports/port/endpoint";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf3098";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		replicator_etr = "/soc/replicator@1004e000";
		video_mem = "/reserved-memory/video_region@85700000";
		qupv3_se6_i2c_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		funnel_ddr_dl1 = "/soc/funnel@10d0f000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2e000/in-ports/port@14/endpoint";
		qupv3_se16_spi = "/soc/spi@884000";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		thermal_zones = "/soc/thermal-zones";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc_kr";
		llcc_freq_table = "/soc/llcc-freq-table";
		tags_mem = "/reserved-memory/tags_region@e8900000";
		L7B = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-mmcx-voter-level";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		qc_cti = "/soc/cti@10010000";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		pmr735a_l1 = "/soc/rsc@17a00000/rpmh-regulator-ldoe1/regulator-pmr735a-l1";
		funnel_ssc_in_ssc_etm0 = "/soc/funnel@10b24000/in-ports/port@0/endpoint";
		aoss_qmp = "/soc/power-controller@c300000";
		funnel_qdss = "/soc/funnel@10045000";
		qupv3_se5_spi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		clock_rpmh = "/soc/rsc@17a00000/qcom,rpmhclk";
		tpdm_turing = "/soc/tpdm@10980000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		pm8350c_l11 = "/soc/rsc@17a00000/rpmh-regulator-ldoc11/regulator-pm8350c-l11";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		tpda_aoss = "/soc/tpda@10b08000";
		mdss_dl_cti = "/soc/cti@10c61000";
		qupv3_se20_rx_active = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rx_active";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		funnel_aoss_in_funnel_ssc = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		CPU0 = "/cpus/cpu@0";
		fsa4480 = "/soc/i2c@994000/fsa4480@42";
		tpda_spss_in_tpdm_spss = "/soc/tpda@10882000/in-ports/port@0/endpoint";
		qupv3_se8_i2c = "/soc/i2c@a80000";
		qupv3_se14_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se14_i2c_pins/qupv3_se14_i2c_sleep";
		tpda_apss = "/soc/tpda@13863000";
		tpdm_tmess_1_out_tpda_tmess_2 = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		qupv3_se2_spi = "/soc/spi@988000";
		pri_mi2s_ws_active = "/soc/pinctrl@f000000/pri_mi2s_ws/pri_mi2s_ws_active";
		smem_mem = "/reserved-memory/smem_region@80900000";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		cpu_pmu = "/soc/cpu-pmu";
		isense_trim_trip = "/soc/thermal-zones/isense_trim/trips/isense-trim-config";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		dsps_smp2p_out = "/soc/qcom,smp2p-dsps/master-kernel";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@3200000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		qupv3_se18_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_sleep";
		qupv3_se15_i3c_active = "/soc/pinctrl@f000000/qupv3_se15_i3c_pins/qupv3_se15_i3c_active";
		qupv3_se7_2uart = "/soc/qcom,qup_uart@99c000";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		mss_q6_cti = "/soc/cti@1080b000";
		tpda_dl_center_10_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@a/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		tpda_dl_center_8_in_funnel_ddr_dl0 = "/soc/tpda@10c2e000/in-ports/port@8/endpoint";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		funnel_lpass_out_tpda_dl_center_4 = "/soc/funnel@10846000/out-ports/port/endpoint";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		tpdm_lpass_lpi_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		gpu_cc_cx_hw_ctrl = "/soc/syscon@3d9953c";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		S4H_LEVEL_AO = "/soc/rsc@17a00000/rpmh-regulator-mmcxlvl/regulator-pm8450-s4-level-ao";
		mc_virt = "/soc/interconnect@1";
		pri_tdm_clk_sleep = "/soc/pinctrl@f000000/pri_tdm_clk/pri_tdm_clk_sleep";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		eud = "/soc/qcom,msm-eud@88e0000";
		tpda_dl_north = "/soc/tpda@10ac1000";
		anoc_1_tbu = "/soc/apps-smmu@15000000/anoc_1_tbu@151d1000";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		tpdm_qm = "/soc/tpdm@109d0000";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		funnel_in0 = "/soc/funnel@10041000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		CPU5 = "/cpus/cpu@500";
		qupv3_se6_i2c = "/soc/i2c@998000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		qupv3_se18_i2c_active = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins/qupv3_se18_i2c_active";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		spkr_2_sd_n_sleep = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		funnel_ddr_dl0_out_tpda_dl_center_8 = "/soc/funnel@10d05000/out-ports/port@3/endpoint";
		tpdm_dl_north_out_tpda_dl_north_2 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		qupv3_se5_i2c_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se2_i2c = "/soc/i2c@988000";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc_kr";
		disp_bcm_voter = "/soc/rsc@af20000/bcm_voter";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		ddr_dl_1_cti_2 = "/soc/cti@10d0e000";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		qupv3_se20_rts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_rts";
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		xo_board = "/soc/clocks/xo_board";
		dump_mem = "/reserved-memory/mem_dump_region";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		qupv3_se16_i2c_pins = "/soc/pinctrl@f000000/qupv3_se16_i2c_pins";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		tert_tdm_ws_sleep = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_ws_sleep";
		qupv3_se10_i2c_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		apss_cti0 = "/soc/cti@138e0000";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		tpdm_lpass = "/soc/tpdm@10844000";
		spu_tz_shared_mem = "/reserved-memory/spu_tz_shared_mem@8bb80000";
		modem_diag = "/soc/modem_diag";
		qupv3_se20_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se20_i2c_pins/qupv3_se20_i2c_sleep";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port/endpoint";
		clock_apsscc = "/soc/syscon@17a80000";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		funnel_spss_in_tpda_spss = "/soc/funnel@10883000/in-ports/port/endpoint";
		tpdm_dlwt0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		L2_6 = "/cpus/cpu@600/l2-cache";
		swao_cti = "/soc/cti@10b00000";
		tpda_tmess_2_in_tpdm_tmess_1 = "/soc/tpda@10cc7000/in-ports/port@2/endpoint";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		usb_nop_phy = "/soc/usb_nop_phy";
		S2C_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxclvl/regulator-pm8350c-s2-level";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2e000/in-ports/port@e/endpoint";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		qupv3_se9_i3c_disable = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_disable";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		funnel_dl_west_in_tpdm_dlwt1 = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		iris_dl_cti = "/soc/cti@10831000";
		L6C = "/soc/rsc@17a00000/rpmh-regulator-ldoc6/regulator-pm8350c-l6";
		L4C = "/soc/rsc@17a00000/rpmh-regulator-ldoc4/regulator-pm8350c-l4";
		tmess_cti_4 = "/soc/cti@10cc6000";
		qupv3_se15_i2c = "/soc/i2c@880000";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		sec_mi2s_mclk_active = "/soc/pinctrl@f000000/sec_mi2s_mclk/sec_mi2s_mclk_active";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		APSS_OFF = "/idle-states/cluster-e3";
		system_noc = "/soc/interconnect@1680000";
		qupv3_se21_spi_pins = "/soc/pinctrl@f000000/qupv3_se21_spi_pins";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@17b004";
		cpu0 = "/soc/cti@12010000";
		qupv3_se20_cts = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_cts";
		qupv3_se9_i3c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sleep";
		hyp_core_ctl = "/soc/qcom,hyp-core-ctl";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2f000/out-ports/port/endpoint";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@e50fc000";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2e000/in-ports/port@15/endpoint";
		memtimer = "/soc/timer@17420000";
		L6E = "/soc/rsc@17a00000/rpmh-regulator-ldoe6/regulator-pmr735a-l6";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		tpdm_ddr_dl0_0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		apps_bcm_voter = "/soc/rsc@17a00000/bcm_voter";
		S6H_LEVEL = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level";
		funnel_turing_dup = "/soc/funnel@10986000";
		funnel_lpass = "/soc/funnel@10846000";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		pm8450_s6_level_ao = "/soc/rsc@17a00000/rpmh-regulator-mxlvl/regulator-pm8450-s6-level-ao";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		qupv3_se20_default_tx = "/soc/pinctrl@f000000/qupv3_se20_4uart_pins/qupv3_se20_default_tx";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		gpu_cortex_m3 = "/soc/cti@10962000";
		pri_aux_pcm_din_active = "/soc/pinctrl@f000000/pri_aux_pcm_din/pri_aux_pcm_din_active";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		lpass_stm = "/soc/lpass_stm";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu5-emerg1-cfg";
		gladiator = "/soc/gladiator";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		pm8350c_l3 = "/soc/rsc@17a00000/rpmh-regulator-ldoc3/regulator-pm8350c-l3";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		qupv3_se20_spi_pins = "/soc/pinctrl@f000000/qupv3_se20_spi_pins";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		qupv3_se10_i2c = "/soc/i2c@a88000";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		tert_tdm_clk_active = "/soc/pinctrl@f000000/tert_tdm/tert_tdm_clk_active";
		qupv3_se17_spi_pins = "/soc/pinctrl@f000000/qupv3_se17_spi_pins";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		ssc_cti1 = "/soc/cti@10b21000";
		qupv3_se15_spi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_active";
		clock_debugcc = "/soc/clock-controller@0";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu5-emerg0-cfg";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		qupv3_se14_spi_pins = "/soc/pinctrl@f000000/qupv3_se14_spi_pins";
		tert_tdm_din_active = "/soc/pinctrl@f000000/tert_tdm_din/tert_tdm_din_active";
		qupv3_se12_i2c = "/soc/i2c@a90000";
		L3H = "/soc/rsc@17a00000/rpmh-regulator-ldoh3/regulator-pm8450-l3";
		pri_tdm_dout_sleep = "/soc/pinctrl@f000000/pri_tdm_dout/pri_tdm_dout_sleep";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d05000/in-ports/port@1/endpoint";
		qupv3_se20_spi = "/soc/spi@894000";
		tert_aux_pcm_din_sleep = "/soc/pinctrl@f000000/tert_aux_pcm_din/tert_aux_pcm_din_sleep";
		L9B = "/soc/rsc@17a00000/rpmh-regulator-ldob9/regulator-pm8350-l9";
		spkr_2_sd_n_active = "/soc/pinctrl@f000000/spkr_2_sd_n/spkr_2_sd_n_active";
		qupv3_se18_i2c_pins = "/soc/pinctrl@f000000/qupv3_se18_i2c_pins";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		pmr735b_l2 = "/soc/rsc@17a00000/rpmh-regulator-ldof2/regulator-pmr735b-l2";
		stub_codec = "/soc/qcom,msm-stub-codec";
		tpdm_sdcc4_out_tpda_dl_south_1 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		pm8350c_l10 = "/soc/rsc@17a00000/rpmh-regulator-ldoc10/regulator-pm8350c-l10";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		qupv3_se19_i2c = "/soc/i2c@890000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		pm8350_l7 = "/soc/rsc@17a00000/rpmh-regulator-ldob7/regulator-pm8350-l7";
		pmr735a_s2 = "/soc/rsc@17a00000/rpmh-regulator-smpe2/regulator-pmr735a-s2";
		pmr735b_l4 = "/soc/rsc@17a00000/rpmh-regulator-ldof4/regulator-pmr735b-l4";
	};

	idle-states {

		APSS_OFF: cluster-e3 {
			idle-state-name = "llcc-off";
			arm,psci-suspend-param = <0x4100c344>;
			min-residency-us = <0x3687>;
			entry-latency-us = <0xa8c>;
			exit-latency-us = <0xdac>;
			compatible = "domain-idle-state";
		};

		GOLD_OFF: gold-c4 {
			idle-state-name = "rail-pc";
			arm,psci-suspend-param = <0x40000004>;
			min-residency-us = <0x12b7>;
			entry-latency-us = <&tme_log_mem>;
			local-timer-stop;
			exit-latency-us = <0x60e>;
			compatible = "arm,idle-state";
		};

		SILVER_OFF: silver-c4 {
			idle-state-name = "rail-pc";
			arm,psci-suspend-param = <0x40000004>;
			min-residency-us = <0xffa>;
			entry-latency-us = <&llcc_pmu>;
			local-timer-stop;
			exit-latency-us = <&nfc_enable_active>;
			compatible = "arm,idle-state";
		};

		CLUSTER_PWR_DN: cluster-d4 {
			idle-state-name = "l3-off";
			arm,psci-suspend-param = <0x41000044>;
			min-residency-us = <0x14bd>;
			entry-latency-us = <&gfx3d_lpac>;
			exit-latency-us = <0x9c4>;
			compatible = "domain-idle-state";
		};
	};

	i2c@31 {
		#i2c-gpio,delay-us = <2>;
		gpios = <60 175 0 60 176 0>;
		pinctrl-0 = <0x52f 0x530>;
		cell-index = <31>;
		pinctrl-names = "default";
		#size-cells = <0>;
		status = "okay";
		#address-cells = <1>;
		compatible = "i2c-gpio";

		s2mpb02_pmic@59 {
			reg = <89>;
			s2mpb02,wakeup;
			compatible = "s2mpb02,s2mpb02mfd";

			torch {
				status = "okay";

				s2mpb02-leds1 {
					ledname = "leds-sec1";
					id = <0>;
					default-trigger = "flash_trigger";
					timeout = <7>;
					brightness = <10>;
				};

				s2mpb02-leds2 {
					ledname = "torch-sec1";
					id = <1>;
					default-trigger = "torch_trigger";
					timeout = <15>;
					brightness = <9>;
				};
			};

			regulators {

				s2mpb02-ldo16 {
					regulator-boot-on;
					regulator-name = "s2mpb02-l16";
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <3300000>;
				};

				s2mpb02-ldo17 {
					regulator-name = "s2mpb02-l17";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-ldo5 {
					regulator-name = "s2mpb02-l5";
					regulator-max-microvolt = <1050000>;
					regulator-min-microvolt = <1050000>;
				};

				s2mpb02-ldo13 {
					regulator-name = "s2mpb02-l13";
					regulator-max-microvolt = <3200000>;
					regulator-min-microvolt = <3200000>;
				};

				s2mpb02-bb {
					regulator-allowed-modes = <1 2>;
					regulator-always-on;
					regulator-name = "s2mpb02-bb";
					regulator-max-microvolt = <3500000>;
					regulator-min-microvolt = <3500000>;
				};

				s2mpb02-ldo6 {
					regulator-name = "s2mpb02-l6";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo10 {
					regulator-name = "s2mpb02-l10";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo3 {
					regulator-name = "s2mpb02-l3";
					regulator-max-microvolt = <1050000>;
					regulator-min-microvolt = <1050000>;
				};

				s2mpb02-ldo11 {
					qcom,init-voltage = <3300000>;
					regulator-name = "VDD_BTP_3P3";
					regulator-max-microvolt = <3300000>;
					regulator-min-microvolt = <3300000>;
				};

				s2mpb02-ldo18 {
					regulator-name = "s2mpb02-l18";
					regulator-max-microvolt = <3200000>;
					regulator-min-microvolt = <3200000>;
				};

				s2mpb02-ldo4 {
					regulator-name = "s2mpb02-l4";
					regulator-max-microvolt = <1200000>;
					regulator-min-microvolt = <1200000>;
				};

				s2mpb02-ldo9 {
					regulator-name = "s2mpb02-l9";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-buck2 {
					regulator-allowed-modes = <1 2>;
					regulator-always-on;
					regulator-name = "s2mpb02-b2";
					regulator-max-microvolt = <1300000>;
					regulator-min-microvolt = <1300000>;
				};

				s2mpb02-ldo8 {
					regulator-name = "s2mpb02-l8";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo12 {
					regulator-name = "s2mpb02-l12";
					regulator-max-microvolt = <2700000>;
					regulator-min-microvolt = <2700000>;
				};

				s2mpb02-ldo15 {
					regulator-name = "s2mpb02-l15";
					regulator-max-microvolt = <2800000>;
					regulator-min-microvolt = <2800000>;
				};

				s2mpb02-ldo7 {
					regulator-name = "s2mpb02-l7";
					regulator-max-microvolt = <1800000>;
					regulator-min-microvolt = <1800000>;
				};

				s2mpb02-ldo1 {
					regulator-name = "s2mpb02-l1";
					regulator-max-microvolt = <925000>;
					regulator-min-microvolt = <925000>;
				};

				s2mpb02-ldo14 {
					regulator-name = "s2mpb02-l14";
					regulator-max-microvolt = <2200000>;
					regulator-min-microvolt = <2200000>;
				};

				s2mpb02-ldo2 {
					regulator-name = "s2mpb02-l2";
					regulator-max-microvolt = <1000000>;
					regulator-min-microvolt = <1000000>;
				};

				s2mpb02-buck1 {
					regulator-allowed-modes = <1 2>;
					regulator-name = "s2mpb02-b1";
					regulator-max-microvolt = <925000>;
					regulator-min-microvolt = <925000>;
				};
			};
		};
	};

	i2c@33 {
		#i2c-gpio,delay-us = <2>;
		gpios = <60 186 0 60 187 0>;
		clock-frequency = <0x61a80>;
		pinctrl-0 = <0x531 0x532>;
		cell-index = <33>;
		pinctrl-names = "default";
		#size-cells = <0>;
		status = "okay";
		#address-cells = <1>;
		compatible = "i2c-gpio";

		sx938x-i2c@28 {
			sx938x,usefilter4_reg = <0>;
			sx938x,dvdd_vreg_name = "pm8350c_l6";
			sx938x,gnrl_ctrl1_reg = <0>;
			sx938x,usefilter2_reg = <0>;
			sx938x,afe_ctrl1_reg = <0>;
			interrupt-parent = <60>;
			reg = <40>;
			sx938x,afe_param1_phr_reg = <54>;
			sx938x,nirq-gpio = <60 182 0>;
			sx938x,gnrl_ctrl0_reg = <3>;
			sx938x,usefilter0_reg = <0>;
			interrupts = <0xb6 0x0 0x0>;
			sx938x,unknown_sel = <1>;
			sx938x,proxctrl0_phr_reg = <34>;
			sx938x,irqcfg_reg = <0>;
			sx938x,usefilter3_reg = <0>;
			sx938x,gnrl_ctrl2_reg = <50>;
			sx938x,proxctrl0_phm_reg = <10>;
			sx938x,afe_param1_phm_reg = <0>;
			pinctrl-0 = <0x533>;
			sx938x,usefilter1_reg = <0>;
			sx938x,refcorr1_reg = <0>;
			sx938x,proxctrl4_reg = <21>;
			sx938x,afe_param0_phr_reg = <15>;
			sx938x,afe_param0_phm_reg = <15>;
			pinctrl-names = "default";
			sx938x,proxctrl2_reg = <96>;
			sx938x,refcorr0_reg = <0>;
			sx938x,proxctrl5_reg = <35>;
			status = "okay";
			sx938x,irq_enable_reg = <14>;
			Semtech,reg-num = <24>;
			sx938x,proxctrl3_reg = <12>;
			sx938x,proxctrl1_reg = <32>;
			compatible = "sx938x";
		};
	};
};
