[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: no_sinks.def
[INFO ODB-0128] Design: test_no_sinks
[INFO ODB-0130]     Created 1 pins.
[INFO ODB-0131]     Created 1 components and 6 component-terminals.
[INFO ODB-0133]     Created 1 nets and 0 connections.
[INFO ODB-0134] Finished DEF file: no_sinks.def
[INFO RSZ-0061] Clock wire resistance 0.0015 kohm/um capacitance 0.0067 fF/um.
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0039] Number of created patterns = 2376.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           26          
[WARNING CTS-0043] 792 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 2376
[INFO CTS-0047]     Num keys in characterization LUT: 832
[INFO CTS-0048]     Actual min input cap: 1
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0001]  Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0007]  Net "clk" found
[INFO CTS-0009]  Initializing clock net for : "clk"
[WARNING CTS-0041] Net "clk" has 0 sinks. Skipping...
[ERROR CTS-0083] No clock nets have been found.
CTS-0083
