Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 13:43:40 2025
| Host         : JC-ZENBOOK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.481        0.000                      0                  782        0.091        0.000                      0                  782        3.750        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.481        0.000                      0                  782        0.091        0.000                      0                  782        3.750        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.052ns  (logic 1.578ns (22.376%)  route 5.474ns (77.624%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 r  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 f  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039    10.263    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.387 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.579    10.966    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.090 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=1, routed)           0.452    11.542    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2_n_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.150    11.692 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_1/O
                         net (fo=1, routed)           0.572    12.263    beta_manual/motherboard/beta/regfile_system/regfile/D[27]
    SLICE_X52Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.444    14.849    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/C
                         clock pessimism              0.179    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X52Y32         FDRE (Setup_fdre_C_D)       -0.249    14.744    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -12.263    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 1.546ns (22.273%)  route 5.395ns (77.727%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 r  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 f  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039    10.263    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.387 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.605    10.992    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.124    11.116 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2/O
                         net (fo=1, routed)           0.536    11.652    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.118    11.770 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_1/O
                         net (fo=1, routed)           0.382    12.152    beta_manual/motherboard/beta/regfile_system/regfile/D[30]
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.442    14.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X53Y31         FDRE (Setup_fdre_C_D)       -0.283    14.708    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 1.560ns (22.758%)  route 5.295ns (77.242%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.051    12.066    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.850    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/C
                         clock pessimism              0.179    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X52Y33         FDRE (Setup_fdre_C_CE)      -0.371    14.623    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.568ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 1.560ns (22.933%)  route 5.242ns (77.067%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.999    12.013    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X49Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439    14.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X49Y28         FDRE (Setup_fdre_C_CE)      -0.407    14.581    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.560ns (22.856%)  route 5.265ns (77.144%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.022    12.036    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439    14.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X56Y27         FDRE (Setup_fdre_C_CE)      -0.371    14.617    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 1.560ns (22.856%)  route 5.265ns (77.144%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.022    12.036    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439    14.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/C
                         clock pessimism              0.179    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X56Y27         FDRE (Setup_fdre_C_CE)      -0.371    14.617    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]
  -------------------------------------------------------------------
                         required time                         14.617    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.754ns  (logic 1.560ns (23.098%)  route 5.194ns (76.902%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.950    11.965    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X49Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.440    14.845    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X49Y30         FDRE (Setup_fdre_C_CE)      -0.407    14.582    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.560ns (23.129%)  route 5.185ns (76.871%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.941    11.956    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X53Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.843    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X53Y27         FDRE (Setup_fdre_C_CE)      -0.407    14.580    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][25]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.560ns (23.129%)  route 5.185ns (76.871%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.941    11.956    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X53Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.438    14.843    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][2]/C
                         clock pessimism              0.179    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X53Y27         FDRE (Setup_fdre_C_CE)      -0.407    14.580    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][2]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.956    
  -------------------------------------------------------------------
                         slack                                  2.624    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 1.560ns (23.170%)  route 5.173ns (76.830%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     9.369    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     9.723 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939    10.663    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352    11.015 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.929    11.944    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X53Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.440    14.845    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]/C
                         clock pessimism              0.179    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X53Y28         FDRE (Setup_fdre_C_CE)      -0.407    14.582    beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][21]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -11.944    
  -------------------------------------------------------------------
                         slack                                  2.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.003 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.003    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.014 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.014    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/next_button_conditioner/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.596     1.540    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.016    beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2_n_7
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/next_button_conditioner/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/next_button_conditioner/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.596     1.540    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     2.027    beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2_n_5
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/next_button_conditioner/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.039 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     2.039    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_6
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.039 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     2.039    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_4
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.988    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.042 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.042    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_7
    SLICE_X61Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/next_button_conditioner/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.596     1.540    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.052    beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2_n_6
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/next_button_conditioner/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/next_button_conditioner/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.596     1.540    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  beta_manual/next_button_conditioner/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.801    beta_manual/next_button_conditioner/D_ctr_q_reg[3]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.001     1.962    beta_manual/next_button_conditioner/D_ctr_q_reg[0]_i_3__2_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.052    beta_manual/next_button_conditioner/D_ctr_q_reg[4]_i_1__2_n_4
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    beta_manual/next_button_conditioner/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta_manual/frequency_divider/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.595     1.539    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  beta_manual/frequency_divider/D_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.788    beta_manual/frequency_divider/D_ctr_q_reg_n_0_[3]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.948 r  beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.949    beta_manual/frequency_divider/D_ctr_q_reg[0]_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.988 r  beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     1.988    beta_manual/frequency_divider/D_ctr_q_reg[4]_i_1__3_n_0
    SLICE_X61Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.053 r  beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     2.053    beta_manual/frequency_divider/D_ctr_q_reg[8]_i_1__3_n_5
    SLICE_X61Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     2.052    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    beta_manual/frequency_divider/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y12   beta_manual/motherboard/memory_unit/data_memory/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y52   beta_manual/fastclock_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y43   beta_manual/forLoop_idx_0_1563247904[0].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y43   beta_manual/forLoop_idx_0_1563247904[1].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y44   beta_manual/forLoop_idx_0_1563247904[2].interrupt_button_edge/D_last_q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y42   beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y44   beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y44   beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y25   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y25   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y26   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y25   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y25   beta_manual/motherboard/memory_unit/instruction_memory/ram_reg_0_31_31_31/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.061ns  (logic 7.155ns (29.739%)  route 16.905ns (70.261%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.143    16.349    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.314    16.663 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.645    20.308    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.753    24.061 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.061    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.046ns  (logic 7.124ns (29.629%)  route 16.921ns (70.371%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.271    16.477    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y26         MUXF7 (Prop_muxf7_S_O)       0.292    16.769 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.533    20.302    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.744    24.046 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.046    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.896ns  (logic 7.121ns (29.802%)  route 16.774ns (70.198%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.288    16.495    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292    16.787 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.368    20.155    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.741    23.896 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.896    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.829ns  (logic 7.108ns (29.828%)  route 16.721ns (70.172%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.099    16.306    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_S_O)       0.276    16.582 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.504    20.086    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.743    23.829 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.829    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.633ns  (logic 7.118ns (30.117%)  route 16.516ns (69.883%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.759    15.966    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y24         MUXF7 (Prop_muxf7_S_O)       0.292    16.258 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.639    19.896    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.737    23.633 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.633    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.624ns  (logic 7.127ns (30.169%)  route 16.497ns (69.831%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=3 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    14.083    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    14.207 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.910    16.116    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_S_O)       0.296    16.412 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.469    19.882    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.743    23.624 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.624    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.470ns  (logic 6.791ns (33.177%)  route 13.679ns (66.823%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967     6.044    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117     6.161 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462     6.623    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331     6.954 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275     8.228    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.352 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020     9.372    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124     9.496 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    10.135    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.259 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    11.510    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    11.634 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           1.030    12.663    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.124    12.787 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.286    13.074    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    13.198 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.693    16.891    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    20.470 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.470    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.548ns  (logic 5.397ns (30.753%)  route 12.152ns (69.247%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_12/O
                         net (fo=92, routed)          6.550     8.024    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.148 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_7/O
                         net (fo=2, routed)           0.947     9.095    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_7_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.219 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_2/O
                         net (fo=2, routed)           0.263     9.482    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_2_n_0
    SLICE_X51Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.606 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.392    13.997    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    17.548 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    17.548    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][0]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.192ns  (logic 5.392ns (31.361%)  route 11.800ns (68.639%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_led[1][7]_INST_0_i_12/O
                         net (fo=92, routed)          6.501     7.974    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_2_0
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     8.098 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.526     8.624    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_7_n_0
    SLICE_X56Y26         LUT5 (Prop_lut5_I4_O)        0.124     8.748 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_2/O
                         net (fo=2, routed)           0.884     9.633    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_2_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.889    13.646    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    17.192 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    17.192    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.723ns  (logic 6.062ns (36.251%)  route 10.661ns (63.749%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT3=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039     6.115    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.239 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.795     7.034    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.158 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][0]_i_1/O
                         net (fo=3, routed)           1.057     8.215    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.339 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.670     9.009    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_1
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.133 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.044    13.177    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.723 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    16.723    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.451ns (79.268%)  route 0.379ns (20.732%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.379     0.600    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     1.830 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     1.830    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.464ns (79.431%)  route 0.379ns (20.569%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.379     0.611    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     1.843 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     1.843    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.559ns (71.121%)  route 0.633ns (28.879%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           0.633     0.929    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     2.192 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.192    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.463ns (50.436%)  route 1.438ns (49.564%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           1.438     1.695    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     2.901 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.901    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.396ns  (logic 1.507ns (44.370%)  route 1.889ns (55.630%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.889     2.158    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.396 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.396    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.549ns (44.571%)  route 1.927ns (55.429%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_3/O
                         net (fo=36, routed)          1.012     1.266    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]
    SLICE_X59Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.311 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.915     2.226    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.476 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.476    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.495ns  (logic 1.474ns (42.166%)  route 2.022ns (57.834%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.022     2.281    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.495 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.495    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.517ns  (logic 1.544ns (43.903%)  route 1.973ns (56.097%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_3/O
                         net (fo=36, routed)          0.879     1.133    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.178 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.094     2.272    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.517 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.517    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.541ns (43.430%)  route 2.008ns (56.570%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_led[1][7]_INST_0_i_3/O
                         net (fo=36, routed)          1.102     1.356    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]
    SLICE_X58Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.401 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.906     2.307    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.549 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.549    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.998ns  (logic 6.315ns (27.458%)  route 16.683ns (72.542%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.143    20.497    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.314    20.811 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.645    24.456    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.753    28.209 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.209    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.983ns  (logic 6.284ns (27.342%)  route 16.699ns (72.658%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.271    20.625    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y26         MUXF7 (Prop_muxf7_S_O)       0.292    20.917 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.533    24.450    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.744    28.194 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.194    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.832ns  (logic 6.281ns (27.508%)  route 16.552ns (72.492%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.288    20.643    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X50Y24         MUXF7 (Prop_muxf7_S_O)       0.292    20.935 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.368    24.303    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.741    28.043 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.043    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.766ns  (logic 6.267ns (27.528%)  route 16.499ns (72.472%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           2.099    20.453    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_S_O)       0.276    20.729 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.504    24.234    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.743    27.977 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    27.977    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.570ns  (logic 6.277ns (27.811%)  route 16.293ns (72.189%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.759    20.113    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X52Y24         MUXF7 (Prop_muxf7_S_O)       0.292    20.405 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.639    24.044    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.737    27.781 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.781    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.561ns  (logic 6.287ns (27.865%)  route 16.275ns (72.135%))
  Logic Levels:           13  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 r  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           2.449    18.230    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124    18.354 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           1.910    20.264    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_2_n_0
    SLICE_X51Y24         MUXF7 (Prop_muxf7_S_O)       0.296    20.560 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.469    24.030    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.743    27.772 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.772    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.407ns  (logic 5.951ns (30.663%)  route 13.456ns (69.337%))
  Logic Levels:           13  (LUT2=1 LUT3=4 LUT4=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.462    10.771    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y28         LUT3 (Prop_lut3_I2_O)        0.331    11.102 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][7]_i_1/O
                         net (fo=3, routed)           1.275    12.376    beta_manual/motherboard/beta/pc_system/D[7]
    SLICE_X56Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.500 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36/O
                         net (fo=1, routed)           1.020    13.520    beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_36_n_0
    SLICE_X58Y33         LUT3 (Prop_lut3_I0_O)        0.124    13.644 f  beta_manual/motherboard/beta/pc_system/io_segment_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.638    14.283    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_0
    SLICE_X59Y32         LUT6 (Prop_lut6_I0_O)        0.124    14.407 f  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           1.251    15.658    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_11_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.782 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=2, routed)           1.030    16.811    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[6]_inst_i_5_n_0
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.124    16.935 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.286    17.222    beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_2_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    17.346 r  beta_manual/motherboard/memory_unit/instruction_memory/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.693    21.039    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    24.618 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.618    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.178ns  (logic 5.427ns (33.544%)  route 10.751ns (66.456%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.650    10.959    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.331    11.290 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][2]_i_1/O
                         net (fo=3, routed)           1.120    12.410    beta_manual/motherboard/beta/pc_system/D[2]
    SLICE_X52Y29         LUT5 (Prop_lut5_I4_O)        0.124    12.534 r  beta_manual/motherboard/beta/pc_system/io_led[0][2]_INST_0_i_4/O
                         net (fo=1, routed)           0.789    13.322    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]
    SLICE_X51Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.446 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.392    17.838    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    21.389 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    21.389    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.660ns  (logic 5.222ns (33.344%)  route 10.438ns (66.656%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 f  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 r  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 f  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039    10.263    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124    10.387 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.795    11.182    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.306 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][0]_i_1/O
                         net (fo=3, routed)           1.057    12.363    beta_manual/motherboard/beta/pc_system/D[0]
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.124    12.487 r  beta_manual/motherboard/beta/pc_system/io_led[0][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.670    13.157    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_1
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.281 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.044    17.325    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    20.871 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    20.871    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.559ns  (logic 5.650ns (36.316%)  route 9.908ns (63.684%))
  Logic Levels:           9  (LUT2=1 LUT3=2 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.627     5.211    beta_manual/next_button_conditioner/clk_IBUF_BUFG
    SLICE_X63Y51         FDRE                                         r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.456     5.667 r  beta_manual/next_button_conditioner/D_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.645     6.312    beta_manual/next_button_conditioner/D_ctr_q_reg[8]
    SLICE_X62Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.436 f  beta_manual/next_button_conditioner/D_last_q_i_3__2/O
                         net (fo=1, routed)           0.592     7.028    beta_manual/next_button_conditioner/D_last_q_i_3__2_n_0
    SLICE_X62Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.152 r  beta_manual/next_button_conditioner/D_last_q_i_1__2/O
                         net (fo=3, routed)           0.456     7.608    beta_manual/frequency_divider/M_next_button_conditioner_out
    SLICE_X62Y51         LUT3 (Prop_lut3_I2_O)        0.150     7.758 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     8.899    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     9.225 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          0.967    10.192    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X56Y27         LUT2 (Prop_lut2_I1_O)        0.117    10.309 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][7]_i_2/O
                         net (fo=5, routed)           0.650    10.959    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_0
    SLICE_X56Y27         LUT3 (Prop_lut3_I2_O)        0.326    11.285 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q_reg[19][5]_i_1/O
                         net (fo=3, routed)           0.744    12.029    beta_manual/motherboard/beta/pc_system/D[5]
    SLICE_X52Y28         LUT6 (Prop_lut6_I5_O)        0.355    12.384 r  beta_manual/motherboard/beta/pc_system/io_led[0][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.670    13.055    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.179 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.043    17.221    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    20.770 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    20.770    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.783ns  (logic 1.370ns (76.859%)  route 0.413ns (23.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.536    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y55         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  beta_manual/frequency_divider/D_ctr_q_reg[27]/Q
                         net (fo=4, routed)           0.413     2.089    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.319 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.319    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/frequency_divider/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.376ns (73.351%)  route 0.500ns (26.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.593     1.537    beta_manual/frequency_divider/clk_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  beta_manual/frequency_divider/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  beta_manual/frequency_divider/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.500     2.178    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.412 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.412    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.456ns (55.870%)  route 1.150ns (44.130%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.505    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/Q
                         net (fo=3, routed)           0.118     1.787    beta_manual/motherboard/memory_unit/instruction_memory/mem_reg[31]
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.832 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_4/O
                         net (fo=2, routed)           0.194     2.026    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_4_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I2_O)        0.045     2.071 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.838     2.909    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.110 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     4.110    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.658ns  (logic 1.479ns (55.645%)  route 1.179ns (44.355%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.585     1.529    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X58Y29         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta_manual/motherboard/D_system_output_buffer_q_reg[8]/Q
                         net (fo=2, routed)           0.279     1.948    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[8]
    SLICE_X61Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.993 r  beta_manual/motherboard/beta/pc_system/io_led[1][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.051     2.045    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.090 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.849     2.939    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.187 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     4.187    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.481ns (53.351%)  route 1.295ns (46.649%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.562     1.506    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/Q
                         net (fo=3, routed)           0.329     1.976    beta_manual/motherboard/beta/pc_system/Q[15]
    SLICE_X59Y32         LUT5 (Prop_lut5_I2_O)        0.045     2.021 r  beta_manual/motherboard/beta/pc_system/io_led[0][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.051     2.072    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]
    SLICE_X59Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.117 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.915     3.032    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.282 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     4.282    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.504ns (53.549%)  route 1.304ns (46.451%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.556     1.500    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  beta_manual/motherboard/D_system_output_buffer_q_reg[9]/Q
                         net (fo=2, routed)           0.116     1.780    beta_manual/motherboard/beta/pc_system/io_led[1][7]_INST_0_i_1[9]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  beta_manual/motherboard/beta/pc_system/io_led[1][1]_INST_0_i_4/O
                         net (fo=1, routed)           0.135     1.960    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]
    SLICE_X53Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.005 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.053     3.058    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.308 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     4.308    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/lcd/D_mosi_enable_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.782ns  (logic 1.526ns (54.840%)  route 1.256ns (45.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.584     1.528    beta_manual/motherboard/lcd/clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  beta_manual/motherboard/lcd/D_mosi_enable_q_reg/Q
                         net (fo=2, routed)           0.138     1.807    beta_manual/motherboard/lcd/D_mosi_enable_q
    SLICE_X59Y27         LUT3 (Prop_lut3_I0_O)        0.049     1.856 r  beta_manual/motherboard/lcd/lcd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.118     2.974    lcd_OBUF[2]
    R11                  OBUF (Prop_obuf_I_O)         1.336     4.310 r  lcd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.310    lcd[2]
    R11                                                               r  lcd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.485ns (50.856%)  route 1.435ns (49.144%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.560     1.504    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X53Y32         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[21]/Q
                         net (fo=3, routed)           0.207     1.852    beta_manual/motherboard/beta/pc_system/M_motherboard_ia[21]
    SLICE_X52Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  beta_manual/motherboard/beta/pc_system/io_led[1][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.140     2.037    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.082 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           1.088     3.170    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.424 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.424    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.943ns  (logic 1.490ns (50.641%)  route 1.452ns (49.359%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.561     1.505    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X57Y31         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[19]/Q
                         net (fo=3, routed)           0.134     1.779    beta_manual/motherboard/beta/pc_system/M_motherboard_ia[19]
    SLICE_X57Y33         LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  beta_manual/motherboard/beta/pc_system/io_led[1][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.189     2.014    beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]
    SLICE_X57Y34         LUT6 (Prop_lut6_I4_O)        0.045     2.059 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           1.129     3.188    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.447 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     4.447    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.945ns  (logic 1.496ns (50.810%)  route 1.449ns (49.190%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.564     1.508    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y34         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/Q
                         net (fo=9, routed)           0.180     1.852    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_0[0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  beta_manual/motherboard/beta/pc_system/io_led[0][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.363     2.260    beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]
    SLICE_X58Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.305 r  beta_manual/motherboard/memory_unit/instruction_memory/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.906     3.210    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     4.453 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     4.453    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.115ns  (logic 2.419ns (29.803%)  route 5.697ns (70.197%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039     6.115    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.239 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.579     6.818    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X52Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.942 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2/O
                         net (fo=1, routed)           0.452     7.394    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_2_n_0
    SLICE_X52Y32         LUT4 (Prop_lut4_I2_O)        0.150     7.544 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][27]_i_1/O
                         net (fo=1, routed)           0.572     8.115    beta_manual/motherboard/beta/regfile_system/regfile/D[27]
    SLICE_X52Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.444     4.849    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y32         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][27]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.004ns  (logic 2.387ns (29.816%)  route 5.618ns (70.184%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039     6.115    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.239 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          0.605     6.844    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X50Y31         LUT5 (Prop_lut5_I4_O)        0.124     6.968 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2/O
                         net (fo=1, routed)           0.536     7.504    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_2_n_0
    SLICE_X53Y31         LUT4 (Prop_lut4_I2_O)        0.118     7.622 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][30]_i_1/O
                         net (fo=1, routed)           0.382     8.004    beta_manual/motherboard/beta/regfile_system/regfile/D[30]
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.442     4.847    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X53Y31         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][30]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.918ns  (logic 2.401ns (30.319%)  route 5.517ns (69.681%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.051     7.918    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445     4.850    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][13]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 2.401ns (30.432%)  route 5.488ns (69.568%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.022     7.888    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439     4.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][1]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 2.401ns (30.432%)  route 5.488ns (69.568%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          1.022     7.888    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439     4.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][5]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 2.269ns (28.760%)  route 5.620ns (71.240%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.141     4.751    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I4_O)        0.326     5.077 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_5/O
                         net (fo=60, routed)          1.039     6.115    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_1
    SLICE_X50Y33         LUT2 (Prop_lut2_I1_O)        0.124     6.239 f  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6/O
                         net (fo=27, routed)          1.031     7.270    beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_6_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I2_O)        0.124     7.394 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][8]_i_1/O
                         net (fo=3, routed)           0.494     7.888    beta_manual/motherboard/beta/regfile_system/regfile/D[8]
    SLICE_X59Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.507     4.912    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][8]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.866ns  (logic 2.401ns (30.520%)  route 5.465ns (69.480%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.999     7.866    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X49Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.439     4.844    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X49Y28         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][9]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.831ns  (logic 2.401ns (30.654%)  route 5.431ns (69.346%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.964     7.831    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X50Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445     4.850    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X50Y33         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][31]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.824ns  (logic 2.401ns (30.682%)  route 5.424ns (69.318%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.957     7.824    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X52Y34         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.446     4.851    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X52Y34         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][29]/C

Slack:                    inf
  Source:                 io_dip[2][6]
                            (input port)
  Destination:            beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.817ns  (logic 2.401ns (30.709%)  route 5.417ns (69.291%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[2][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][6]
    K3                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  io_led[2][6]_INST_0_i_1/O
                         net (fo=2, routed)           1.303     2.755    beta_manual/frequency_divider/io_led[2]_OBUF[0]
    SLICE_X64Y52         LUT6 (Prop_lut6_I4_O)        0.124     2.879 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.613     3.492    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.118     3.610 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           1.611     5.221    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X58Y32         LUT4 (Prop_lut4_I3_O)        0.354     5.575 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_1/O
                         net (fo=31, routed)          0.939     6.515    beta_manual/motherboard/memory_unit/instruction_memory/read_data_reg[31]_3[0]
    SLICE_X58Y31         LUT3 (Prop_lut3_I1_O)        0.352     6.867 r  beta_manual/motherboard/memory_unit/instruction_memory/D_registers_q[19][31]_i_2/O
                         net (fo=32, routed)          0.950     7.817    beta_manual/motherboard/beta/regfile_system/regfile/E[0]
    SLICE_X49Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.440     4.845    beta_manual/motherboard/beta/regfile_system/regfile/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  beta_manual/motherboard/beta/regfile_system/regfile/D_registers_q_reg[19][26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1913719692[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.257ns (26.140%)  route 0.725ns (73.860%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=2, routed)           0.725     0.982    beta_manual/forLoop_idx_0_1913719692[1].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X61Y45         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/forLoop_idx_0_1913719692[1].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[1].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.260ns (24.323%)  route 0.808ns (75.677%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           0.808     1.068    beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X61Y45         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     2.054    beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[0].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            beta_manual/forLoop_idx_0_1913719692[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.268ns (19.073%)  route 1.139ns (80.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=2, routed)           1.139     1.407    beta_manual/forLoop_idx_0_1913719692[2].interrupt_button_conditioner/sync/led_OBUF[0]
    SLICE_X57Y47         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.838     2.028    beta_manual/forLoop_idx_0_1913719692[2].interrupt_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  beta_manual/forLoop_idx_0_1913719692[2].interrupt_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.676ns  (logic 0.432ns (25.751%)  route 1.245ns (74.249%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.571     1.569    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X58Y34         LUT6 (Prop_lut6_I1_O)        0.107     1.676 r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1/O
                         net (fo=1, routed)           0.000     1.676    beta_manual/motherboard/beta/control_system/D_irq_sampler_q_i_1_n_0
    SLICE_X58Y34         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.858     2.048    beta_manual/motherboard/beta/control_system/clk_IBUF_BUFG
    SLICE_X58Y34         FDRE                                         r  beta_manual/motherboard/beta/control_system/D_irq_sampler_q_reg/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.477ns (25.873%)  route 1.366ns (74.127%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.405     1.403    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X59Y34         LUT5 (Prop_lut5_I1_O)        0.107     1.510 f  beta_manual/motherboard/beta/control_system/D_pc_q[30]_i_6/O
                         net (fo=30, routed)          0.287     1.797    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]_3
    SLICE_X57Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  beta_manual/motherboard/beta/pc_system/D_pc_q[28]_i_1/O
                         net (fo=1, routed)           0.000     1.842    beta_manual/motherboard/beta/pc_system/p_1_out[28]
    SLICE_X57Y34         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.831     2.021    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X57Y34         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[28]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.477ns (25.831%)  route 1.369ns (74.169%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.405     1.403    beta_manual/motherboard/beta/control_system/M_motherboard_slowclk
    SLICE_X59Y34         LUT5 (Prop_lut5_I1_O)        0.107     1.510 r  beta_manual/motherboard/beta/control_system/D_pc_q[30]_i_6/O
                         net (fo=30, routed)          0.290     1.800    beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q_reg[31]_0
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.845    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]_1
    SLICE_X56Y34         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.831     2.021    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X56Y34         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[31]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.876ns  (logic 0.296ns (15.797%)  route 1.580ns (84.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=2, routed)           1.580     1.876    beta_manual/next_button_conditioner/sync/led_OBUF[0]
    SLICE_X57Y47         FDRE                                         r  beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.838     2.028    beta_manual/next_button_conditioner/sync/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  beta_manual/next_button_conditioner/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.887ns  (logic 0.432ns (22.881%)  route 1.455ns (77.119%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 r  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 r  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.782     1.780    beta_manual/motherboard/M_motherboard_slowclk
    SLICE_X59Y27         LUT4 (Prop_lut4_I3_O)        0.107     1.887 r  beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    beta_manual/motherboard/FSM_sequential_D_motherboard_q[1]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.851     2.041    beta_manual/motherboard/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  beta_manual/motherboard/FSM_sequential_D_motherboard_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.477ns (24.988%)  route 1.431ns (75.012%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.406     1.404    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.107     1.511 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_5/O
                         net (fo=30, routed)          0.352     1.863    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]_1
    SLICE_X55Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.908 r  beta_manual/motherboard/beta/pc_system/D_pc_q[27]_i_1/O
                         net (fo=1, routed)           0.000     1.908    beta_manual/motherboard/beta/pc_system/p_1_out[27]
    SLICE_X55Y35         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.832     2.022    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X55Y35         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[27]/C

Slack:                    inf
  Source:                 io_dip[2][7]
                            (input port)
  Destination:            beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.477ns (24.978%)  route 1.432ns (75.022%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[2][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][7]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  io_led[2][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.473     0.704    beta_manual/frequency_divider/io_led[2]_OBUF[1]
    SLICE_X64Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.749 f  beta_manual/frequency_divider/D_pc_q[30]_i_8/O
                         net (fo=1, routed)           0.201     0.950    beta_manual/frequency_divider/D_pc_q[30]_i_8_n_0
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.048     0.998 f  beta_manual/frequency_divider/D_pc_q[30]_i_4/O
                         net (fo=8, routed)           0.406     1.404    beta_manual/motherboard/memory_unit/instruction_memory/M_motherboard_slowclk
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.107     1.511 r  beta_manual/motherboard/memory_unit/instruction_memory/D_pc_q[30]_i_5/O
                         net (fo=30, routed)          0.352     1.863    beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]_1
    SLICE_X57Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.908 r  beta_manual/motherboard/beta/pc_system/D_pc_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.908    beta_manual/motherboard/beta/pc_system/p_1_out[24]
    SLICE_X57Y32         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.829     2.019    beta_manual/motherboard/beta/pc_system/clk_IBUF_BUFG
    SLICE_X57Y32         FDRE                                         r  beta_manual/motherboard/beta/pc_system/D_pc_q_reg[24]/C





