<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\GitHub\MSXmapper_tn9k\fpga\psram_tang_nano_9k\src\psram_controller.v<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\src\gowin_rpll\gowin_rpll.v<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise.vhd<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_8.vhd<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low.vhd<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\denoise\denoise_low8.vhd<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\monostable\monostable.vhd<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\t_mapper.vhd<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v<br>
C:\Gowin\Gowin_V1.9.8.10\IDE\data\ipcores\gw_jtag.v<br>
D:\datos\GitHub\MSXmapper_tn9k\fpga\impl\gwsynthesis\RTL_GAO\gw_gao_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 25 09:19:42 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>t_mapper</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.647s, Peak memory usage = 106.625MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.12s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.129s, Peak memory usage = 106.625MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 106.625MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.121s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.023s, Peak memory usage = 106.625MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 3s, Elapsed time = 0h 0m 3s, Peak memory usage = 120.117MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.162s, Peak memory usage = 120.117MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 120.117MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 120.117MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>26</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>61</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>725</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>89</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>321</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNP</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFNC</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLCE</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDLPE</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>656</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>222</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>338</td>
</tr>
<tr>
<td class="label"><b>MUX </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMUX16</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>54</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>54</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDDR</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspODDR</td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Black Box </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspGW_JTAG</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>813(675 LUTs, 54 ALUs, 14 SSRAMs) / 8640</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>725 / 6771</td>
<td>11%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>32 / 6771</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>693 / 6771</td>
<td>11%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 26</td>
<td>8%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>ex_clk_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>ex_clk_27m_ibuf/I </td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>mapper_reg_write_s1/F </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.821</td>
<td>78.0</td>
<td>0.000</td>
<td>6.410</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clock1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>12.821</td>
<td>78.0</td>
<td>3.205</td>
<td>9.615</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clock1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>25.641</td>
<td>39.0</td>
<td>0.000</td>
<td>12.821</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clock1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>38.462</td>
<td>26.0</td>
<td>0.000</td>
<td>19.231</td>
<td>ex_clk_27m_ibuf/I</td>
<td>ex_clk_27m</td>
<td>clock1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ex_clk_27m</td>
<td>27.0(MHz)</td>
<td>93.6(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>78.0(MHz)</td>
<td>115.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>89.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>91.501</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>388</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>91.864</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>92.323</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>92.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n346_s5/I1</td>
</tr>
<tr>
<td>93.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>n346_s5/F</td>
</tr>
<tr>
<td>94.227</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mapper_reg0_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>90.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>90.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>90.407</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.061, 44.913%; route: 0.843, 35.685%; tC2Q: 0.458, 19.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>89.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>91.501</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>388</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>91.864</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>92.323</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>92.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n346_s5/I1</td>
</tr>
<tr>
<td>93.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>n346_s5/F</td>
</tr>
<tr>
<td>94.227</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mapper_reg0_7_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>90.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>90.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>90.407</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.061, 44.913%; route: 0.843, 35.685%; tC2Q: 0.458, 19.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>89.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>91.501</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>388</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>91.864</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>92.323</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>92.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n538_s5/I1</td>
</tr>
<tr>
<td>93.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>n538_s5/F</td>
</tr>
<tr>
<td>94.227</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mapper_reg3_0_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>90.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>90.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>90.407</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.061, 44.913%; route: 0.843, 35.685%; tC2Q: 0.458, 19.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>89.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>91.501</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>388</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>91.864</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>92.323</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>92.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n538_s5/I1</td>
</tr>
<tr>
<td>93.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>n538_s5/F</td>
</tr>
<tr>
<td>94.227</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mapper_reg3_1_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>90.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>90.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>90.407</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.061, 44.913%; route: 0.843, 35.685%; tC2Q: 0.458, 19.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>94.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>89.744</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clock1/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>91.501</td>
<td>1.758</td>
<td>tCL</td>
<td>RR</td>
<td>388</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>91.864</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>92.323</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>92.803</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n538_s5/I1</td>
</tr>
<tr>
<td>93.864</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>n538_s5/F</td>
</tr>
<tr>
<td>94.227</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mapper_reg3_2_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>90.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>90.480</td>
<td>0.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>90.450</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>90.407</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.641</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 1.061, 44.913%; route: 0.843, 35.685%; tC2Q: 0.458, 19.402%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.363, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
