//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: UNKNOWN
// Unknown Toolkit Version
// Based on NVVM 7.0.1
//

.version 8.2
.target sm_61, texmode_independent
.address_size 64

	// .globl	m01700_mxx
.const .align 8 .b8 k_sha512[640] = {34, 174, 40, 215, 152, 47, 138, 66, 205, 101, 239, 35, 145, 68, 55, 113, 47, 59, 77, 236, 207, 251, 192, 181, 188, 219, 137, 129, 165, 219, 181, 233, 56, 181, 72, 243, 91, 194, 86, 57, 25, 208, 5, 182, 241, 17, 241, 89, 155, 79, 25, 175, 164, 130, 63, 146, 24, 129, 109, 218, 213, 94, 28, 171, 66, 2, 3, 163, 152, 170, 7, 216, 190, 111, 112, 69, 1, 91, 131, 18, 140, 178, 228, 78, 190, 133, 49, 36, 226, 180, 255, 213, 195, 125, 12, 85, 111, 137, 123, 242, 116, 93, 190, 114, 177, 150, 22, 59, 254, 177, 222, 128, 53, 18, 199, 37, 167, 6, 220, 155, 148, 38, 105, 207, 116, 241, 155, 193, 210, 74, 241, 158, 193, 105, 155, 228, 227, 37, 79, 56, 134, 71, 190, 239, 181, 213, 140, 139, 198, 157, 193, 15, 101, 156, 172, 119, 204, 161, 12, 36, 117, 2, 43, 89, 111, 44, 233, 45, 131, 228, 166, 110, 170, 132, 116, 74, 212, 251, 65, 189, 220, 169, 176, 92, 181, 83, 17, 131, 218, 136, 249, 118, 171, 223, 102, 238, 82, 81, 62, 152, 16, 50, 180, 45, 109, 198, 49, 168, 63, 33, 251, 152, 200, 39, 3, 176, 228, 14, 239, 190, 199, 127, 89, 191, 194, 143, 168, 61, 243, 11, 224, 198, 37, 167, 10, 147, 71, 145, 167, 213, 111, 130, 3, 224, 81, 99, 202, 6, 112, 110, 14, 10, 103, 41, 41, 20, 252, 47, 210, 70, 133, 10, 183, 39, 38, 201, 38, 92, 56, 33, 27, 46, 237, 42, 196, 90, 252, 109, 44, 77, 223, 179, 149, 157, 19, 13, 56, 83, 222, 99, 175, 139, 84, 115, 10, 101, 168, 178, 119, 60, 187, 10, 106, 118, 230, 174, 237, 71, 46, 201, 194, 129, 59, 53, 130, 20, 133, 44, 114, 146, 100, 3, 241, 76, 161, 232, 191, 162, 1, 48, 66, 188, 75, 102, 26, 168, 145, 151, 248, 208, 112, 139, 75, 194, 48, 190, 84, 6, 163, 81, 108, 199, 24, 82, 239, 214, 25, 232, 146, 209, 16, 169, 101, 85, 36, 6, 153, 214, 42, 32, 113, 87, 133, 53, 14, 244, 184, 209, 187, 50, 112, 160, 106, 16, 200, 208, 210, 184, 22, 193, 164, 25, 83, 171, 65, 81, 8, 108, 55, 30, 153, 235, 142, 223, 76, 119, 72, 39, 168, 72, 155, 225, 181, 188, 176, 52, 99, 90, 201, 197, 179, 12, 28, 57, 203, 138, 65, 227, 74, 170, 216, 78, 115, 227, 99, 119, 79, 202, 156, 91, 163, 184, 178, 214, 243, 111, 46, 104, 252, 178, 239, 93, 238, 130, 143, 116, 96, 47, 23, 67, 111, 99, 165, 120, 114, 171, 240, 161, 20, 120, 200, 132, 236, 57, 100, 26, 8, 2, 199, 140, 40, 30, 99, 35, 250, 255, 190, 144, 233, 189, 130, 222, 235, 108, 80, 164, 21, 121, 198, 178, 247, 163, 249, 190, 43, 83, 114, 227, 242, 120, 113, 198, 156, 97, 38, 234, 206, 62, 39, 202, 7, 194, 192, 33, 199, 184, 134, 209, 30, 235, 224, 205, 214, 125, 218, 234, 120, 209, 110, 238, 127, 79, 125, 245, 186, 111, 23, 114, 170, 103, 240, 6, 166, 152, 200, 162, 197, 125, 99, 10, 174, 13, 249, 190, 4, 152, 63, 17, 27, 71, 28, 19, 53, 11, 113, 27, 132, 125, 4, 35, 245, 119, 219, 40, 147, 36, 199, 64, 123, 171, 202, 50, 188, 190, 201, 21, 10, 190, 158, 60, 76, 13, 16, 156, 196, 103, 29, 67, 182, 66, 62, 203, 190, 212, 197, 76, 42, 126, 101, 252, 156, 41, 127, 89, 236, 250, 214, 58, 171, 111, 203, 95, 23, 88, 71, 74, 140, 25, 68, 108};
// m01700_mxx_$_s_pws has been demoted
// m01700_sxx_$_s_pws has been demoted

.entry m01700_mxx(
	.param .u64 .ptr .global .align 4 m01700_mxx_param_0,
	.param .u64 .ptr .const .align 4 m01700_mxx_param_1,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_2,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_3,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_4,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_5,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_6,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_7,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_8,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_9,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_10,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_11,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_12,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_13,
	.param .u64 .ptr .global .align 8 m01700_mxx_param_14,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_15,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_16,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_17,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_18,
	.param .u64 .ptr .global .align 4 m01700_mxx_param_19,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_20,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_21,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_22,
	.param .u64 .ptr .global .align 1 m01700_mxx_param_23,
	.param .u64 .ptr .global .align 8 m01700_mxx_param_24
)
{
	.local .align 4 .b8 	__local_depot0[264];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<532>;
	.reg .b16 	%rs<399>;
	.reg .b32 	%r<2749>;
	.reg .b64 	%rd<4714>;
	// demoted variable
	.shared .align 4 .b8 m01700_mxx_$_s_pws[16640];

	mov.u64 	%SPL, __local_depot0;
	ld.param.u64 	%rd401, [m01700_mxx_param_0];
	ld.param.u64 	%rd402, [m01700_mxx_param_1];
	ld.param.u64 	%rd414, [m01700_mxx_param_19];
	ld.param.u64 	%rd415, [m01700_mxx_param_24];
	add.u64 	%rd1, %SPL, 4;
	mov.u32 	%r566, %ctaid.x;
	mov.u32 	%r567, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mov.b32 	%r568, %envreg3;
	add.s32 	%r569, %r1, %r568;
	mad.lo.s32 	%r570, %r567, %r566, %r569;
	cvt.s64.s32 	%rd2, %r570;
	add.s64 	%rd3, %rd415, 56;
	ld.global.u64 	%rd417, [%rd415+56];
	setp.le.u64 	%p4, %rd417, %rd2;
	@%p4 bra 	$L__BB0_486;

	add.u64 	%rd4, %SPL, 0;
	cvt.s64.s32 	%rd7, %r1;
	mov.u32 	%r2553, 0;

$L__BB0_2:
	mul.lo.s64 	%rd421, %rd2, 260;
	add.s64 	%rd422, %rd401, %rd421;
	mul.wide.s32 	%rd423, %r2553, 4;
	add.s64 	%rd424, %rd422, %rd423;
	ld.global.u32 	%r572, [%rd424];
	mul.lo.s64 	%rd425, %rd7, 260;
	mov.u64 	%rd426, m01700_mxx_$_s_pws;
	add.s64 	%rd427, %rd426, %rd425;
	add.s64 	%rd428, %rd427, %rd423;
	st.shared.u32 	[%rd428], %r572;
	add.s32 	%r2553, %r2553, 1;
	setp.lt.u32 	%p5, %r2553, 65;
	@%p5 bra 	$L__BB0_2;

	ld.global.u32 	%r573, [%rd3+-32];
	setp.eq.s32 	%p6, %r573, 0;
	@%p6 bra 	$L__BB0_486;

	mov.u32 	%r2554, 0;

$L__BB0_5:
	mov.u32 	%r2555, 0;
	mov.u32 	%r2550, %tid.x;
	cvt.s64.s32 	%rd4583, %r2550;
	mul.lo.s64 	%rd4582, %rd4583, 260;
	mov.u64 	%rd4581, m01700_mxx_$_s_pws;
	add.s64 	%rd4590, %rd4581, %rd4582;
	mov.u64 	%rd4591, %rd1;

$L__BB0_6:
	ld.shared.u32 	%r576, [%rd4590];
	st.local.u32 	[%rd4591], %r576;
	add.s64 	%rd4591, %rd4591, 4;
	add.s64 	%rd4590, %rd4590, 4;
	add.s32 	%r2555, %r2555, 1;
	setp.lt.u32 	%p7, %r2555, 65;
	@%p7 bra 	$L__BB0_6;

	cvt.u64.u32 	%rd15, %r2554;
	ld.local.u32 	%r2673, [%rd1+256];
	mul.wide.u32 	%rd431, %r2554, 128;
	add.s64 	%rd432, %rd402, %rd431;
	ld.const.u32 	%r2556, [%rd432];
	setp.eq.s32 	%p8, %r2556, 0;
	@%p8 bra 	$L__BB0_446;

	mov.u32 	%r2557, 0;

$L__BB0_9:
	mov.u32 	%r11, %r2673;
	shr.u32 	%r12, %r2556, 8;
	cvt.u16.u32 	%rs1, %r12;
	shr.u32 	%r13, %r2556, 16;
	cvt.u16.u32 	%rs2, %r13;
	cvt.u16.u32 	%rs24, %r2556;
	and.b16  	%rs23, %rs24, 255;
	bfe.u32 	%r14, %r2556, 8, 8;
	cvt.u64.u32 	%rd433, %r14;
	add.s64 	%rd17, %rd1, %rd433;
	bfe.u32 	%r15, %r2556, 16, 8;
	cvt.u64.u32 	%rd434, %r15;
	add.s64 	%rd18, %rd1, %rd434;
	cvt.s64.s32 	%rd435, %r11;
	add.s64 	%rd19, %rd1, %rd435;
	setp.gt.s16 	%p9, %rs23, 92;
	@%p9 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_10;

$L__BB0_93:
	setp.gt.s16 	%p10, %rs23, 111;
	@%p10 bra 	$L__BB0_136;
	bra.uni 	$L__BB0_94;

$L__BB0_136:
	setp.gt.s16 	%p11, %rs23, 116;
	@%p11 bra 	$L__BB0_159;
	bra.uni 	$L__BB0_137;

$L__BB0_159:
	setp.gt.s16 	%p12, %rs23, 121;
	@%p12 bra 	$L__BB0_177;

	setp.eq.s16 	%p16, %rs23, 117;
	@%p16 bra 	$L__BB0_420;

	setp.eq.s16 	%p17, %rs23, 120;
	@%p17 bra 	$L__BB0_309;

	setp.eq.s16 	%p18, %rs23, 121;
	mov.u32 	%r2673, %r11;
	@%p18 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_445;

$L__BB0_163:
	and.b32  	%r52, %r12, 255;
	setp.gt.s32 	%p145, %r52, %r11;
	mov.u32 	%r2673, %r11;
	@%p145 bra 	$L__BB0_445;

	add.s32 	%r53, %r52, %r11;
	setp.gt.s32 	%p146, %r53, 255;
	mov.u32 	%r2673, %r11;
	@%p146 bra 	$L__BB0_445;

	setp.eq.s32 	%p147, %r52, 0;
	mov.u32 	%r2673, %r53;
	@%p147 bra 	$L__BB0_445;

	add.s32 	%r54, %r11, -1;
	and.b32  	%r55, %r11, 3;
	mov.u32 	%r2572, 0;

$L__BB0_167:
	shl.b32 	%r1052, %r2572, 1;
	cvt.s64.s32 	%rd446, %r1052;
	add.s64 	%rd26, %rd1, %rd446;
	add.s32 	%r57, %r2572, %r11;
	setp.gt.s32 	%p148, %r2572, %r57;
	setp.gt.s32 	%p149, %r57, 254;
	or.pred  	%p150, %p148, %p149;
	@%p150 bra 	$L__BB0_176;

	ld.local.u8 	%rs3, [%rd26];
	setp.le.s32 	%p151, %r57, %r2572;
	@%p151 bra 	$L__BB0_175;

	setp.eq.s32 	%p152, %r55, 0;
	mov.u32 	%r2573, %r57;
	@%p152 bra 	$L__BB0_173;

	setp.eq.s32 	%p153, %r55, 1;
	add.s32 	%r2573, %r57, -1;
	cvt.s64.s32 	%rd447, %r57;
	add.s64 	%rd27, %rd1, %rd447;
	ld.local.u8 	%rs85, [%rd27+-1];
	st.local.u8 	[%rd27], %rs85;
	@%p153 bra 	$L__BB0_173;

	setp.eq.s32 	%p154, %r55, 2;
	add.s32 	%r2573, %r57, -2;
	ld.local.u8 	%rs86, [%rd27+-2];
	st.local.u8 	[%rd27+-1], %rs86;
	@%p154 bra 	$L__BB0_173;

	add.s32 	%r2573, %r57, -3;
	ld.local.u8 	%rs87, [%rd27+-3];
	st.local.u8 	[%rd27+-2], %rs87;

$L__BB0_173:
	setp.lt.u32 	%p155, %r54, 3;
	@%p155 bra 	$L__BB0_175;

$L__BB0_174:
	cvt.s64.s32 	%rd448, %r2573;
	add.s64 	%rd449, %rd1, %rd448;
	ld.local.u8 	%rs88, [%rd449+-1];
	st.local.u8 	[%rd449], %rs88;
	ld.local.u8 	%rs89, [%rd449+-2];
	st.local.u8 	[%rd449+-1], %rs89;
	ld.local.u8 	%rs90, [%rd449+-3];
	st.local.u8 	[%rd449+-2], %rs90;
	ld.local.u8 	%rs91, [%rd449+-4];
	st.local.u8 	[%rd449+-3], %rs91;
	add.s32 	%r2573, %r2573, -4;
	setp.gt.s32 	%p156, %r2573, %r2572;
	@%p156 bra 	$L__BB0_174;

$L__BB0_175:
	cvt.u64.u32 	%rd450, %r2572;
	add.s64 	%rd451, %rd1, %rd450;
	st.local.u8 	[%rd451], %rs3;

$L__BB0_176:
	add.s32 	%r2572, %r2572, 1;
	setp.lt.u32 	%p157, %r2572, %r52;
	mov.u32 	%r2673, %r53;
	@%p157 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_445;

$L__BB0_10:
	setp.gt.s16 	%p38, %rs23, 67;
	@%p38 bra 	$L__BB0_44;

	setp.gt.s16 	%p52, %rs23, 44;
	@%p52 bra 	$L__BB0_27;

	setp.gt.s16 	%p59, %rs23, 41;
	@%p59 bra 	$L__BB0_22;
	bra.uni 	$L__BB0_13;

$L__BB0_22:
	setp.eq.s16 	%p60, %rs23, 42;
	@%p60 bra 	$L__BB0_219;

	setp.eq.s16 	%p61, %rs23, 43;
	@%p61 bra 	$L__BB0_213;

	setp.eq.s16 	%p62, %rs23, 44;
	mov.u32 	%r2673, %r11;
	@%p62 bra 	$L__BB0_25;
	bra.uni 	$L__BB0_445;

$L__BB0_25:
	and.b16  	%rs92, %rs1, 255;
	setp.eq.s16 	%p158, %rs92, 0;
	and.b32  	%r1053, %r12, 255;
	setp.ge.s32 	%p159, %r1053, %r11;
	or.pred  	%p160, %p158, %p159;
	mov.u32 	%r2673, %r11;
	@%p160 bra 	$L__BB0_445;

	ld.local.u8 	%rs93, [%rd17+-1];
	st.local.u8 	[%rd17], %rs93;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_94:
	setp.gt.s16 	%p25, %rs23, 101;
	@%p25 bra 	$L__BB0_118;

	setp.gt.s16 	%p32, %rs23, 98;
	@%p32 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_96;

$L__BB0_107:
	setp.eq.s16 	%p33, %rs23, 99;
	@%p33 bra 	$L__BB0_428;

	setp.eq.s16 	%p34, %rs23, 100;
	@%p34 bra 	$L__BB0_389;

	setp.eq.s16 	%p35, %rs23, 101;
	mov.u32 	%r2673, %r11;
	@%p35 bra 	$L__BB0_110;
	bra.uni 	$L__BB0_445;

$L__BB0_110:
	add.s32 	%r809, %r11, -1;
	setp.gt.u32 	%p98, %r809, 254;
	mov.u32 	%r2673, %r11;
	@%p98 bra 	$L__BB0_445;

	and.b32  	%r29, %r12, 255;
	mov.u32 	%r2568, 255;
	max.s32 	%r812, %r11, 4;
	add.s32 	%r813, %r812, -1;
	shr.u32 	%r814, %r813, 2;
	add.s32 	%r30, %r814, 1;
	and.b32  	%r31, %r30, 3;
	setp.lt.u32 	%p99, %r813, 12;
	mov.u32 	%r2567, 0;
	@%p99 bra 	$L__BB0_114;

	sub.s32 	%r2566, %r30, %r31;
	mov.u32 	%r2568, 255;
	mov.u32 	%r2567, 0;

$L__BB0_113:
	mul.wide.s32 	%rd439, %r2567, 4;
	add.s64 	%rd440, %rd1, %rd439;
	ld.local.u32 	%r817, [%rd440];
	and.b32  	%r818, %r817, 1077952576;
	shr.u32 	%r819, %r818, 1;
	and.b32  	%r820, %r817, -2139062144;
	shr.u32 	%r821, %r820, 2;
	xor.b32  	%r822, %r821, 1061109567;
	and.b32  	%r823, %r817, 522133279;
	add.s32 	%r824, %r823, 522133279;
	mov.u32 	%r825, 989526778;
	sub.s32 	%r826, %r825, %r823;
	and.b32  	%r827, %r826, %r819;
	and.b32  	%r828, %r827, %r824;
	and.b32  	%r829, %r828, %r822;
	or.b32  	%r830, %r829, %r817;
	cvt.u16.u32 	%rs39, %r817;
	and.b16  	%rs40, %rs39, 255;
	and.b16  	%rs41, %rs1, 255;
	setp.eq.s16 	%p100, %rs40, %rs41;
	or.b32  	%r831, %r2568, 65280;
	selp.b32 	%r832, %r831, %r2568, %p100;
	shr.u16 	%rs42, %rs39, 8;
	setp.eq.s16 	%p101, %rs42, %rs41;
	or.b32  	%r833, %r832, 16711680;
	selp.b32 	%r834, %r833, %r832, %p101;
	shr.u32 	%r835, %r817, 16;
	cvt.u16.u32 	%rs43, %r835;
	and.b16  	%rs44, %rs43, 255;
	setp.eq.s16 	%p102, %rs44, %rs41;
	or.b32  	%r836, %r834, -16777216;
	selp.b32 	%r837, %r836, %r834, %p102;
	shr.u32 	%r838, %r817, 24;
	setp.eq.s32 	%p103, %r838, %r29;
	selp.b32 	%r839, 255, 0, %p103;
	and.b32  	%r840, %r830, 522133279;
	add.s32 	%r841, %r840, 522133279;
	sub.s32 	%r842, %r825, %r840;
	and.b32  	%r843, %r842, %r819;
	and.b32  	%r844, %r843, %r841;
	and.b32  	%r845, %r844, %r822;
	and.b32  	%r846, %r845, %r837;
	not.b32 	%r847, %r846;
	and.b32  	%r848, %r830, %r847;
	st.local.u32 	[%rd440], %r848;
	ld.local.u32 	%r849, [%rd440+4];
	and.b32  	%r850, %r849, 1077952576;
	shr.u32 	%r851, %r850, 1;
	and.b32  	%r852, %r849, -2139062144;
	shr.u32 	%r853, %r852, 2;
	xor.b32  	%r854, %r853, 1061109567;
	and.b32  	%r855, %r849, 522133279;
	add.s32 	%r856, %r855, 522133279;
	sub.s32 	%r857, %r825, %r855;
	and.b32  	%r858, %r857, %r851;
	and.b32  	%r859, %r858, %r856;
	and.b32  	%r860, %r859, %r854;
	or.b32  	%r861, %r860, %r849;
	cvt.u16.u32 	%rs45, %r849;
	and.b16  	%rs46, %rs45, 255;
	setp.eq.s16 	%p104, %rs46, %rs41;
	or.b32  	%r862, %r839, 65280;
	selp.b32 	%r863, %r862, %r839, %p104;
	shr.u16 	%rs47, %rs45, 8;
	setp.eq.s16 	%p105, %rs47, %rs41;
	or.b32  	%r864, %r863, 16711680;
	selp.b32 	%r865, %r864, %r863, %p105;
	shr.u32 	%r866, %r849, 16;
	cvt.u16.u32 	%rs48, %r866;
	and.b16  	%rs49, %rs48, 255;
	setp.eq.s16 	%p106, %rs49, %rs41;
	or.b32  	%r867, %r865, -16777216;
	selp.b32 	%r868, %r867, %r865, %p106;
	shr.u32 	%r869, %r849, 24;
	setp.eq.s32 	%p107, %r869, %r29;
	selp.b32 	%r870, 255, 0, %p107;
	and.b32  	%r871, %r861, 522133279;
	add.s32 	%r872, %r871, 522133279;
	sub.s32 	%r873, %r825, %r871;
	and.b32  	%r874, %r873, %r851;
	and.b32  	%r875, %r874, %r872;
	and.b32  	%r876, %r875, %r854;
	and.b32  	%r877, %r876, %r868;
	not.b32 	%r878, %r877;
	and.b32  	%r879, %r861, %r878;
	st.local.u32 	[%rd440+4], %r879;
	ld.local.u32 	%r880, [%rd440+8];
	and.b32  	%r881, %r880, 1077952576;
	shr.u32 	%r882, %r881, 1;
	and.b32  	%r883, %r880, -2139062144;
	shr.u32 	%r884, %r883, 2;
	xor.b32  	%r885, %r884, 1061109567;
	and.b32  	%r886, %r880, 522133279;
	add.s32 	%r887, %r886, 522133279;
	sub.s32 	%r888, %r825, %r886;
	and.b32  	%r889, %r888, %r882;
	and.b32  	%r890, %r889, %r887;
	and.b32  	%r891, %r890, %r885;
	or.b32  	%r892, %r891, %r880;
	cvt.u16.u32 	%rs50, %r880;
	and.b16  	%rs51, %rs50, 255;
	setp.eq.s16 	%p108, %rs51, %rs41;
	or.b32  	%r893, %r870, 65280;
	selp.b32 	%r894, %r893, %r870, %p108;
	shr.u16 	%rs52, %rs50, 8;
	setp.eq.s16 	%p109, %rs52, %rs41;
	or.b32  	%r895, %r894, 16711680;
	selp.b32 	%r896, %r895, %r894, %p109;
	shr.u32 	%r897, %r880, 16;
	cvt.u16.u32 	%rs53, %r897;
	and.b16  	%rs54, %rs53, 255;
	setp.eq.s16 	%p110, %rs54, %rs41;
	or.b32  	%r898, %r896, -16777216;
	selp.b32 	%r899, %r898, %r896, %p110;
	shr.u32 	%r900, %r880, 24;
	setp.eq.s32 	%p111, %r900, %r29;
	selp.b32 	%r901, 255, 0, %p111;
	and.b32  	%r902, %r892, 522133279;
	add.s32 	%r903, %r902, 522133279;
	sub.s32 	%r904, %r825, %r902;
	and.b32  	%r905, %r904, %r882;
	and.b32  	%r906, %r905, %r903;
	and.b32  	%r907, %r906, %r885;
	and.b32  	%r908, %r907, %r899;
	not.b32 	%r909, %r908;
	and.b32  	%r910, %r892, %r909;
	st.local.u32 	[%rd440+8], %r910;
	ld.local.u32 	%r911, [%rd440+12];
	and.b32  	%r912, %r911, 1077952576;
	shr.u32 	%r913, %r912, 1;
	and.b32  	%r914, %r911, -2139062144;
	shr.u32 	%r915, %r914, 2;
	xor.b32  	%r916, %r915, 1061109567;
	and.b32  	%r917, %r911, 522133279;
	add.s32 	%r918, %r917, 522133279;
	sub.s32 	%r919, %r825, %r917;
	and.b32  	%r920, %r919, %r913;
	and.b32  	%r921, %r920, %r918;
	and.b32  	%r922, %r921, %r916;
	or.b32  	%r923, %r922, %r911;
	cvt.u16.u32 	%rs55, %r911;
	and.b16  	%rs56, %rs55, 255;
	setp.eq.s16 	%p112, %rs56, %rs41;
	or.b32  	%r924, %r901, 65280;
	selp.b32 	%r925, %r924, %r901, %p112;
	shr.u16 	%rs57, %rs55, 8;
	setp.eq.s16 	%p113, %rs57, %rs41;
	or.b32  	%r926, %r925, 16711680;
	selp.b32 	%r927, %r926, %r925, %p113;
	shr.u32 	%r928, %r911, 16;
	cvt.u16.u32 	%rs58, %r928;
	and.b16  	%rs59, %rs58, 255;
	setp.eq.s16 	%p114, %rs59, %rs41;
	or.b32  	%r929, %r927, -16777216;
	selp.b32 	%r930, %r929, %r927, %p114;
	shr.u32 	%r931, %r911, 24;
	setp.eq.s32 	%p115, %r931, %r29;
	selp.b32 	%r2568, 255, 0, %p115;
	and.b32  	%r932, %r923, 522133279;
	add.s32 	%r933, %r932, 522133279;
	sub.s32 	%r934, %r825, %r932;
	and.b32  	%r935, %r934, %r913;
	and.b32  	%r936, %r935, %r933;
	and.b32  	%r937, %r936, %r916;
	and.b32  	%r938, %r937, %r930;
	not.b32 	%r939, %r938;
	and.b32  	%r940, %r923, %r939;
	st.local.u32 	[%rd440+12], %r940;
	add.s32 	%r2567, %r2567, 4;
	add.s32 	%r2566, %r2566, -4;
	setp.ne.s32 	%p116, %r2566, 0;
	@%p116 bra 	$L__BB0_113;

$L__BB0_114:
	setp.eq.s32 	%p117, %r31, 0;
	mov.u32 	%r2673, %r11;
	@%p117 bra 	$L__BB0_445;

	mul.wide.s32 	%rd441, %r2567, 4;
	add.s64 	%rd21, %rd1, %rd441;
	ld.local.u32 	%r41, [%rd21];
	and.b32  	%r941, %r41, 1077952576;
	shr.u32 	%r942, %r941, 1;
	and.b32  	%r943, %r41, -2139062144;
	shr.u32 	%r944, %r943, 2;
	xor.b32  	%r945, %r944, 1061109567;
	and.b32  	%r946, %r41, 522133279;
	add.s32 	%r947, %r946, 522133279;
	mov.u32 	%r948, 989526778;
	sub.s32 	%r949, %r948, %r946;
	and.b32  	%r950, %r949, %r942;
	and.b32  	%r951, %r950, %r947;
	and.b32  	%r952, %r951, %r945;
	or.b32  	%r953, %r952, %r41;
	cvt.u16.u32 	%rs60, %r41;
	and.b16  	%rs61, %rs60, 255;
	and.b16  	%rs62, %rs1, 255;
	setp.eq.s16 	%p118, %rs61, %rs62;
	or.b32  	%r954, %r2568, 65280;
	selp.b32 	%r955, %r954, %r2568, %p118;
	shr.u16 	%rs63, %rs60, 8;
	setp.eq.s16 	%p119, %rs63, %rs62;
	or.b32  	%r956, %r955, 16711680;
	selp.b32 	%r957, %r956, %r955, %p119;
	shr.u32 	%r958, %r41, 16;
	cvt.u16.u32 	%rs64, %r958;
	and.b16  	%rs65, %rs64, 255;
	setp.eq.s16 	%p120, %rs65, %rs62;
	or.b32  	%r959, %r957, -16777216;
	selp.b32 	%r960, %r959, %r957, %p120;
	and.b32  	%r961, %r953, 522133279;
	add.s32 	%r962, %r961, 522133279;
	sub.s32 	%r963, %r948, %r961;
	and.b32  	%r964, %r963, %r942;
	and.b32  	%r965, %r964, %r962;
	and.b32  	%r966, %r965, %r945;
	and.b32  	%r967, %r966, %r960;
	not.b32 	%r968, %r967;
	and.b32  	%r969, %r953, %r968;
	st.local.u32 	[%rd21], %r969;
	setp.eq.s32 	%p121, %r31, 1;
	mov.u32 	%r2673, %r11;
	@%p121 bra 	$L__BB0_445;

	shr.u32 	%r970, %r41, 24;
	setp.eq.s32 	%p122, %r970, %r29;
	selp.b32 	%r971, 255, 0, %p122;
	ld.local.u32 	%r972, [%rd21+4];
	and.b32  	%r973, %r972, 1077952576;
	shr.u32 	%r974, %r973, 1;
	and.b32  	%r975, %r972, -2139062144;
	shr.u32 	%r976, %r975, 2;
	xor.b32  	%r977, %r976, 1061109567;
	and.b32  	%r978, %r972, 522133279;
	add.s32 	%r979, %r978, 522133279;
	sub.s32 	%r981, %r948, %r978;
	and.b32  	%r982, %r981, %r974;
	and.b32  	%r983, %r982, %r979;
	and.b32  	%r984, %r983, %r977;
	or.b32  	%r985, %r984, %r972;
	cvt.u16.u32 	%rs66, %r972;
	and.b16  	%rs67, %rs66, 255;
	setp.eq.s16 	%p123, %rs67, %rs62;
	or.b32  	%r986, %r971, 65280;
	selp.b32 	%r987, %r986, %r971, %p123;
	shr.u16 	%rs69, %rs66, 8;
	setp.eq.s16 	%p124, %rs69, %rs62;
	or.b32  	%r988, %r987, 16711680;
	selp.b32 	%r989, %r988, %r987, %p124;
	shr.u32 	%r990, %r972, 16;
	cvt.u16.u32 	%rs70, %r990;
	and.b16  	%rs71, %rs70, 255;
	setp.eq.s16 	%p125, %rs71, %rs62;
	or.b32  	%r991, %r989, -16777216;
	selp.b32 	%r992, %r991, %r989, %p125;
	shr.u32 	%r993, %r972, 24;
	setp.eq.s32 	%p1, %r993, %r29;
	and.b32  	%r994, %r985, 522133279;
	add.s32 	%r995, %r994, 522133279;
	sub.s32 	%r996, %r948, %r994;
	and.b32  	%r997, %r996, %r974;
	and.b32  	%r998, %r997, %r995;
	and.b32  	%r999, %r998, %r977;
	and.b32  	%r1000, %r999, %r992;
	not.b32 	%r1001, %r1000;
	and.b32  	%r1002, %r985, %r1001;
	st.local.u32 	[%rd21+4], %r1002;
	setp.eq.s32 	%p126, %r31, 2;
	mov.u32 	%r2673, %r11;
	@%p126 bra 	$L__BB0_445;

	selp.b32 	%r1003, 255, 0, %p1;
	ld.local.u32 	%r1004, [%rd21+8];
	and.b32  	%r1005, %r1004, 1077952576;
	shr.u32 	%r1006, %r1005, 1;
	and.b32  	%r1007, %r1004, -2139062144;
	shr.u32 	%r1008, %r1007, 2;
	xor.b32  	%r1009, %r1008, 1061109567;
	and.b32  	%r1010, %r1004, 522133279;
	add.s32 	%r1011, %r1010, 522133279;
	mov.u32 	%r1012, 989526778;
	sub.s32 	%r1013, %r1012, %r1010;
	and.b32  	%r1014, %r1013, %r1006;
	and.b32  	%r1015, %r1014, %r1011;
	and.b32  	%r1016, %r1015, %r1009;
	or.b32  	%r1017, %r1016, %r1004;
	cvt.u16.u32 	%rs72, %r1004;
	and.b16  	%rs73, %rs72, 255;
	setp.eq.s16 	%p127, %rs73, %rs62;
	or.b32  	%r1018, %r1003, 65280;
	selp.b32 	%r1019, %r1018, %r1003, %p127;
	shr.u16 	%rs75, %rs72, 8;
	setp.eq.s16 	%p128, %rs75, %rs62;
	or.b32  	%r1020, %r1019, 16711680;
	selp.b32 	%r1021, %r1020, %r1019, %p128;
	shr.u32 	%r1022, %r1004, 16;
	cvt.u16.u32 	%rs76, %r1022;
	and.b16  	%rs77, %rs76, 255;
	setp.eq.s16 	%p129, %rs77, %rs62;
	or.b32  	%r1023, %r1021, -16777216;
	selp.b32 	%r1024, %r1023, %r1021, %p129;
	and.b32  	%r1025, %r1017, 522133279;
	add.s32 	%r1026, %r1025, 522133279;
	sub.s32 	%r1027, %r1012, %r1025;
	and.b32  	%r1028, %r1027, %r1006;
	and.b32  	%r1029, %r1028, %r1026;
	and.b32  	%r1030, %r1029, %r1009;
	and.b32  	%r1031, %r1030, %r1024;
	not.b32 	%r1032, %r1031;
	and.b32  	%r1033, %r1017, %r1032;
	st.local.u32 	[%rd21+8], %r1033;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_44:
	setp.gt.s16 	%p39, %rs23, 81;
	@%p39 bra 	$L__BB0_75;

	setp.gt.s16 	%p46, %rs23, 74;
	@%p46 bra 	$L__BB0_56;
	bra.uni 	$L__BB0_46;

$L__BB0_56:
	setp.eq.s16 	%p47, %rs23, 75;
	@%p47 bra 	$L__BB0_221;

	setp.eq.s16 	%p48, %rs23, 76;
	@%p48 bra 	$L__BB0_217;

	setp.eq.s16 	%p49, %rs23, 79;
	mov.u32 	%r2673, %r11;
	@%p49 bra 	$L__BB0_59;
	bra.uni 	$L__BB0_445;

$L__BB0_59:
	and.b32  	%r153, %r12, 255;
	setp.ge.s32 	%p253, %r153, %r11;
	mov.u32 	%r2673, %r11;
	@%p253 bra 	$L__BB0_445;

	and.b32  	%r154, %r13, 255;
	add.s32 	%r155, %r153, %r154;
	setp.gt.s32 	%p254, %r155, %r11;
	mov.u32 	%r2673, %r11;
	@%p254 bra 	$L__BB0_445;

	sub.s32 	%r2673, %r11, %r154;
	setp.ge.s32 	%p255, %r153, %r2673;
	@%p255 bra 	$L__BB0_68;

	sub.s32 	%r1112, %r11, %r13;
	sub.s32 	%r1113, %r1112, %r12;
	and.b32  	%r157, %r1113, 3;
	setp.eq.s32 	%p256, %r157, 0;
	mov.u32 	%r2605, %r153;
	@%p256 bra 	$L__BB0_66;

	cvt.u64.u32 	%rd489, %r155;
	add.s64 	%rd490, %rd1, %rd489;
	ld.local.u8 	%rs168, [%rd490];
	st.local.u8 	[%rd17], %rs168;
	add.s32 	%r2605, %r153, 1;
	setp.eq.s32 	%p257, %r157, 1;
	@%p257 bra 	$L__BB0_66;

	add.s32 	%r1114, %r2605, %r154;
	cvt.u64.u32 	%rd491, %r1114;
	add.s64 	%rd492, %rd1, %rd491;
	ld.local.u8 	%rs169, [%rd492];
	st.local.u8 	[%rd17+1], %rs169;
	add.s32 	%r2605, %r153, 2;
	setp.eq.s32 	%p258, %r157, 2;
	@%p258 bra 	$L__BB0_66;

	add.s32 	%r1115, %r2605, %r154;
	cvt.u64.u32 	%rd493, %r1115;
	add.s64 	%rd494, %rd1, %rd493;
	ld.local.u8 	%rs170, [%rd494];
	st.local.u8 	[%rd17+2], %rs170;
	add.s32 	%r2605, %r153, 3;

$L__BB0_66:
	not.b32 	%r1116, %r154;
	add.s32 	%r1117, %r11, %r1116;
	sub.s32 	%r1118, %r1117, %r153;
	setp.lt.u32 	%p259, %r1118, 3;
	@%p259 bra 	$L__BB0_68;

$L__BB0_67:
	add.s32 	%r1119, %r2605, %r154;
	cvt.s64.s32 	%rd495, %r1119;
	add.s64 	%rd496, %rd1, %rd495;
	ld.local.u8 	%rs171, [%rd496];
	cvt.s64.s32 	%rd497, %r2605;
	add.s64 	%rd498, %rd1, %rd497;
	st.local.u8 	[%rd498], %rs171;
	add.s32 	%r1120, %r1119, 1;
	cvt.s64.s32 	%rd499, %r1120;
	add.s64 	%rd500, %rd1, %rd499;
	ld.local.u8 	%rs172, [%rd500];
	st.local.u8 	[%rd498+1], %rs172;
	add.s32 	%r1121, %r1119, 2;
	cvt.s64.s32 	%rd501, %r1121;
	add.s64 	%rd502, %rd1, %rd501;
	ld.local.u8 	%rs173, [%rd502];
	st.local.u8 	[%rd498+2], %rs173;
	add.s32 	%r1122, %r1119, 3;
	cvt.s64.s32 	%rd503, %r1122;
	add.s64 	%rd504, %rd1, %rd503;
	ld.local.u8 	%rs174, [%rd504];
	st.local.u8 	[%rd498+3], %rs174;
	add.s32 	%r2605, %r2605, 4;
	setp.lt.s32 	%p260, %r2605, %r2673;
	@%p260 bra 	$L__BB0_67;

$L__BB0_68:
	setp.eq.s32 	%p261, %r154, 0;
	@%p261 bra 	$L__BB0_445;

	add.s32 	%r1123, %r11, 1;
	sub.s32 	%r1124, %r1123, %r154;
	max.s32 	%r1125, %r11, %r1124;
	add.s32 	%r1126, %r1125, %r13;
	sub.s32 	%r1127, %r1126, %r11;
	add.s32 	%r1128, %r1125, %r154;
	add.s32 	%r164, %r1128, -1;
	and.b32  	%r165, %r1127, 3;
	setp.eq.s32 	%p262, %r165, 0;
	mov.u32 	%r2607, %r2673;
	@%p262 bra 	$L__BB0_73;

	cvt.s64.s32 	%rd505, %r2673;
	add.s64 	%rd506, %rd1, %rd505;
	mov.u16 	%rs175, 0;
	st.local.u8 	[%rd506], %rs175;
	add.s32 	%r2607, %r2673, 1;
	setp.eq.s32 	%p263, %r165, 1;
	@%p263 bra 	$L__BB0_73;

	cvt.s64.s32 	%rd507, %r2607;
	add.s64 	%rd40, %rd1, %rd507;
	st.local.u8 	[%rd40], %rs175;
	add.s32 	%r2607, %r2673, 2;
	setp.eq.s32 	%p264, %r165, 2;
	@%p264 bra 	$L__BB0_73;

	mov.u16 	%rs177, 0;
	st.local.u8 	[%rd40+1], %rs177;
	add.s32 	%r2607, %r2673, 3;

$L__BB0_73:
	sub.s32 	%r1129, %r164, %r11;
	setp.lt.u32 	%p265, %r1129, 3;
	@%p265 bra 	$L__BB0_445;

$L__BB0_74:
	cvt.s64.s32 	%rd508, %r2607;
	add.s64 	%rd509, %rd1, %rd508;
	mov.u16 	%rs178, 0;
	st.local.u8 	[%rd509], %rs178;
	st.local.u8 	[%rd509+1], %rs178;
	st.local.u8 	[%rd509+2], %rs178;
	st.local.u8 	[%rd509+3], %rs178;
	add.s32 	%r2607, %r2607, 4;
	setp.lt.s32 	%p266, %r2607, %r11;
	@%p266 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_445;

$L__BB0_137:
	setp.gt.s16 	%p19, %rs23, 113;
	@%p19 bra 	$L__BB0_148;
	bra.uni 	$L__BB0_138;

$L__BB0_148:
	setp.eq.s16 	%p20, %rs23, 114;
	@%p20 bra 	$L__BB0_404;

	setp.eq.s16 	%p21, %rs23, 115;
	@%p21 bra 	$L__BB0_288;

	setp.eq.s16 	%p22, %rs23, 116;
	mov.u32 	%r2673, %r11;
	@%p22 bra 	$L__BB0_151;
	bra.uni 	$L__BB0_445;

$L__BB0_151:
	setp.lt.s32 	%p451, %r11, 1;
	mov.u32 	%r2673, %r11;
	@%p451 bra 	$L__BB0_445;

	add.s32 	%r1653, %r11, -1;
	shr.u32 	%r1654, %r1653, 2;
	add.s32 	%r317, %r1654, 1;
	and.b32  	%r318, %r317, 3;
	setp.lt.u32 	%p452, %r1653, 12;
	mov.u32 	%r2660, 0;
	@%p452 bra 	$L__BB0_155;

	sub.s32 	%r2659, %r317, %r318;
	mov.u32 	%r2660, 0;

$L__BB0_154:
	mul.wide.s32 	%rd669, %r2660, 4;
	add.s64 	%rd670, %rd1, %rd669;
	ld.local.u32 	%r1656, [%rd670];
	and.b32  	%r1657, %r1656, 1077952576;
	shr.u32 	%r1658, %r1657, 1;
	and.b32  	%r1659, %r1656, -2139062144;
	shr.u32 	%r1660, %r1659, 2;
	xor.b32  	%r1661, %r1660, 1061109567;
	and.b32  	%r1662, %r1656, 522133279;
	add.s32 	%r1663, %r1662, 522133279;
	mov.u32 	%r1664, 989526778;
	sub.s32 	%r1665, %r1664, %r1662;
	and.b32  	%r1666, %r1665, %r1658;
	and.b32  	%r1667, %r1666, %r1663;
	and.b32  	%r1668, %r1667, %r1661;
	xor.b32  	%r1669, %r1668, %r1656;
	st.local.u32 	[%rd670], %r1669;
	ld.local.u32 	%r1670, [%rd670+4];
	and.b32  	%r1671, %r1670, 1077952576;
	shr.u32 	%r1672, %r1671, 1;
	and.b32  	%r1673, %r1670, -2139062144;
	shr.u32 	%r1674, %r1673, 2;
	xor.b32  	%r1675, %r1674, 1061109567;
	and.b32  	%r1676, %r1670, 522133279;
	add.s32 	%r1677, %r1676, 522133279;
	sub.s32 	%r1678, %r1664, %r1676;
	and.b32  	%r1679, %r1678, %r1672;
	and.b32  	%r1680, %r1679, %r1677;
	and.b32  	%r1681, %r1680, %r1675;
	xor.b32  	%r1682, %r1681, %r1670;
	st.local.u32 	[%rd670+4], %r1682;
	ld.local.u32 	%r1683, [%rd670+8];
	and.b32  	%r1684, %r1683, 1077952576;
	shr.u32 	%r1685, %r1684, 1;
	and.b32  	%r1686, %r1683, -2139062144;
	shr.u32 	%r1687, %r1686, 2;
	xor.b32  	%r1688, %r1687, 1061109567;
	and.b32  	%r1689, %r1683, 522133279;
	add.s32 	%r1690, %r1689, 522133279;
	sub.s32 	%r1691, %r1664, %r1689;
	and.b32  	%r1692, %r1691, %r1685;
	and.b32  	%r1693, %r1692, %r1690;
	and.b32  	%r1694, %r1693, %r1688;
	xor.b32  	%r1695, %r1694, %r1683;
	st.local.u32 	[%rd670+8], %r1695;
	ld.local.u32 	%r1696, [%rd670+12];
	and.b32  	%r1697, %r1696, 1077952576;
	shr.u32 	%r1698, %r1697, 1;
	and.b32  	%r1699, %r1696, -2139062144;
	shr.u32 	%r1700, %r1699, 2;
	xor.b32  	%r1701, %r1700, 1061109567;
	and.b32  	%r1702, %r1696, 522133279;
	add.s32 	%r1703, %r1702, 522133279;
	sub.s32 	%r1704, %r1664, %r1702;
	and.b32  	%r1705, %r1704, %r1698;
	and.b32  	%r1706, %r1705, %r1703;
	and.b32  	%r1707, %r1706, %r1701;
	xor.b32  	%r1708, %r1707, %r1696;
	st.local.u32 	[%rd670+12], %r1708;
	add.s32 	%r2660, %r2660, 4;
	add.s32 	%r2659, %r2659, -4;
	setp.ne.s32 	%p453, %r2659, 0;
	@%p453 bra 	$L__BB0_154;

$L__BB0_155:
	setp.eq.s32 	%p454, %r318, 0;
	mov.u32 	%r2673, %r11;
	@%p454 bra 	$L__BB0_445;

	mul.wide.s32 	%rd671, %r2660, 4;
	add.s64 	%rd57, %rd1, %rd671;
	ld.local.u32 	%r1709, [%rd57];
	and.b32  	%r1710, %r1709, 1077952576;
	shr.u32 	%r1711, %r1710, 1;
	and.b32  	%r1712, %r1709, -2139062144;
	shr.u32 	%r1713, %r1712, 2;
	xor.b32  	%r1714, %r1713, 1061109567;
	and.b32  	%r1715, %r1709, 522133279;
	add.s32 	%r1716, %r1715, 522133279;
	mov.u32 	%r1717, 989526778;
	sub.s32 	%r1718, %r1717, %r1715;
	and.b32  	%r1719, %r1718, %r1711;
	and.b32  	%r1720, %r1719, %r1716;
	and.b32  	%r1721, %r1720, %r1714;
	xor.b32  	%r1722, %r1721, %r1709;
	st.local.u32 	[%rd57], %r1722;
	setp.eq.s32 	%p455, %r318, 1;
	mov.u32 	%r2673, %r11;
	@%p455 bra 	$L__BB0_445;

	ld.local.u32 	%r1723, [%rd57+4];
	and.b32  	%r1724, %r1723, 1077952576;
	shr.u32 	%r1725, %r1724, 1;
	and.b32  	%r1726, %r1723, -2139062144;
	shr.u32 	%r1727, %r1726, 2;
	xor.b32  	%r1728, %r1727, 1061109567;
	and.b32  	%r1729, %r1723, 522133279;
	add.s32 	%r1730, %r1729, 522133279;
	sub.s32 	%r1732, %r1717, %r1729;
	and.b32  	%r1733, %r1732, %r1725;
	and.b32  	%r1734, %r1733, %r1730;
	and.b32  	%r1735, %r1734, %r1728;
	xor.b32  	%r1736, %r1735, %r1723;
	st.local.u32 	[%rd57+4], %r1736;
	setp.eq.s32 	%p456, %r318, 2;
	mov.u32 	%r2673, %r11;
	@%p456 bra 	$L__BB0_445;

	ld.local.u32 	%r1737, [%rd57+8];
	and.b32  	%r1738, %r1737, 1077952576;
	shr.u32 	%r1739, %r1738, 1;
	and.b32  	%r1740, %r1737, -2139062144;
	shr.u32 	%r1741, %r1740, 2;
	xor.b32  	%r1742, %r1741, 1061109567;
	and.b32  	%r1743, %r1737, 522133279;
	add.s32 	%r1744, %r1743, 522133279;
	mov.u32 	%r1745, 989526778;
	sub.s32 	%r1746, %r1745, %r1743;
	and.b32  	%r1747, %r1746, %r1739;
	and.b32  	%r1748, %r1747, %r1744;
	and.b32  	%r1749, %r1748, %r1742;
	xor.b32  	%r1750, %r1749, %r1737;
	st.local.u32 	[%rd57+8], %r1750;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_27:
	setp.gt.s16 	%p53, %rs23, 50;
	@%p53 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_28;

$L__BB0_32:
	setp.eq.s16 	%p54, %rs23, 51;
	@%p54 bra 	$L__BB0_412;

	setp.eq.s16 	%p55, %rs23, 64;
	@%p55 bra 	$L__BB0_260;

	setp.eq.s16 	%p56, %rs23, 67;
	mov.u32 	%r2673, %r11;
	@%p56 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_445;

$L__BB0_35:
	setp.lt.s32 	%p457, %r11, 1;
	@%p457 bra 	$L__BB0_43;

	add.s32 	%r1752, %r11, -1;
	shr.u32 	%r1753, %r1752, 2;
	add.s32 	%r325, %r1753, 1;
	and.b32  	%r326, %r325, 3;
	setp.lt.u32 	%p458, %r1752, 12;
	mov.u32 	%r2663, 0;
	@%p458 bra 	$L__BB0_39;

	sub.s32 	%r2662, %r325, %r326;
	mov.u32 	%r2663, 0;

$L__BB0_38:
	mul.wide.s32 	%rd672, %r2663, 4;
	add.s64 	%rd673, %rd1, %rd672;
	ld.local.u32 	%r1755, [%rd673];
	and.b32  	%r1756, %r1755, 1077952576;
	shr.u32 	%r1757, %r1756, 1;
	and.b32  	%r1758, %r1755, -2139062144;
	shr.u32 	%r1759, %r1758, 2;
	xor.b32  	%r1760, %r1759, 1061109567;
	and.b32  	%r1761, %r1755, 522133279;
	add.s32 	%r1762, %r1761, 522133279;
	mov.u32 	%r1763, 989526778;
	sub.s32 	%r1764, %r1763, %r1761;
	and.b32  	%r1765, %r1764, %r1757;
	and.b32  	%r1766, %r1765, %r1762;
	and.b32  	%r1767, %r1766, %r1760;
	not.b32 	%r1768, %r1767;
	and.b32  	%r1769, %r1755, %r1768;
	st.local.u32 	[%rd673], %r1769;
	ld.local.u32 	%r1770, [%rd673+4];
	and.b32  	%r1771, %r1770, 1077952576;
	shr.u32 	%r1772, %r1771, 1;
	and.b32  	%r1773, %r1770, -2139062144;
	shr.u32 	%r1774, %r1773, 2;
	xor.b32  	%r1775, %r1774, 1061109567;
	and.b32  	%r1776, %r1770, 522133279;
	add.s32 	%r1777, %r1776, 522133279;
	sub.s32 	%r1778, %r1763, %r1776;
	and.b32  	%r1779, %r1778, %r1772;
	and.b32  	%r1780, %r1779, %r1777;
	and.b32  	%r1781, %r1780, %r1775;
	not.b32 	%r1782, %r1781;
	and.b32  	%r1783, %r1770, %r1782;
	st.local.u32 	[%rd673+4], %r1783;
	ld.local.u32 	%r1784, [%rd673+8];
	and.b32  	%r1785, %r1784, 1077952576;
	shr.u32 	%r1786, %r1785, 1;
	and.b32  	%r1787, %r1784, -2139062144;
	shr.u32 	%r1788, %r1787, 2;
	xor.b32  	%r1789, %r1788, 1061109567;
	and.b32  	%r1790, %r1784, 522133279;
	add.s32 	%r1791, %r1790, 522133279;
	sub.s32 	%r1792, %r1763, %r1790;
	and.b32  	%r1793, %r1792, %r1786;
	and.b32  	%r1794, %r1793, %r1791;
	and.b32  	%r1795, %r1794, %r1789;
	not.b32 	%r1796, %r1795;
	and.b32  	%r1797, %r1784, %r1796;
	st.local.u32 	[%rd673+8], %r1797;
	ld.local.u32 	%r1798, [%rd673+12];
	and.b32  	%r1799, %r1798, 1077952576;
	shr.u32 	%r1800, %r1799, 1;
	and.b32  	%r1801, %r1798, -2139062144;
	shr.u32 	%r1802, %r1801, 2;
	xor.b32  	%r1803, %r1802, 1061109567;
	and.b32  	%r1804, %r1798, 522133279;
	add.s32 	%r1805, %r1804, 522133279;
	sub.s32 	%r1806, %r1763, %r1804;
	and.b32  	%r1807, %r1806, %r1800;
	and.b32  	%r1808, %r1807, %r1805;
	and.b32  	%r1809, %r1808, %r1803;
	not.b32 	%r1810, %r1809;
	and.b32  	%r1811, %r1798, %r1810;
	st.local.u32 	[%rd673+12], %r1811;
	add.s32 	%r2663, %r2663, 4;
	add.s32 	%r2662, %r2662, -4;
	setp.ne.s32 	%p459, %r2662, 0;
	@%p459 bra 	$L__BB0_38;

$L__BB0_39:
	setp.eq.s32 	%p460, %r326, 0;
	@%p460 bra 	$L__BB0_43;

	mul.wide.s32 	%rd674, %r2663, 4;
	add.s64 	%rd58, %rd1, %rd674;
	ld.local.u32 	%r1812, [%rd58];
	and.b32  	%r1813, %r1812, 1077952576;
	shr.u32 	%r1814, %r1813, 1;
	and.b32  	%r1815, %r1812, -2139062144;
	shr.u32 	%r1816, %r1815, 2;
	xor.b32  	%r1817, %r1816, 1061109567;
	and.b32  	%r1818, %r1812, 522133279;
	add.s32 	%r1819, %r1818, 522133279;
	mov.u32 	%r1820, 989526778;
	sub.s32 	%r1821, %r1820, %r1818;
	and.b32  	%r1822, %r1821, %r1814;
	and.b32  	%r1823, %r1822, %r1819;
	and.b32  	%r1824, %r1823, %r1817;
	not.b32 	%r1825, %r1824;
	and.b32  	%r1826, %r1812, %r1825;
	st.local.u32 	[%rd58], %r1826;
	setp.eq.s32 	%p461, %r326, 1;
	@%p461 bra 	$L__BB0_43;

	ld.local.u32 	%r1827, [%rd58+4];
	and.b32  	%r1828, %r1827, 1077952576;
	shr.u32 	%r1829, %r1828, 1;
	and.b32  	%r1830, %r1827, -2139062144;
	shr.u32 	%r1831, %r1830, 2;
	xor.b32  	%r1832, %r1831, 1061109567;
	and.b32  	%r1833, %r1827, 522133279;
	add.s32 	%r1834, %r1833, 522133279;
	sub.s32 	%r1836, %r1820, %r1833;
	and.b32  	%r1837, %r1836, %r1829;
	and.b32  	%r1838, %r1837, %r1834;
	and.b32  	%r1839, %r1838, %r1832;
	not.b32 	%r1840, %r1839;
	and.b32  	%r1841, %r1827, %r1840;
	st.local.u32 	[%rd58+4], %r1841;
	setp.eq.s32 	%p462, %r326, 2;
	@%p462 bra 	$L__BB0_43;

	ld.local.u32 	%r1842, [%rd58+8];
	and.b32  	%r1843, %r1842, 1077952576;
	shr.u32 	%r1844, %r1843, 1;
	and.b32  	%r1845, %r1842, -2139062144;
	shr.u32 	%r1846, %r1845, 2;
	xor.b32  	%r1847, %r1846, 1061109567;
	and.b32  	%r1848, %r1842, 522133279;
	add.s32 	%r1849, %r1848, 522133279;
	mov.u32 	%r1850, 989526778;
	sub.s32 	%r1851, %r1850, %r1848;
	and.b32  	%r1852, %r1851, %r1844;
	and.b32  	%r1853, %r1852, %r1849;
	and.b32  	%r1854, %r1853, %r1847;
	not.b32 	%r1855, %r1854;
	and.b32  	%r1856, %r1842, %r1855;
	st.local.u32 	[%rd58+8], %r1856;

$L__BB0_43:
	ld.local.u32 	%r1857, [%rd1];
	and.b32  	%r1858, %r1857, 64;
	shr.u32 	%r1859, %r1858, 1;
	and.b32  	%r1860, %r1857, 128;
	shr.u32 	%r1861, %r1860, 2;
	xor.b32  	%r1862, %r1861, 32;
	and.b32  	%r1863, %r1857, 522133279;
	add.s32 	%r1864, %r1863, 31;
	mov.u32 	%r1865, 58;
	sub.s32 	%r1866, %r1865, %r1863;
	and.b32  	%r1867, %r1866, %r1859;
	and.b32  	%r1868, %r1867, %r1864;
	and.b32  	%r1869, %r1868, %r1862;
	or.b32  	%r1870, %r1869, %r1857;
	st.local.u32 	[%rd1], %r1870;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_118:
	setp.gt.s16 	%p26, %rs23, 106;
	@%p26 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_119;

$L__BB0_131:
	setp.eq.s16 	%p27, %rs23, 107;
	@%p27 bra 	$L__BB0_223;

	setp.eq.s16 	%p28, %rs23, 108;
	@%p28 bra 	$L__BB0_437;

	setp.eq.s16 	%p29, %rs23, 111;
	mov.u32 	%r2673, %r11;
	@%p29 bra 	$L__BB0_134;
	bra.uni 	$L__BB0_445;

$L__BB0_134:
	and.b32  	%r1108, %r12, 255;
	setp.ge.s32 	%p244, %r1108, %r11;
	mov.u32 	%r2673, %r11;
	@%p244 bra 	$L__BB0_445;

	st.local.u8 	[%rd17], %rs2;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_75:
	setp.gt.s16 	%p40, %rs23, 88;
	@%p40 bra 	$L__BB0_80;
	bra.uni 	$L__BB0_76;

$L__BB0_80:
	setp.eq.s16 	%p41, %rs23, 89;
	@%p41 bra 	$L__BB0_188;

	setp.eq.s16 	%p42, %rs23, 90;
	@%p42 bra 	$L__BB0_225;

	setp.eq.s16 	%p43, %rs23, 91;
	mov.u32 	%r2673, %r11;
	@%p43 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_445;

$L__BB0_83:
	setp.lt.s32 	%p296, %r11, 1;
	mov.u32 	%r2673, %r11;
	@%p296 bra 	$L__BB0_445;

	add.s32 	%r2673, %r11, -1;
	setp.eq.s32 	%p297, %r11, 1;
	@%p297 bra 	$L__BB0_92;

	add.s32 	%r1149, %r11, -2;
	and.b32  	%r206, %r2673, 3;
	setp.lt.u32 	%p298, %r1149, 3;
	mov.u32 	%r2620, 0;
	@%p298 bra 	$L__BB0_88;

	sub.s32 	%r2619, %r2673, %r206;
	mov.u32 	%r2620, 0;

$L__BB0_87:
	cvt.s64.s32 	%rd523, %r2620;
	add.s64 	%rd524, %rd1, %rd523;
	add.s32 	%r2620, %r2620, 4;
	ld.local.u8 	%rs206, [%rd524+3];
	ld.local.u8 	%rs207, [%rd524+2];
	ld.local.u8 	%rs208, [%rd524+1];
	ld.local.u8 	%rs209, [%rd524+4];
	st.local.v4.u8 	[%rd524], {%rs208, %rs207, %rs206, %rs209};
	add.s32 	%r2619, %r2619, -4;
	setp.ne.s32 	%p299, %r2619, 0;
	@%p299 bra 	$L__BB0_87;

$L__BB0_88:
	setp.eq.s32 	%p300, %r206, 0;
	@%p300 bra 	$L__BB0_92;

	cvt.s64.s32 	%rd525, %r2620;
	add.s64 	%rd44, %rd1, %rd525;
	ld.local.u8 	%rs210, [%rd44+1];
	st.local.u8 	[%rd44], %rs210;
	setp.eq.s32 	%p301, %r206, 1;
	@%p301 bra 	$L__BB0_92;

	ld.local.u8 	%rs211, [%rd44+2];
	st.local.u8 	[%rd44+1], %rs211;
	setp.eq.s32 	%p302, %r206, 2;
	@%p302 bra 	$L__BB0_92;

	ld.local.u8 	%rs212, [%rd44+3];
	st.local.u8 	[%rd44+2], %rs212;

$L__BB0_92:
	mov.u16 	%rs213, 0;
	st.local.u8 	[%rd19+-1], %rs213;
	bra.uni 	$L__BB0_445;

$L__BB0_177:
	setp.eq.s16 	%p13, %rs23, 122;
	@%p13 bra 	$L__BB0_247;

	setp.eq.s16 	%p14, %rs23, 123;
	@%p14 bra 	$L__BB0_345;

	setp.eq.s16 	%p15, %rs23, 125;
	mov.u32 	%r2673, %r11;
	@%p15 bra 	$L__BB0_180;
	bra.uni 	$L__BB0_445;

$L__BB0_180:
	add.s32 	%r213, %r11, -1;
	setp.lt.s32 	%p303, %r11, 2;
	mov.u32 	%r2673, %r11;
	@%p303 bra 	$L__BB0_445;

	add.s32 	%r1152, %r11, -2;
	and.b32  	%r214, %r213, 3;
	setp.lt.u32 	%p304, %r1152, 3;
	mov.u32 	%r2623, 0;
	@%p304 bra 	$L__BB0_184;

	sub.s32 	%r2622, %r213, %r214;
	ld.local.u8 	%rs396, [%rd19+-1];
	mov.u32 	%r2623, 0;

$L__BB0_183:
	cvt.s64.s32 	%rd526, %r2623;
	add.s64 	%rd527, %rd1, %rd526;
	ld.local.u8 	%rs214, [%rd527];
	st.local.u8 	[%rd527], %rs396;
	st.local.u8 	[%rd19+-1], %rs214;
	ld.local.u8 	%rs215, [%rd527+1];
	st.local.u8 	[%rd527+1], %rs214;
	st.local.u8 	[%rd19+-1], %rs215;
	ld.local.u8 	%rs216, [%rd527+2];
	st.local.u8 	[%rd527+2], %rs215;
	st.local.u8 	[%rd19+-1], %rs216;
	ld.local.u8 	%rs396, [%rd527+3];
	st.local.u8 	[%rd527+3], %rs216;
	st.local.u8 	[%rd19+-1], %rs396;
	add.s32 	%r2623, %r2623, 4;
	add.s32 	%r2622, %r2622, -4;
	setp.ne.s32 	%p305, %r2622, 0;
	@%p305 bra 	$L__BB0_183;

$L__BB0_184:
	setp.eq.s32 	%p306, %r214, 0;
	mov.u32 	%r2673, %r11;
	@%p306 bra 	$L__BB0_445;

	cvt.s64.s32 	%rd528, %r2623;
	add.s64 	%rd45, %rd1, %rd528;
	ld.local.u8 	%rs16, [%rd45];
	ld.local.u8 	%rs217, [%rd19+-1];
	st.local.u8 	[%rd45], %rs217;
	st.local.u8 	[%rd19+-1], %rs16;
	setp.eq.s32 	%p307, %r214, 1;
	mov.u32 	%r2673, %r11;
	@%p307 bra 	$L__BB0_445;

	ld.local.u8 	%rs17, [%rd45+1];
	st.local.u8 	[%rd45+1], %rs16;
	st.local.u8 	[%rd19+-1], %rs17;
	setp.eq.s32 	%p308, %r214, 2;
	mov.u32 	%r2673, %r11;
	@%p308 bra 	$L__BB0_445;

	ld.local.u8 	%rs218, [%rd45+2];
	st.local.u8 	[%rd45+2], %rs17;
	st.local.u8 	[%rd19+-1], %rs218;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_13:
	setp.eq.s16 	%p63, %rs23, 36;
	@%p63 bra 	$L__BB0_352;

	setp.eq.s16 	%p64, %rs23, 39;
	mov.u32 	%r2673, %r11;
	@%p64 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_445;

$L__BB0_15:
	and.b32  	%r136, %r12, 255;
	setp.le.s32 	%p238, %r11, %r136;
	mov.u32 	%r2673, %r11;
	@%p238 bra 	$L__BB0_445;

	sub.s32 	%r1105, %r11, %r12;
	and.b32  	%r137, %r1105, 3;
	setp.eq.s32 	%p239, %r137, 0;
	mov.u32 	%r2601, %r136;
	@%p239 bra 	$L__BB0_20;

	mov.u16 	%rs157, 0;
	st.local.u8 	[%rd17], %rs157;
	add.s32 	%r2601, %r136, 1;
	setp.eq.s32 	%p240, %r137, 1;
	@%p240 bra 	$L__BB0_20;

	st.local.u8 	[%rd17+1], %rs157;
	add.s32 	%r2601, %r136, 2;
	setp.eq.s32 	%p241, %r137, 2;
	@%p241 bra 	$L__BB0_20;

	mov.u16 	%rs159, 0;
	st.local.u8 	[%rd17+2], %rs159;
	add.s32 	%r2601, %r136, 3;

$L__BB0_20:
	not.b32 	%r1106, %r136;
	add.s32 	%r1107, %r11, %r1106;
	setp.lt.u32 	%p242, %r1107, 3;
	mov.u32 	%r2673, %r136;
	@%p242 bra 	$L__BB0_445;

$L__BB0_21:
	cvt.s64.s32 	%rd485, %r2601;
	add.s64 	%rd486, %rd1, %rd485;
	mov.u16 	%rs160, 0;
	st.local.u8 	[%rd486], %rs160;
	st.local.u8 	[%rd486+1], %rs160;
	st.local.u8 	[%rd486+2], %rs160;
	st.local.u8 	[%rd486+3], %rs160;
	add.s32 	%r2601, %r2601, 4;
	setp.lt.s32 	%p243, %r2601, %r11;
	mov.u32 	%r2673, %r136;
	@%p243 bra 	$L__BB0_21;
	bra.uni 	$L__BB0_445;

$L__BB0_96:
	setp.eq.s16 	%p36, %rs23, 93;
	@%p36 bra 	$L__BB0_335;

	setp.eq.s16 	%p37, %rs23, 94;
	mov.u32 	%r2673, %r11;
	@%p37 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_445;

$L__BB0_98:
	add.s32 	%r229, %r11, 1;
	setp.gt.s32 	%p315, %r11, 254;
	mov.u32 	%r2673, %r11;
	@%p315 bra 	$L__BB0_445;

	setp.lt.s32 	%p316, %r11, 1;
	@%p316 bra 	$L__BB0_106;

	not.b32 	%r1159, %r11;
	max.s32 	%r230, %r1159, -2;
	add.s32 	%r1160, %r11, %r230;
	add.s32 	%r1161, %r1160, 2;
	and.b32  	%r231, %r1161, 3;
	setp.eq.s32 	%p317, %r231, 0;
	mov.u32 	%r2626, %r11;
	@%p317 bra 	$L__BB0_104;

	add.s32 	%r2626, %r11, -1;
	ld.local.u8 	%rs233, [%rd19+-1];
	st.local.u8 	[%rd19], %rs233;
	setp.eq.s32 	%p318, %r231, 1;
	@%p318 bra 	$L__BB0_104;

	add.s32 	%r2626, %r11, -2;
	ld.local.u8 	%rs234, [%rd19+-2];
	st.local.u8 	[%rd19+-1], %rs234;
	setp.eq.s32 	%p319, %r231, 2;
	@%p319 bra 	$L__BB0_104;

	add.s32 	%r2626, %r11, -3;
	ld.local.u8 	%rs235, [%rd19+-3];
	st.local.u8 	[%rd19+-2], %rs235;

$L__BB0_104:
	add.s32 	%r1162, %r229, %r230;
	setp.lt.u32 	%p320, %r1162, 3;
	@%p320 bra 	$L__BB0_106;

$L__BB0_105:
	cvt.s64.s32 	%rd531, %r2626;
	add.s64 	%rd532, %rd1, %rd531;
	ld.local.u8 	%rs236, [%rd532+-1];
	st.local.u8 	[%rd532], %rs236;
	ld.local.u8 	%rs237, [%rd532+-2];
	st.local.u8 	[%rd532+-1], %rs237;
	ld.local.u8 	%rs238, [%rd532+-3];
	st.local.u8 	[%rd532+-2], %rs238;
	add.s32 	%r237, %r2626, -4;
	ld.local.u8 	%rs239, [%rd532+-4];
	st.local.u8 	[%rd532+-3], %rs239;
	setp.gt.s32 	%p321, %r2626, 4;
	mov.u32 	%r2626, %r237;
	@%p321 bra 	$L__BB0_105;

$L__BB0_106:
	st.local.u8 	[%rd1], %rs1;
	mov.u32 	%r2673, %r229;
	bra.uni 	$L__BB0_445;

$L__BB0_46:
	setp.eq.s16 	%p50, %rs23, 68;
	@%p50 bra 	$L__BB0_326;

	setp.eq.s16 	%p51, %rs23, 69;
	mov.u32 	%r2673, %r11;
	@%p51 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_445;

$L__BB0_48:
	add.s32 	%r578, %r11, -1;
	setp.gt.u32 	%p65, %r578, 254;
	mov.u32 	%r2673, %r11;
	@%p65 bra 	$L__BB0_445;

	max.s32 	%r581, %r11, 4;
	add.s32 	%r582, %r581, -1;
	shr.u32 	%r583, %r582, 2;
	add.s32 	%r16, %r583, 1;
	and.b32  	%r17, %r16, 3;
	setp.lt.u32 	%p66, %r582, 12;
	mov.u32 	%r2563, 255;
	mov.u32 	%r2562, 0;
	@%p66 bra 	$L__BB0_52;

	sub.s32 	%r2561, %r16, %r17;
	mov.u32 	%r2563, 255;
	mov.u32 	%r2562, 0;

$L__BB0_51:
	mul.wide.s32 	%rd436, %r2562, 4;
	add.s64 	%rd437, %rd1, %rd436;
	ld.local.u32 	%r586, [%rd437];
	and.b32  	%r587, %r586, 1077952576;
	shr.u32 	%r588, %r587, 1;
	and.b32  	%r589, %r586, -2139062144;
	shr.u32 	%r590, %r589, 2;
	xor.b32  	%r591, %r590, 1061109567;
	and.b32  	%r592, %r586, 522133279;
	add.s32 	%r593, %r592, 522133279;
	mov.u32 	%r594, 989526778;
	sub.s32 	%r595, %r594, %r592;
	and.b32  	%r596, %r595, %r588;
	and.b32  	%r597, %r596, %r593;
	and.b32  	%r598, %r597, %r591;
	or.b32  	%r599, %r598, %r586;
	cvt.u16.u32 	%rs25, %r586;
	and.b16  	%rs26, %rs25, 255;
	setp.eq.s16 	%p67, %rs26, 32;
	or.b32  	%r600, %r2563, 65280;
	selp.b32 	%r601, %r600, %r2563, %p67;
	and.b32  	%r602, %r586, 65280;
	setp.eq.s32 	%p68, %r602, 8192;
	or.b32  	%r603, %r601, 16711680;
	selp.b32 	%r604, %r603, %r601, %p68;
	and.b32  	%r605, %r586, 16711680;
	setp.eq.s32 	%p69, %r605, 2097152;
	or.b32  	%r606, %r604, -16777216;
	selp.b32 	%r607, %r606, %r604, %p69;
	and.b32  	%r608, %r586, -16777216;
	setp.eq.s32 	%p70, %r608, 536870912;
	selp.b32 	%r609, 255, 0, %p70;
	and.b32  	%r610, %r599, 522133279;
	add.s32 	%r611, %r610, 522133279;
	sub.s32 	%r612, %r594, %r610;
	and.b32  	%r613, %r612, %r588;
	and.b32  	%r614, %r613, %r611;
	and.b32  	%r615, %r614, %r591;
	and.b32  	%r616, %r615, %r607;
	not.b32 	%r617, %r616;
	and.b32  	%r618, %r599, %r617;
	st.local.u32 	[%rd437], %r618;
	ld.local.u32 	%r619, [%rd437+4];
	and.b32  	%r620, %r619, 1077952576;
	shr.u32 	%r621, %r620, 1;
	and.b32  	%r622, %r619, -2139062144;
	shr.u32 	%r623, %r622, 2;
	xor.b32  	%r624, %r623, 1061109567;
	and.b32  	%r625, %r619, 522133279;
	add.s32 	%r626, %r625, 522133279;
	sub.s32 	%r627, %r594, %r625;
	and.b32  	%r628, %r627, %r621;
	and.b32  	%r629, %r628, %r626;
	and.b32  	%r630, %r629, %r624;
	or.b32  	%r631, %r630, %r619;
	cvt.u16.u32 	%rs27, %r619;
	and.b16  	%rs28, %rs27, 255;
	setp.eq.s16 	%p71, %rs28, 32;
	or.b32  	%r632, %r609, 65280;
	selp.b32 	%r633, %r632, %r609, %p71;
	and.b32  	%r634, %r619, 65280;
	setp.eq.s32 	%p72, %r634, 8192;
	or.b32  	%r635, %r633, 16711680;
	selp.b32 	%r636, %r635, %r633, %p72;
	and.b32  	%r637, %r619, 16711680;
	setp.eq.s32 	%p73, %r637, 2097152;
	or.b32  	%r638, %r636, -16777216;
	selp.b32 	%r639, %r638, %r636, %p73;
	and.b32  	%r640, %r619, -16777216;
	setp.eq.s32 	%p74, %r640, 536870912;
	selp.b32 	%r641, 255, 0, %p74;
	and.b32  	%r642, %r631, 522133279;
	add.s32 	%r643, %r642, 522133279;
	sub.s32 	%r644, %r594, %r642;
	and.b32  	%r645, %r644, %r621;
	and.b32  	%r646, %r645, %r643;
	and.b32  	%r647, %r646, %r624;
	and.b32  	%r648, %r647, %r639;
	not.b32 	%r649, %r648;
	and.b32  	%r650, %r631, %r649;
	st.local.u32 	[%rd437+4], %r650;
	ld.local.u32 	%r651, [%rd437+8];
	and.b32  	%r652, %r651, 1077952576;
	shr.u32 	%r653, %r652, 1;
	and.b32  	%r654, %r651, -2139062144;
	shr.u32 	%r655, %r654, 2;
	xor.b32  	%r656, %r655, 1061109567;
	and.b32  	%r657, %r651, 522133279;
	add.s32 	%r658, %r657, 522133279;
	sub.s32 	%r659, %r594, %r657;
	and.b32  	%r660, %r659, %r653;
	and.b32  	%r661, %r660, %r658;
	and.b32  	%r662, %r661, %r656;
	or.b32  	%r663, %r662, %r651;
	cvt.u16.u32 	%rs29, %r651;
	and.b16  	%rs30, %rs29, 255;
	setp.eq.s16 	%p75, %rs30, 32;
	or.b32  	%r664, %r641, 65280;
	selp.b32 	%r665, %r664, %r641, %p75;
	and.b32  	%r666, %r651, 65280;
	setp.eq.s32 	%p76, %r666, 8192;
	or.b32  	%r667, %r665, 16711680;
	selp.b32 	%r668, %r667, %r665, %p76;
	and.b32  	%r669, %r651, 16711680;
	setp.eq.s32 	%p77, %r669, 2097152;
	or.b32  	%r670, %r668, -16777216;
	selp.b32 	%r671, %r670, %r668, %p77;
	and.b32  	%r672, %r651, -16777216;
	setp.eq.s32 	%p78, %r672, 536870912;
	selp.b32 	%r673, 255, 0, %p78;
	and.b32  	%r674, %r663, 522133279;
	add.s32 	%r675, %r674, 522133279;
	sub.s32 	%r676, %r594, %r674;
	and.b32  	%r677, %r676, %r653;
	and.b32  	%r678, %r677, %r675;
	and.b32  	%r679, %r678, %r656;
	and.b32  	%r680, %r679, %r671;
	not.b32 	%r681, %r680;
	and.b32  	%r682, %r663, %r681;
	st.local.u32 	[%rd437+8], %r682;
	ld.local.u32 	%r683, [%rd437+12];
	and.b32  	%r684, %r683, 1077952576;
	shr.u32 	%r685, %r684, 1;
	and.b32  	%r686, %r683, -2139062144;
	shr.u32 	%r687, %r686, 2;
	xor.b32  	%r688, %r687, 1061109567;
	and.b32  	%r689, %r683, 522133279;
	add.s32 	%r690, %r689, 522133279;
	sub.s32 	%r691, %r594, %r689;
	and.b32  	%r692, %r691, %r685;
	and.b32  	%r693, %r692, %r690;
	and.b32  	%r694, %r693, %r688;
	or.b32  	%r695, %r694, %r683;
	cvt.u16.u32 	%rs31, %r683;
	and.b16  	%rs32, %rs31, 255;
	setp.eq.s16 	%p79, %rs32, 32;
	or.b32  	%r696, %r673, 65280;
	selp.b32 	%r697, %r696, %r673, %p79;
	and.b32  	%r698, %r683, 65280;
	setp.eq.s32 	%p80, %r698, 8192;
	or.b32  	%r699, %r697, 16711680;
	selp.b32 	%r700, %r699, %r697, %p80;
	and.b32  	%r701, %r683, 16711680;
	setp.eq.s32 	%p81, %r701, 2097152;
	or.b32  	%r702, %r700, -16777216;
	selp.b32 	%r703, %r702, %r700, %p81;
	and.b32  	%r704, %r683, -16777216;
	setp.eq.s32 	%p82, %r704, 536870912;
	selp.b32 	%r2563, 255, 0, %p82;
	and.b32  	%r705, %r695, 522133279;
	add.s32 	%r706, %r705, 522133279;
	sub.s32 	%r707, %r594, %r705;
	and.b32  	%r708, %r707, %r685;
	and.b32  	%r709, %r708, %r706;
	and.b32  	%r710, %r709, %r688;
	and.b32  	%r711, %r710, %r703;
	not.b32 	%r712, %r711;
	and.b32  	%r713, %r695, %r712;
	st.local.u32 	[%rd437+12], %r713;
	add.s32 	%r2562, %r2562, 4;
	add.s32 	%r2561, %r2561, -4;
	setp.ne.s32 	%p83, %r2561, 0;
	@%p83 bra 	$L__BB0_51;

$L__BB0_52:
	setp.eq.s32 	%p84, %r17, 0;
	mov.u32 	%r2673, %r11;
	@%p84 bra 	$L__BB0_445;

	mul.wide.s32 	%rd438, %r2562, 4;
	add.s64 	%rd20, %rd1, %rd438;
	ld.local.u32 	%r27, [%rd20];
	and.b32  	%r714, %r27, 1077952576;
	shr.u32 	%r715, %r714, 1;
	and.b32  	%r716, %r27, -2139062144;
	shr.u32 	%r717, %r716, 2;
	xor.b32  	%r718, %r717, 1061109567;
	and.b32  	%r719, %r27, 522133279;
	add.s32 	%r720, %r719, 522133279;
	mov.u32 	%r721, 989526778;
	sub.s32 	%r722, %r721, %r719;
	and.b32  	%r723, %r722, %r715;
	and.b32  	%r724, %r723, %r720;
	and.b32  	%r725, %r724, %r718;
	or.b32  	%r726, %r725, %r27;
	cvt.u16.u32 	%rs33, %r27;
	and.b16  	%rs34, %rs33, 255;
	setp.eq.s16 	%p85, %rs34, 32;
	or.b32  	%r727, %r2563, 65280;
	selp.b32 	%r728, %r727, %r2563, %p85;
	and.b32  	%r729, %r27, 65280;
	setp.eq.s32 	%p86, %r729, 8192;
	or.b32  	%r730, %r728, 16711680;
	selp.b32 	%r731, %r730, %r728, %p86;
	and.b32  	%r732, %r27, 16711680;
	setp.eq.s32 	%p87, %r732, 2097152;
	or.b32  	%r733, %r731, -16777216;
	selp.b32 	%r734, %r733, %r731, %p87;
	and.b32  	%r735, %r726, 522133279;
	add.s32 	%r736, %r735, 522133279;
	sub.s32 	%r737, %r721, %r735;
	and.b32  	%r738, %r737, %r715;
	and.b32  	%r739, %r738, %r736;
	and.b32  	%r740, %r739, %r718;
	and.b32  	%r741, %r740, %r734;
	not.b32 	%r742, %r741;
	and.b32  	%r743, %r726, %r742;
	st.local.u32 	[%rd20], %r743;
	setp.eq.s32 	%p88, %r17, 1;
	mov.u32 	%r2673, %r11;
	@%p88 bra 	$L__BB0_445;

	and.b32  	%r744, %r27, -16777216;
	setp.eq.s32 	%p89, %r744, 536870912;
	selp.b32 	%r745, 255, 0, %p89;
	ld.local.u32 	%r28, [%rd20+4];
	and.b32  	%r746, %r28, 1077952576;
	shr.u32 	%r747, %r746, 1;
	and.b32  	%r748, %r28, -2139062144;
	shr.u32 	%r749, %r748, 2;
	xor.b32  	%r750, %r749, 1061109567;
	and.b32  	%r751, %r28, 522133279;
	add.s32 	%r752, %r751, 522133279;
	sub.s32 	%r754, %r721, %r751;
	and.b32  	%r755, %r754, %r747;
	and.b32  	%r756, %r755, %r752;
	and.b32  	%r757, %r756, %r750;
	or.b32  	%r758, %r757, %r28;
	cvt.u16.u32 	%rs35, %r28;
	and.b16  	%rs36, %rs35, 255;
	setp.eq.s16 	%p90, %rs36, 32;
	or.b32  	%r759, %r745, 65280;
	selp.b32 	%r760, %r759, %r745, %p90;
	and.b32  	%r761, %r28, 65280;
	setp.eq.s32 	%p91, %r761, 8192;
	or.b32  	%r762, %r760, 16711680;
	selp.b32 	%r763, %r762, %r760, %p91;
	and.b32  	%r764, %r28, 16711680;
	setp.eq.s32 	%p92, %r764, 2097152;
	or.b32  	%r765, %r763, -16777216;
	selp.b32 	%r766, %r765, %r763, %p92;
	and.b32  	%r767, %r758, 522133279;
	add.s32 	%r768, %r767, 522133279;
	sub.s32 	%r769, %r721, %r767;
	and.b32  	%r770, %r769, %r747;
	and.b32  	%r771, %r770, %r768;
	and.b32  	%r772, %r771, %r750;
	and.b32  	%r773, %r772, %r766;
	not.b32 	%r774, %r773;
	and.b32  	%r775, %r758, %r774;
	st.local.u32 	[%rd20+4], %r775;
	setp.eq.s32 	%p93, %r17, 2;
	mov.u32 	%r2673, %r11;
	@%p93 bra 	$L__BB0_445;

	and.b32  	%r776, %r28, -16777216;
	setp.eq.s32 	%p94, %r776, 536870912;
	selp.b32 	%r777, 255, 0, %p94;
	ld.local.u32 	%r778, [%rd20+8];
	and.b32  	%r779, %r778, 1077952576;
	shr.u32 	%r780, %r779, 1;
	and.b32  	%r781, %r778, -2139062144;
	shr.u32 	%r782, %r781, 2;
	xor.b32  	%r783, %r782, 1061109567;
	and.b32  	%r784, %r778, 522133279;
	add.s32 	%r785, %r784, 522133279;
	mov.u32 	%r786, 989526778;
	sub.s32 	%r787, %r786, %r784;
	and.b32  	%r788, %r787, %r780;
	and.b32  	%r789, %r788, %r785;
	and.b32  	%r790, %r789, %r783;
	or.b32  	%r791, %r790, %r778;
	cvt.u16.u32 	%rs37, %r778;
	and.b16  	%rs38, %rs37, 255;
	setp.eq.s16 	%p95, %rs38, 32;
	or.b32  	%r792, %r777, 65280;
	selp.b32 	%r793, %r792, %r777, %p95;
	and.b32  	%r794, %r778, 65280;
	setp.eq.s32 	%p96, %r794, 8192;
	or.b32  	%r795, %r793, 16711680;
	selp.b32 	%r796, %r795, %r793, %p96;
	and.b32  	%r797, %r778, 16711680;
	setp.eq.s32 	%p97, %r797, 2097152;
	or.b32  	%r798, %r796, -16777216;
	selp.b32 	%r799, %r798, %r796, %p97;
	and.b32  	%r800, %r791, 522133279;
	add.s32 	%r801, %r800, 522133279;
	sub.s32 	%r802, %r786, %r800;
	and.b32  	%r803, %r802, %r780;
	and.b32  	%r804, %r803, %r801;
	and.b32  	%r805, %r804, %r783;
	and.b32  	%r806, %r805, %r799;
	not.b32 	%r807, %r806;
	and.b32  	%r808, %r791, %r807;
	st.local.u32 	[%rd20+8], %r808;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_138:
	setp.eq.s16 	%p23, %rs23, 112;
	@%p23 bra 	$L__BB0_377;

	setp.eq.s16 	%p24, %rs23, 113;
	mov.u32 	%r2673, %r11;
	@%p24 bra 	$L__BB0_140;
	bra.uni 	$L__BB0_445;

$L__BB0_140:
	setp.gt.s32 	%p171, %r11, 127;
	mov.u32 	%r2673, %r11;
	@%p171 bra 	$L__BB0_445;

	shl.b32 	%r2673, %r11, 1;
	setp.lt.s32 	%p172, %r11, 1;
	@%p172 bra 	$L__BB0_445;

	not.b32 	%r1062, %r11;
	max.s32 	%r66, %r1062, -2;
	add.s32 	%r1063, %r11, %r66;
	add.s32 	%r1064, %r1063, 2;
	and.b32  	%r67, %r1064, 3;
	setp.eq.s32 	%p173, %r67, 0;
	mov.u32 	%r2575, %r11;
	@%p173 bra 	$L__BB0_146;

	add.s32 	%r2575, %r11, -1;
	shl.b32 	%r1065, %r2575, 1;
	ld.local.u8 	%rs111, [%rd19+-1];
	add.s64 	%rd453, %rd435, %rd435;
	add.s64 	%rd28, %rd1, %rd453;
	st.local.u8 	[%rd28+-2], %rs111;
	ld.local.u8 	%rs112, [%rd19+-1];
	or.b32  	%r1066, %r1065, 1;
	cvt.s64.s32 	%rd454, %r1066;
	add.s64 	%rd29, %rd1, %rd454;
	st.local.u8 	[%rd29], %rs112;
	setp.eq.s32 	%p174, %r67, 1;
	@%p174 bra 	$L__BB0_146;

	add.s32 	%r2575, %r11, -2;
	ld.local.u8 	%rs113, [%rd19+-2];
	st.local.u8 	[%rd28+-4], %rs113;
	ld.local.u8 	%rs114, [%rd19+-2];
	st.local.u8 	[%rd29+-2], %rs114;
	setp.eq.s32 	%p175, %r67, 2;
	@%p175 bra 	$L__BB0_146;

	add.s32 	%r2575, %r11, -3;
	ld.local.u8 	%rs115, [%rd19+-3];
	st.local.u8 	[%rd28+-6], %rs115;
	ld.local.u8 	%rs116, [%rd19+-3];
	st.local.u8 	[%rd29+-4], %rs116;

$L__BB0_146:
	add.s32 	%r1068, %r1063, 1;
	setp.lt.u32 	%p176, %r1068, 3;
	@%p176 bra 	$L__BB0_445;

$L__BB0_147:
	shl.b32 	%r1069, %r2575, 1;
	add.s32 	%r1070, %r1069, -2;
	cvt.s64.s32 	%rd455, %r2575;
	add.s64 	%rd456, %rd1, %rd455;
	ld.local.u8 	%rs117, [%rd456+-1];
	add.s64 	%rd457, %rd455, %rd455;
	add.s64 	%rd458, %rd1, %rd457;
	st.local.u8 	[%rd458+-2], %rs117;
	ld.local.u8 	%rs118, [%rd456+-1];
	or.b32  	%r1071, %r1070, 1;
	cvt.s64.s32 	%rd459, %r1071;
	add.s64 	%rd460, %rd1, %rd459;
	st.local.u8 	[%rd460], %rs118;
	ld.local.u8 	%rs119, [%rd456+-2];
	st.local.u8 	[%rd458+-4], %rs119;
	ld.local.u8 	%rs120, [%rd456+-2];
	st.local.u8 	[%rd460+-2], %rs120;
	ld.local.u8 	%rs121, [%rd456+-3];
	st.local.u8 	[%rd458+-6], %rs121;
	ld.local.u8 	%rs122, [%rd456+-3];
	st.local.u8 	[%rd460+-4], %rs122;
	add.s32 	%r73, %r2575, -4;
	ld.local.u8 	%rs123, [%rd456+-4];
	st.local.u8 	[%rd458+-8], %rs123;
	ld.local.u8 	%rs124, [%rd456+-4];
	st.local.u8 	[%rd460+-6], %rs124;
	setp.gt.s32 	%p177, %r2575, 4;
	mov.u32 	%r2575, %r73;
	@%p177 bra 	$L__BB0_147;
	bra.uni 	$L__BB0_445;

$L__BB0_28:
	setp.eq.s16 	%p57, %rs23, 45;
	@%p57 bra 	$L__BB0_211;

	setp.eq.s16 	%p58, %rs23, 46;
	mov.u32 	%r2673, %r11;
	@%p58 bra 	$L__BB0_30;
	bra.uni 	$L__BB0_445;

$L__BB0_30:
	and.b32  	%r1054, %r12, 255;
	add.s32 	%r1055, %r1054, 1;
	setp.ge.s32 	%p161, %r1055, %r11;
	mov.u32 	%r2673, %r11;
	@%p161 bra 	$L__BB0_445;

	ld.local.u8 	%rs94, [%rd17+1];
	st.local.u8 	[%rd17], %rs94;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_119:
	setp.eq.s16 	%p30, %rs23, 102;
	@%p30 bra 	$L__BB0_354;

	setp.eq.s16 	%p31, %rs23, 105;
	mov.u32 	%r2673, %r11;
	@%p31 bra 	$L__BB0_121;
	bra.uni 	$L__BB0_445;

$L__BB0_121:
	and.b32  	%r144, %r12, 255;
	setp.lt.s32 	%p245, %r11, %r144;
	mov.u32 	%r2673, %r11;
	@%p245 bra 	$L__BB0_445;

	setp.gt.s32 	%p246, %r11, 254;
	mov.u32 	%r2673, %r11;
	@%p246 bra 	$L__BB0_445;

	setp.le.s32 	%p247, %r11, %r144;
	@%p247 bra 	$L__BB0_130;

	sub.s32 	%r1109, %r11, %r12;
	and.b32  	%r145, %r1109, 3;
	setp.eq.s32 	%p248, %r145, 0;
	mov.u32 	%r2603, %r11;
	@%p248 bra 	$L__BB0_128;

	add.s32 	%r2603, %r11, -1;
	ld.local.u8 	%rs161, [%rd19+-1];
	st.local.u8 	[%rd19], %rs161;
	setp.eq.s32 	%p249, %r145, 1;
	@%p249 bra 	$L__BB0_128;

	add.s32 	%r2603, %r11, -2;
	ld.local.u8 	%rs162, [%rd19+-2];
	st.local.u8 	[%rd19+-1], %rs162;
	setp.eq.s32 	%p250, %r145, 2;
	@%p250 bra 	$L__BB0_128;

	add.s32 	%r2603, %r11, -3;
	ld.local.u8 	%rs163, [%rd19+-3];
	st.local.u8 	[%rd19+-2], %rs163;

$L__BB0_128:
	not.b32 	%r1110, %r144;
	add.s32 	%r1111, %r11, %r1110;
	setp.lt.u32 	%p251, %r1111, 3;
	@%p251 bra 	$L__BB0_130;

$L__BB0_129:
	cvt.s64.s32 	%rd487, %r2603;
	add.s64 	%rd488, %rd1, %rd487;
	ld.local.u8 	%rs164, [%rd488+-1];
	st.local.u8 	[%rd488], %rs164;
	ld.local.u8 	%rs165, [%rd488+-2];
	st.local.u8 	[%rd488+-1], %rs165;
	ld.local.u8 	%rs166, [%rd488+-3];
	st.local.u8 	[%rd488+-2], %rs166;
	ld.local.u8 	%rs167, [%rd488+-4];
	st.local.u8 	[%rd488+-3], %rs167;
	add.s32 	%r2603, %r2603, -4;
	setp.gt.s32 	%p252, %r2603, %r144;
	@%p252 bra 	$L__BB0_129;

$L__BB0_130:
	st.local.u8 	[%rd17], %rs2;
	add.s32 	%r2673, %r11, 1;
	bra.uni 	$L__BB0_445;

$L__BB0_76:
	setp.eq.s16 	%p44, %rs23, 82;
	@%p44 bra 	$L__BB0_215;

	setp.eq.s16 	%p45, %rs23, 84;
	mov.u32 	%r2673, %r11;
	@%p45 bra 	$L__BB0_78;
	bra.uni 	$L__BB0_445;

$L__BB0_78:
	and.b32  	%r1631, %r12, 255;
	setp.ge.s32 	%p450, %r1631, %r11;
	mov.u32 	%r2673, %r11;
	@%p450 bra 	$L__BB0_445;

	shl.b32 	%r1632, %r12, 3;
	and.b32  	%r1633, %r1632, 24;
	mov.u32 	%r1634, 32;
	shl.b32 	%r1635, %r1634, %r1633;
	cvt.u64.u32 	%rd666, %r12;
	and.b64  	%rd667, %rd666, 252;
	add.s64 	%rd668, %rd1, %rd667;
	ld.local.u32 	%r1637, [%rd668];
	and.b32  	%r1638, %r1637, 1077952576;
	shr.u32 	%r1639, %r1638, 1;
	and.b32  	%r1640, %r1637, -2139062144;
	shr.u32 	%r1641, %r1640, 2;
	xor.b32  	%r1642, %r1641, 1061109567;
	and.b32  	%r1643, %r1637, 522133279;
	add.s32 	%r1644, %r1643, 522133279;
	mov.u32 	%r1645, 989526778;
	sub.s32 	%r1646, %r1645, %r1643;
	and.b32  	%r1647, %r1639, %r1635;
	and.b32  	%r1648, %r1647, %r1646;
	and.b32  	%r1649, %r1648, %r1644;
	and.b32  	%r1650, %r1649, %r1642;
	xor.b32  	%r1651, %r1650, %r1637;
	st.local.u32 	[%rd668], %r1651;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_420:
	setp.lt.s32 	%p463, %r11, 1;
	mov.u32 	%r2673, %r11;
	@%p463 bra 	$L__BB0_445;

	add.s32 	%r1872, %r11, -1;
	shr.u32 	%r1873, %r1872, 2;
	add.s32 	%r333, %r1873, 1;
	and.b32  	%r334, %r333, 3;
	setp.lt.u32 	%p464, %r1872, 12;
	mov.u32 	%r2666, 0;
	@%p464 bra 	$L__BB0_424;

	sub.s32 	%r2665, %r333, %r334;
	mov.u32 	%r2666, 0;

$L__BB0_423:
	mul.wide.s32 	%rd675, %r2666, 4;
	add.s64 	%rd676, %rd1, %rd675;
	ld.local.u32 	%r1875, [%rd676];
	and.b32  	%r1876, %r1875, 1077952576;
	shr.u32 	%r1877, %r1876, 1;
	and.b32  	%r1878, %r1875, -2139062144;
	shr.u32 	%r1879, %r1878, 2;
	xor.b32  	%r1880, %r1879, 1061109567;
	and.b32  	%r1881, %r1875, 522133279;
	add.s32 	%r1882, %r1881, 522133279;
	mov.u32 	%r1883, 989526778;
	sub.s32 	%r1884, %r1883, %r1881;
	and.b32  	%r1885, %r1884, %r1877;
	and.b32  	%r1886, %r1885, %r1882;
	and.b32  	%r1887, %r1886, %r1880;
	not.b32 	%r1888, %r1887;
	and.b32  	%r1889, %r1875, %r1888;
	st.local.u32 	[%rd676], %r1889;
	ld.local.u32 	%r1890, [%rd676+4];
	and.b32  	%r1891, %r1890, 1077952576;
	shr.u32 	%r1892, %r1891, 1;
	and.b32  	%r1893, %r1890, -2139062144;
	shr.u32 	%r1894, %r1893, 2;
	xor.b32  	%r1895, %r1894, 1061109567;
	and.b32  	%r1896, %r1890, 522133279;
	add.s32 	%r1897, %r1896, 522133279;
	sub.s32 	%r1898, %r1883, %r1896;
	and.b32  	%r1899, %r1898, %r1892;
	and.b32  	%r1900, %r1899, %r1897;
	and.b32  	%r1901, %r1900, %r1895;
	not.b32 	%r1902, %r1901;
	and.b32  	%r1903, %r1890, %r1902;
	st.local.u32 	[%rd676+4], %r1903;
	ld.local.u32 	%r1904, [%rd676+8];
	and.b32  	%r1905, %r1904, 1077952576;
	shr.u32 	%r1906, %r1905, 1;
	and.b32  	%r1907, %r1904, -2139062144;
	shr.u32 	%r1908, %r1907, 2;
	xor.b32  	%r1909, %r1908, 1061109567;
	and.b32  	%r1910, %r1904, 522133279;
	add.s32 	%r1911, %r1910, 522133279;
	sub.s32 	%r1912, %r1883, %r1910;
	and.b32  	%r1913, %r1912, %r1906;
	and.b32  	%r1914, %r1913, %r1911;
	and.b32  	%r1915, %r1914, %r1909;
	not.b32 	%r1916, %r1915;
	and.b32  	%r1917, %r1904, %r1916;
	st.local.u32 	[%rd676+8], %r1917;
	ld.local.u32 	%r1918, [%rd676+12];
	and.b32  	%r1919, %r1918, 1077952576;
	shr.u32 	%r1920, %r1919, 1;
	and.b32  	%r1921, %r1918, -2139062144;
	shr.u32 	%r1922, %r1921, 2;
	xor.b32  	%r1923, %r1922, 1061109567;
	and.b32  	%r1924, %r1918, 522133279;
	add.s32 	%r1925, %r1924, 522133279;
	sub.s32 	%r1926, %r1883, %r1924;
	and.b32  	%r1927, %r1926, %r1920;
	and.b32  	%r1928, %r1927, %r1925;
	and.b32  	%r1929, %r1928, %r1923;
	not.b32 	%r1930, %r1929;
	and.b32  	%r1931, %r1918, %r1930;
	st.local.u32 	[%rd676+12], %r1931;
	add.s32 	%r2666, %r2666, 4;
	add.s32 	%r2665, %r2665, -4;
	setp.ne.s32 	%p465, %r2665, 0;
	@%p465 bra 	$L__BB0_423;

$L__BB0_424:
	setp.eq.s32 	%p466, %r334, 0;
	mov.u32 	%r2673, %r11;
	@%p466 bra 	$L__BB0_445;

	mul.wide.s32 	%rd677, %r2666, 4;
	add.s64 	%rd59, %rd1, %rd677;
	ld.local.u32 	%r1932, [%rd59];
	and.b32  	%r1933, %r1932, 1077952576;
	shr.u32 	%r1934, %r1933, 1;
	and.b32  	%r1935, %r1932, -2139062144;
	shr.u32 	%r1936, %r1935, 2;
	xor.b32  	%r1937, %r1936, 1061109567;
	and.b32  	%r1938, %r1932, 522133279;
	add.s32 	%r1939, %r1938, 522133279;
	mov.u32 	%r1940, 989526778;
	sub.s32 	%r1941, %r1940, %r1938;
	and.b32  	%r1942, %r1941, %r1934;
	and.b32  	%r1943, %r1942, %r1939;
	and.b32  	%r1944, %r1943, %r1937;
	not.b32 	%r1945, %r1944;
	and.b32  	%r1946, %r1932, %r1945;
	st.local.u32 	[%rd59], %r1946;
	setp.eq.s32 	%p467, %r334, 1;
	mov.u32 	%r2673, %r11;
	@%p467 bra 	$L__BB0_445;

	ld.local.u32 	%r1947, [%rd59+4];
	and.b32  	%r1948, %r1947, 1077952576;
	shr.u32 	%r1949, %r1948, 1;
	and.b32  	%r1950, %r1947, -2139062144;
	shr.u32 	%r1951, %r1950, 2;
	xor.b32  	%r1952, %r1951, 1061109567;
	and.b32  	%r1953, %r1947, 522133279;
	add.s32 	%r1954, %r1953, 522133279;
	sub.s32 	%r1956, %r1940, %r1953;
	and.b32  	%r1957, %r1956, %r1949;
	and.b32  	%r1958, %r1957, %r1954;
	and.b32  	%r1959, %r1958, %r1952;
	not.b32 	%r1960, %r1959;
	and.b32  	%r1961, %r1947, %r1960;
	st.local.u32 	[%rd59+4], %r1961;
	setp.eq.s32 	%p468, %r334, 2;
	mov.u32 	%r2673, %r11;
	@%p468 bra 	$L__BB0_445;

	ld.local.u32 	%r1962, [%rd59+8];
	and.b32  	%r1963, %r1962, 1077952576;
	shr.u32 	%r1964, %r1963, 1;
	and.b32  	%r1965, %r1962, -2139062144;
	shr.u32 	%r1966, %r1965, 2;
	xor.b32  	%r1967, %r1966, 1061109567;
	and.b32  	%r1968, %r1962, 522133279;
	add.s32 	%r1969, %r1968, 522133279;
	mov.u32 	%r1970, 989526778;
	sub.s32 	%r1971, %r1970, %r1968;
	and.b32  	%r1972, %r1971, %r1964;
	and.b32  	%r1973, %r1972, %r1969;
	and.b32  	%r1974, %r1973, %r1967;
	not.b32 	%r1975, %r1974;
	and.b32  	%r1976, %r1962, %r1975;
	st.local.u32 	[%rd59+8], %r1976;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_309:
	and.b32  	%r172, %r12, 255;
	setp.ge.s32 	%p267, %r172, %r11;
	mov.u32 	%r2673, %r11;
	@%p267 bra 	$L__BB0_445;

	add.s32 	%r1130, %r172, %r15;
	setp.gt.s32 	%p268, %r1130, %r11;
	mov.u32 	%r2673, %r11;
	@%p268 bra 	$L__BB0_445;

	setp.eq.s32 	%p269, %r15, 0;
	@%p269 bra 	$L__BB0_319;

	add.s32 	%r1132, %r15, -1;
	and.b32  	%r173, %r13, 3;
	setp.lt.u32 	%p270, %r1132, 3;
	mov.u32 	%r2611, 0;
	@%p270 bra 	$L__BB0_315;

	sub.s32 	%r2610, %r15, %r173;
	mov.u32 	%r2611, 0;

$L__BB0_314:
	add.s32 	%r1134, %r2611, %r172;
	cvt.s64.s32 	%rd510, %r1134;
	add.s64 	%rd511, %rd1, %rd510;
	ld.local.u8 	%rs179, [%rd511];
	cvt.s64.s32 	%rd512, %r2611;
	add.s64 	%rd513, %rd1, %rd512;
	st.local.u8 	[%rd513], %rs179;
	ld.local.u8 	%rs180, [%rd511+1];
	st.local.u8 	[%rd513+1], %rs180;
	ld.local.u8 	%rs181, [%rd511+2];
	st.local.u8 	[%rd513+2], %rs181;
	ld.local.u8 	%rs182, [%rd511+3];
	st.local.u8 	[%rd513+3], %rs182;
	add.s32 	%r2611, %r2611, 4;
	add.s32 	%r2610, %r2610, -4;
	setp.ne.s32 	%p271, %r2610, 0;
	@%p271 bra 	$L__BB0_314;

$L__BB0_315:
	setp.eq.s32 	%p272, %r173, 0;
	@%p272 bra 	$L__BB0_319;

	add.s32 	%r1135, %r2611, %r172;
	cvt.s64.s32 	%rd514, %r1135;
	add.s64 	%rd41, %rd1, %rd514;
	ld.local.u8 	%rs183, [%rd41];
	cvt.s64.s32 	%rd515, %r2611;
	add.s64 	%rd42, %rd1, %rd515;
	st.local.u8 	[%rd42], %rs183;
	setp.eq.s32 	%p273, %r173, 1;
	@%p273 bra 	$L__BB0_319;

	ld.local.u8 	%rs184, [%rd41+1];
	st.local.u8 	[%rd42+1], %rs184;
	setp.eq.s32 	%p274, %r173, 2;
	@%p274 bra 	$L__BB0_319;

	ld.local.u8 	%rs185, [%rd41+2];
	st.local.u8 	[%rd42+2], %rs185;

$L__BB0_319:
	setp.le.s32 	%p275, %r11, %r15;
	mov.u32 	%r2673, %r15;
	@%p275 bra 	$L__BB0_445;

	sub.s32 	%r1136, %r11, %r13;
	and.b32  	%r180, %r1136, 3;
	setp.eq.s32 	%p276, %r180, 0;
	mov.u32 	%r2612, %r15;
	@%p276 bra 	$L__BB0_324;

	mov.u16 	%rs186, 0;
	st.local.u8 	[%rd18], %rs186;
	add.s32 	%r2612, %r15, 1;
	setp.eq.s32 	%p277, %r180, 1;
	@%p277 bra 	$L__BB0_324;

	st.local.u8 	[%rd18+1], %rs186;
	add.s32 	%r2612, %r15, 2;
	setp.eq.s32 	%p278, %r180, 2;
	@%p278 bra 	$L__BB0_324;

	mov.u16 	%rs188, 0;
	st.local.u8 	[%rd18+2], %rs188;
	add.s32 	%r2612, %r15, 3;

$L__BB0_324:
	not.b32 	%r1137, %r15;
	add.s32 	%r1138, %r11, %r1137;
	setp.lt.u32 	%p279, %r1138, 3;
	mov.u32 	%r2673, %r15;
	@%p279 bra 	$L__BB0_445;

$L__BB0_325:
	cvt.s64.s32 	%rd516, %r2612;
	add.s64 	%rd517, %rd1, %rd516;
	mov.u16 	%rs189, 0;
	st.local.u8 	[%rd517], %rs189;
	st.local.u8 	[%rd517+1], %rs189;
	st.local.u8 	[%rd517+2], %rs189;
	st.local.u8 	[%rd517+3], %rs189;
	add.s32 	%r2612, %r2612, 4;
	setp.lt.s32 	%p280, %r2612, %r11;
	mov.u32 	%r2673, %r15;
	@%p280 bra 	$L__BB0_325;
	bra.uni 	$L__BB0_445;

$L__BB0_219:
	and.b32  	%r1060, %r12, 255;
	setp.ge.s32 	%p166, %r1060, %r11;
	and.b32  	%r1061, %r13, 255;
	setp.ge.s32 	%p167, %r1061, %r11;
	or.pred  	%p168, %p166, %p167;
	mov.u32 	%r2673, %r11;
	@%p168 bra 	$L__BB0_445;

	ld.local.u8 	%rs103, [%rd17];
	ld.local.u8 	%rs104, [%rd18];
	st.local.u8 	[%rd17], %rs104;
	st.local.u8 	[%rd18], %rs103;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_213:
	and.b32  	%r1057, %r12, 255;
	setp.ge.s32 	%p163, %r1057, %r11;
	mov.u32 	%r2673, %r11;
	@%p163 bra 	$L__BB0_445;

	ld.local.u8 	%rs97, [%rd17];
	add.s16 	%rs98, %rs97, 1;
	st.local.u8 	[%rd17], %rs98;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_428:
	setp.lt.s32 	%p469, %r11, 1;
	@%p469 bra 	$L__BB0_436;

	add.s32 	%r1978, %r11, -1;
	shr.u32 	%r1979, %r1978, 2;
	add.s32 	%r341, %r1979, 1;
	and.b32  	%r342, %r341, 3;
	setp.lt.u32 	%p470, %r1978, 12;
	mov.u32 	%r2669, 0;
	@%p470 bra 	$L__BB0_432;

	sub.s32 	%r2668, %r341, %r342;
	mov.u32 	%r2669, 0;

$L__BB0_431:
	mul.wide.s32 	%rd678, %r2669, 4;
	add.s64 	%rd679, %rd1, %rd678;
	ld.local.u32 	%r1981, [%rd679];
	and.b32  	%r1982, %r1981, 1077952576;
	shr.u32 	%r1983, %r1982, 1;
	and.b32  	%r1984, %r1981, -2139062144;
	shr.u32 	%r1985, %r1984, 2;
	xor.b32  	%r1986, %r1985, 1061109567;
	and.b32  	%r1987, %r1981, 522133279;
	add.s32 	%r1988, %r1987, 522133279;
	mov.u32 	%r1989, 989526778;
	sub.s32 	%r1990, %r1989, %r1987;
	and.b32  	%r1991, %r1990, %r1983;
	and.b32  	%r1992, %r1991, %r1988;
	and.b32  	%r1993, %r1992, %r1986;
	or.b32  	%r1994, %r1993, %r1981;
	st.local.u32 	[%rd679], %r1994;
	ld.local.u32 	%r1995, [%rd679+4];
	and.b32  	%r1996, %r1995, 1077952576;
	shr.u32 	%r1997, %r1996, 1;
	and.b32  	%r1998, %r1995, -2139062144;
	shr.u32 	%r1999, %r1998, 2;
	xor.b32  	%r2000, %r1999, 1061109567;
	and.b32  	%r2001, %r1995, 522133279;
	add.s32 	%r2002, %r2001, 522133279;
	sub.s32 	%r2003, %r1989, %r2001;
	and.b32  	%r2004, %r2003, %r1997;
	and.b32  	%r2005, %r2004, %r2002;
	and.b32  	%r2006, %r2005, %r2000;
	or.b32  	%r2007, %r2006, %r1995;
	st.local.u32 	[%rd679+4], %r2007;
	ld.local.u32 	%r2008, [%rd679+8];
	and.b32  	%r2009, %r2008, 1077952576;
	shr.u32 	%r2010, %r2009, 1;
	and.b32  	%r2011, %r2008, -2139062144;
	shr.u32 	%r2012, %r2011, 2;
	xor.b32  	%r2013, %r2012, 1061109567;
	and.b32  	%r2014, %r2008, 522133279;
	add.s32 	%r2015, %r2014, 522133279;
	sub.s32 	%r2016, %r1989, %r2014;
	and.b32  	%r2017, %r2016, %r2010;
	and.b32  	%r2018, %r2017, %r2015;
	and.b32  	%r2019, %r2018, %r2013;
	or.b32  	%r2020, %r2019, %r2008;
	st.local.u32 	[%rd679+8], %r2020;
	ld.local.u32 	%r2021, [%rd679+12];
	and.b32  	%r2022, %r2021, 1077952576;
	shr.u32 	%r2023, %r2022, 1;
	and.b32  	%r2024, %r2021, -2139062144;
	shr.u32 	%r2025, %r2024, 2;
	xor.b32  	%r2026, %r2025, 1061109567;
	and.b32  	%r2027, %r2021, 522133279;
	add.s32 	%r2028, %r2027, 522133279;
	sub.s32 	%r2029, %r1989, %r2027;
	and.b32  	%r2030, %r2029, %r2023;
	and.b32  	%r2031, %r2030, %r2028;
	and.b32  	%r2032, %r2031, %r2026;
	or.b32  	%r2033, %r2032, %r2021;
	st.local.u32 	[%rd679+12], %r2033;
	add.s32 	%r2669, %r2669, 4;
	add.s32 	%r2668, %r2668, -4;
	setp.ne.s32 	%p471, %r2668, 0;
	@%p471 bra 	$L__BB0_431;

$L__BB0_432:
	setp.eq.s32 	%p472, %r342, 0;
	@%p472 bra 	$L__BB0_436;

	mul.wide.s32 	%rd680, %r2669, 4;
	add.s64 	%rd60, %rd1, %rd680;
	ld.local.u32 	%r2034, [%rd60];
	and.b32  	%r2035, %r2034, 1077952576;
	shr.u32 	%r2036, %r2035, 1;
	and.b32  	%r2037, %r2034, -2139062144;
	shr.u32 	%r2038, %r2037, 2;
	xor.b32  	%r2039, %r2038, 1061109567;
	and.b32  	%r2040, %r2034, 522133279;
	add.s32 	%r2041, %r2040, 522133279;
	mov.u32 	%r2042, 989526778;
	sub.s32 	%r2043, %r2042, %r2040;
	and.b32  	%r2044, %r2043, %r2036;
	and.b32  	%r2045, %r2044, %r2041;
	and.b32  	%r2046, %r2045, %r2039;
	or.b32  	%r2047, %r2046, %r2034;
	st.local.u32 	[%rd60], %r2047;
	setp.eq.s32 	%p473, %r342, 1;
	@%p473 bra 	$L__BB0_436;

	ld.local.u32 	%r2048, [%rd60+4];
	and.b32  	%r2049, %r2048, 1077952576;
	shr.u32 	%r2050, %r2049, 1;
	and.b32  	%r2051, %r2048, -2139062144;
	shr.u32 	%r2052, %r2051, 2;
	xor.b32  	%r2053, %r2052, 1061109567;
	and.b32  	%r2054, %r2048, 522133279;
	add.s32 	%r2055, %r2054, 522133279;
	sub.s32 	%r2057, %r2042, %r2054;
	and.b32  	%r2058, %r2057, %r2050;
	and.b32  	%r2059, %r2058, %r2055;
	and.b32  	%r2060, %r2059, %r2053;
	or.b32  	%r2061, %r2060, %r2048;
	st.local.u32 	[%rd60+4], %r2061;
	setp.eq.s32 	%p474, %r342, 2;
	@%p474 bra 	$L__BB0_436;

	ld.local.u32 	%r2062, [%rd60+8];
	and.b32  	%r2063, %r2062, 1077952576;
	shr.u32 	%r2064, %r2063, 1;
	and.b32  	%r2065, %r2062, -2139062144;
	shr.u32 	%r2066, %r2065, 2;
	xor.b32  	%r2067, %r2066, 1061109567;
	and.b32  	%r2068, %r2062, 522133279;
	add.s32 	%r2069, %r2068, 522133279;
	mov.u32 	%r2070, 989526778;
	sub.s32 	%r2071, %r2070, %r2068;
	and.b32  	%r2072, %r2071, %r2064;
	and.b32  	%r2073, %r2072, %r2069;
	and.b32  	%r2074, %r2073, %r2067;
	or.b32  	%r2075, %r2074, %r2062;
	st.local.u32 	[%rd60+8], %r2075;

$L__BB0_436:
	ld.local.u32 	%r2076, [%rd1];
	and.b32  	%r2077, %r2076, 64;
	shr.u32 	%r2078, %r2077, 1;
	and.b32  	%r2079, %r2076, 128;
	shr.u32 	%r2080, %r2079, 2;
	xor.b32  	%r2081, %r2080, 32;
	and.b32  	%r2082, %r2076, 522133279;
	add.s32 	%r2083, %r2082, 31;
	mov.u32 	%r2084, 58;
	sub.s32 	%r2085, %r2084, %r2082;
	and.b32  	%r2086, %r2085, %r2078;
	and.b32  	%r2087, %r2086, %r2083;
	and.b32  	%r2088, %r2087, %r2081;
	not.b32 	%r2089, %r2088;
	and.b32  	%r2090, %r2076, %r2089;
	st.local.u32 	[%rd1], %r2090;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_389:
	setp.gt.s32 	%p348, %r11, 127;
	mov.u32 	%r2673, %r11;
	@%p348 bra 	$L__BB0_445;

	setp.lt.s32 	%p349, %r11, 4;
	mov.u32 	%r2649, 0;
	@%p349 bra 	$L__BB0_398;

	add.s32 	%r1329, %r11, -4;
	shr.u32 	%r1330, %r1329, 2;
	add.s32 	%r282, %r1330, 1;
	and.b32  	%r283, %r282, 3;
	setp.lt.u32 	%p350, %r1329, 12;
	mov.u32 	%r2647, 0;
	@%p350 bra 	$L__BB0_394;

	sub.s32 	%r2646, %r282, %r283;
	shl.b32 	%r1332, %r11, 3;
	and.b32  	%r1333, %r1332, 24;
	cvt.u64.u32 	%rd52, %r1333;
	mov.u32 	%r2647, 0;

$L__BB0_393:
	add.s32 	%r1334, %r2647, %r11;
	shr.s32 	%r1335, %r1334, 31;
	shr.u32 	%r1336, %r1335, 30;
	add.s32 	%r1337, %r1334, %r1336;
	shr.s32 	%r1338, %r1337, 2;
	cvt.u64.u32 	%rd601, %r2647;
	add.s64 	%rd602, %rd1, %rd601;
	ld.local.u32 	%r1339, [%rd602+4];
	ld.local.u32 	%r1340, [%rd602];
	mov.b64 	%rd603, {%r1340, %r1339};
	and.b64  	%rd604, %rd603, 4294967295;
	cvt.u32.u64 	%r1341, %rd52;
	shl.b64 	%rd605, %rd604, %r1341;
	mov.b64 	{%r1342, %r1343}, %rd605;
	mul.wide.s32 	%rd606, %r1338, 4;
	add.s64 	%rd607, %rd1, %rd606;
	ld.local.u32 	%r1344, [%rd607];
	or.b32  	%r1345, %r1342, %r1344;
	st.local.u32 	[%rd607], %r1345;
	ld.local.u32 	%r1346, [%rd607+4];
	or.b32  	%r1347, %r1343, %r1346;
	st.local.u32 	[%rd607+4], %r1347;
	add.s32 	%r1348, %r1334, 4;
	shr.s32 	%r1349, %r1348, 31;
	shr.u32 	%r1350, %r1349, 30;
	add.s32 	%r1351, %r1348, %r1350;
	shr.s32 	%r1352, %r1351, 2;
	ld.local.u32 	%r1353, [%rd602+8];
	ld.local.u32 	%r1354, [%rd602+4];
	mov.b64 	%rd608, {%r1354, %r1353};
	and.b64  	%rd609, %rd608, 4294967295;
	shl.b64 	%rd610, %rd609, %r1341;
	mov.b64 	{%r1355, %r1356}, %rd610;
	mul.wide.s32 	%rd611, %r1352, 4;
	add.s64 	%rd612, %rd1, %rd611;
	ld.local.u32 	%r1357, [%rd612];
	or.b32  	%r1358, %r1355, %r1357;
	st.local.u32 	[%rd612], %r1358;
	ld.local.u32 	%r1359, [%rd612+4];
	or.b32  	%r1360, %r1356, %r1359;
	st.local.u32 	[%rd612+4], %r1360;
	add.s32 	%r1361, %r1334, 8;
	shr.s32 	%r1362, %r1361, 31;
	shr.u32 	%r1363, %r1362, 30;
	add.s32 	%r1364, %r1361, %r1363;
	shr.s32 	%r1365, %r1364, 2;
	ld.local.u32 	%r1366, [%rd602+12];
	ld.local.u32 	%r1367, [%rd602+8];
	mov.b64 	%rd613, {%r1367, %r1366};
	and.b64  	%rd614, %rd613, 4294967295;
	shl.b64 	%rd615, %rd614, %r1341;
	mov.b64 	{%r1368, %r1369}, %rd615;
	mul.wide.s32 	%rd616, %r1365, 4;
	add.s64 	%rd617, %rd1, %rd616;
	ld.local.u32 	%r1370, [%rd617];
	or.b32  	%r1371, %r1368, %r1370;
	st.local.u32 	[%rd617], %r1371;
	ld.local.u32 	%r1372, [%rd617+4];
	or.b32  	%r1373, %r1369, %r1372;
	st.local.u32 	[%rd617+4], %r1373;
	add.s32 	%r1374, %r1334, 12;
	shr.s32 	%r1375, %r1374, 31;
	shr.u32 	%r1376, %r1375, 30;
	add.s32 	%r1377, %r1374, %r1376;
	shr.s32 	%r1378, %r1377, 2;
	ld.local.u32 	%r1379, [%rd602+16];
	ld.local.u32 	%r1380, [%rd602+12];
	mov.b64 	%rd618, {%r1380, %r1379};
	and.b64  	%rd619, %rd618, 4294967295;
	shl.b64 	%rd620, %rd619, %r1341;
	mov.b64 	{%r1381, %r1382}, %rd620;
	mul.wide.s32 	%rd621, %r1378, 4;
	add.s64 	%rd622, %rd1, %rd621;
	ld.local.u32 	%r1383, [%rd622];
	or.b32  	%r1384, %r1381, %r1383;
	st.local.u32 	[%rd622], %r1384;
	ld.local.u32 	%r1385, [%rd622+4];
	or.b32  	%r1386, %r1382, %r1385;
	st.local.u32 	[%rd622+4], %r1386;
	add.s32 	%r2647, %r2647, 16;
	add.s32 	%r2646, %r2646, -4;
	setp.ne.s32 	%p351, %r2646, 0;
	@%p351 bra 	$L__BB0_393;

$L__BB0_394:
	setp.eq.s32 	%p352, %r283, 0;
	mov.u32 	%r2649, %r2647;
	@%p352 bra 	$L__BB0_398;

	add.s32 	%r1387, %r2647, %r11;
	shr.s32 	%r1388, %r1387, 31;
	shr.u32 	%r1389, %r1388, 30;
	add.s32 	%r1390, %r1387, %r1389;
	shr.s32 	%r1391, %r1390, 2;
	shl.b32 	%r1392, %r1387, 3;
	and.b32  	%r1393, %r1392, 24;
	cvt.u64.u32 	%rd623, %r2647;
	add.s64 	%rd624, %rd1, %rd623;
	ld.local.u32 	%r1394, [%rd624+4];
	ld.local.u32 	%r1395, [%rd624];
	mov.b64 	%rd625, {%r1395, %r1394};
	and.b64  	%rd626, %rd625, 4294967295;
	shl.b64 	%rd627, %rd626, %r1393;
	mov.b64 	{%r1396, %r1397}, %rd627;
	mul.wide.s32 	%rd628, %r1391, 4;
	add.s64 	%rd629, %rd1, %rd628;
	ld.local.u32 	%r1398, [%rd629];
	or.b32  	%r1399, %r1396, %r1398;
	st.local.u32 	[%rd629], %r1399;
	ld.local.u32 	%r1400, [%rd629+4];
	or.b32  	%r1401, %r1397, %r1400;
	st.local.u32 	[%rd629+4], %r1401;
	add.s32 	%r2649, %r2647, 4;
	setp.eq.s32 	%p353, %r283, 1;
	@%p353 bra 	$L__BB0_398;

	add.s32 	%r1402, %r2649, %r11;
	shr.s32 	%r1403, %r1402, 31;
	shr.u32 	%r1404, %r1403, 30;
	add.s32 	%r1405, %r1402, %r1404;
	shr.s32 	%r1406, %r1405, 2;
	shl.b32 	%r1407, %r1402, 3;
	and.b32  	%r1408, %r1407, 24;
	cvt.u64.u32 	%rd630, %r2649;
	add.s64 	%rd631, %rd1, %rd630;
	ld.local.u32 	%r1409, [%rd631+4];
	ld.local.u32 	%r1410, [%rd631];
	mov.b64 	%rd632, {%r1410, %r1409};
	and.b64  	%rd633, %rd632, 4294967295;
	shl.b64 	%rd634, %rd633, %r1408;
	mov.b64 	{%r1411, %r1412}, %rd634;
	mul.wide.s32 	%rd635, %r1406, 4;
	add.s64 	%rd636, %rd1, %rd635;
	ld.local.u32 	%r1413, [%rd636];
	or.b32  	%r1414, %r1411, %r1413;
	st.local.u32 	[%rd636], %r1414;
	ld.local.u32 	%r1415, [%rd636+4];
	or.b32  	%r1416, %r1412, %r1415;
	st.local.u32 	[%rd636+4], %r1416;
	add.s32 	%r2649, %r2647, 8;
	setp.eq.s32 	%p354, %r283, 2;
	@%p354 bra 	$L__BB0_398;

	add.s32 	%r1417, %r2649, %r11;
	shr.s32 	%r1418, %r1417, 31;
	shr.u32 	%r1419, %r1418, 30;
	add.s32 	%r1420, %r1417, %r1419;
	shr.s32 	%r1421, %r1420, 2;
	shl.b32 	%r1422, %r1417, 3;
	and.b32  	%r1423, %r1422, 24;
	cvt.u64.u32 	%rd637, %r2649;
	add.s64 	%rd638, %rd1, %rd637;
	ld.local.u32 	%r1424, [%rd638+4];
	ld.local.u32 	%r1425, [%rd638];
	mov.b64 	%rd639, {%r1425, %r1424};
	and.b64  	%rd640, %rd639, 4294967295;
	shl.b64 	%rd641, %rd640, %r1423;
	mov.b64 	{%r1426, %r1427}, %rd641;
	mul.wide.s32 	%rd642, %r1421, 4;
	add.s64 	%rd643, %rd1, %rd642;
	ld.local.u32 	%r1428, [%rd643];
	or.b32  	%r1429, %r1426, %r1428;
	st.local.u32 	[%rd643], %r1429;
	ld.local.u32 	%r1430, [%rd643+4];
	or.b32  	%r1431, %r1427, %r1430;
	st.local.u32 	[%rd643+4], %r1431;
	add.s32 	%r2649, %r2647, 12;

$L__BB0_398:
	shl.b32 	%r2673, %r11, 1;
	cvt.u64.u32 	%rd644, %r2649;
	add.s64 	%rd53, %rd1, %rd644;
	sub.s32 	%r1432, %r11, %r2649;
	setp.eq.s32 	%p355, %r1432, 3;
	@%p355 bra 	$L__BB0_403;

	setp.eq.s32 	%p356, %r1432, 2;
	@%p356 bra 	$L__BB0_402;

	setp.ne.s32 	%p357, %r1432, 1;
	@%p357 bra 	$L__BB0_445;

	add.s32 	%r1433, %r2649, %r11;
	shr.s32 	%r1434, %r1433, 31;
	shr.u32 	%r1435, %r1434, 30;
	add.s32 	%r1436, %r1433, %r1435;
	shr.s32 	%r1437, %r1436, 2;
	shl.b32 	%r1438, %r1433, 3;
	and.b32  	%r1439, %r1438, 24;
	ld.local.u8 	%r1440, [%rd53];
	shl.b32 	%r1441, %r1440, %r1439;
	mul.wide.s32 	%rd645, %r1437, 4;
	add.s64 	%rd646, %rd1, %rd645;
	ld.local.u32 	%r1442, [%rd646];
	or.b32  	%r1443, %r1441, %r1442;
	st.local.u32 	[%rd646], %r1443;
	bra.uni 	$L__BB0_445;

$L__BB0_221:
	setp.lt.s32 	%p169, %r11, 2;
	mov.u32 	%r2673, %r11;
	@%p169 bra 	$L__BB0_445;

	ld.local.u8 	%rs105, [%rd19+-2];
	ld.local.u8 	%rs106, [%rd19+-1];
	st.local.u8 	[%rd19+-2], %rs106;
	st.local.u8 	[%rd19+-1], %rs105;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_217:
	and.b32  	%r1059, %r12, 255;
	setp.ge.s32 	%p165, %r1059, %r11;
	mov.u32 	%r2673, %r11;
	@%p165 bra 	$L__BB0_445;

	ld.local.u8 	%rs101, [%rd17];
	shl.b16 	%rs102, %rs101, 1;
	st.local.u8 	[%rd17], %rs102;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_404:
	shr.u32 	%r1474, %r11, 31;
	add.s32 	%r1475, %r11, %r1474;
	shr.s32 	%r296, %r1475, 1;
	setp.lt.s32 	%p358, %r11, 2;
	mov.u32 	%r2673, %r11;
	@%p358 bra 	$L__BB0_445;

	add.s32 	%r1477, %r296, -1;
	and.b32  	%r297, %r296, 3;
	setp.lt.u32 	%p359, %r1477, 3;
	mov.u32 	%r2652, 0;
	@%p359 bra 	$L__BB0_408;

	sub.s32 	%r2651, %r296, %r297;
	mov.u32 	%r2652, 0;

$L__BB0_407:
	not.b32 	%r1479, %r2652;
	add.s32 	%r1480, %r11, %r1479;
	cvt.s64.s32 	%rd657, %r2652;
	add.s64 	%rd658, %rd1, %rd657;
	ld.local.u8 	%rs261, [%rd658];
	cvt.s64.s32 	%rd659, %r1480;
	add.s64 	%rd660, %rd1, %rd659;
	ld.local.u8 	%rs262, [%rd660];
	st.local.u8 	[%rd658], %rs262;
	st.local.u8 	[%rd660], %rs261;
	ld.local.u8 	%rs263, [%rd658+1];
	ld.local.u8 	%rs264, [%rd660+-1];
	st.local.u8 	[%rd658+1], %rs264;
	st.local.u8 	[%rd660+-1], %rs263;
	ld.local.u8 	%rs265, [%rd658+2];
	ld.local.u8 	%rs266, [%rd660+-2];
	st.local.u8 	[%rd658+2], %rs266;
	st.local.u8 	[%rd660+-2], %rs265;
	ld.local.u8 	%rs267, [%rd658+3];
	ld.local.u8 	%rs268, [%rd660+-3];
	st.local.u8 	[%rd658+3], %rs268;
	st.local.u8 	[%rd660+-3], %rs267;
	add.s32 	%r2652, %r2652, 4;
	add.s32 	%r2651, %r2651, -4;
	setp.ne.s32 	%p360, %r2651, 0;
	@%p360 bra 	$L__BB0_407;

$L__BB0_408:
	setp.eq.s32 	%p361, %r297, 0;
	mov.u32 	%r2673, %r11;
	@%p361 bra 	$L__BB0_445;

	not.b32 	%r1481, %r2652;
	add.s32 	%r1482, %r11, %r1481;
	cvt.s64.s32 	%rd661, %r2652;
	add.s64 	%rd54, %rd1, %rd661;
	ld.local.u8 	%rs269, [%rd54];
	cvt.s64.s32 	%rd662, %r1482;
	add.s64 	%rd55, %rd1, %rd662;
	ld.local.u8 	%rs270, [%rd55];
	st.local.u8 	[%rd54], %rs270;
	st.local.u8 	[%rd55], %rs269;
	setp.eq.s32 	%p362, %r297, 1;
	mov.u32 	%r2673, %r11;
	@%p362 bra 	$L__BB0_445;

	ld.local.u8 	%rs271, [%rd54+1];
	ld.local.u8 	%rs272, [%rd55+-1];
	st.local.u8 	[%rd54+1], %rs272;
	st.local.u8 	[%rd55+-1], %rs271;
	setp.eq.s32 	%p363, %r297, 2;
	mov.u32 	%r2673, %r11;
	@%p363 bra 	$L__BB0_445;

	ld.local.u8 	%rs273, [%rd54+2];
	ld.local.u8 	%rs274, [%rd55+-2];
	st.local.u8 	[%rd54+2], %rs274;
	st.local.u8 	[%rd55+-2], %rs273;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_288:
	setp.lt.s32 	%p225, %r11, 1;
	mov.u32 	%r2673, %r11;
	@%p225 bra 	$L__BB0_445;

	add.s32 	%r1103, %r11, -1;
	and.b32  	%r129, %r11, 3;
	setp.lt.u32 	%p226, %r1103, 3;
	mov.u32 	%r2600, 0;
	@%p226 bra 	$L__BB0_300;

	sub.s32 	%r2599, %r11, %r129;
	mov.u32 	%r2600, 0;
	mov.u64 	%rd4593, %rd1;

$L__BB0_291:
	ld.local.u8 	%rs143, [%rd4593];
	and.b16  	%rs144, %rs1, 255;
	setp.ne.s16 	%p227, %rs143, %rs144;
	@%p227 bra 	$L__BB0_293;

	st.local.u8 	[%rd4593], %rs2;

$L__BB0_293:
	ld.local.u8 	%rs145, [%rd4593+1];
	setp.ne.s16 	%p228, %rs145, %rs144;
	@%p228 bra 	$L__BB0_295;

	st.local.u8 	[%rd4593+1], %rs2;

$L__BB0_295:
	ld.local.u8 	%rs147, [%rd4593+2];
	setp.ne.s16 	%p229, %rs147, %rs144;
	@%p229 bra 	$L__BB0_297;

	st.local.u8 	[%rd4593+2], %rs2;

$L__BB0_297:
	ld.local.u8 	%rs149, [%rd4593+3];
	setp.ne.s16 	%p230, %rs149, %rs144;
	@%p230 bra 	$L__BB0_299;

	st.local.u8 	[%rd4593+3], %rs2;

$L__BB0_299:
	add.s64 	%rd4593, %rd4593, 4;
	add.s32 	%r2600, %r2600, 4;
	add.s32 	%r2599, %r2599, -4;
	setp.ne.s32 	%p231, %r2599, 0;
	@%p231 bra 	$L__BB0_291;

$L__BB0_300:
	setp.eq.s32 	%p232, %r129, 0;
	mov.u32 	%r2673, %r11;
	@%p232 bra 	$L__BB0_445;

	cvt.s64.s32 	%rd484, %r2600;
	add.s64 	%rd39, %rd1, %rd484;
	ld.local.u8 	%rs151, [%rd39];
	and.b16  	%rs152, %rs1, 255;
	setp.ne.s16 	%p233, %rs151, %rs152;
	@%p233 bra 	$L__BB0_303;

	st.local.u8 	[%rd39], %rs2;

$L__BB0_303:
	setp.eq.s32 	%p234, %r129, 1;
	mov.u32 	%r2673, %r11;
	@%p234 bra 	$L__BB0_445;

	ld.local.u8 	%rs153, [%rd39+1];
	setp.ne.s16 	%p235, %rs153, %rs152;
	@%p235 bra 	$L__BB0_306;

	st.local.u8 	[%rd39+1], %rs2;

$L__BB0_306:
	setp.eq.s32 	%p236, %r129, 2;
	mov.u32 	%r2673, %r11;
	@%p236 bra 	$L__BB0_445;

	ld.local.u8 	%rs155, [%rd39+2];
	setp.ne.s16 	%p237, %rs155, %rs152;
	mov.u32 	%r2673, %r11;
	@%p237 bra 	$L__BB0_445;

	st.local.u8 	[%rd39+2], %rs2;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_412:
	add.s32 	%r1483, %r11, -1;
	setp.gt.u32 	%p364, %r1483, 254;
	mov.u32 	%r2673, %r11;
	@%p364 bra 	$L__BB0_445;

	and.b32  	%r304, %r13, 255;
	max.s32 	%r1486, %r11, 4;
	add.s32 	%r1487, %r1486, -1;
	shr.u32 	%r1488, %r1487, 2;
	add.s32 	%r305, %r1488, 1;
	and.b32  	%r306, %r305, 3;
	setp.lt.u32 	%p365, %r1487, 12;
	mov.u16 	%rs398, 0;
	mov.u32 	%r2656, 0;
	mov.u32 	%r2657, %r2656;
	@%p365 bra 	$L__BB0_416;

	sub.s32 	%r2655, %r305, %r306;
	mov.u16 	%rs398, 0;
	mov.u32 	%r2656, 0;

$L__BB0_415:
	mul.wide.s32 	%rd663, %r2656, 4;
	add.s64 	%rd664, %rd1, %rd663;
	ld.local.u32 	%r1491, [%rd664];
	and.b32  	%r1492, %r1491, 1077952576;
	shr.u32 	%r1493, %r1492, 1;
	and.b32  	%r1494, %r1491, -2139062144;
	shr.u32 	%r1495, %r1494, 2;
	xor.b32  	%r1496, %r1495, 1061109567;
	and.b32  	%r1497, %r1491, 522133279;
	add.s32 	%r1498, %r1497, 522133279;
	mov.u32 	%r1499, 989526778;
	sub.s32 	%r1500, %r1499, %r1497;
	and.b32  	%r1501, %r1500, %r1493;
	and.b32  	%r1502, %r1501, %r1498;
	and.b32  	%r1503, %r1502, %r1496;
	cvt.u16.u32 	%rs277, %r1491;
	and.b16  	%rs278, %rs277, 255;
	and.b16  	%rs279, %rs2, 255;
	setp.eq.s16 	%p366, %rs278, %rs279;
	selp.u16 	%rs280, 1, 0, %p366;
	add.s16 	%rs281, %rs398, %rs280;
	and.b16  	%rs282, %rs281, 255;
	and.b16  	%rs283, %rs398, 255;
	and.b16  	%rs284, %rs1, 255;
	setp.eq.s16 	%p367, %rs283, %rs284;
	and.pred  	%p368, %p367, %p366;
	selp.b32 	%r1504, 8192, %r2657, %p368;
	shr.u16 	%rs285, %rs277, 8;
	setp.eq.s16 	%p369, %rs285, %rs279;
	setp.eq.s16 	%p370, %rs282, %rs284;
	selp.u16 	%rs286, 1, 0, %p369;
	add.s16 	%rs287, %rs281, %rs286;
	and.b16  	%rs288, %rs287, 255;
	and.pred  	%p371, %p369, %p370;
	selp.b32 	%r1505, 2097152, %r1504, %p371;
	shr.u32 	%r1506, %r1491, 16;
	cvt.u16.u32 	%rs289, %r1506;
	and.b16  	%rs290, %rs289, 255;
	setp.eq.s16 	%p372, %rs290, %rs279;
	setp.eq.s16 	%p373, %rs288, %rs284;
	selp.u16 	%rs291, 1, 0, %p372;
	add.s16 	%rs292, %rs287, %rs291;
	and.b16  	%rs293, %rs292, 255;
	and.pred  	%p374, %p372, %p373;
	selp.b32 	%r1507, 536870912, %r1505, %p374;
	shr.u32 	%r1508, %r1491, 24;
	setp.eq.s32 	%p375, %r1508, %r304;
	setp.eq.s16 	%p376, %rs293, %rs284;
	selp.u16 	%rs294, 1, 0, %p375;
	add.s16 	%rs295, %rs292, %rs294;
	and.b16  	%rs296, %rs295, 255;
	and.pred  	%p377, %p375, %p376;
	selp.b32 	%r1509, 32, 0, %p377;
	and.b32  	%r1510, %r1507, %r1503;
	xor.b32  	%r1511, %r1510, %r1491;
	st.local.u32 	[%rd664], %r1511;
	ld.local.u32 	%r1512, [%rd664+4];
	and.b32  	%r1513, %r1512, 1077952576;
	shr.u32 	%r1514, %r1513, 1;
	and.b32  	%r1515, %r1512, -2139062144;
	shr.u32 	%r1516, %r1515, 2;
	xor.b32  	%r1517, %r1516, 1061109567;
	and.b32  	%r1518, %r1512, 522133279;
	add.s32 	%r1519, %r1518, 522133279;
	sub.s32 	%r1520, %r1499, %r1518;
	and.b32  	%r1521, %r1520, %r1514;
	and.b32  	%r1522, %r1521, %r1519;
	and.b32  	%r1523, %r1522, %r1517;
	cvt.u16.u32 	%rs297, %r1512;
	and.b16  	%rs298, %rs297, 255;
	setp.eq.s16 	%p378, %rs298, %rs279;
	setp.eq.s16 	%p379, %rs296, %rs284;
	selp.u16 	%rs299, 1, 0, %p378;
	add.s16 	%rs300, %rs295, %rs299;
	and.b16  	%rs301, %rs300, 255;
	and.pred  	%p380, %p379, %p378;
	selp.b32 	%r1524, 8192, %r1509, %p380;
	shr.u16 	%rs302, %rs297, 8;
	setp.eq.s16 	%p381, %rs302, %rs279;
	setp.eq.s16 	%p382, %rs301, %rs284;
	selp.u16 	%rs303, 1, 0, %p381;
	add.s16 	%rs304, %rs300, %rs303;
	and.b16  	%rs305, %rs304, 255;
	and.pred  	%p383, %p381, %p382;
	selp.b32 	%r1525, 2097152, %r1524, %p383;
	shr.u32 	%r1526, %r1512, 16;
	cvt.u16.u32 	%rs306, %r1526;
	and.b16  	%rs307, %rs306, 255;
	setp.eq.s16 	%p384, %rs307, %rs279;
	setp.eq.s16 	%p385, %rs305, %rs284;
	selp.u16 	%rs308, 1, 0, %p384;
	add.s16 	%rs309, %rs304, %rs308;
	and.b16  	%rs310, %rs309, 255;
	and.pred  	%p386, %p384, %p385;
	selp.b32 	%r1527, 536870912, %r1525, %p386;
	shr.u32 	%r1528, %r1512, 24;
	setp.eq.s32 	%p387, %r1528, %r304;
	setp.eq.s16 	%p388, %rs310, %rs284;
	selp.u16 	%rs311, 1, 0, %p387;
	add.s16 	%rs312, %rs309, %rs311;
	and.b16  	%rs313, %rs312, 255;
	and.pred  	%p389, %p387, %p388;
	selp.b32 	%r1529, 32, 0, %p389;
	and.b32  	%r1530, %r1527, %r1523;
	xor.b32  	%r1531, %r1530, %r1512;
	st.local.u32 	[%rd664+4], %r1531;
	ld.local.u32 	%r1532, [%rd664+8];
	and.b32  	%r1533, %r1532, 1077952576;
	shr.u32 	%r1534, %r1533, 1;
	and.b32  	%r1535, %r1532, -2139062144;
	shr.u32 	%r1536, %r1535, 2;
	xor.b32  	%r1537, %r1536, 1061109567;
	and.b32  	%r1538, %r1532, 522133279;
	add.s32 	%r1539, %r1538, 522133279;
	sub.s32 	%r1540, %r1499, %r1538;
	and.b32  	%r1541, %r1540, %r1534;
	and.b32  	%r1542, %r1541, %r1539;
	and.b32  	%r1543, %r1542, %r1537;
	cvt.u16.u32 	%rs314, %r1532;
	and.b16  	%rs315, %rs314, 255;
	setp.eq.s16 	%p390, %rs315, %rs279;
	setp.eq.s16 	%p391, %rs313, %rs284;
	selp.u16 	%rs316, 1, 0, %p390;
	add.s16 	%rs317, %rs312, %rs316;
	and.b16  	%rs318, %rs317, 255;
	and.pred  	%p392, %p391, %p390;
	selp.b32 	%r1544, 8192, %r1529, %p392;
	shr.u16 	%rs319, %rs314, 8;
	setp.eq.s16 	%p393, %rs319, %rs279;
	setp.eq.s16 	%p394, %rs318, %rs284;
	selp.u16 	%rs320, 1, 0, %p393;
	add.s16 	%rs321, %rs317, %rs320;
	and.b16  	%rs322, %rs321, 255;
	and.pred  	%p395, %p393, %p394;
	selp.b32 	%r1545, 2097152, %r1544, %p395;
	shr.u32 	%r1546, %r1532, 16;
	cvt.u16.u32 	%rs323, %r1546;
	and.b16  	%rs324, %rs323, 255;
	setp.eq.s16 	%p396, %rs324, %rs279;
	setp.eq.s16 	%p397, %rs322, %rs284;
	selp.u16 	%rs325, 1, 0, %p396;
	add.s16 	%rs326, %rs321, %rs325;
	and.b16  	%rs327, %rs326, 255;
	and.pred  	%p398, %p396, %p397;
	selp.b32 	%r1547, 536870912, %r1545, %p398;
	shr.u32 	%r1548, %r1532, 24;
	setp.eq.s32 	%p399, %r1548, %r304;
	setp.eq.s16 	%p400, %rs327, %rs284;
	selp.u16 	%rs328, 1, 0, %p399;
	add.s16 	%rs329, %rs326, %rs328;
	and.b16  	%rs330, %rs329, 255;
	and.pred  	%p401, %p399, %p400;
	selp.b32 	%r1549, 32, 0, %p401;
	and.b32  	%r1550, %r1547, %r1543;
	xor.b32  	%r1551, %r1550, %r1532;
	st.local.u32 	[%rd664+8], %r1551;
	ld.local.u32 	%r1552, [%rd664+12];
	and.b32  	%r1553, %r1552, 1077952576;
	shr.u32 	%r1554, %r1553, 1;
	and.b32  	%r1555, %r1552, -2139062144;
	shr.u32 	%r1556, %r1555, 2;
	xor.b32  	%r1557, %r1556, 1061109567;
	and.b32  	%r1558, %r1552, 522133279;
	add.s32 	%r1559, %r1558, 522133279;
	sub.s32 	%r1560, %r1499, %r1558;
	and.b32  	%r1561, %r1560, %r1554;
	and.b32  	%r1562, %r1561, %r1559;
	and.b32  	%r1563, %r1562, %r1557;
	cvt.u16.u32 	%rs331, %r1552;
	and.b16  	%rs332, %rs331, 255;
	setp.eq.s16 	%p402, %rs332, %rs279;
	setp.eq.s16 	%p403, %rs330, %rs284;
	selp.u16 	%rs333, 1, 0, %p402;
	add.s16 	%rs334, %rs329, %rs333;
	and.b16  	%rs335, %rs334, 255;
	and.pred  	%p404, %p403, %p402;
	selp.b32 	%r1564, 8192, %r1549, %p404;
	shr.u16 	%rs336, %rs331, 8;
	setp.eq.s16 	%p405, %rs336, %rs279;
	setp.eq.s16 	%p406, %rs335, %rs284;
	selp.u16 	%rs337, 1, 0, %p405;
	add.s16 	%rs338, %rs334, %rs337;
	and.b16  	%rs339, %rs338, 255;
	and.pred  	%p407, %p405, %p406;
	selp.b32 	%r1565, 2097152, %r1564, %p407;
	shr.u32 	%r1566, %r1552, 16;
	cvt.u16.u32 	%rs340, %r1566;
	and.b16  	%rs341, %rs340, 255;
	setp.eq.s16 	%p408, %rs341, %rs279;
	setp.eq.s16 	%p409, %rs339, %rs284;
	selp.u16 	%rs342, 1, 0, %p408;
	add.s16 	%rs343, %rs338, %rs342;
	and.b16  	%rs344, %rs343, 255;
	and.pred  	%p410, %p408, %p409;
	selp.b32 	%r1567, 536870912, %r1565, %p410;
	shr.u32 	%r1568, %r1552, 24;
	setp.eq.s32 	%p411, %r1568, %r304;
	setp.eq.s16 	%p412, %rs344, %rs284;
	selp.u16 	%rs345, 1, 0, %p411;
	add.s16 	%rs398, %rs343, %rs345;
	and.pred  	%p413, %p411, %p412;
	selp.b32 	%r2657, 255, 0, %p413;
	and.b32  	%r1569, %r1567, %r1563;
	xor.b32  	%r1570, %r1569, %r1552;
	st.local.u32 	[%rd664+12], %r1570;
	add.s32 	%r2656, %r2656, 4;
	add.s32 	%r2655, %r2655, -4;
	setp.ne.s32 	%p414, %r2655, 0;
	@%p414 bra 	$L__BB0_415;

$L__BB0_416:
	setp.eq.s32 	%p415, %r306, 0;
	mov.u32 	%r2673, %r11;
	@%p415 bra 	$L__BB0_445;

	mul.wide.s32 	%rd665, %r2656, 4;
	add.s64 	%rd56, %rd1, %rd665;
	ld.local.u32 	%r316, [%rd56];
	and.b32  	%r1571, %r316, 1077952576;
	shr.u32 	%r1572, %r1571, 1;
	and.b32  	%r1573, %r316, -2139062144;
	shr.u32 	%r1574, %r1573, 2;
	xor.b32  	%r1575, %r1574, 1061109567;
	and.b32  	%r1576, %r316, 522133279;
	add.s32 	%r1577, %r1576, 522133279;
	mov.u32 	%r1578, 989526778;
	sub.s32 	%r1579, %r1578, %r1576;
	and.b32  	%r1580, %r1579, %r1572;
	and.b32  	%r1581, %r1580, %r1577;
	and.b32  	%r1582, %r1581, %r1575;
	cvt.u16.u32 	%rs346, %r316;
	and.b16  	%rs347, %rs346, 255;
	and.b16  	%rs348, %rs2, 255;
	setp.eq.s16 	%p416, %rs347, %rs348;
	selp.u16 	%rs349, 1, 0, %p416;
	add.s16 	%rs350, %rs398, %rs349;
	and.b16  	%rs351, %rs350, 255;
	and.b16  	%rs352, %rs398, 255;
	and.b16  	%rs353, %rs1, 255;
	setp.eq.s16 	%p417, %rs352, %rs353;
	and.pred  	%p418, %p417, %p416;
	selp.b32 	%r1583, 8192, %r2657, %p418;
	shr.u16 	%rs354, %rs346, 8;
	setp.eq.s16 	%p419, %rs354, %rs348;
	setp.eq.s16 	%p420, %rs351, %rs353;
	selp.u16 	%rs355, 1, 0, %p419;
	add.s16 	%rs356, %rs350, %rs355;
	and.b16  	%rs357, %rs356, 255;
	and.pred  	%p421, %p419, %p420;
	selp.b32 	%r1584, 2097152, %r1583, %p421;
	shr.u32 	%r1585, %r316, 16;
	cvt.u16.u32 	%rs358, %r1585;
	and.b16  	%rs359, %rs358, 255;
	setp.eq.s16 	%p422, %rs359, %rs348;
	setp.eq.s16 	%p423, %rs357, %rs353;
	selp.u16 	%rs360, 1, 0, %p422;
	add.s16 	%rs21, %rs356, %rs360;
	and.pred  	%p424, %p422, %p423;
	selp.b32 	%r1586, 536870912, %r1584, %p424;
	and.b32  	%r1587, %r1586, %r1582;
	xor.b32  	%r1588, %r1587, %r316;
	st.local.u32 	[%rd56], %r1588;
	setp.eq.s32 	%p425, %r306, 1;
	mov.u32 	%r2673, %r11;
	@%p425 bra 	$L__BB0_445;

	shr.u32 	%r1589, %r316, 24;
	setp.eq.s32 	%p426, %r1589, %r304;
	selp.u16 	%rs361, 1, 0, %p426;
	add.s16 	%rs362, %rs21, %rs361;
	and.b16  	%rs363, %rs362, 255;
	and.b16  	%rs364, %rs21, 255;
	setp.eq.s16 	%p427, %rs364, %rs353;
	and.pred  	%p428, %p426, %p427;
	selp.b32 	%r1590, 32, 0, %p428;
	ld.local.u32 	%r1591, [%rd56+4];
	and.b32  	%r1592, %r1591, 1077952576;
	shr.u32 	%r1593, %r1592, 1;
	and.b32  	%r1594, %r1591, -2139062144;
	shr.u32 	%r1595, %r1594, 2;
	xor.b32  	%r1596, %r1595, 1061109567;
	and.b32  	%r1597, %r1591, 522133279;
	add.s32 	%r1598, %r1597, 522133279;
	sub.s32 	%r1600, %r1578, %r1597;
	and.b32  	%r1601, %r1600, %r1593;
	and.b32  	%r1602, %r1601, %r1598;
	and.b32  	%r1603, %r1602, %r1596;
	cvt.u16.u32 	%rs366, %r1591;
	and.b16  	%rs367, %rs366, 255;
	setp.eq.s16 	%p429, %rs367, %rs348;
	selp.u16 	%rs369, 1, 0, %p429;
	add.s16 	%rs370, %rs362, %rs369;
	and.b16  	%rs371, %rs370, 255;
	setp.eq.s16 	%p430, %rs363, %rs353;
	and.pred  	%p431, %p430, %p429;
	selp.b32 	%r1604, 8192, %r1590, %p431;
	shr.u16 	%rs372, %rs366, 8;
	setp.eq.s16 	%p432, %rs372, %rs348;
	setp.eq.s16 	%p433, %rs371, %rs353;
	selp.u16 	%rs373, 1, 0, %p432;
	add.s16 	%rs374, %rs370, %rs373;
	and.b16  	%rs375, %rs374, 255;
	and.pred  	%p434, %p432, %p433;
	selp.b32 	%r1605, 2097152, %r1604, %p434;
	shr.u32 	%r1606, %r1591, 16;
	cvt.u16.u32 	%rs376, %r1606;
	and.b16  	%rs377, %rs376, 255;
	setp.eq.s16 	%p435, %rs377, %rs348;
	setp.eq.s16 	%p436, %rs375, %rs353;
	selp.u16 	%rs378, 1, 0, %p435;
	add.s16 	%rs22, %rs374, %rs378;
	and.pred  	%p437, %p435, %p436;
	selp.b32 	%r1607, 536870912, %r1605, %p437;
	shr.u32 	%r1608, %r1591, 24;
	setp.eq.s32 	%p2, %r1608, %r304;
	and.b32  	%r1609, %r1607, %r1603;
	xor.b32  	%r1610, %r1609, %r1591;
	st.local.u32 	[%rd56+4], %r1610;
	setp.eq.s32 	%p438, %r306, 2;
	mov.u32 	%r2673, %r11;
	@%p438 bra 	$L__BB0_445;

	selp.u16 	%rs379, 1, 0, %p2;
	add.s16 	%rs380, %rs22, %rs379;
	and.b16  	%rs381, %rs380, 255;
	and.b16  	%rs382, %rs22, 255;
	setp.eq.s16 	%p439, %rs382, %rs353;
	and.pred  	%p440, %p2, %p439;
	selp.b32 	%r1611, 32, 0, %p440;
	ld.local.u32 	%r1612, [%rd56+8];
	and.b32  	%r1613, %r1612, 1077952576;
	shr.u32 	%r1614, %r1613, 1;
	and.b32  	%r1615, %r1612, -2139062144;
	shr.u32 	%r1616, %r1615, 2;
	xor.b32  	%r1617, %r1616, 1061109567;
	and.b32  	%r1618, %r1612, 522133279;
	add.s32 	%r1619, %r1618, 522133279;
	mov.u32 	%r1620, 989526778;
	sub.s32 	%r1621, %r1620, %r1618;
	and.b32  	%r1622, %r1621, %r1614;
	and.b32  	%r1623, %r1622, %r1619;
	and.b32  	%r1624, %r1623, %r1617;
	cvt.u16.u32 	%rs384, %r1612;
	and.b16  	%rs385, %rs384, 255;
	setp.eq.s16 	%p441, %rs385, %rs348;
	selp.u16 	%rs387, 1, 0, %p441;
	add.s16 	%rs388, %rs380, %rs387;
	and.b16  	%rs389, %rs388, 255;
	setp.eq.s16 	%p442, %rs381, %rs353;
	and.pred  	%p443, %p442, %p441;
	selp.b32 	%r1625, 8192, %r1611, %p443;
	shr.u16 	%rs390, %rs384, 8;
	setp.eq.s16 	%p444, %rs390, %rs348;
	setp.eq.s16 	%p445, %rs389, %rs353;
	selp.u16 	%rs391, 1, 0, %p444;
	add.s16 	%rs392, %rs388, %rs391;
	and.b16  	%rs393, %rs392, 255;
	and.pred  	%p446, %p444, %p445;
	selp.b32 	%r1626, 2097152, %r1625, %p446;
	shr.u32 	%r1627, %r1612, 16;
	cvt.u16.u32 	%rs394, %r1627;
	and.b16  	%rs395, %rs394, 255;
	setp.eq.s16 	%p447, %rs395, %rs348;
	setp.eq.s16 	%p448, %rs393, %rs353;
	and.pred  	%p449, %p447, %p448;
	selp.b32 	%r1628, 536870912, %r1626, %p449;
	and.b32  	%r1629, %r1628, %r1624;
	xor.b32  	%r1630, %r1629, %r1612;
	st.local.u32 	[%rd56+8], %r1630;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_260:
	setp.lt.s32 	%p206, %r11, 1;
	mov.u32 	%r2673, 0;
	@%p206 bra 	$L__BB0_281;
	bra.uni 	$L__BB0_261;

$L__BB0_281:
	setp.le.s32 	%p219, %r11, %r2673;
	@%p219 bra 	$L__BB0_445;

	sub.s32 	%r1099, %r11, %r2673;
	and.b32  	%r122, %r1099, 3;
	setp.eq.s32 	%p220, %r122, 0;
	mov.u32 	%r2596, %r2673;
	@%p220 bra 	$L__BB0_286;

	cvt.s64.s32 	%rd481, %r2673;
	add.s64 	%rd36, %rd1, %rd481;
	mov.u16 	%rs139, 0;
	st.local.u8 	[%rd36], %rs139;
	add.s32 	%r2596, %r2673, 1;
	setp.eq.s32 	%p221, %r122, 1;
	@%p221 bra 	$L__BB0_286;

	st.local.u8 	[%rd36+1], %rs139;
	add.s32 	%r2596, %r2673, 2;
	setp.eq.s32 	%p222, %r122, 2;
	@%p222 bra 	$L__BB0_286;

	mov.u16 	%rs141, 0;
	st.local.u8 	[%rd36+2], %rs141;
	add.s32 	%r2596, %r2673, 3;

$L__BB0_286:
	not.b32 	%r1100, %r2673;
	add.s32 	%r1101, %r11, %r1100;
	setp.lt.u32 	%p223, %r1101, 3;
	@%p223 bra 	$L__BB0_445;

$L__BB0_287:
	cvt.s64.s32 	%rd482, %r2596;
	add.s64 	%rd483, %rd1, %rd482;
	mov.u16 	%rs142, 0;
	st.local.u8 	[%rd483], %rs142;
	st.local.u8 	[%rd483+1], %rs142;
	st.local.u8 	[%rd483+2], %rs142;
	st.local.u8 	[%rd483+3], %rs142;
	add.s32 	%r2596, %r2596, 4;
	setp.lt.s32 	%p224, %r2596, %r11;
	@%p224 bra 	$L__BB0_287;
	bra.uni 	$L__BB0_445;

$L__BB0_223:
	setp.lt.s32 	%p170, %r11, 2;
	mov.u32 	%r2673, %r11;
	@%p170 bra 	$L__BB0_445;

	ld.local.v2.u8 	{%rs107, %rs108}, [%rd1];
	st.local.v2.u8 	[%rd1], {%rs108, %rs107};
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_437:
	setp.lt.s32 	%p475, %r11, 1;
	mov.u32 	%r2673, %r11;
	@%p475 bra 	$L__BB0_445;

	add.s32 	%r2092, %r11, -1;
	shr.u32 	%r2093, %r2092, 2;
	add.s32 	%r349, %r2093, 1;
	and.b32  	%r350, %r349, 3;
	setp.lt.u32 	%p476, %r2092, 12;
	mov.u32 	%r2672, 0;
	@%p476 bra 	$L__BB0_441;

	sub.s32 	%r2671, %r349, %r350;
	mov.u32 	%r2672, 0;

$L__BB0_440:
	mul.wide.s32 	%rd681, %r2672, 4;
	add.s64 	%rd682, %rd1, %rd681;
	ld.local.u32 	%r2095, [%rd682];
	and.b32  	%r2096, %r2095, 1077952576;
	shr.u32 	%r2097, %r2096, 1;
	and.b32  	%r2098, %r2095, -2139062144;
	shr.u32 	%r2099, %r2098, 2;
	xor.b32  	%r2100, %r2099, 1061109567;
	and.b32  	%r2101, %r2095, 522133279;
	add.s32 	%r2102, %r2101, 522133279;
	mov.u32 	%r2103, 989526778;
	sub.s32 	%r2104, %r2103, %r2101;
	and.b32  	%r2105, %r2104, %r2097;
	and.b32  	%r2106, %r2105, %r2102;
	and.b32  	%r2107, %r2106, %r2100;
	or.b32  	%r2108, %r2107, %r2095;
	st.local.u32 	[%rd682], %r2108;
	ld.local.u32 	%r2109, [%rd682+4];
	and.b32  	%r2110, %r2109, 1077952576;
	shr.u32 	%r2111, %r2110, 1;
	and.b32  	%r2112, %r2109, -2139062144;
	shr.u32 	%r2113, %r2112, 2;
	xor.b32  	%r2114, %r2113, 1061109567;
	and.b32  	%r2115, %r2109, 522133279;
	add.s32 	%r2116, %r2115, 522133279;
	sub.s32 	%r2117, %r2103, %r2115;
	and.b32  	%r2118, %r2117, %r2111;
	and.b32  	%r2119, %r2118, %r2116;
	and.b32  	%r2120, %r2119, %r2114;
	or.b32  	%r2121, %r2120, %r2109;
	st.local.u32 	[%rd682+4], %r2121;
	ld.local.u32 	%r2122, [%rd682+8];
	and.b32  	%r2123, %r2122, 1077952576;
	shr.u32 	%r2124, %r2123, 1;
	and.b32  	%r2125, %r2122, -2139062144;
	shr.u32 	%r2126, %r2125, 2;
	xor.b32  	%r2127, %r2126, 1061109567;
	and.b32  	%r2128, %r2122, 522133279;
	add.s32 	%r2129, %r2128, 522133279;
	sub.s32 	%r2130, %r2103, %r2128;
	and.b32  	%r2131, %r2130, %r2124;
	and.b32  	%r2132, %r2131, %r2129;
	and.b32  	%r2133, %r2132, %r2127;
	or.b32  	%r2134, %r2133, %r2122;
	st.local.u32 	[%rd682+8], %r2134;
	ld.local.u32 	%r2135, [%rd682+12];
	and.b32  	%r2136, %r2135, 1077952576;
	shr.u32 	%r2137, %r2136, 1;
	and.b32  	%r2138, %r2135, -2139062144;
	shr.u32 	%r2139, %r2138, 2;
	xor.b32  	%r2140, %r2139, 1061109567;
	and.b32  	%r2141, %r2135, 522133279;
	add.s32 	%r2142, %r2141, 522133279;
	sub.s32 	%r2143, %r2103, %r2141;
	and.b32  	%r2144, %r2143, %r2137;
	and.b32  	%r2145, %r2144, %r2142;
	and.b32  	%r2146, %r2145, %r2140;
	or.b32  	%r2147, %r2146, %r2135;
	st.local.u32 	[%rd682+12], %r2147;
	add.s32 	%r2672, %r2672, 4;
	add.s32 	%r2671, %r2671, -4;
	setp.ne.s32 	%p477, %r2671, 0;
	@%p477 bra 	$L__BB0_440;

$L__BB0_441:
	setp.eq.s32 	%p478, %r350, 0;
	mov.u32 	%r2673, %r11;
	@%p478 bra 	$L__BB0_445;

	mul.wide.s32 	%rd683, %r2672, 4;
	add.s64 	%rd61, %rd1, %rd683;
	ld.local.u32 	%r2148, [%rd61];
	and.b32  	%r2149, %r2148, 1077952576;
	shr.u32 	%r2150, %r2149, 1;
	and.b32  	%r2151, %r2148, -2139062144;
	shr.u32 	%r2152, %r2151, 2;
	xor.b32  	%r2153, %r2152, 1061109567;
	and.b32  	%r2154, %r2148, 522133279;
	add.s32 	%r2155, %r2154, 522133279;
	mov.u32 	%r2156, 989526778;
	sub.s32 	%r2157, %r2156, %r2154;
	and.b32  	%r2158, %r2157, %r2150;
	and.b32  	%r2159, %r2158, %r2155;
	and.b32  	%r2160, %r2159, %r2153;
	or.b32  	%r2161, %r2160, %r2148;
	st.local.u32 	[%rd61], %r2161;
	setp.eq.s32 	%p479, %r350, 1;
	mov.u32 	%r2673, %r11;
	@%p479 bra 	$L__BB0_445;

	ld.local.u32 	%r2162, [%rd61+4];
	and.b32  	%r2163, %r2162, 1077952576;
	shr.u32 	%r2164, %r2163, 1;
	and.b32  	%r2165, %r2162, -2139062144;
	shr.u32 	%r2166, %r2165, 2;
	xor.b32  	%r2167, %r2166, 1061109567;
	and.b32  	%r2168, %r2162, 522133279;
	add.s32 	%r2169, %r2168, 522133279;
	sub.s32 	%r2171, %r2156, %r2168;
	and.b32  	%r2172, %r2171, %r2164;
	and.b32  	%r2173, %r2172, %r2169;
	and.b32  	%r2174, %r2173, %r2167;
	or.b32  	%r2175, %r2174, %r2162;
	st.local.u32 	[%rd61+4], %r2175;
	setp.eq.s32 	%p480, %r350, 2;
	mov.u32 	%r2673, %r11;
	@%p480 bra 	$L__BB0_445;

	ld.local.u32 	%r2176, [%rd61+8];
	and.b32  	%r2177, %r2176, 1077952576;
	shr.u32 	%r2178, %r2177, 1;
	and.b32  	%r2179, %r2176, -2139062144;
	shr.u32 	%r2180, %r2179, 2;
	xor.b32  	%r2181, %r2180, 1061109567;
	and.b32  	%r2182, %r2176, 522133279;
	add.s32 	%r2183, %r2182, 522133279;
	mov.u32 	%r2184, 989526778;
	sub.s32 	%r2185, %r2184, %r2182;
	and.b32  	%r2186, %r2185, %r2178;
	and.b32  	%r2187, %r2186, %r2183;
	and.b32  	%r2188, %r2187, %r2181;
	or.b32  	%r2189, %r2188, %r2176;
	st.local.u32 	[%rd61+8], %r2189;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_188:
	and.b32  	%r42, %r12, 255;
	setp.lt.s32 	%p130, %r11, %r42;
	mov.u32 	%r2673, %r11;
	@%p130 bra 	$L__BB0_445;

	add.s32 	%r43, %r42, %r11;
	setp.gt.s32 	%p131, %r43, 255;
	mov.u32 	%r2673, %r11;
	@%p131 bra 	$L__BB0_445;

	setp.eq.s32 	%p132, %r42, 0;
	mov.u32 	%r2673, %r43;
	@%p132 bra 	$L__BB0_445;

	sub.s32 	%r44, %r11, %r42;
	and.b32  	%r45, %r12, 3;
	add.s32 	%r1035, %r42, -1;
	setp.lt.u32 	%p133, %r1035, 3;
	mov.u32 	%r2571, 0;
	@%p133 bra 	$L__BB0_202;

	sub.s32 	%r2570, %r42, %r45;
	mov.u32 	%r2571, 0;

$L__BB0_193:
	add.s32 	%r1037, %r44, %r2571;
	cvt.s64.s32 	%rd442, %r1037;
	add.s64 	%rd22, %rd1, %rd442;
	add.s32 	%r1038, %r2571, %r11;
	setp.gt.s32 	%p134, %r1038, 254;
	cvt.s64.s32 	%rd443, %r1038;
	add.s64 	%rd23, %rd1, %rd443;
	@%p134 bra 	$L__BB0_195;

	ld.local.u8 	%rs78, [%rd22];
	st.local.u8 	[%rd23], %rs78;

$L__BB0_195:
	add.s32 	%r1040, %r1038, 1;
	setp.gt.s32 	%p135, %r1040, 254;
	@%p135 bra 	$L__BB0_197;

	ld.local.u8 	%rs79, [%rd22+1];
	st.local.u8 	[%rd23+1], %rs79;

$L__BB0_197:
	add.s32 	%r1042, %r1038, 2;
	setp.gt.s32 	%p136, %r1042, 254;
	@%p136 bra 	$L__BB0_199;

	ld.local.u8 	%rs80, [%rd22+2];
	st.local.u8 	[%rd23+2], %rs80;

$L__BB0_199:
	add.s32 	%r1044, %r1038, 3;
	setp.gt.s32 	%p137, %r1044, 254;
	@%p137 bra 	$L__BB0_201;

	ld.local.u8 	%rs81, [%rd22+3];
	st.local.u8 	[%rd23+3], %rs81;

$L__BB0_201:
	add.s32 	%r2571, %r2571, 4;
	add.s32 	%r2570, %r2570, -4;
	setp.ne.s32 	%p138, %r2570, 0;
	@%p138 bra 	$L__BB0_193;

$L__BB0_202:
	setp.eq.s32 	%p139, %r45, 0;
	mov.u32 	%r2673, %r43;
	@%p139 bra 	$L__BB0_445;

	add.s32 	%r1045, %r44, %r2571;
	cvt.s64.s32 	%rd444, %r1045;
	add.s64 	%rd24, %rd1, %rd444;
	add.s32 	%r1046, %r2571, %r11;
	setp.gt.s32 	%p140, %r1046, 254;
	cvt.s64.s32 	%rd445, %r1046;
	add.s64 	%rd25, %rd1, %rd445;
	@%p140 bra 	$L__BB0_205;

	ld.local.u8 	%rs82, [%rd24];
	st.local.u8 	[%rd25], %rs82;

$L__BB0_205:
	setp.eq.s32 	%p141, %r45, 1;
	mov.u32 	%r2673, %r43;
	@%p141 bra 	$L__BB0_445;

	add.s32 	%r1048, %r1046, 1;
	setp.gt.s32 	%p142, %r1048, 254;
	@%p142 bra 	$L__BB0_208;

	ld.local.u8 	%rs83, [%rd24+1];
	st.local.u8 	[%rd25+1], %rs83;

$L__BB0_208:
	setp.eq.s32 	%p143, %r45, 2;
	mov.u32 	%r2673, %r43;
	@%p143 bra 	$L__BB0_445;

	add.s32 	%r1050, %r1046, 2;
	setp.gt.s32 	%p144, %r1050, 254;
	mov.u32 	%r2673, %r43;
	@%p144 bra 	$L__BB0_445;

	ld.local.u8 	%rs84, [%rd24+2];
	st.local.u8 	[%rd25+2], %rs84;
	mov.u32 	%r2673, %r43;
	bra.uni 	$L__BB0_445;

$L__BB0_225:
	and.b32  	%r74, %r12, 255;
	add.s32 	%r75, %r74, %r11;
	setp.gt.s32 	%p178, %r75, 255;
	setp.eq.s32 	%p179, %r11, 0;
	or.pred  	%p180, %p179, %p178;
	mov.u32 	%r2673, %r11;
	@%p180 bra 	$L__BB0_445;

	ld.local.u8 	%rs4, [%rd19+-1];
	setp.eq.s32 	%p181, %r74, 0;
	mov.u32 	%r2673, %r75;
	@%p181 bra 	$L__BB0_445;

	add.s32 	%r1073, %r74, -1;
	and.b32  	%r76, %r12, 3;
	setp.lt.u32 	%p182, %r1073, 3;
	mov.u32 	%r2579, 0;
	@%p182 bra 	$L__BB0_238;

	sub.s32 	%r2578, %r74, %r76;
	mov.u32 	%r2579, 0;

$L__BB0_229:
	add.s32 	%r1075, %r2579, %r11;
	setp.gt.s32 	%p183, %r1075, 254;
	cvt.s64.s32 	%rd461, %r1075;
	add.s64 	%rd30, %rd1, %rd461;
	@%p183 bra 	$L__BB0_231;

	st.local.u8 	[%rd30], %rs4;

$L__BB0_231:
	add.s32 	%r1077, %r1075, 1;
	setp.gt.s32 	%p184, %r1077, 254;
	@%p184 bra 	$L__BB0_233;

	st.local.u8 	[%rd30+1], %rs4;

$L__BB0_233:
	add.s32 	%r1079, %r1075, 2;
	setp.gt.s32 	%p185, %r1079, 254;
	@%p185 bra 	$L__BB0_235;

	st.local.u8 	[%rd30+2], %rs4;

$L__BB0_235:
	add.s32 	%r1081, %r1075, 3;
	setp.gt.s32 	%p186, %r1081, 254;
	@%p186 bra 	$L__BB0_237;

	st.local.u8 	[%rd30+3], %rs4;

$L__BB0_237:
	add.s32 	%r2579, %r2579, 4;
	add.s32 	%r2578, %r2578, -4;
	setp.ne.s32 	%p187, %r2578, 0;
	@%p187 bra 	$L__BB0_229;

$L__BB0_238:
	setp.eq.s32 	%p188, %r76, 0;
	mov.u32 	%r2673, %r75;
	@%p188 bra 	$L__BB0_445;

	add.s32 	%r1082, %r2579, %r11;
	setp.gt.s32 	%p189, %r1082, 254;
	cvt.s64.s32 	%rd462, %r1082;
	add.s64 	%rd31, %rd1, %rd462;
	@%p189 bra 	$L__BB0_241;

	st.local.u8 	[%rd31], %rs4;

$L__BB0_241:
	setp.eq.s32 	%p190, %r76, 1;
	mov.u32 	%r2673, %r75;
	@%p190 bra 	$L__BB0_445;

	add.s32 	%r1084, %r1082, 1;
	setp.gt.s32 	%p191, %r1084, 254;
	@%p191 bra 	$L__BB0_244;

	st.local.u8 	[%rd31+1], %rs4;

$L__BB0_244:
	setp.eq.s32 	%p192, %r76, 2;
	mov.u32 	%r2673, %r75;
	@%p192 bra 	$L__BB0_445;

	add.s32 	%r1086, %r1082, 2;
	setp.gt.s32 	%p193, %r1086, 254;
	mov.u32 	%r2673, %r75;
	@%p193 bra 	$L__BB0_445;

	st.local.u8 	[%rd31+2], %rs4;
	mov.u32 	%r2673, %r75;
	bra.uni 	$L__BB0_445;

$L__BB0_247:
	and.b32  	%r83, %r12, 255;
	add.s32 	%r84, %r83, %r11;
	setp.gt.s32 	%p194, %r84, 255;
	setp.eq.s32 	%p195, %r11, 0;
	or.pred  	%p196, %p195, %p194;
	mov.u32 	%r2673, %r11;
	@%p196 bra 	$L__BB0_445;

	setp.eq.s32 	%p197, %r83, 0;
	mov.u32 	%r2673, %r84;
	@%p197 bra 	$L__BB0_445;

	ld.local.u8 	%rs5, [%rd1];
	not.b32 	%r85, %r11;
	add.s32 	%r86, %r11, 2;
	mov.u32 	%r2580, 0;

$L__BB0_250:
	sub.s32 	%r1088, %r85, %r2580;
	max.s32 	%r1089, %r1088, -2;
	add.s32 	%r1090, %r86, %r2580;
	add.s32 	%r88, %r1089, %r1090;
	add.s32 	%r89, %r2580, %r11;
	setp.gt.s32 	%p198, %r89, 254;
	@%p198 bra 	$L__BB0_259;

	setp.lt.s32 	%p199, %r89, 1;
	@%p199 bra 	$L__BB0_258;

	and.b32  	%r90, %r88, 3;
	setp.eq.s32 	%p200, %r90, 0;
	mov.u32 	%r2581, %r89;
	@%p200 bra 	$L__BB0_256;

	add.s32 	%r2581, %r89, -1;
	cvt.s64.s32 	%rd463, %r89;
	add.s64 	%rd32, %rd1, %rd463;
	ld.local.u8 	%rs125, [%rd32+-1];
	st.local.u8 	[%rd32], %rs125;
	setp.eq.s32 	%p201, %r90, 1;
	@%p201 bra 	$L__BB0_256;

	add.s32 	%r2581, %r89, -2;
	ld.local.u8 	%rs126, [%rd32+-2];
	st.local.u8 	[%rd32+-1], %rs126;
	setp.eq.s32 	%p202, %r90, 2;
	@%p202 bra 	$L__BB0_256;

	add.s32 	%r2581, %r89, -3;
	ld.local.u8 	%rs127, [%rd32+-3];
	st.local.u8 	[%rd32+-2], %rs127;

$L__BB0_256:
	add.s32 	%r1091, %r88, -1;
	setp.lt.u32 	%p203, %r1091, 3;
	@%p203 bra 	$L__BB0_258;

$L__BB0_257:
	cvt.s64.s32 	%rd464, %r2581;
	add.s64 	%rd465, %rd1, %rd464;
	ld.local.u8 	%rs128, [%rd465+-1];
	st.local.u8 	[%rd465], %rs128;
	ld.local.u8 	%rs129, [%rd465+-2];
	st.local.u8 	[%rd465+-1], %rs129;
	ld.local.u8 	%rs130, [%rd465+-3];
	st.local.u8 	[%rd465+-2], %rs130;
	add.s32 	%r96, %r2581, -4;
	ld.local.u8 	%rs131, [%rd465+-4];
	st.local.u8 	[%rd465+-3], %rs131;
	setp.gt.s32 	%p204, %r2581, 4;
	mov.u32 	%r2581, %r96;
	@%p204 bra 	$L__BB0_257;

$L__BB0_258:
	st.local.u8 	[%rd1], %rs5;

$L__BB0_259:
	add.s32 	%r2580, %r2580, 1;
	setp.lt.u32 	%p205, %r2580, %r83;
	mov.u32 	%r2673, %r84;
	@%p205 bra 	$L__BB0_250;
	bra.uni 	$L__BB0_445;

$L__BB0_345:
	setp.lt.s32 	%p309, %r11, 2;
	mov.u32 	%r2673, %r11;
	@%p309 bra 	$L__BB0_445;

	not.b32 	%r1154, %r11;
	max.s32 	%r221, %r1154, -3;
	add.s32 	%r1155, %r11, %r221;
	add.s32 	%r1156, %r1155, 2;
	and.b32  	%r222, %r1156, 3;
	setp.eq.s32 	%p310, %r222, 0;
	mov.u32 	%r2624, %r11;
	@%p310 bra 	$L__BB0_350;

	add.s32 	%r2624, %r11, -1;
	ld.local.u8 	%rs219, [%rd1];
	ld.local.u8 	%rs220, [%rd19+-1];
	st.local.u8 	[%rd1], %rs220;
	st.local.u8 	[%rd19+-1], %rs219;
	setp.eq.s32 	%p311, %r222, 1;
	@%p311 bra 	$L__BB0_350;

	add.s32 	%r2624, %r11, -2;
	ld.local.u8 	%rs221, [%rd1];
	ld.local.u8 	%rs222, [%rd19+-2];
	st.local.u8 	[%rd1], %rs222;
	st.local.u8 	[%rd19+-2], %rs221;
	setp.eq.s32 	%p312, %r222, 2;
	@%p312 bra 	$L__BB0_350;

	add.s32 	%r2624, %r11, -3;
	ld.local.u8 	%rs223, [%rd1];
	ld.local.u8 	%rs224, [%rd19+-3];
	st.local.u8 	[%rd1], %rs224;
	st.local.u8 	[%rd19+-3], %rs223;

$L__BB0_350:
	add.s32 	%r1158, %r1155, 1;
	setp.lt.u32 	%p313, %r1158, 3;
	mov.u32 	%r2673, %r11;
	@%p313 bra 	$L__BB0_445;

$L__BB0_351:
	ld.local.u8 	%rs225, [%rd1];
	cvt.s64.s32 	%rd529, %r2624;
	add.s64 	%rd530, %rd1, %rd529;
	ld.local.u8 	%rs226, [%rd530+-1];
	st.local.u8 	[%rd1], %rs226;
	st.local.u8 	[%rd530+-1], %rs225;
	ld.local.u8 	%rs227, [%rd1];
	ld.local.u8 	%rs228, [%rd530+-2];
	st.local.u8 	[%rd1], %rs228;
	st.local.u8 	[%rd530+-2], %rs227;
	ld.local.u8 	%rs229, [%rd1];
	ld.local.u8 	%rs230, [%rd530+-3];
	st.local.u8 	[%rd1], %rs230;
	st.local.u8 	[%rd530+-3], %rs229;
	add.s32 	%r228, %r2624, -4;
	ld.local.u8 	%rs231, [%rd1];
	ld.local.u8 	%rs232, [%rd530+-4];
	st.local.u8 	[%rd1], %rs232;
	st.local.u8 	[%rd530+-4], %rs231;
	setp.gt.s32 	%p314, %r2624, 5;
	mov.u32 	%r2624, %r228;
	mov.u32 	%r2673, %r11;
	@%p314 bra 	$L__BB0_351;
	bra.uni 	$L__BB0_445;

$L__BB0_352:
	setp.gt.s32 	%p322, %r11, 254;
	mov.u32 	%r2673, %r11;
	@%p322 bra 	$L__BB0_445;

	add.s32 	%r2673, %r11, 1;
	st.local.u8 	[%rd19], %rs1;
	bra.uni 	$L__BB0_445;

$L__BB0_335:
	setp.eq.s32 	%p288, %r11, 0;
	mov.u32 	%r2673, 0;
	@%p288 bra 	$L__BB0_445;

	add.s32 	%r195, %r11, 255;
	and.b32  	%r196, %r195, 255;
	setp.le.s32 	%p289, %r11, %r196;
	mov.u32 	%r2673, %r11;
	@%p289 bra 	$L__BB0_445;

	add.s32 	%r2673, %r11, -1;
	setp.ge.s32 	%p290, %r196, %r2673;
	@%p290 bra 	$L__BB0_344;

	not.b32 	%r1144, %r195;
	add.s32 	%r1145, %r11, %r1144;
	and.b32  	%r198, %r1145, 3;
	setp.eq.s32 	%p291, %r198, 0;
	mov.u32 	%r2616, %r196;
	@%p291 bra 	$L__BB0_342;

	add.s32 	%r2616, %r196, 1;
	cvt.u64.u32 	%rd520, %r196;
	add.s64 	%rd43, %rd1, %rd520;
	ld.local.u8 	%rs198, [%rd43+1];
	st.local.u8 	[%rd43], %rs198;
	setp.eq.s32 	%p292, %r198, 1;
	@%p292 bra 	$L__BB0_342;

	add.s32 	%r2616, %r196, 2;
	ld.local.u8 	%rs199, [%rd43+2];
	st.local.u8 	[%rd43+1], %rs199;
	setp.eq.s32 	%p293, %r198, 2;
	@%p293 bra 	$L__BB0_342;

	add.s32 	%r2616, %r196, 3;
	ld.local.u8 	%rs200, [%rd43+3];
	st.local.u8 	[%rd43+2], %rs200;

$L__BB0_342:
	add.s32 	%r1146, %r11, -2;
	sub.s32 	%r1147, %r1146, %r196;
	setp.lt.u32 	%p294, %r1147, 3;
	@%p294 bra 	$L__BB0_344;

$L__BB0_343:
	cvt.s64.s32 	%rd521, %r2616;
	add.s64 	%rd522, %rd1, %rd521;
	ld.local.u8 	%rs201, [%rd522+1];
	st.local.u8 	[%rd522], %rs201;
	ld.local.u8 	%rs202, [%rd522+2];
	st.local.u8 	[%rd522+1], %rs202;
	ld.local.u8 	%rs203, [%rd522+3];
	st.local.u8 	[%rd522+2], %rs203;
	ld.local.u8 	%rs204, [%rd522+4];
	st.local.u8 	[%rd522+3], %rs204;
	add.s32 	%r2616, %r2616, 4;
	setp.lt.s32 	%p295, %r2616, %r2673;
	@%p295 bra 	$L__BB0_343;

$L__BB0_344:
	mov.u16 	%rs205, 0;
	st.local.u8 	[%rd19+-1], %rs205;
	bra.uni 	$L__BB0_445;

$L__BB0_326:
	setp.ge.s32 	%p281, %r14, %r11;
	mov.u32 	%r2673, %r11;
	@%p281 bra 	$L__BB0_445;

	add.s32 	%r2673, %r11, -1;
	setp.ge.s32 	%p282, %r14, %r2673;
	@%p282 bra 	$L__BB0_334;

	not.b32 	%r1139, %r12;
	add.s32 	%r1140, %r11, %r1139;
	and.b32  	%r188, %r1140, 3;
	setp.eq.s32 	%p283, %r188, 0;
	mov.u32 	%r2614, %r14;
	@%p283 bra 	$L__BB0_332;

	add.s32 	%r2614, %r14, 1;
	ld.local.u8 	%rs190, [%rd17+1];
	st.local.u8 	[%rd17], %rs190;
	setp.eq.s32 	%p284, %r188, 1;
	@%p284 bra 	$L__BB0_332;

	add.s32 	%r2614, %r14, 2;
	ld.local.u8 	%rs191, [%rd17+2];
	st.local.u8 	[%rd17+1], %rs191;
	setp.eq.s32 	%p285, %r188, 2;
	@%p285 bra 	$L__BB0_332;

	add.s32 	%r2614, %r14, 3;
	ld.local.u8 	%rs192, [%rd17+3];
	st.local.u8 	[%rd17+2], %rs192;

$L__BB0_332:
	add.s32 	%r1141, %r11, -2;
	sub.s32 	%r1142, %r1141, %r14;
	setp.lt.u32 	%p286, %r1142, 3;
	@%p286 bra 	$L__BB0_334;

$L__BB0_333:
	cvt.s64.s32 	%rd518, %r2614;
	add.s64 	%rd519, %rd1, %rd518;
	ld.local.u8 	%rs193, [%rd519+1];
	st.local.u8 	[%rd519], %rs193;
	ld.local.u8 	%rs194, [%rd519+2];
	st.local.u8 	[%rd519+1], %rs194;
	ld.local.u8 	%rs195, [%rd519+3];
	st.local.u8 	[%rd519+2], %rs195;
	ld.local.u8 	%rs196, [%rd519+4];
	st.local.u8 	[%rd519+3], %rs196;
	add.s32 	%r2614, %r2614, 4;
	setp.lt.s32 	%p287, %r2614, %r2673;
	@%p287 bra 	$L__BB0_333;

$L__BB0_334:
	mov.u16 	%rs197, 0;
	st.local.u8 	[%rd19+-1], %rs197;
	bra.uni 	$L__BB0_445;

$L__BB0_377:
	and.b32  	%r261, %r12, 255;
	mad.lo.s32 	%r262, %r261, %r11, %r11;
	setp.gt.s32 	%p339, %r262, 255;
	mov.u32 	%r2673, %r11;
	@%p339 bra 	$L__BB0_445;

	setp.eq.s32 	%p340, %r261, 0;
	mov.u32 	%r2673, %r262;
	@%p340 bra 	$L__BB0_445;

	add.s32 	%r263, %r11, -1;
	and.b32  	%r264, %r11, 3;
	sub.s32 	%r265, %r11, %r264;
	mov.u32 	%r2636, 0;
	mov.u32 	%r2644, %r11;

$L__BB0_380:
	setp.lt.s32 	%p341, %r11, 1;
	@%p341 bra 	$L__BB0_388;

	setp.lt.u32 	%p342, %r263, 3;
	mov.u32 	%r2642, 0;
	mov.u32 	%r2641, %r2644;
	@%p342 bra 	$L__BB0_384;

	mov.u32 	%r2642, 0;
	mov.u32 	%r2641, %r2644;
	mov.u32 	%r2640, %r265;

$L__BB0_383:
	cvt.s64.s32 	%rd595, %r2642;
	add.s64 	%rd596, %rd1, %rd595;
	ld.local.u8 	%rs254, [%rd596];
	cvt.s64.s32 	%rd597, %r2641;
	add.s64 	%rd598, %rd1, %rd597;
	st.local.u8 	[%rd598], %rs254;
	ld.local.u8 	%rs255, [%rd596+1];
	st.local.u8 	[%rd598+1], %rs255;
	ld.local.u8 	%rs256, [%rd596+2];
	st.local.u8 	[%rd598+2], %rs256;
	ld.local.u8 	%rs257, [%rd596+3];
	st.local.u8 	[%rd598+3], %rs257;
	add.s32 	%r2641, %r2641, 4;
	add.s32 	%r2642, %r2642, 4;
	add.s32 	%r2640, %r2640, -4;
	setp.ne.s32 	%p343, %r2640, 0;
	@%p343 bra 	$L__BB0_383;

$L__BB0_384:
	setp.eq.s32 	%p344, %r264, 0;
	mov.u32 	%r2644, %r2641;
	@%p344 bra 	$L__BB0_388;

	setp.eq.s32 	%p345, %r264, 1;
	cvt.s64.s32 	%rd599, %r2642;
	add.s64 	%rd50, %rd1, %rd599;
	ld.local.u8 	%rs258, [%rd50];
	cvt.s64.s32 	%rd600, %r2641;
	add.s64 	%rd51, %rd1, %rd600;
	st.local.u8 	[%rd51], %rs258;
	add.s32 	%r2644, %r2641, 1;
	@%p345 bra 	$L__BB0_388;

	setp.eq.s32 	%p346, %r264, 2;
	ld.local.u8 	%rs259, [%rd50+1];
	st.local.u8 	[%rd51+1], %rs259;
	add.s32 	%r2644, %r2641, 2;
	@%p346 bra 	$L__BB0_388;

	ld.local.u8 	%rs260, [%rd50+2];
	st.local.u8 	[%rd51+2], %rs260;
	add.s32 	%r2644, %r2641, 3;

$L__BB0_388:
	add.s32 	%r2636, %r2636, 1;
	setp.lt.u32 	%p347, %r2636, %r261;
	mov.u32 	%r2673, %r262;
	@%p347 bra 	$L__BB0_380;
	bra.uni 	$L__BB0_445;

$L__BB0_211:
	and.b32  	%r1056, %r12, 255;
	setp.ge.s32 	%p162, %r1056, %r11;
	mov.u32 	%r2673, %r11;
	@%p162 bra 	$L__BB0_445;

	ld.local.u8 	%rs95, [%rd17];
	add.s16 	%rs96, %rs95, -1;
	st.local.u8 	[%rd17], %rs96;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_354:
	shl.b32 	%r239, %r11, 1;
	setp.gt.s32 	%p323, %r11, 127;
	mov.u32 	%r2673, %r11;
	@%p323 bra 	$L__BB0_445;

	setp.lt.s32 	%p324, %r11, 4;
	mov.u32 	%r2632, 0;
	@%p324 bra 	$L__BB0_363;

	add.s32 	%r1166, %r11, -4;
	shr.u32 	%r1167, %r1166, 2;
	add.s32 	%r240, %r1167, 1;
	and.b32  	%r241, %r240, 3;
	setp.lt.u32 	%p325, %r1166, 12;
	mov.u32 	%r2630, 0;
	@%p325 bra 	$L__BB0_359;

	sub.s32 	%r2629, %r240, %r241;
	shl.b32 	%r1169, %r11, 3;
	and.b32  	%r1170, %r1169, 24;
	cvt.u64.u32 	%rd46, %r1170;
	mov.u32 	%r2630, 0;

$L__BB0_358:
	add.s32 	%r1171, %r2630, %r11;
	shr.s32 	%r1172, %r1171, 31;
	shr.u32 	%r1173, %r1172, 30;
	add.s32 	%r1174, %r1171, %r1173;
	shr.s32 	%r1175, %r1174, 2;
	cvt.u64.u32 	%rd533, %r2630;
	add.s64 	%rd534, %rd1, %rd533;
	ld.local.u32 	%r1176, [%rd534+4];
	ld.local.u32 	%r1177, [%rd534];
	mov.b64 	%rd535, {%r1177, %r1176};
	and.b64  	%rd536, %rd535, 4294967295;
	cvt.u32.u64 	%r1178, %rd46;
	shl.b64 	%rd537, %rd536, %r1178;
	mov.b64 	{%r1179, %r1180}, %rd537;
	mul.wide.s32 	%rd538, %r1175, 4;
	add.s64 	%rd539, %rd1, %rd538;
	ld.local.u32 	%r1181, [%rd539];
	or.b32  	%r1182, %r1179, %r1181;
	st.local.u32 	[%rd539], %r1182;
	ld.local.u32 	%r1183, [%rd539+4];
	or.b32  	%r1184, %r1180, %r1183;
	st.local.u32 	[%rd539+4], %r1184;
	add.s32 	%r1185, %r1171, 4;
	shr.s32 	%r1186, %r1185, 31;
	shr.u32 	%r1187, %r1186, 30;
	add.s32 	%r1188, %r1185, %r1187;
	shr.s32 	%r1189, %r1188, 2;
	ld.local.u32 	%r1190, [%rd534+8];
	ld.local.u32 	%r1191, [%rd534+4];
	mov.b64 	%rd540, {%r1191, %r1190};
	and.b64  	%rd541, %rd540, 4294967295;
	shl.b64 	%rd542, %rd541, %r1178;
	mov.b64 	{%r1192, %r1193}, %rd542;
	mul.wide.s32 	%rd543, %r1189, 4;
	add.s64 	%rd544, %rd1, %rd543;
	ld.local.u32 	%r1194, [%rd544];
	or.b32  	%r1195, %r1192, %r1194;
	st.local.u32 	[%rd544], %r1195;
	ld.local.u32 	%r1196, [%rd544+4];
	or.b32  	%r1197, %r1193, %r1196;
	st.local.u32 	[%rd544+4], %r1197;
	add.s32 	%r1198, %r1171, 8;
	shr.s32 	%r1199, %r1198, 31;
	shr.u32 	%r1200, %r1199, 30;
	add.s32 	%r1201, %r1198, %r1200;
	shr.s32 	%r1202, %r1201, 2;
	ld.local.u32 	%r1203, [%rd534+12];
	ld.local.u32 	%r1204, [%rd534+8];
	mov.b64 	%rd545, {%r1204, %r1203};
	and.b64  	%rd546, %rd545, 4294967295;
	shl.b64 	%rd547, %rd546, %r1178;
	mov.b64 	{%r1205, %r1206}, %rd547;
	mul.wide.s32 	%rd548, %r1202, 4;
	add.s64 	%rd549, %rd1, %rd548;
	ld.local.u32 	%r1207, [%rd549];
	or.b32  	%r1208, %r1205, %r1207;
	st.local.u32 	[%rd549], %r1208;
	ld.local.u32 	%r1209, [%rd549+4];
	or.b32  	%r1210, %r1206, %r1209;
	st.local.u32 	[%rd549+4], %r1210;
	add.s32 	%r1211, %r1171, 12;
	shr.s32 	%r1212, %r1211, 31;
	shr.u32 	%r1213, %r1212, 30;
	add.s32 	%r1214, %r1211, %r1213;
	shr.s32 	%r1215, %r1214, 2;
	ld.local.u32 	%r1216, [%rd534+16];
	ld.local.u32 	%r1217, [%rd534+12];
	mov.b64 	%rd550, {%r1217, %r1216};
	and.b64  	%rd551, %rd550, 4294967295;
	shl.b64 	%rd552, %rd551, %r1178;
	mov.b64 	{%r1218, %r1219}, %rd552;
	mul.wide.s32 	%rd553, %r1215, 4;
	add.s64 	%rd554, %rd1, %rd553;
	ld.local.u32 	%r1220, [%rd554];
	or.b32  	%r1221, %r1218, %r1220;
	st.local.u32 	[%rd554], %r1221;
	ld.local.u32 	%r1222, [%rd554+4];
	or.b32  	%r1223, %r1219, %r1222;
	st.local.u32 	[%rd554+4], %r1223;
	add.s32 	%r2630, %r2630, 16;
	add.s32 	%r2629, %r2629, -4;
	setp.ne.s32 	%p326, %r2629, 0;
	@%p326 bra 	$L__BB0_358;

$L__BB0_359:
	setp.eq.s32 	%p327, %r241, 0;
	mov.u32 	%r2632, %r2630;
	@%p327 bra 	$L__BB0_363;

	add.s32 	%r1224, %r2630, %r11;
	shr.s32 	%r1225, %r1224, 31;
	shr.u32 	%r1226, %r1225, 30;
	add.s32 	%r1227, %r1224, %r1226;
	shr.s32 	%r1228, %r1227, 2;
	shl.b32 	%r1229, %r1224, 3;
	and.b32  	%r1230, %r1229, 24;
	cvt.u64.u32 	%rd555, %r2630;
	add.s64 	%rd556, %rd1, %rd555;
	ld.local.u32 	%r1231, [%rd556+4];
	ld.local.u32 	%r1232, [%rd556];
	mov.b64 	%rd557, {%r1232, %r1231};
	and.b64  	%rd558, %rd557, 4294967295;
	shl.b64 	%rd559, %rd558, %r1230;
	mov.b64 	{%r1233, %r1234}, %rd559;
	mul.wide.s32 	%rd560, %r1228, 4;
	add.s64 	%rd561, %rd1, %rd560;
	ld.local.u32 	%r1235, [%rd561];
	or.b32  	%r1236, %r1233, %r1235;
	st.local.u32 	[%rd561], %r1236;
	ld.local.u32 	%r1237, [%rd561+4];
	or.b32  	%r1238, %r1234, %r1237;
	st.local.u32 	[%rd561+4], %r1238;
	add.s32 	%r2632, %r2630, 4;
	setp.eq.s32 	%p328, %r241, 1;
	@%p328 bra 	$L__BB0_363;

	add.s32 	%r1239, %r2632, %r11;
	shr.s32 	%r1240, %r1239, 31;
	shr.u32 	%r1241, %r1240, 30;
	add.s32 	%r1242, %r1239, %r1241;
	shr.s32 	%r1243, %r1242, 2;
	shl.b32 	%r1244, %r1239, 3;
	and.b32  	%r1245, %r1244, 24;
	cvt.u64.u32 	%rd562, %r2632;
	add.s64 	%rd563, %rd1, %rd562;
	ld.local.u32 	%r1246, [%rd563+4];
	ld.local.u32 	%r1247, [%rd563];
	mov.b64 	%rd564, {%r1247, %r1246};
	and.b64  	%rd565, %rd564, 4294967295;
	shl.b64 	%rd566, %rd565, %r1245;
	mov.b64 	{%r1248, %r1249}, %rd566;
	mul.wide.s32 	%rd567, %r1243, 4;
	add.s64 	%rd568, %rd1, %rd567;
	ld.local.u32 	%r1250, [%rd568];
	or.b32  	%r1251, %r1248, %r1250;
	st.local.u32 	[%rd568], %r1251;
	ld.local.u32 	%r1252, [%rd568+4];
	or.b32  	%r1253, %r1249, %r1252;
	st.local.u32 	[%rd568+4], %r1253;
	add.s32 	%r2632, %r2630, 8;
	setp.eq.s32 	%p329, %r241, 2;
	@%p329 bra 	$L__BB0_363;

	add.s32 	%r1254, %r2632, %r11;
	shr.s32 	%r1255, %r1254, 31;
	shr.u32 	%r1256, %r1255, 30;
	add.s32 	%r1257, %r1254, %r1256;
	shr.s32 	%r1258, %r1257, 2;
	shl.b32 	%r1259, %r1254, 3;
	and.b32  	%r1260, %r1259, 24;
	cvt.u64.u32 	%rd569, %r2632;
	add.s64 	%rd570, %rd1, %rd569;
	ld.local.u32 	%r1261, [%rd570+4];
	ld.local.u32 	%r1262, [%rd570];
	mov.b64 	%rd571, {%r1262, %r1261};
	and.b64  	%rd572, %rd571, 4294967295;
	shl.b64 	%rd573, %rd572, %r1260;
	mov.b64 	{%r1263, %r1264}, %rd573;
	mul.wide.s32 	%rd574, %r1258, 4;
	add.s64 	%rd575, %rd1, %rd574;
	ld.local.u32 	%r1265, [%rd575];
	or.b32  	%r1266, %r1263, %r1265;
	st.local.u32 	[%rd575], %r1266;
	ld.local.u32 	%r1267, [%rd575+4];
	or.b32  	%r1268, %r1264, %r1267;
	st.local.u32 	[%rd575+4], %r1268;
	add.s32 	%r2632, %r2630, 12;

$L__BB0_363:
	cvt.u64.u32 	%rd576, %r2632;
	add.s64 	%rd47, %rd1, %rd576;
	sub.s32 	%r1269, %r11, %r2632;
	setp.eq.s32 	%p330, %r1269, 3;
	@%p330 bra 	$L__BB0_368;

	setp.eq.s32 	%p331, %r1269, 2;
	@%p331 bra 	$L__BB0_367;

	setp.ne.s32 	%p332, %r1269, 1;
	@%p332 bra 	$L__BB0_369;

	add.s32 	%r1270, %r2632, %r11;
	shr.s32 	%r1271, %r1270, 31;
	shr.u32 	%r1272, %r1271, 30;
	add.s32 	%r1273, %r1270, %r1272;
	shr.s32 	%r1274, %r1273, 2;
	shl.b32 	%r1275, %r1270, 3;
	and.b32  	%r1276, %r1275, 24;
	ld.local.u8 	%r1277, [%rd47];
	shl.b32 	%r1278, %r1277, %r1276;
	mul.wide.s32 	%rd577, %r1274, 4;
	add.s64 	%rd578, %rd1, %rd577;
	ld.local.u32 	%r1279, [%rd578];
	or.b32  	%r1280, %r1278, %r1279;
	st.local.u32 	[%rd578], %r1280;
	bra.uni 	$L__BB0_369;

$L__BB0_215:
	and.b32  	%r1058, %r12, 255;
	setp.ge.s32 	%p164, %r1058, %r11;
	mov.u32 	%r2673, %r11;
	@%p164 bra 	$L__BB0_445;

	ld.local.u8 	%rs99, [%rd17];
	shr.u16 	%rs100, %rs99, 1;
	st.local.u8 	[%rd17], %rs100;
	mov.u32 	%r2673, %r11;
	bra.uni 	$L__BB0_445;

$L__BB0_261:
	add.s32 	%r1096, %r11, -1;
	and.b32  	%r98, %r11, 3;
	setp.lt.u32 	%p207, %r1096, 3;
	mov.u32 	%r2591, 0;
	mov.u32 	%r2673, %r2591;
	@%p207 bra 	$L__BB0_272;

	sub.s32 	%r2585, %r11, %r98;
	mov.u32 	%r2591, 0;
	mov.u64 	%rd4592, %rd1;

$L__BB0_263:
	ld.local.u8 	%rs6, [%rd4592];
	and.b16  	%rs132, %rs1, 255;
	setp.eq.s16 	%p208, %rs6, %rs132;
	@%p208 bra 	$L__BB0_265;

	cvt.s64.s32 	%rd466, %r2673;
	add.s64 	%rd467, %rd1, %rd466;
	st.local.u8 	[%rd467], %rs6;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_265:
	ld.local.u8 	%rs7, [%rd4592+1];
	setp.eq.s16 	%p209, %rs7, %rs132;
	@%p209 bra 	$L__BB0_267;

	cvt.s64.s32 	%rd468, %r2673;
	add.s64 	%rd469, %rd1, %rd468;
	st.local.u8 	[%rd469], %rs7;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_267:
	ld.local.u8 	%rs8, [%rd4592+2];
	setp.eq.s16 	%p210, %rs8, %rs132;
	@%p210 bra 	$L__BB0_269;

	cvt.s64.s32 	%rd470, %r2673;
	add.s64 	%rd471, %rd1, %rd470;
	st.local.u8 	[%rd471], %rs8;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_269:
	ld.local.u8 	%rs9, [%rd4592+3];
	setp.eq.s16 	%p211, %rs9, %rs132;
	@%p211 bra 	$L__BB0_271;

	cvt.s64.s32 	%rd472, %r2673;
	add.s64 	%rd473, %rd1, %rd472;
	st.local.u8 	[%rd473], %rs9;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_271:
	add.s64 	%rd4592, %rd4592, 4;
	add.s32 	%r2591, %r2591, 4;
	add.s32 	%r2585, %r2585, -4;
	setp.ne.s32 	%p212, %r2585, 0;
	@%p212 bra 	$L__BB0_263;

$L__BB0_272:
	setp.eq.s32 	%p213, %r98, 0;
	@%p213 bra 	$L__BB0_281;

	cvt.s64.s32 	%rd474, %r2591;
	add.s64 	%rd35, %rd1, %rd474;
	ld.local.u8 	%rs10, [%rd35];
	and.b16  	%rs136, %rs1, 255;
	setp.eq.s16 	%p214, %rs10, %rs136;
	@%p214 bra 	$L__BB0_275;

	cvt.s64.s32 	%rd475, %r2673;
	add.s64 	%rd476, %rd1, %rd475;
	st.local.u8 	[%rd476], %rs10;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_275:
	setp.eq.s32 	%p215, %r98, 1;
	@%p215 bra 	$L__BB0_281;

	ld.local.u8 	%rs11, [%rd35+1];
	setp.eq.s16 	%p216, %rs11, %rs136;
	@%p216 bra 	$L__BB0_278;

	cvt.s64.s32 	%rd477, %r2673;
	add.s64 	%rd478, %rd1, %rd477;
	st.local.u8 	[%rd478], %rs11;
	add.s32 	%r2673, %r2673, 1;

$L__BB0_278:
	setp.eq.s32 	%p217, %r98, 2;
	@%p217 bra 	$L__BB0_281;

	ld.local.u8 	%rs12, [%rd35+2];
	setp.eq.s16 	%p218, %rs12, %rs136;
	@%p218 bra 	$L__BB0_281;

	cvt.s64.s32 	%rd479, %r2673;
	add.s64 	%rd480, %rd1, %rd479;
	st.local.u8 	[%rd480], %rs12;
	add.s32 	%r2673, %r2673, 1;
	bra.uni 	$L__BB0_281;

$L__BB0_403:
	add.s32 	%r1459, %r2649, %r11;
	shr.s32 	%r1460, %r1459, 31;
	shr.u32 	%r1461, %r1460, 30;
	add.s32 	%r1462, %r1459, %r1461;
	shr.s32 	%r1463, %r1462, 2;
	shl.b32 	%r1464, %r1459, 3;
	and.b32  	%r1465, %r1464, 24;
	ld.local.u32 	%r1466, [%rd53+4];
	ld.local.u32 	%r1467, [%rd53];
	mov.b64 	%rd652, {%r1467, %r1466};
	and.b64  	%rd653, %rd652, 16777215;
	shl.b64 	%rd654, %rd653, %r1465;
	mov.b64 	{%r1468, %r1469}, %rd654;
	mul.wide.s32 	%rd655, %r1463, 4;
	add.s64 	%rd656, %rd1, %rd655;
	ld.local.u32 	%r1470, [%rd656];
	or.b32  	%r1471, %r1468, %r1470;
	st.local.u32 	[%rd656], %r1471;
	ld.local.u32 	%r1472, [%rd656+4];
	or.b32  	%r1473, %r1469, %r1472;
	st.local.u32 	[%rd656+4], %r1473;
	bra.uni 	$L__BB0_445;

$L__BB0_402:
	add.s32 	%r1444, %r2649, %r11;
	shr.s32 	%r1445, %r1444, 31;
	shr.u32 	%r1446, %r1445, 30;
	add.s32 	%r1447, %r1444, %r1446;
	shr.s32 	%r1448, %r1447, 2;
	shl.b32 	%r1449, %r1444, 3;
	and.b32  	%r1450, %r1449, 24;
	ld.local.u32 	%r1451, [%rd53+4];
	ld.local.u32 	%r1452, [%rd53];
	mov.b64 	%rd647, {%r1452, %r1451};
	and.b64  	%rd648, %rd647, 65535;
	shl.b64 	%rd649, %rd648, %r1450;
	mov.b64 	{%r1453, %r1454}, %rd649;
	mul.wide.s32 	%rd650, %r1448, 4;
	add.s64 	%rd651, %rd1, %rd650;
	ld.local.u32 	%r1455, [%rd651];
	or.b32  	%r1456, %r1453, %r1455;
	st.local.u32 	[%rd651], %r1456;
	ld.local.u32 	%r1457, [%rd651+4];
	or.b32  	%r1458, %r1454, %r1457;
	st.local.u32 	[%rd651+4], %r1458;
	bra.uni 	$L__BB0_445;

$L__BB0_368:
	add.s32 	%r1296, %r2632, %r11;
	shr.s32 	%r1297, %r1296, 31;
	shr.u32 	%r1298, %r1297, 30;
	add.s32 	%r1299, %r1296, %r1298;
	shr.s32 	%r1300, %r1299, 2;
	shl.b32 	%r1301, %r1296, 3;
	and.b32  	%r1302, %r1301, 24;
	ld.local.u32 	%r1303, [%rd47+4];
	ld.local.u32 	%r1304, [%rd47];
	mov.b64 	%rd584, {%r1304, %r1303};
	and.b64  	%rd585, %rd584, 16777215;
	shl.b64 	%rd586, %rd585, %r1302;
	mov.b64 	{%r1305, %r1306}, %rd586;
	mul.wide.s32 	%rd587, %r1300, 4;
	add.s64 	%rd588, %rd1, %rd587;
	ld.local.u32 	%r1307, [%rd588];
	or.b32  	%r1308, %r1305, %r1307;
	st.local.u32 	[%rd588], %r1308;
	ld.local.u32 	%r1309, [%rd588+4];
	or.b32  	%r1310, %r1306, %r1309;
	st.local.u32 	[%rd588+4], %r1310;
	bra.uni 	$L__BB0_369;

$L__BB0_367:
	add.s32 	%r1281, %r2632, %r11;
	shr.s32 	%r1282, %r1281, 31;
	shr.u32 	%r1283, %r1282, 30;
	add.s32 	%r1284, %r1281, %r1283;
	shr.s32 	%r1285, %r1284, 2;
	shl.b32 	%r1286, %r1281, 3;
	and.b32  	%r1287, %r1286, 24;
	ld.local.u32 	%r1288, [%rd47+4];
	ld.local.u32 	%r1289, [%rd47];
	mov.b64 	%rd579, {%r1289, %r1288};
	and.b64  	%rd580, %rd579, 65535;
	shl.b64 	%rd581, %rd580, %r1287;
	mov.b64 	{%r1290, %r1291}, %rd581;
	mul.wide.s32 	%rd582, %r1285, 4;
	add.s64 	%rd583, %rd1, %rd582;
	ld.local.u32 	%r1292, [%rd583];
	or.b32  	%r1293, %r1290, %r1292;
	st.local.u32 	[%rd583], %r1293;
	ld.local.u32 	%r1294, [%rd583+4];
	or.b32  	%r1295, %r1291, %r1294;
	st.local.u32 	[%rd583+4], %r1295;

$L__BB0_369:
	shr.u32 	%r1311, %r11, 31;
	add.s32 	%r1312, %r11, %r1311;
	shr.s32 	%r253, %r1312, 1;
	setp.lt.s32 	%p333, %r11, 2;
	mov.u32 	%r2673, %r239;
	@%p333 bra 	$L__BB0_445;

	add.s32 	%r1314, %r253, -1;
	and.b32  	%r254, %r253, 3;
	setp.lt.u32 	%p334, %r1314, 3;
	mov.u32 	%r2635, 0;
	@%p334 bra 	$L__BB0_373;

	sub.s32 	%r2634, %r253, %r254;
	mov.u32 	%r2635, 0;

$L__BB0_372:
	not.b32 	%r1316, %r2635;
	add.s32 	%r1317, %r239, %r1316;
	add.s32 	%r1318, %r2635, %r11;
	cvt.s64.s32 	%rd589, %r1318;
	add.s64 	%rd590, %rd1, %rd589;
	ld.local.u8 	%rs240, [%rd590];
	cvt.s64.s32 	%rd591, %r1317;
	add.s64 	%rd592, %rd1, %rd591;
	ld.local.u8 	%rs241, [%rd592];
	st.local.u8 	[%rd590], %rs241;
	st.local.u8 	[%rd592], %rs240;
	ld.local.u8 	%rs242, [%rd590+1];
	ld.local.u8 	%rs243, [%rd592+-1];
	st.local.u8 	[%rd590+1], %rs243;
	st.local.u8 	[%rd592+-1], %rs242;
	ld.local.u8 	%rs244, [%rd590+2];
	ld.local.u8 	%rs245, [%rd592+-2];
	st.local.u8 	[%rd590+2], %rs245;
	st.local.u8 	[%rd592+-2], %rs244;
	ld.local.u8 	%rs246, [%rd590+3];
	ld.local.u8 	%rs247, [%rd592+-3];
	st.local.u8 	[%rd590+3], %rs247;
	st.local.u8 	[%rd592+-3], %rs246;
	add.s32 	%r2635, %r2635, 4;
	add.s32 	%r2634, %r2634, -4;
	setp.ne.s32 	%p335, %r2634, 0;
	@%p335 bra 	$L__BB0_372;

$L__BB0_373:
	setp.eq.s32 	%p336, %r254, 0;
	mov.u32 	%r2673, %r239;
	@%p336 bra 	$L__BB0_445;

	not.b32 	%r1319, %r2635;
	add.s32 	%r1320, %r239, %r1319;
	add.s32 	%r1321, %r2635, %r11;
	cvt.s64.s32 	%rd593, %r1321;
	add.s64 	%rd48, %rd1, %rd593;
	ld.local.u8 	%rs248, [%rd48];
	cvt.s64.s32 	%rd594, %r1320;
	add.s64 	%rd49, %rd1, %rd594;
	ld.local.u8 	%rs249, [%rd49];
	st.local.u8 	[%rd48], %rs249;
	st.local.u8 	[%rd49], %rs248;
	setp.eq.s32 	%p337, %r254, 1;
	mov.u32 	%r2673, %r239;
	@%p337 bra 	$L__BB0_445;

	ld.local.u8 	%rs250, [%rd48+1];
	ld.local.u8 	%rs251, [%rd49+-1];
	st.local.u8 	[%rd48+1], %rs251;
	st.local.u8 	[%rd49+-1], %rs250;
	setp.eq.s32 	%p338, %r254, 2;
	mov.u32 	%r2673, %r239;
	@%p338 bra 	$L__BB0_445;

	ld.local.u8 	%rs252, [%rd48+2];
	ld.local.u8 	%rs253, [%rd49+-2];
	st.local.u8 	[%rd48+2], %rs253;
	st.local.u8 	[%rd49+-2], %rs252;
	mov.u32 	%r2673, %r239;

$L__BB0_445:
	add.s32 	%r2557, %r2557, 1;
	shl.b64 	%rd684, %rd15, 7;
	add.s64 	%rd685, %rd402, %rd684;
	mul.wide.u32 	%rd686, %r2557, 4;
	add.s64 	%rd687, %rd685, %rd686;
	ld.const.u32 	%r2556, [%rd687];
	setp.ne.s32 	%p481, %r2556, 0;
	@%p481 bra 	$L__BB0_9;

$L__BB0_446:
	st.local.u32 	[%rd1+256], %r2673;
	mov.u32 	%r2678, 0;
	mov.u64 	%rd4633, 7640891576956012808;
	mov.u64 	%rd4632, -4942790177534073029;
	mov.u64 	%rd4631, 4354685564936845355;
	mov.u64 	%rd4630, -6534734903238641935;
	mov.u64 	%rd4629, 5840696475078001361;
	mov.u64 	%rd4628, -7276294671716946913;
	mov.u64 	%rd4627, 2270897969802886507;
	mov.u64 	%rd4626, 6620516959819538809;
	mov.u32 	%r2676, %r2678;
	bra.uni 	$L__BB0_447;

$L__BB0_489:
	add.s32 	%r2678, %r2678, 128;
	add.s64 	%rd4626, %rd4705, %rd4626;
	add.s64 	%rd4633, %rd4698, %rd4633;
	add.s64 	%rd4632, %rd4699, %rd4632;
	add.s64 	%rd4631, %rd4700, %rd4631;
	add.s64 	%rd4630, %rd4701, %rd4630;
	add.s64 	%rd4629, %rd4702, %rd4629;
	add.s64 	%rd4628, %rd4703, %rd4628;
	add.s64 	%rd4627, %rd4704, %rd4627;
	add.s32 	%r2676, %r2676, 32;

$L__BB0_447:
	add.s32 	%r2549, %r2673, -128;
	mul.wide.s32 	%rd696, %r2676, 4;
	add.s64 	%rd697, %rd1, %rd696;
	ld.local.u32 	%r364, [%rd697];
	ld.local.u32 	%r365, [%rd697+4];
	ld.local.u32 	%r366, [%rd697+8];
	ld.local.u32 	%r367, [%rd697+12];
	ld.local.u32 	%r368, [%rd697+16];
	ld.local.u32 	%r369, [%rd697+20];
	ld.local.u32 	%r370, [%rd697+24];
	ld.local.u32 	%r371, [%rd697+28];
	ld.local.u32 	%r372, [%rd697+32];
	ld.local.u32 	%r373, [%rd697+36];
	ld.local.u32 	%r374, [%rd697+40];
	ld.local.u32 	%r375, [%rd697+44];
	ld.local.u32 	%r376, [%rd697+48];
	ld.local.u32 	%r377, [%rd697+52];
	ld.local.u32 	%r378, [%rd697+56];
	ld.local.u32 	%r379, [%rd697+60];
	ld.local.u32 	%r380, [%rd697+64];
	ld.local.u32 	%r381, [%rd697+68];
	ld.local.u32 	%r382, [%rd697+72];
	ld.local.u32 	%r383, [%rd697+76];
	ld.local.u32 	%r384, [%rd697+80];
	ld.local.u32 	%r385, [%rd697+84];
	ld.local.u32 	%r386, [%rd697+88];
	ld.local.u32 	%r387, [%rd697+92];
	ld.local.u32 	%r388, [%rd697+96];
	ld.local.u32 	%r389, [%rd697+100];
	ld.local.u32 	%r390, [%rd697+104];
	ld.local.u32 	%r391, [%rd697+108];
	ld.local.u32 	%r392, [%rd697+112];
	ld.local.u32 	%r393, [%rd697+116];
	ld.local.u32 	%r394, [%rd697+120];
	ld.local.u32 	%r395, [%rd697+124];
	setp.lt.s32 	%p482, %r2678, %r2549;
	@%p482 bra 	$L__BB0_487;
	bra.uni 	$L__BB0_448;

$L__BB0_487:
	// begin inline asm
	prmt.b32 %r2484, %r364, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2486, %r365, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4706, {%r2486, %r2484};
	// begin inline asm
	prmt.b32 %r2488, %r366, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2490, %r367, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4707, {%r2490, %r2488};
	// begin inline asm
	prmt.b32 %r2492, %r368, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2494, %r369, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4708, {%r2494, %r2492};
	// begin inline asm
	prmt.b32 %r2496, %r370, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2498, %r371, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4709, {%r2498, %r2496};
	// begin inline asm
	prmt.b32 %r2500, %r372, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2502, %r373, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4710, {%r2502, %r2500};
	// begin inline asm
	prmt.b32 %r2504, %r374, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2506, %r375, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4711, {%r2506, %r2504};
	// begin inline asm
	prmt.b32 %r2508, %r376, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2510, %r377, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4712, {%r2510, %r2508};
	// begin inline asm
	prmt.b32 %r2512, %r378, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2514, %r379, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4713, {%r2514, %r2512};
	// begin inline asm
	prmt.b32 %r2516, %r380, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2518, %r381, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4697, {%r2518, %r2516};
	// begin inline asm
	prmt.b32 %r2520, %r382, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2522, %r383, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4696, {%r2522, %r2520};
	// begin inline asm
	prmt.b32 %r2524, %r384, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2526, %r385, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4695, {%r2526, %r2524};
	// begin inline asm
	prmt.b32 %r2528, %r386, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2530, %r387, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4694, {%r2530, %r2528};
	// begin inline asm
	prmt.b32 %r2532, %r388, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2534, %r389, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4693, {%r2534, %r2532};
	// begin inline asm
	prmt.b32 %r2536, %r390, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2538, %r391, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4692, {%r2538, %r2536};
	// begin inline asm
	prmt.b32 %r2540, %r392, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2542, %r393, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4691, {%r2542, %r2540};
	// begin inline asm
	prmt.b32 %r2544, %r394, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2546, %r395, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4690, {%r2546, %r2544};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 46;
	shr.b64 	%rhs, %rd4629, 18;
	add.u64 	%rd3612, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 50;
	shr.b64 	%rhs, %rd4629, 14;
	add.u64 	%rd3613, %lhs, %rhs;
	}
	xor.b64  	%rd3614, %rd3613, %rd3612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 23;
	shr.b64 	%rhs, %rd4629, 41;
	add.u64 	%rd3615, %lhs, %rhs;
	}
	xor.b64  	%rd3616, %rd3614, %rd3615;
	xor.b64  	%rd3617, %rd4628, %rd4627;
	and.b64  	%rd3618, %rd4629, %rd3617;
	xor.b64  	%rd3619, %rd3618, %rd4627;
	add.s64 	%rd3620, %rd4626, %rd3619;
	add.s64 	%rd3621, %rd3620, %rd3616;
	add.s64 	%rd3622, %rd3621, %rd4706;
	add.s64 	%rd3623, %rd3622, 4794697086780616226;
	add.s64 	%rd3624, %rd3623, %rd4630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 30;
	shr.b64 	%rhs, %rd4633, 34;
	add.u64 	%rd3625, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 36;
	shr.b64 	%rhs, %rd4633, 28;
	add.u64 	%rd3626, %lhs, %rhs;
	}
	xor.b64  	%rd3627, %rd3626, %rd3625;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 25;
	shr.b64 	%rhs, %rd4633, 39;
	add.u64 	%rd3628, %lhs, %rhs;
	}
	xor.b64  	%rd3629, %rd3627, %rd3628;
	xor.b64  	%rd3630, %rd4633, %rd4632;
	and.b64  	%rd3631, %rd3630, %rd4631;
	and.b64  	%rd3632, %rd4633, %rd4632;
	or.b64  	%rd3633, %rd3631, %rd3632;
	add.s64 	%rd3634, %rd3633, %rd3629;
	add.s64 	%rd3635, %rd3634, %rd3623;
	add.s64 	%rd3636, %rd4627, %rd4707;
	xor.b64  	%rd3637, %rd4629, %rd4628;
	and.b64  	%rd3638, %rd3624, %rd3637;
	xor.b64  	%rd3639, %rd3638, %rd4628;
	add.s64 	%rd3640, %rd3636, %rd3639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 50;
	shr.b64 	%rhs, %rd3624, 14;
	add.u64 	%rd3641, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 46;
	shr.b64 	%rhs, %rd3624, 18;
	add.u64 	%rd3642, %lhs, %rhs;
	}
	xor.b64  	%rd3643, %rd3641, %rd3642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3624, 23;
	shr.b64 	%rhs, %rd3624, 41;
	add.u64 	%rd3644, %lhs, %rhs;
	}
	xor.b64  	%rd3645, %rd3643, %rd3644;
	add.s64 	%rd3646, %rd3640, %rd3645;
	add.s64 	%rd3647, %rd3646, 8158064640168781261;
	add.s64 	%rd3648, %rd3647, %rd4631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 36;
	shr.b64 	%rhs, %rd3635, 28;
	add.u64 	%rd3649, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 30;
	shr.b64 	%rhs, %rd3635, 34;
	add.u64 	%rd3650, %lhs, %rhs;
	}
	xor.b64  	%rd3651, %rd3649, %rd3650;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3635, 25;
	shr.b64 	%rhs, %rd3635, 39;
	add.u64 	%rd3652, %lhs, %rhs;
	}
	xor.b64  	%rd3653, %rd3651, %rd3652;
	and.b64  	%rd3654, %rd3635, %rd4633;
	xor.b64  	%rd3655, %rd3635, %rd4633;
	and.b64  	%rd3656, %rd3655, %rd4632;
	or.b64  	%rd3657, %rd3656, %rd3654;
	add.s64 	%rd3658, %rd3657, %rd3653;
	add.s64 	%rd3659, %rd3658, %rd3647;
	add.s64 	%rd3660, %rd4628, %rd4708;
	xor.b64  	%rd3661, %rd3624, %rd4629;
	and.b64  	%rd3662, %rd3648, %rd3661;
	xor.b64  	%rd3663, %rd3662, %rd4629;
	add.s64 	%rd3664, %rd3660, %rd3663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 50;
	shr.b64 	%rhs, %rd3648, 14;
	add.u64 	%rd3665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 46;
	shr.b64 	%rhs, %rd3648, 18;
	add.u64 	%rd3666, %lhs, %rhs;
	}
	xor.b64  	%rd3667, %rd3665, %rd3666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3648, 23;
	shr.b64 	%rhs, %rd3648, 41;
	add.u64 	%rd3668, %lhs, %rhs;
	}
	xor.b64  	%rd3669, %rd3667, %rd3668;
	add.s64 	%rd3670, %rd3664, %rd3669;
	add.s64 	%rd3671, %rd3670, -5349999486874862801;
	add.s64 	%rd3672, %rd3671, %rd4632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 36;
	shr.b64 	%rhs, %rd3659, 28;
	add.u64 	%rd3673, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 30;
	shr.b64 	%rhs, %rd3659, 34;
	add.u64 	%rd3674, %lhs, %rhs;
	}
	xor.b64  	%rd3675, %rd3673, %rd3674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3659, 25;
	shr.b64 	%rhs, %rd3659, 39;
	add.u64 	%rd3676, %lhs, %rhs;
	}
	xor.b64  	%rd3677, %rd3675, %rd3676;
	and.b64  	%rd3678, %rd3659, %rd3635;
	xor.b64  	%rd3679, %rd3659, %rd3635;
	and.b64  	%rd3680, %rd3679, %rd4633;
	or.b64  	%rd3681, %rd3680, %rd3678;
	add.s64 	%rd3682, %rd3681, %rd3677;
	add.s64 	%rd3683, %rd3682, %rd3671;
	add.s64 	%rd3684, %rd4629, %rd4709;
	xor.b64  	%rd3685, %rd3648, %rd3624;
	and.b64  	%rd3686, %rd3672, %rd3685;
	xor.b64  	%rd3687, %rd3686, %rd3624;
	add.s64 	%rd3688, %rd3684, %rd3687;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 50;
	shr.b64 	%rhs, %rd3672, 14;
	add.u64 	%rd3689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 46;
	shr.b64 	%rhs, %rd3672, 18;
	add.u64 	%rd3690, %lhs, %rhs;
	}
	xor.b64  	%rd3691, %rd3689, %rd3690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3672, 23;
	shr.b64 	%rhs, %rd3672, 41;
	add.u64 	%rd3692, %lhs, %rhs;
	}
	xor.b64  	%rd3693, %rd3691, %rd3692;
	add.s64 	%rd3694, %rd3688, %rd3693;
	add.s64 	%rd3695, %rd3694, -1606136188198331460;
	add.s64 	%rd3696, %rd3695, %rd4633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 36;
	shr.b64 	%rhs, %rd3683, 28;
	add.u64 	%rd3697, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 30;
	shr.b64 	%rhs, %rd3683, 34;
	add.u64 	%rd3698, %lhs, %rhs;
	}
	xor.b64  	%rd3699, %rd3697, %rd3698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3683, 25;
	shr.b64 	%rhs, %rd3683, 39;
	add.u64 	%rd3700, %lhs, %rhs;
	}
	xor.b64  	%rd3701, %rd3699, %rd3700;
	and.b64  	%rd3702, %rd3683, %rd3659;
	xor.b64  	%rd3703, %rd3683, %rd3659;
	and.b64  	%rd3704, %rd3703, %rd3635;
	or.b64  	%rd3705, %rd3704, %rd3702;
	add.s64 	%rd3706, %rd3705, %rd3701;
	add.s64 	%rd3707, %rd3706, %rd3695;
	add.s64 	%rd3708, %rd3624, %rd4710;
	xor.b64  	%rd3709, %rd3672, %rd3648;
	and.b64  	%rd3710, %rd3696, %rd3709;
	xor.b64  	%rd3711, %rd3710, %rd3648;
	add.s64 	%rd3712, %rd3708, %rd3711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 50;
	shr.b64 	%rhs, %rd3696, 14;
	add.u64 	%rd3713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 46;
	shr.b64 	%rhs, %rd3696, 18;
	add.u64 	%rd3714, %lhs, %rhs;
	}
	xor.b64  	%rd3715, %rd3713, %rd3714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3696, 23;
	shr.b64 	%rhs, %rd3696, 41;
	add.u64 	%rd3716, %lhs, %rhs;
	}
	xor.b64  	%rd3717, %rd3715, %rd3716;
	add.s64 	%rd3718, %rd3712, %rd3717;
	add.s64 	%rd3719, %rd3718, 4131703408338449720;
	add.s64 	%rd3720, %rd3719, %rd3635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 36;
	shr.b64 	%rhs, %rd3707, 28;
	add.u64 	%rd3721, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 30;
	shr.b64 	%rhs, %rd3707, 34;
	add.u64 	%rd3722, %lhs, %rhs;
	}
	xor.b64  	%rd3723, %rd3721, %rd3722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3707, 25;
	shr.b64 	%rhs, %rd3707, 39;
	add.u64 	%rd3724, %lhs, %rhs;
	}
	xor.b64  	%rd3725, %rd3723, %rd3724;
	and.b64  	%rd3726, %rd3707, %rd3683;
	xor.b64  	%rd3727, %rd3707, %rd3683;
	and.b64  	%rd3728, %rd3727, %rd3659;
	or.b64  	%rd3729, %rd3728, %rd3726;
	add.s64 	%rd3730, %rd3729, %rd3725;
	add.s64 	%rd3731, %rd3730, %rd3719;
	add.s64 	%rd3732, %rd3648, %rd4711;
	xor.b64  	%rd3733, %rd3696, %rd3672;
	and.b64  	%rd3734, %rd3720, %rd3733;
	xor.b64  	%rd3735, %rd3734, %rd3672;
	add.s64 	%rd3736, %rd3732, %rd3735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 50;
	shr.b64 	%rhs, %rd3720, 14;
	add.u64 	%rd3737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 46;
	shr.b64 	%rhs, %rd3720, 18;
	add.u64 	%rd3738, %lhs, %rhs;
	}
	xor.b64  	%rd3739, %rd3737, %rd3738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3720, 23;
	shr.b64 	%rhs, %rd3720, 41;
	add.u64 	%rd3740, %lhs, %rhs;
	}
	xor.b64  	%rd3741, %rd3739, %rd3740;
	add.s64 	%rd3742, %rd3736, %rd3741;
	add.s64 	%rd3743, %rd3742, 6480981068601479193;
	add.s64 	%rd3744, %rd3743, %rd3659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 36;
	shr.b64 	%rhs, %rd3731, 28;
	add.u64 	%rd3745, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 30;
	shr.b64 	%rhs, %rd3731, 34;
	add.u64 	%rd3746, %lhs, %rhs;
	}
	xor.b64  	%rd3747, %rd3745, %rd3746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3731, 25;
	shr.b64 	%rhs, %rd3731, 39;
	add.u64 	%rd3748, %lhs, %rhs;
	}
	xor.b64  	%rd3749, %rd3747, %rd3748;
	and.b64  	%rd3750, %rd3731, %rd3707;
	xor.b64  	%rd3751, %rd3731, %rd3707;
	and.b64  	%rd3752, %rd3751, %rd3683;
	or.b64  	%rd3753, %rd3752, %rd3750;
	add.s64 	%rd3754, %rd3753, %rd3749;
	add.s64 	%rd3755, %rd3754, %rd3743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 50;
	shr.b64 	%rhs, %rd3744, 14;
	add.u64 	%rd3756, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 46;
	shr.b64 	%rhs, %rd3744, 18;
	add.u64 	%rd3757, %lhs, %rhs;
	}
	xor.b64  	%rd3758, %rd3756, %rd3757;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3744, 23;
	shr.b64 	%rhs, %rd3744, 41;
	add.u64 	%rd3759, %lhs, %rhs;
	}
	xor.b64  	%rd3760, %rd3758, %rd3759;
	xor.b64  	%rd3761, %rd3720, %rd3696;
	and.b64  	%rd3762, %rd3744, %rd3761;
	xor.b64  	%rd3763, %rd3762, %rd3696;
	add.s64 	%rd3764, %rd4712, %rd3672;
	add.s64 	%rd3765, %rd3764, %rd3763;
	add.s64 	%rd3766, %rd3765, %rd3760;
	add.s64 	%rd3767, %rd3766, -7908458776815382629;
	add.s64 	%rd3768, %rd3767, %rd3683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 36;
	shr.b64 	%rhs, %rd3755, 28;
	add.u64 	%rd3769, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 30;
	shr.b64 	%rhs, %rd3755, 34;
	add.u64 	%rd3770, %lhs, %rhs;
	}
	xor.b64  	%rd3771, %rd3769, %rd3770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3755, 25;
	shr.b64 	%rhs, %rd3755, 39;
	add.u64 	%rd3772, %lhs, %rhs;
	}
	xor.b64  	%rd3773, %rd3771, %rd3772;
	and.b64  	%rd3774, %rd3755, %rd3731;
	xor.b64  	%rd3775, %rd3755, %rd3731;
	and.b64  	%rd3776, %rd3775, %rd3707;
	or.b64  	%rd3777, %rd3776, %rd3774;
	add.s64 	%rd3778, %rd3777, %rd3773;
	add.s64 	%rd3779, %rd3778, %rd3767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 50;
	shr.b64 	%rhs, %rd3768, 14;
	add.u64 	%rd3780, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 46;
	shr.b64 	%rhs, %rd3768, 18;
	add.u64 	%rd3781, %lhs, %rhs;
	}
	xor.b64  	%rd3782, %rd3780, %rd3781;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3768, 23;
	shr.b64 	%rhs, %rd3768, 41;
	add.u64 	%rd3783, %lhs, %rhs;
	}
	xor.b64  	%rd3784, %rd3782, %rd3783;
	xor.b64  	%rd3785, %rd3744, %rd3720;
	and.b64  	%rd3786, %rd3768, %rd3785;
	xor.b64  	%rd3787, %rd3786, %rd3720;
	add.s64 	%rd3788, %rd4713, %rd3696;
	add.s64 	%rd3789, %rd3788, %rd3787;
	add.s64 	%rd3790, %rd3789, %rd3784;
	add.s64 	%rd3791, %rd3790, -6116909921290321640;
	add.s64 	%rd3792, %rd3791, %rd3707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 36;
	shr.b64 	%rhs, %rd3779, 28;
	add.u64 	%rd3793, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 30;
	shr.b64 	%rhs, %rd3779, 34;
	add.u64 	%rd3794, %lhs, %rhs;
	}
	xor.b64  	%rd3795, %rd3793, %rd3794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3779, 25;
	shr.b64 	%rhs, %rd3779, 39;
	add.u64 	%rd3796, %lhs, %rhs;
	}
	xor.b64  	%rd3797, %rd3795, %rd3796;
	and.b64  	%rd3798, %rd3779, %rd3755;
	xor.b64  	%rd3799, %rd3779, %rd3755;
	and.b64  	%rd3800, %rd3799, %rd3731;
	or.b64  	%rd3801, %rd3800, %rd3798;
	add.s64 	%rd3802, %rd3801, %rd3797;
	add.s64 	%rd3803, %rd3802, %rd3791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 50;
	shr.b64 	%rhs, %rd3792, 14;
	add.u64 	%rd3804, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 46;
	shr.b64 	%rhs, %rd3792, 18;
	add.u64 	%rd3805, %lhs, %rhs;
	}
	xor.b64  	%rd3806, %rd3804, %rd3805;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3792, 23;
	shr.b64 	%rhs, %rd3792, 41;
	add.u64 	%rd3807, %lhs, %rhs;
	}
	xor.b64  	%rd3808, %rd3806, %rd3807;
	xor.b64  	%rd3809, %rd3768, %rd3744;
	and.b64  	%rd3810, %rd3792, %rd3809;
	xor.b64  	%rd3811, %rd3810, %rd3744;
	add.s64 	%rd3812, %rd4697, %rd3720;
	add.s64 	%rd3813, %rd3812, %rd3811;
	add.s64 	%rd3814, %rd3813, %rd3808;
	add.s64 	%rd3815, %rd3814, -2880145864133508542;
	add.s64 	%rd3816, %rd3815, %rd3731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 36;
	shr.b64 	%rhs, %rd3803, 28;
	add.u64 	%rd3817, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 30;
	shr.b64 	%rhs, %rd3803, 34;
	add.u64 	%rd3818, %lhs, %rhs;
	}
	xor.b64  	%rd3819, %rd3817, %rd3818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3803, 25;
	shr.b64 	%rhs, %rd3803, 39;
	add.u64 	%rd3820, %lhs, %rhs;
	}
	xor.b64  	%rd3821, %rd3819, %rd3820;
	and.b64  	%rd3822, %rd3803, %rd3779;
	xor.b64  	%rd3823, %rd3803, %rd3779;
	and.b64  	%rd3824, %rd3823, %rd3755;
	or.b64  	%rd3825, %rd3824, %rd3822;
	add.s64 	%rd3826, %rd3825, %rd3821;
	add.s64 	%rd3827, %rd3826, %rd3815;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 50;
	shr.b64 	%rhs, %rd3816, 14;
	add.u64 	%rd3828, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 46;
	shr.b64 	%rhs, %rd3816, 18;
	add.u64 	%rd3829, %lhs, %rhs;
	}
	xor.b64  	%rd3830, %rd3828, %rd3829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3816, 23;
	shr.b64 	%rhs, %rd3816, 41;
	add.u64 	%rd3831, %lhs, %rhs;
	}
	xor.b64  	%rd3832, %rd3830, %rd3831;
	xor.b64  	%rd3833, %rd3792, %rd3768;
	and.b64  	%rd3834, %rd3816, %rd3833;
	xor.b64  	%rd3835, %rd3834, %rd3768;
	add.s64 	%rd3836, %rd4696, %rd3744;
	add.s64 	%rd3837, %rd3836, %rd3835;
	add.s64 	%rd3838, %rd3837, %rd3832;
	add.s64 	%rd3839, %rd3838, 1334009975649890238;
	add.s64 	%rd3840, %rd3839, %rd3755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3827, 36;
	shr.b64 	%rhs, %rd3827, 28;
	add.u64 	%rd3841, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3827, 30;
	shr.b64 	%rhs, %rd3827, 34;
	add.u64 	%rd3842, %lhs, %rhs;
	}
	xor.b64  	%rd3843, %rd3841, %rd3842;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3827, 25;
	shr.b64 	%rhs, %rd3827, 39;
	add.u64 	%rd3844, %lhs, %rhs;
	}
	xor.b64  	%rd3845, %rd3843, %rd3844;
	and.b64  	%rd3846, %rd3827, %rd3803;
	xor.b64  	%rd3847, %rd3827, %rd3803;
	and.b64  	%rd3848, %rd3847, %rd3779;
	or.b64  	%rd3849, %rd3848, %rd3846;
	add.s64 	%rd3850, %rd3849, %rd3845;
	add.s64 	%rd3851, %rd3850, %rd3839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3840, 50;
	shr.b64 	%rhs, %rd3840, 14;
	add.u64 	%rd3852, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3840, 46;
	shr.b64 	%rhs, %rd3840, 18;
	add.u64 	%rd3853, %lhs, %rhs;
	}
	xor.b64  	%rd3854, %rd3852, %rd3853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3840, 23;
	shr.b64 	%rhs, %rd3840, 41;
	add.u64 	%rd3855, %lhs, %rhs;
	}
	xor.b64  	%rd3856, %rd3854, %rd3855;
	xor.b64  	%rd3857, %rd3816, %rd3792;
	and.b64  	%rd3858, %rd3840, %rd3857;
	xor.b64  	%rd3859, %rd3858, %rd3792;
	add.s64 	%rd3860, %rd4695, %rd3768;
	add.s64 	%rd3861, %rd3860, %rd3859;
	add.s64 	%rd3862, %rd3861, %rd3856;
	add.s64 	%rd3863, %rd3862, 2608012711638119052;
	add.s64 	%rd3864, %rd3863, %rd3779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3851, 36;
	shr.b64 	%rhs, %rd3851, 28;
	add.u64 	%rd3865, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3851, 30;
	shr.b64 	%rhs, %rd3851, 34;
	add.u64 	%rd3866, %lhs, %rhs;
	}
	xor.b64  	%rd3867, %rd3865, %rd3866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3851, 25;
	shr.b64 	%rhs, %rd3851, 39;
	add.u64 	%rd3868, %lhs, %rhs;
	}
	xor.b64  	%rd3869, %rd3867, %rd3868;
	and.b64  	%rd3870, %rd3851, %rd3827;
	xor.b64  	%rd3871, %rd3851, %rd3827;
	and.b64  	%rd3872, %rd3871, %rd3803;
	or.b64  	%rd3873, %rd3872, %rd3870;
	add.s64 	%rd3874, %rd3873, %rd3869;
	add.s64 	%rd3875, %rd3874, %rd3863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3864, 50;
	shr.b64 	%rhs, %rd3864, 14;
	add.u64 	%rd3876, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3864, 46;
	shr.b64 	%rhs, %rd3864, 18;
	add.u64 	%rd3877, %lhs, %rhs;
	}
	xor.b64  	%rd3878, %rd3876, %rd3877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3864, 23;
	shr.b64 	%rhs, %rd3864, 41;
	add.u64 	%rd3879, %lhs, %rhs;
	}
	xor.b64  	%rd3880, %rd3878, %rd3879;
	xor.b64  	%rd3881, %rd3840, %rd3816;
	and.b64  	%rd3882, %rd3864, %rd3881;
	xor.b64  	%rd3883, %rd3882, %rd3816;
	add.s64 	%rd3884, %rd4694, %rd3792;
	add.s64 	%rd3885, %rd3884, %rd3883;
	add.s64 	%rd3886, %rd3885, %rd3880;
	add.s64 	%rd3887, %rd3886, 6128411473006802146;
	add.s64 	%rd3888, %rd3887, %rd3803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 36;
	shr.b64 	%rhs, %rd3875, 28;
	add.u64 	%rd3889, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 30;
	shr.b64 	%rhs, %rd3875, 34;
	add.u64 	%rd3890, %lhs, %rhs;
	}
	xor.b64  	%rd3891, %rd3889, %rd3890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3875, 25;
	shr.b64 	%rhs, %rd3875, 39;
	add.u64 	%rd3892, %lhs, %rhs;
	}
	xor.b64  	%rd3893, %rd3891, %rd3892;
	and.b64  	%rd3894, %rd3875, %rd3851;
	xor.b64  	%rd3895, %rd3875, %rd3851;
	and.b64  	%rd3896, %rd3895, %rd3827;
	or.b64  	%rd3897, %rd3896, %rd3894;
	add.s64 	%rd3898, %rd3897, %rd3893;
	add.s64 	%rd3899, %rd3898, %rd3887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 50;
	shr.b64 	%rhs, %rd3888, 14;
	add.u64 	%rd3900, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 46;
	shr.b64 	%rhs, %rd3888, 18;
	add.u64 	%rd3901, %lhs, %rhs;
	}
	xor.b64  	%rd3902, %rd3900, %rd3901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3888, 23;
	shr.b64 	%rhs, %rd3888, 41;
	add.u64 	%rd3903, %lhs, %rhs;
	}
	xor.b64  	%rd3904, %rd3902, %rd3903;
	xor.b64  	%rd3905, %rd3864, %rd3840;
	and.b64  	%rd3906, %rd3888, %rd3905;
	xor.b64  	%rd3907, %rd3906, %rd3840;
	add.s64 	%rd3908, %rd4693, %rd3816;
	add.s64 	%rd3909, %rd3908, %rd3907;
	add.s64 	%rd3910, %rd3909, %rd3904;
	add.s64 	%rd3911, %rd3910, 8268148722764581231;
	add.s64 	%rd4705, %rd3911, %rd3827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3899, 36;
	shr.b64 	%rhs, %rd3899, 28;
	add.u64 	%rd3912, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3899, 30;
	shr.b64 	%rhs, %rd3899, 34;
	add.u64 	%rd3913, %lhs, %rhs;
	}
	xor.b64  	%rd3914, %rd3912, %rd3913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3899, 25;
	shr.b64 	%rhs, %rd3899, 39;
	add.u64 	%rd3915, %lhs, %rhs;
	}
	xor.b64  	%rd3916, %rd3914, %rd3915;
	and.b64  	%rd3917, %rd3899, %rd3875;
	xor.b64  	%rd3918, %rd3899, %rd3875;
	and.b64  	%rd3919, %rd3918, %rd3851;
	or.b64  	%rd3920, %rd3919, %rd3917;
	add.s64 	%rd3921, %rd3920, %rd3916;
	add.s64 	%rd4701, %rd3921, %rd3911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 50;
	shr.b64 	%rhs, %rd4705, 14;
	add.u64 	%rd3922, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 46;
	shr.b64 	%rhs, %rd4705, 18;
	add.u64 	%rd3923, %lhs, %rhs;
	}
	xor.b64  	%rd3924, %rd3922, %rd3923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 23;
	shr.b64 	%rhs, %rd4705, 41;
	add.u64 	%rd3925, %lhs, %rhs;
	}
	xor.b64  	%rd3926, %rd3924, %rd3925;
	xor.b64  	%rd3927, %rd3888, %rd3864;
	and.b64  	%rd3928, %rd4705, %rd3927;
	xor.b64  	%rd3929, %rd3928, %rd3864;
	add.s64 	%rd3930, %rd4692, %rd3840;
	add.s64 	%rd3931, %rd3930, %rd3929;
	add.s64 	%rd3932, %rd3931, %rd3926;
	add.s64 	%rd3933, %rd3932, -9160688886553864527;
	add.s64 	%rd4704, %rd3933, %rd3851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 36;
	shr.b64 	%rhs, %rd4701, 28;
	add.u64 	%rd3934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 30;
	shr.b64 	%rhs, %rd4701, 34;
	add.u64 	%rd3935, %lhs, %rhs;
	}
	xor.b64  	%rd3936, %rd3934, %rd3935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 25;
	shr.b64 	%rhs, %rd4701, 39;
	add.u64 	%rd3937, %lhs, %rhs;
	}
	xor.b64  	%rd3938, %rd3936, %rd3937;
	and.b64  	%rd3939, %rd4701, %rd3899;
	xor.b64  	%rd3940, %rd4701, %rd3899;
	and.b64  	%rd3941, %rd3940, %rd3875;
	or.b64  	%rd3942, %rd3941, %rd3939;
	add.s64 	%rd3943, %rd3942, %rd3938;
	add.s64 	%rd4700, %rd3943, %rd3933;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 50;
	shr.b64 	%rhs, %rd4704, 14;
	add.u64 	%rd3944, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 46;
	shr.b64 	%rhs, %rd4704, 18;
	add.u64 	%rd3945, %lhs, %rhs;
	}
	xor.b64  	%rd3946, %rd3944, %rd3945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 23;
	shr.b64 	%rhs, %rd4704, 41;
	add.u64 	%rd3947, %lhs, %rhs;
	}
	xor.b64  	%rd3948, %rd3946, %rd3947;
	xor.b64  	%rd3949, %rd4705, %rd3888;
	and.b64  	%rd3950, %rd4704, %rd3949;
	xor.b64  	%rd3951, %rd3950, %rd3888;
	add.s64 	%rd3952, %rd4691, %rd3864;
	add.s64 	%rd3953, %rd3952, %rd3951;
	add.s64 	%rd3954, %rd3953, %rd3948;
	add.s64 	%rd3955, %rd3954, -7215885187991268811;
	add.s64 	%rd4703, %rd3955, %rd3875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 36;
	shr.b64 	%rhs, %rd4700, 28;
	add.u64 	%rd3956, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 30;
	shr.b64 	%rhs, %rd4700, 34;
	add.u64 	%rd3957, %lhs, %rhs;
	}
	xor.b64  	%rd3958, %rd3956, %rd3957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 25;
	shr.b64 	%rhs, %rd4700, 39;
	add.u64 	%rd3959, %lhs, %rhs;
	}
	xor.b64  	%rd3960, %rd3958, %rd3959;
	and.b64  	%rd3961, %rd4700, %rd4701;
	xor.b64  	%rd3962, %rd4700, %rd4701;
	and.b64  	%rd3963, %rd3962, %rd3899;
	or.b64  	%rd3964, %rd3963, %rd3961;
	add.s64 	%rd3965, %rd3964, %rd3960;
	add.s64 	%rd4699, %rd3965, %rd3955;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 50;
	shr.b64 	%rhs, %rd4703, 14;
	add.u64 	%rd3966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 46;
	shr.b64 	%rhs, %rd4703, 18;
	add.u64 	%rd3967, %lhs, %rhs;
	}
	xor.b64  	%rd3968, %rd3966, %rd3967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 23;
	shr.b64 	%rhs, %rd4703, 41;
	add.u64 	%rd3969, %lhs, %rhs;
	}
	xor.b64  	%rd3970, %rd3968, %rd3969;
	xor.b64  	%rd3971, %rd4704, %rd4705;
	and.b64  	%rd3972, %rd4703, %rd3971;
	xor.b64  	%rd3973, %rd3972, %rd4705;
	add.s64 	%rd3974, %rd4690, %rd3888;
	add.s64 	%rd3975, %rd3974, %rd3973;
	add.s64 	%rd3976, %rd3975, %rd3970;
	add.s64 	%rd3977, %rd3976, -4495734319001033068;
	add.s64 	%rd4702, %rd3977, %rd3899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 36;
	shr.b64 	%rhs, %rd4699, 28;
	add.u64 	%rd3978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 30;
	shr.b64 	%rhs, %rd4699, 34;
	add.u64 	%rd3979, %lhs, %rhs;
	}
	xor.b64  	%rd3980, %rd3978, %rd3979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 25;
	shr.b64 	%rhs, %rd4699, 39;
	add.u64 	%rd3981, %lhs, %rhs;
	}
	xor.b64  	%rd3982, %rd3980, %rd3981;
	and.b64  	%rd3983, %rd4699, %rd4700;
	xor.b64  	%rd3984, %rd4699, %rd4700;
	and.b64  	%rd3985, %rd3984, %rd4701;
	or.b64  	%rd3986, %rd3985, %rd3983;
	add.s64 	%rd3987, %rd3986, %rd3982;
	add.s64 	%rd4698, %rd3987, %rd3977;
	mov.u32 	%r2748, 16;

$L__BB0_488:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4691, 3;
	shr.b64 	%rhs, %rd4691, 61;
	add.u64 	%rd3988, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4691, 45;
	shr.b64 	%rhs, %rd4691, 19;
	add.u64 	%rd3989, %lhs, %rhs;
	}
	xor.b64  	%rd3990, %rd3989, %rd3988;
	shr.u64 	%rd3991, %rd4691, 6;
	xor.b64  	%rd3992, %rd3990, %rd3991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4707, 56;
	shr.b64 	%rhs, %rd4707, 8;
	add.u64 	%rd3993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4707, 63;
	shr.b64 	%rhs, %rd4707, 1;
	add.u64 	%rd3994, %lhs, %rhs;
	}
	xor.b64  	%rd3995, %rd3994, %rd3993;
	shr.u64 	%rd3996, %rd4707, 7;
	xor.b64  	%rd3997, %rd3995, %rd3996;
	add.s64 	%rd3998, %rd3997, %rd4706;
	add.s64 	%rd3999, %rd3998, %rd4696;
	add.s64 	%rd4706, %rd3999, %rd3992;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4690, 3;
	shr.b64 	%rhs, %rd4690, 61;
	add.u64 	%rd4000, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4690, 45;
	shr.b64 	%rhs, %rd4690, 19;
	add.u64 	%rd4001, %lhs, %rhs;
	}
	xor.b64  	%rd4002, %rd4001, %rd4000;
	shr.u64 	%rd4003, %rd4690, 6;
	xor.b64  	%rd4004, %rd4002, %rd4003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 56;
	shr.b64 	%rhs, %rd4708, 8;
	add.u64 	%rd4005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 63;
	shr.b64 	%rhs, %rd4708, 1;
	add.u64 	%rd4006, %lhs, %rhs;
	}
	xor.b64  	%rd4007, %rd4006, %rd4005;
	shr.u64 	%rd4008, %rd4708, 7;
	xor.b64  	%rd4009, %rd4007, %rd4008;
	add.s64 	%rd4010, %rd4009, %rd4707;
	add.s64 	%rd4011, %rd4010, %rd4695;
	add.s64 	%rd4707, %rd4011, %rd4004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4706, 45;
	shr.b64 	%rhs, %rd4706, 19;
	add.u64 	%rd4012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4706, 3;
	shr.b64 	%rhs, %rd4706, 61;
	add.u64 	%rd4013, %lhs, %rhs;
	}
	xor.b64  	%rd4014, %rd4012, %rd4013;
	shr.u64 	%rd4015, %rd4706, 6;
	xor.b64  	%rd4016, %rd4014, %rd4015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4709, 56;
	shr.b64 	%rhs, %rd4709, 8;
	add.u64 	%rd4017, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4709, 63;
	shr.b64 	%rhs, %rd4709, 1;
	add.u64 	%rd4018, %lhs, %rhs;
	}
	xor.b64  	%rd4019, %rd4018, %rd4017;
	shr.u64 	%rd4020, %rd4709, 7;
	xor.b64  	%rd4021, %rd4019, %rd4020;
	add.s64 	%rd4022, %rd4021, %rd4708;
	add.s64 	%rd4023, %rd4022, %rd4694;
	add.s64 	%rd4708, %rd4023, %rd4016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4707, 45;
	shr.b64 	%rhs, %rd4707, 19;
	add.u64 	%rd4024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4707, 3;
	shr.b64 	%rhs, %rd4707, 61;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	xor.b64  	%rd4026, %rd4024, %rd4025;
	shr.u64 	%rd4027, %rd4707, 6;
	xor.b64  	%rd4028, %rd4026, %rd4027;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4710, 56;
	shr.b64 	%rhs, %rd4710, 8;
	add.u64 	%rd4029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4710, 63;
	shr.b64 	%rhs, %rd4710, 1;
	add.u64 	%rd4030, %lhs, %rhs;
	}
	xor.b64  	%rd4031, %rd4030, %rd4029;
	shr.u64 	%rd4032, %rd4710, 7;
	xor.b64  	%rd4033, %rd4031, %rd4032;
	add.s64 	%rd4034, %rd4033, %rd4709;
	add.s64 	%rd4035, %rd4034, %rd4693;
	add.s64 	%rd4709, %rd4035, %rd4028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 45;
	shr.b64 	%rhs, %rd4708, 19;
	add.u64 	%rd4036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4708, 3;
	shr.b64 	%rhs, %rd4708, 61;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	xor.b64  	%rd4038, %rd4036, %rd4037;
	shr.u64 	%rd4039, %rd4708, 6;
	xor.b64  	%rd4040, %rd4038, %rd4039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4711, 56;
	shr.b64 	%rhs, %rd4711, 8;
	add.u64 	%rd4041, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4711, 63;
	shr.b64 	%rhs, %rd4711, 1;
	add.u64 	%rd4042, %lhs, %rhs;
	}
	xor.b64  	%rd4043, %rd4042, %rd4041;
	shr.u64 	%rd4044, %rd4711, 7;
	xor.b64  	%rd4045, %rd4043, %rd4044;
	add.s64 	%rd4046, %rd4045, %rd4710;
	add.s64 	%rd4047, %rd4046, %rd4692;
	add.s64 	%rd4710, %rd4047, %rd4040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4709, 45;
	shr.b64 	%rhs, %rd4709, 19;
	add.u64 	%rd4048, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4709, 3;
	shr.b64 	%rhs, %rd4709, 61;
	add.u64 	%rd4049, %lhs, %rhs;
	}
	xor.b64  	%rd4050, %rd4048, %rd4049;
	shr.u64 	%rd4051, %rd4709, 6;
	xor.b64  	%rd4052, %rd4050, %rd4051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 56;
	shr.b64 	%rhs, %rd4712, 8;
	add.u64 	%rd4053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 63;
	shr.b64 	%rhs, %rd4712, 1;
	add.u64 	%rd4054, %lhs, %rhs;
	}
	xor.b64  	%rd4055, %rd4054, %rd4053;
	shr.u64 	%rd4056, %rd4712, 7;
	xor.b64  	%rd4057, %rd4055, %rd4056;
	add.s64 	%rd4058, %rd4057, %rd4711;
	add.s64 	%rd4059, %rd4058, %rd4691;
	add.s64 	%rd4711, %rd4059, %rd4052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4710, 45;
	shr.b64 	%rhs, %rd4710, 19;
	add.u64 	%rd4060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4710, 3;
	shr.b64 	%rhs, %rd4710, 61;
	add.u64 	%rd4061, %lhs, %rhs;
	}
	xor.b64  	%rd4062, %rd4060, %rd4061;
	shr.u64 	%rd4063, %rd4710, 6;
	xor.b64  	%rd4064, %rd4062, %rd4063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4713, 56;
	shr.b64 	%rhs, %rd4713, 8;
	add.u64 	%rd4065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4713, 63;
	shr.b64 	%rhs, %rd4713, 1;
	add.u64 	%rd4066, %lhs, %rhs;
	}
	xor.b64  	%rd4067, %rd4066, %rd4065;
	shr.u64 	%rd4068, %rd4713, 7;
	xor.b64  	%rd4069, %rd4067, %rd4068;
	add.s64 	%rd4070, %rd4069, %rd4712;
	add.s64 	%rd4071, %rd4070, %rd4690;
	add.s64 	%rd4712, %rd4071, %rd4064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4711, 45;
	shr.b64 	%rhs, %rd4711, 19;
	add.u64 	%rd4072, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4711, 3;
	shr.b64 	%rhs, %rd4711, 61;
	add.u64 	%rd4073, %lhs, %rhs;
	}
	xor.b64  	%rd4074, %rd4072, %rd4073;
	shr.u64 	%rd4075, %rd4711, 6;
	xor.b64  	%rd4076, %rd4074, %rd4075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 56;
	shr.b64 	%rhs, %rd4697, 8;
	add.u64 	%rd4077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 63;
	shr.b64 	%rhs, %rd4697, 1;
	add.u64 	%rd4078, %lhs, %rhs;
	}
	xor.b64  	%rd4079, %rd4078, %rd4077;
	shr.u64 	%rd4080, %rd4697, 7;
	xor.b64  	%rd4081, %rd4079, %rd4080;
	add.s64 	%rd4082, %rd4081, %rd4713;
	add.s64 	%rd4083, %rd4082, %rd4706;
	add.s64 	%rd4713, %rd4083, %rd4076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 45;
	shr.b64 	%rhs, %rd4712, 19;
	add.u64 	%rd4084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4712, 3;
	shr.b64 	%rhs, %rd4712, 61;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	xor.b64  	%rd4086, %rd4084, %rd4085;
	shr.u64 	%rd4087, %rd4712, 6;
	xor.b64  	%rd4088, %rd4086, %rd4087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4696, 56;
	shr.b64 	%rhs, %rd4696, 8;
	add.u64 	%rd4089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4696, 63;
	shr.b64 	%rhs, %rd4696, 1;
	add.u64 	%rd4090, %lhs, %rhs;
	}
	xor.b64  	%rd4091, %rd4090, %rd4089;
	shr.u64 	%rd4092, %rd4696, 7;
	xor.b64  	%rd4093, %rd4091, %rd4092;
	add.s64 	%rd4094, %rd4093, %rd4697;
	add.s64 	%rd4095, %rd4094, %rd4707;
	add.s64 	%rd4697, %rd4095, %rd4088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4713, 45;
	shr.b64 	%rhs, %rd4713, 19;
	add.u64 	%rd4096, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4713, 3;
	shr.b64 	%rhs, %rd4713, 61;
	add.u64 	%rd4097, %lhs, %rhs;
	}
	xor.b64  	%rd4098, %rd4096, %rd4097;
	shr.u64 	%rd4099, %rd4713, 6;
	xor.b64  	%rd4100, %rd4098, %rd4099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4695, 56;
	shr.b64 	%rhs, %rd4695, 8;
	add.u64 	%rd4101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4695, 63;
	shr.b64 	%rhs, %rd4695, 1;
	add.u64 	%rd4102, %lhs, %rhs;
	}
	xor.b64  	%rd4103, %rd4102, %rd4101;
	shr.u64 	%rd4104, %rd4695, 7;
	xor.b64  	%rd4105, %rd4103, %rd4104;
	add.s64 	%rd4106, %rd4105, %rd4696;
	add.s64 	%rd4107, %rd4106, %rd4708;
	add.s64 	%rd4696, %rd4107, %rd4100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 45;
	shr.b64 	%rhs, %rd4697, 19;
	add.u64 	%rd4108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4697, 3;
	shr.b64 	%rhs, %rd4697, 61;
	add.u64 	%rd4109, %lhs, %rhs;
	}
	xor.b64  	%rd4110, %rd4108, %rd4109;
	shr.u64 	%rd4111, %rd4697, 6;
	xor.b64  	%rd4112, %rd4110, %rd4111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4694, 56;
	shr.b64 	%rhs, %rd4694, 8;
	add.u64 	%rd4113, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4694, 63;
	shr.b64 	%rhs, %rd4694, 1;
	add.u64 	%rd4114, %lhs, %rhs;
	}
	xor.b64  	%rd4115, %rd4114, %rd4113;
	shr.u64 	%rd4116, %rd4694, 7;
	xor.b64  	%rd4117, %rd4115, %rd4116;
	add.s64 	%rd4118, %rd4117, %rd4695;
	add.s64 	%rd4119, %rd4118, %rd4709;
	add.s64 	%rd4695, %rd4119, %rd4112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4696, 45;
	shr.b64 	%rhs, %rd4696, 19;
	add.u64 	%rd4120, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4696, 3;
	shr.b64 	%rhs, %rd4696, 61;
	add.u64 	%rd4121, %lhs, %rhs;
	}
	xor.b64  	%rd4122, %rd4120, %rd4121;
	shr.u64 	%rd4123, %rd4696, 6;
	xor.b64  	%rd4124, %rd4122, %rd4123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4693, 56;
	shr.b64 	%rhs, %rd4693, 8;
	add.u64 	%rd4125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4693, 63;
	shr.b64 	%rhs, %rd4693, 1;
	add.u64 	%rd4126, %lhs, %rhs;
	}
	xor.b64  	%rd4127, %rd4126, %rd4125;
	shr.u64 	%rd4128, %rd4693, 7;
	xor.b64  	%rd4129, %rd4127, %rd4128;
	add.s64 	%rd4130, %rd4129, %rd4694;
	add.s64 	%rd4131, %rd4130, %rd4710;
	add.s64 	%rd4694, %rd4131, %rd4124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4695, 45;
	shr.b64 	%rhs, %rd4695, 19;
	add.u64 	%rd4132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4695, 3;
	shr.b64 	%rhs, %rd4695, 61;
	add.u64 	%rd4133, %lhs, %rhs;
	}
	xor.b64  	%rd4134, %rd4132, %rd4133;
	shr.u64 	%rd4135, %rd4695, 6;
	xor.b64  	%rd4136, %rd4134, %rd4135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4692, 56;
	shr.b64 	%rhs, %rd4692, 8;
	add.u64 	%rd4137, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4692, 63;
	shr.b64 	%rhs, %rd4692, 1;
	add.u64 	%rd4138, %lhs, %rhs;
	}
	xor.b64  	%rd4139, %rd4138, %rd4137;
	shr.u64 	%rd4140, %rd4692, 7;
	xor.b64  	%rd4141, %rd4139, %rd4140;
	add.s64 	%rd4142, %rd4141, %rd4693;
	add.s64 	%rd4143, %rd4142, %rd4711;
	add.s64 	%rd4693, %rd4143, %rd4136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4694, 45;
	shr.b64 	%rhs, %rd4694, 19;
	add.u64 	%rd4144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4694, 3;
	shr.b64 	%rhs, %rd4694, 61;
	add.u64 	%rd4145, %lhs, %rhs;
	}
	xor.b64  	%rd4146, %rd4144, %rd4145;
	shr.u64 	%rd4147, %rd4694, 6;
	xor.b64  	%rd4148, %rd4146, %rd4147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4691, 56;
	shr.b64 	%rhs, %rd4691, 8;
	add.u64 	%rd4149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4691, 63;
	shr.b64 	%rhs, %rd4691, 1;
	add.u64 	%rd4150, %lhs, %rhs;
	}
	xor.b64  	%rd4151, %rd4150, %rd4149;
	shr.u64 	%rd4152, %rd4691, 7;
	xor.b64  	%rd4153, %rd4151, %rd4152;
	add.s64 	%rd4154, %rd4153, %rd4692;
	add.s64 	%rd4155, %rd4154, %rd4712;
	add.s64 	%rd4692, %rd4155, %rd4148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4693, 45;
	shr.b64 	%rhs, %rd4693, 19;
	add.u64 	%rd4156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4693, 3;
	shr.b64 	%rhs, %rd4693, 61;
	add.u64 	%rd4157, %lhs, %rhs;
	}
	xor.b64  	%rd4158, %rd4156, %rd4157;
	shr.u64 	%rd4159, %rd4693, 6;
	xor.b64  	%rd4160, %rd4158, %rd4159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4690, 56;
	shr.b64 	%rhs, %rd4690, 8;
	add.u64 	%rd4161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4690, 63;
	shr.b64 	%rhs, %rd4690, 1;
	add.u64 	%rd4162, %lhs, %rhs;
	}
	xor.b64  	%rd4163, %rd4162, %rd4161;
	shr.u64 	%rd4164, %rd4690, 7;
	xor.b64  	%rd4165, %rd4163, %rd4164;
	add.s64 	%rd4166, %rd4165, %rd4691;
	add.s64 	%rd4167, %rd4166, %rd4713;
	add.s64 	%rd4691, %rd4167, %rd4160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4692, 45;
	shr.b64 	%rhs, %rd4692, 19;
	add.u64 	%rd4168, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4692, 3;
	shr.b64 	%rhs, %rd4692, 61;
	add.u64 	%rd4169, %lhs, %rhs;
	}
	xor.b64  	%rd4170, %rd4168, %rd4169;
	shr.u64 	%rd4171, %rd4692, 6;
	xor.b64  	%rd4172, %rd4170, %rd4171;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4706, 63;
	shr.b64 	%rhs, %rd4706, 1;
	add.u64 	%rd4173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4706, 56;
	shr.b64 	%rhs, %rd4706, 8;
	add.u64 	%rd4174, %lhs, %rhs;
	}
	xor.b64  	%rd4175, %rd4173, %rd4174;
	shr.u64 	%rd4176, %rd4706, 7;
	xor.b64  	%rd4177, %rd4175, %rd4176;
	add.s64 	%rd4178, %rd4177, %rd4690;
	add.s64 	%rd4179, %rd4178, %rd4697;
	add.s64 	%rd4690, %rd4179, %rd4172;
	mul.wide.s32 	%rd4180, %r2748, 8;
	mov.u64 	%rd4181, k_sha512;
	add.s64 	%rd4182, %rd4181, %rd4180;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4702, 46;
	shr.b64 	%rhs, %rd4702, 18;
	add.u64 	%rd4183, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4702, 50;
	shr.b64 	%rhs, %rd4702, 14;
	add.u64 	%rd4184, %lhs, %rhs;
	}
	xor.b64  	%rd4185, %rd4184, %rd4183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4702, 23;
	shr.b64 	%rhs, %rd4702, 41;
	add.u64 	%rd4186, %lhs, %rhs;
	}
	xor.b64  	%rd4187, %rd4185, %rd4186;
	xor.b64  	%rd4188, %rd4703, %rd4704;
	and.b64  	%rd4189, %rd4702, %rd4188;
	xor.b64  	%rd4190, %rd4189, %rd4704;
	add.s64 	%rd4191, %rd4190, %rd4705;
	add.s64 	%rd4192, %rd4191, %rd4187;
	add.s64 	%rd4193, %rd4192, %rd4706;
	ld.const.u64 	%rd4194, [%rd4182];
	add.s64 	%rd4195, %rd4193, %rd4194;
	add.s64 	%rd4196, %rd4195, %rd4701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4698, 30;
	shr.b64 	%rhs, %rd4698, 34;
	add.u64 	%rd4197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4698, 36;
	shr.b64 	%rhs, %rd4698, 28;
	add.u64 	%rd4198, %lhs, %rhs;
	}
	xor.b64  	%rd4199, %rd4198, %rd4197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4698, 25;
	shr.b64 	%rhs, %rd4698, 39;
	add.u64 	%rd4200, %lhs, %rhs;
	}
	xor.b64  	%rd4201, %rd4199, %rd4200;
	xor.b64  	%rd4202, %rd4698, %rd4699;
	and.b64  	%rd4203, %rd4202, %rd4700;
	and.b64  	%rd4204, %rd4698, %rd4699;
	or.b64  	%rd4205, %rd4203, %rd4204;
	add.s64 	%rd4206, %rd4205, %rd4201;
	add.s64 	%rd4207, %rd4206, %rd4195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4196, 50;
	shr.b64 	%rhs, %rd4196, 14;
	add.u64 	%rd4208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4196, 46;
	shr.b64 	%rhs, %rd4196, 18;
	add.u64 	%rd4209, %lhs, %rhs;
	}
	xor.b64  	%rd4210, %rd4208, %rd4209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4196, 23;
	shr.b64 	%rhs, %rd4196, 41;
	add.u64 	%rd4211, %lhs, %rhs;
	}
	xor.b64  	%rd4212, %rd4210, %rd4211;
	xor.b64  	%rd4213, %rd4702, %rd4703;
	and.b64  	%rd4214, %rd4196, %rd4213;
	xor.b64  	%rd4215, %rd4214, %rd4703;
	add.s64 	%rd4216, %rd4707, %rd4704;
	ld.const.u64 	%rd4217, [%rd4182+8];
	add.s64 	%rd4218, %rd4216, %rd4217;
	add.s64 	%rd4219, %rd4218, %rd4215;
	add.s64 	%rd4220, %rd4219, %rd4212;
	add.s64 	%rd4221, %rd4220, %rd4700;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4207, 36;
	shr.b64 	%rhs, %rd4207, 28;
	add.u64 	%rd4222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4207, 30;
	shr.b64 	%rhs, %rd4207, 34;
	add.u64 	%rd4223, %lhs, %rhs;
	}
	xor.b64  	%rd4224, %rd4222, %rd4223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4207, 25;
	shr.b64 	%rhs, %rd4207, 39;
	add.u64 	%rd4225, %lhs, %rhs;
	}
	xor.b64  	%rd4226, %rd4224, %rd4225;
	and.b64  	%rd4227, %rd4207, %rd4698;
	xor.b64  	%rd4228, %rd4207, %rd4698;
	and.b64  	%rd4229, %rd4228, %rd4699;
	or.b64  	%rd4230, %rd4229, %rd4227;
	add.s64 	%rd4231, %rd4230, %rd4226;
	add.s64 	%rd4232, %rd4231, %rd4220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4221, 50;
	shr.b64 	%rhs, %rd4221, 14;
	add.u64 	%rd4233, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4221, 46;
	shr.b64 	%rhs, %rd4221, 18;
	add.u64 	%rd4234, %lhs, %rhs;
	}
	xor.b64  	%rd4235, %rd4233, %rd4234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4221, 23;
	shr.b64 	%rhs, %rd4221, 41;
	add.u64 	%rd4236, %lhs, %rhs;
	}
	xor.b64  	%rd4237, %rd4235, %rd4236;
	xor.b64  	%rd4238, %rd4196, %rd4702;
	and.b64  	%rd4239, %rd4221, %rd4238;
	xor.b64  	%rd4240, %rd4239, %rd4702;
	add.s64 	%rd4241, %rd4708, %rd4703;
	ld.const.u64 	%rd4242, [%rd4182+16];
	add.s64 	%rd4243, %rd4241, %rd4242;
	add.s64 	%rd4244, %rd4243, %rd4240;
	add.s64 	%rd4245, %rd4244, %rd4237;
	add.s64 	%rd4246, %rd4245, %rd4699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4232, 36;
	shr.b64 	%rhs, %rd4232, 28;
	add.u64 	%rd4247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4232, 30;
	shr.b64 	%rhs, %rd4232, 34;
	add.u64 	%rd4248, %lhs, %rhs;
	}
	xor.b64  	%rd4249, %rd4247, %rd4248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4232, 25;
	shr.b64 	%rhs, %rd4232, 39;
	add.u64 	%rd4250, %lhs, %rhs;
	}
	xor.b64  	%rd4251, %rd4249, %rd4250;
	and.b64  	%rd4252, %rd4232, %rd4207;
	xor.b64  	%rd4253, %rd4232, %rd4207;
	and.b64  	%rd4254, %rd4253, %rd4698;
	or.b64  	%rd4255, %rd4254, %rd4252;
	add.s64 	%rd4256, %rd4255, %rd4251;
	add.s64 	%rd4257, %rd4256, %rd4245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4246, 50;
	shr.b64 	%rhs, %rd4246, 14;
	add.u64 	%rd4258, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4246, 46;
	shr.b64 	%rhs, %rd4246, 18;
	add.u64 	%rd4259, %lhs, %rhs;
	}
	xor.b64  	%rd4260, %rd4258, %rd4259;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4246, 23;
	shr.b64 	%rhs, %rd4246, 41;
	add.u64 	%rd4261, %lhs, %rhs;
	}
	xor.b64  	%rd4262, %rd4260, %rd4261;
	xor.b64  	%rd4263, %rd4221, %rd4196;
	and.b64  	%rd4264, %rd4246, %rd4263;
	xor.b64  	%rd4265, %rd4264, %rd4196;
	add.s64 	%rd4266, %rd4709, %rd4702;
	ld.const.u64 	%rd4267, [%rd4182+24];
	add.s64 	%rd4268, %rd4266, %rd4267;
	add.s64 	%rd4269, %rd4268, %rd4265;
	add.s64 	%rd4270, %rd4269, %rd4262;
	add.s64 	%rd4271, %rd4270, %rd4698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4257, 36;
	shr.b64 	%rhs, %rd4257, 28;
	add.u64 	%rd4272, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4257, 30;
	shr.b64 	%rhs, %rd4257, 34;
	add.u64 	%rd4273, %lhs, %rhs;
	}
	xor.b64  	%rd4274, %rd4272, %rd4273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4257, 25;
	shr.b64 	%rhs, %rd4257, 39;
	add.u64 	%rd4275, %lhs, %rhs;
	}
	xor.b64  	%rd4276, %rd4274, %rd4275;
	and.b64  	%rd4277, %rd4257, %rd4232;
	xor.b64  	%rd4278, %rd4257, %rd4232;
	and.b64  	%rd4279, %rd4278, %rd4207;
	or.b64  	%rd4280, %rd4279, %rd4277;
	add.s64 	%rd4281, %rd4280, %rd4276;
	add.s64 	%rd4282, %rd4281, %rd4270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4271, 50;
	shr.b64 	%rhs, %rd4271, 14;
	add.u64 	%rd4283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4271, 46;
	shr.b64 	%rhs, %rd4271, 18;
	add.u64 	%rd4284, %lhs, %rhs;
	}
	xor.b64  	%rd4285, %rd4283, %rd4284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4271, 23;
	shr.b64 	%rhs, %rd4271, 41;
	add.u64 	%rd4286, %lhs, %rhs;
	}
	xor.b64  	%rd4287, %rd4285, %rd4286;
	xor.b64  	%rd4288, %rd4246, %rd4221;
	and.b64  	%rd4289, %rd4271, %rd4288;
	xor.b64  	%rd4290, %rd4289, %rd4221;
	ld.const.u64 	%rd4291, [%rd4182+32];
	add.s64 	%rd4292, %rd4291, %rd4710;
	add.s64 	%rd4293, %rd4292, %rd4196;
	add.s64 	%rd4294, %rd4293, %rd4290;
	add.s64 	%rd4295, %rd4294, %rd4287;
	add.s64 	%rd4296, %rd4295, %rd4207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4282, 36;
	shr.b64 	%rhs, %rd4282, 28;
	add.u64 	%rd4297, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4282, 30;
	shr.b64 	%rhs, %rd4282, 34;
	add.u64 	%rd4298, %lhs, %rhs;
	}
	xor.b64  	%rd4299, %rd4297, %rd4298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4282, 25;
	shr.b64 	%rhs, %rd4282, 39;
	add.u64 	%rd4300, %lhs, %rhs;
	}
	xor.b64  	%rd4301, %rd4299, %rd4300;
	and.b64  	%rd4302, %rd4282, %rd4257;
	xor.b64  	%rd4303, %rd4282, %rd4257;
	and.b64  	%rd4304, %rd4303, %rd4232;
	or.b64  	%rd4305, %rd4304, %rd4302;
	add.s64 	%rd4306, %rd4305, %rd4301;
	add.s64 	%rd4307, %rd4306, %rd4295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4296, 50;
	shr.b64 	%rhs, %rd4296, 14;
	add.u64 	%rd4308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4296, 46;
	shr.b64 	%rhs, %rd4296, 18;
	add.u64 	%rd4309, %lhs, %rhs;
	}
	xor.b64  	%rd4310, %rd4308, %rd4309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4296, 23;
	shr.b64 	%rhs, %rd4296, 41;
	add.u64 	%rd4311, %lhs, %rhs;
	}
	xor.b64  	%rd4312, %rd4310, %rd4311;
	xor.b64  	%rd4313, %rd4271, %rd4246;
	and.b64  	%rd4314, %rd4296, %rd4313;
	xor.b64  	%rd4315, %rd4314, %rd4246;
	ld.const.u64 	%rd4316, [%rd4182+40];
	add.s64 	%rd4317, %rd4316, %rd4711;
	add.s64 	%rd4318, %rd4317, %rd4221;
	add.s64 	%rd4319, %rd4318, %rd4315;
	add.s64 	%rd4320, %rd4319, %rd4312;
	add.s64 	%rd4321, %rd4320, %rd4232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4307, 36;
	shr.b64 	%rhs, %rd4307, 28;
	add.u64 	%rd4322, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4307, 30;
	shr.b64 	%rhs, %rd4307, 34;
	add.u64 	%rd4323, %lhs, %rhs;
	}
	xor.b64  	%rd4324, %rd4322, %rd4323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4307, 25;
	shr.b64 	%rhs, %rd4307, 39;
	add.u64 	%rd4325, %lhs, %rhs;
	}
	xor.b64  	%rd4326, %rd4324, %rd4325;
	and.b64  	%rd4327, %rd4307, %rd4282;
	xor.b64  	%rd4328, %rd4307, %rd4282;
	and.b64  	%rd4329, %rd4328, %rd4257;
	or.b64  	%rd4330, %rd4329, %rd4327;
	add.s64 	%rd4331, %rd4330, %rd4326;
	add.s64 	%rd4332, %rd4331, %rd4320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 50;
	shr.b64 	%rhs, %rd4321, 14;
	add.u64 	%rd4333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 46;
	shr.b64 	%rhs, %rd4321, 18;
	add.u64 	%rd4334, %lhs, %rhs;
	}
	xor.b64  	%rd4335, %rd4333, %rd4334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4321, 23;
	shr.b64 	%rhs, %rd4321, 41;
	add.u64 	%rd4336, %lhs, %rhs;
	}
	xor.b64  	%rd4337, %rd4335, %rd4336;
	xor.b64  	%rd4338, %rd4296, %rd4271;
	and.b64  	%rd4339, %rd4321, %rd4338;
	xor.b64  	%rd4340, %rd4339, %rd4271;
	ld.const.u64 	%rd4341, [%rd4182+48];
	add.s64 	%rd4342, %rd4341, %rd4712;
	add.s64 	%rd4343, %rd4342, %rd4246;
	add.s64 	%rd4344, %rd4343, %rd4340;
	add.s64 	%rd4345, %rd4344, %rd4337;
	add.s64 	%rd4346, %rd4345, %rd4257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 36;
	shr.b64 	%rhs, %rd4332, 28;
	add.u64 	%rd4347, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 30;
	shr.b64 	%rhs, %rd4332, 34;
	add.u64 	%rd4348, %lhs, %rhs;
	}
	xor.b64  	%rd4349, %rd4347, %rd4348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4332, 25;
	shr.b64 	%rhs, %rd4332, 39;
	add.u64 	%rd4350, %lhs, %rhs;
	}
	xor.b64  	%rd4351, %rd4349, %rd4350;
	and.b64  	%rd4352, %rd4332, %rd4307;
	xor.b64  	%rd4353, %rd4332, %rd4307;
	and.b64  	%rd4354, %rd4353, %rd4282;
	or.b64  	%rd4355, %rd4354, %rd4352;
	add.s64 	%rd4356, %rd4355, %rd4351;
	add.s64 	%rd4357, %rd4356, %rd4345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4346, 50;
	shr.b64 	%rhs, %rd4346, 14;
	add.u64 	%rd4358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4346, 46;
	shr.b64 	%rhs, %rd4346, 18;
	add.u64 	%rd4359, %lhs, %rhs;
	}
	xor.b64  	%rd4360, %rd4358, %rd4359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4346, 23;
	shr.b64 	%rhs, %rd4346, 41;
	add.u64 	%rd4361, %lhs, %rhs;
	}
	xor.b64  	%rd4362, %rd4360, %rd4361;
	xor.b64  	%rd4363, %rd4321, %rd4296;
	and.b64  	%rd4364, %rd4346, %rd4363;
	xor.b64  	%rd4365, %rd4364, %rd4296;
	ld.const.u64 	%rd4366, [%rd4182+56];
	add.s64 	%rd4367, %rd4366, %rd4713;
	add.s64 	%rd4368, %rd4367, %rd4271;
	add.s64 	%rd4369, %rd4368, %rd4365;
	add.s64 	%rd4370, %rd4369, %rd4362;
	add.s64 	%rd4371, %rd4370, %rd4282;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4357, 36;
	shr.b64 	%rhs, %rd4357, 28;
	add.u64 	%rd4372, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4357, 30;
	shr.b64 	%rhs, %rd4357, 34;
	add.u64 	%rd4373, %lhs, %rhs;
	}
	xor.b64  	%rd4374, %rd4372, %rd4373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4357, 25;
	shr.b64 	%rhs, %rd4357, 39;
	add.u64 	%rd4375, %lhs, %rhs;
	}
	xor.b64  	%rd4376, %rd4374, %rd4375;
	and.b64  	%rd4377, %rd4357, %rd4332;
	xor.b64  	%rd4378, %rd4357, %rd4332;
	and.b64  	%rd4379, %rd4378, %rd4307;
	or.b64  	%rd4380, %rd4379, %rd4377;
	add.s64 	%rd4381, %rd4380, %rd4376;
	add.s64 	%rd4382, %rd4381, %rd4370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 50;
	shr.b64 	%rhs, %rd4371, 14;
	add.u64 	%rd4383, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 46;
	shr.b64 	%rhs, %rd4371, 18;
	add.u64 	%rd4384, %lhs, %rhs;
	}
	xor.b64  	%rd4385, %rd4383, %rd4384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4371, 23;
	shr.b64 	%rhs, %rd4371, 41;
	add.u64 	%rd4386, %lhs, %rhs;
	}
	xor.b64  	%rd4387, %rd4385, %rd4386;
	xor.b64  	%rd4388, %rd4346, %rd4321;
	and.b64  	%rd4389, %rd4371, %rd4388;
	xor.b64  	%rd4390, %rd4389, %rd4321;
	ld.const.u64 	%rd4391, [%rd4182+64];
	add.s64 	%rd4392, %rd4391, %rd4697;
	add.s64 	%rd4393, %rd4392, %rd4296;
	add.s64 	%rd4394, %rd4393, %rd4390;
	add.s64 	%rd4395, %rd4394, %rd4387;
	add.s64 	%rd4396, %rd4395, %rd4307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4382, 36;
	shr.b64 	%rhs, %rd4382, 28;
	add.u64 	%rd4397, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4382, 30;
	shr.b64 	%rhs, %rd4382, 34;
	add.u64 	%rd4398, %lhs, %rhs;
	}
	xor.b64  	%rd4399, %rd4397, %rd4398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4382, 25;
	shr.b64 	%rhs, %rd4382, 39;
	add.u64 	%rd4400, %lhs, %rhs;
	}
	xor.b64  	%rd4401, %rd4399, %rd4400;
	and.b64  	%rd4402, %rd4382, %rd4357;
	xor.b64  	%rd4403, %rd4382, %rd4357;
	and.b64  	%rd4404, %rd4403, %rd4332;
	or.b64  	%rd4405, %rd4404, %rd4402;
	add.s64 	%rd4406, %rd4405, %rd4401;
	add.s64 	%rd4407, %rd4406, %rd4395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4396, 50;
	shr.b64 	%rhs, %rd4396, 14;
	add.u64 	%rd4408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4396, 46;
	shr.b64 	%rhs, %rd4396, 18;
	add.u64 	%rd4409, %lhs, %rhs;
	}
	xor.b64  	%rd4410, %rd4408, %rd4409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4396, 23;
	shr.b64 	%rhs, %rd4396, 41;
	add.u64 	%rd4411, %lhs, %rhs;
	}
	xor.b64  	%rd4412, %rd4410, %rd4411;
	xor.b64  	%rd4413, %rd4371, %rd4346;
	and.b64  	%rd4414, %rd4396, %rd4413;
	xor.b64  	%rd4415, %rd4414, %rd4346;
	ld.const.u64 	%rd4416, [%rd4182+72];
	add.s64 	%rd4417, %rd4416, %rd4696;
	add.s64 	%rd4418, %rd4417, %rd4321;
	add.s64 	%rd4419, %rd4418, %rd4415;
	add.s64 	%rd4420, %rd4419, %rd4412;
	add.s64 	%rd4421, %rd4420, %rd4332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4407, 36;
	shr.b64 	%rhs, %rd4407, 28;
	add.u64 	%rd4422, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4407, 30;
	shr.b64 	%rhs, %rd4407, 34;
	add.u64 	%rd4423, %lhs, %rhs;
	}
	xor.b64  	%rd4424, %rd4422, %rd4423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4407, 25;
	shr.b64 	%rhs, %rd4407, 39;
	add.u64 	%rd4425, %lhs, %rhs;
	}
	xor.b64  	%rd4426, %rd4424, %rd4425;
	and.b64  	%rd4427, %rd4407, %rd4382;
	xor.b64  	%rd4428, %rd4407, %rd4382;
	and.b64  	%rd4429, %rd4428, %rd4357;
	or.b64  	%rd4430, %rd4429, %rd4427;
	add.s64 	%rd4431, %rd4430, %rd4426;
	add.s64 	%rd4432, %rd4431, %rd4420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 50;
	shr.b64 	%rhs, %rd4421, 14;
	add.u64 	%rd4433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 46;
	shr.b64 	%rhs, %rd4421, 18;
	add.u64 	%rd4434, %lhs, %rhs;
	}
	xor.b64  	%rd4435, %rd4433, %rd4434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4421, 23;
	shr.b64 	%rhs, %rd4421, 41;
	add.u64 	%rd4436, %lhs, %rhs;
	}
	xor.b64  	%rd4437, %rd4435, %rd4436;
	xor.b64  	%rd4438, %rd4396, %rd4371;
	and.b64  	%rd4439, %rd4421, %rd4438;
	xor.b64  	%rd4440, %rd4439, %rd4371;
	ld.const.u64 	%rd4441, [%rd4182+80];
	add.s64 	%rd4442, %rd4441, %rd4695;
	add.s64 	%rd4443, %rd4442, %rd4346;
	add.s64 	%rd4444, %rd4443, %rd4440;
	add.s64 	%rd4445, %rd4444, %rd4437;
	add.s64 	%rd4446, %rd4445, %rd4357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4432, 36;
	shr.b64 	%rhs, %rd4432, 28;
	add.u64 	%rd4447, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4432, 30;
	shr.b64 	%rhs, %rd4432, 34;
	add.u64 	%rd4448, %lhs, %rhs;
	}
	xor.b64  	%rd4449, %rd4447, %rd4448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4432, 25;
	shr.b64 	%rhs, %rd4432, 39;
	add.u64 	%rd4450, %lhs, %rhs;
	}
	xor.b64  	%rd4451, %rd4449, %rd4450;
	and.b64  	%rd4452, %rd4432, %rd4407;
	xor.b64  	%rd4453, %rd4432, %rd4407;
	and.b64  	%rd4454, %rd4453, %rd4382;
	or.b64  	%rd4455, %rd4454, %rd4452;
	add.s64 	%rd4456, %rd4455, %rd4451;
	add.s64 	%rd4457, %rd4456, %rd4445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4446, 50;
	shr.b64 	%rhs, %rd4446, 14;
	add.u64 	%rd4458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4446, 46;
	shr.b64 	%rhs, %rd4446, 18;
	add.u64 	%rd4459, %lhs, %rhs;
	}
	xor.b64  	%rd4460, %rd4458, %rd4459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4446, 23;
	shr.b64 	%rhs, %rd4446, 41;
	add.u64 	%rd4461, %lhs, %rhs;
	}
	xor.b64  	%rd4462, %rd4460, %rd4461;
	xor.b64  	%rd4463, %rd4421, %rd4396;
	and.b64  	%rd4464, %rd4446, %rd4463;
	xor.b64  	%rd4465, %rd4464, %rd4396;
	ld.const.u64 	%rd4466, [%rd4182+88];
	add.s64 	%rd4467, %rd4466, %rd4694;
	add.s64 	%rd4468, %rd4467, %rd4371;
	add.s64 	%rd4469, %rd4468, %rd4465;
	add.s64 	%rd4470, %rd4469, %rd4462;
	add.s64 	%rd4471, %rd4470, %rd4382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4457, 36;
	shr.b64 	%rhs, %rd4457, 28;
	add.u64 	%rd4472, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4457, 30;
	shr.b64 	%rhs, %rd4457, 34;
	add.u64 	%rd4473, %lhs, %rhs;
	}
	xor.b64  	%rd4474, %rd4472, %rd4473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4457, 25;
	shr.b64 	%rhs, %rd4457, 39;
	add.u64 	%rd4475, %lhs, %rhs;
	}
	xor.b64  	%rd4476, %rd4474, %rd4475;
	and.b64  	%rd4477, %rd4457, %rd4432;
	xor.b64  	%rd4478, %rd4457, %rd4432;
	and.b64  	%rd4479, %rd4478, %rd4407;
	or.b64  	%rd4480, %rd4479, %rd4477;
	add.s64 	%rd4481, %rd4480, %rd4476;
	add.s64 	%rd4482, %rd4481, %rd4470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4471, 50;
	shr.b64 	%rhs, %rd4471, 14;
	add.u64 	%rd4483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4471, 46;
	shr.b64 	%rhs, %rd4471, 18;
	add.u64 	%rd4484, %lhs, %rhs;
	}
	xor.b64  	%rd4485, %rd4483, %rd4484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4471, 23;
	shr.b64 	%rhs, %rd4471, 41;
	add.u64 	%rd4486, %lhs, %rhs;
	}
	xor.b64  	%rd4487, %rd4485, %rd4486;
	xor.b64  	%rd4488, %rd4446, %rd4421;
	and.b64  	%rd4489, %rd4471, %rd4488;
	xor.b64  	%rd4490, %rd4489, %rd4421;
	ld.const.u64 	%rd4491, [%rd4182+96];
	add.s64 	%rd4492, %rd4491, %rd4693;
	add.s64 	%rd4493, %rd4492, %rd4396;
	add.s64 	%rd4494, %rd4493, %rd4490;
	add.s64 	%rd4495, %rd4494, %rd4487;
	add.s64 	%rd4705, %rd4495, %rd4407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 36;
	shr.b64 	%rhs, %rd4482, 28;
	add.u64 	%rd4496, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 30;
	shr.b64 	%rhs, %rd4482, 34;
	add.u64 	%rd4497, %lhs, %rhs;
	}
	xor.b64  	%rd4498, %rd4496, %rd4497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4482, 25;
	shr.b64 	%rhs, %rd4482, 39;
	add.u64 	%rd4499, %lhs, %rhs;
	}
	xor.b64  	%rd4500, %rd4498, %rd4499;
	and.b64  	%rd4501, %rd4482, %rd4457;
	xor.b64  	%rd4502, %rd4482, %rd4457;
	and.b64  	%rd4503, %rd4502, %rd4432;
	or.b64  	%rd4504, %rd4503, %rd4501;
	add.s64 	%rd4505, %rd4504, %rd4500;
	add.s64 	%rd4701, %rd4505, %rd4495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 50;
	shr.b64 	%rhs, %rd4705, 14;
	add.u64 	%rd4506, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 46;
	shr.b64 	%rhs, %rd4705, 18;
	add.u64 	%rd4507, %lhs, %rhs;
	}
	xor.b64  	%rd4508, %rd4506, %rd4507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4705, 23;
	shr.b64 	%rhs, %rd4705, 41;
	add.u64 	%rd4509, %lhs, %rhs;
	}
	xor.b64  	%rd4510, %rd4508, %rd4509;
	xor.b64  	%rd4511, %rd4471, %rd4446;
	and.b64  	%rd4512, %rd4705, %rd4511;
	xor.b64  	%rd4513, %rd4512, %rd4446;
	ld.const.u64 	%rd4514, [%rd4182+104];
	add.s64 	%rd4515, %rd4514, %rd4692;
	add.s64 	%rd4516, %rd4515, %rd4421;
	add.s64 	%rd4517, %rd4516, %rd4513;
	add.s64 	%rd4518, %rd4517, %rd4510;
	add.s64 	%rd4704, %rd4518, %rd4432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 36;
	shr.b64 	%rhs, %rd4701, 28;
	add.u64 	%rd4519, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 30;
	shr.b64 	%rhs, %rd4701, 34;
	add.u64 	%rd4520, %lhs, %rhs;
	}
	xor.b64  	%rd4521, %rd4519, %rd4520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4701, 25;
	shr.b64 	%rhs, %rd4701, 39;
	add.u64 	%rd4522, %lhs, %rhs;
	}
	xor.b64  	%rd4523, %rd4521, %rd4522;
	and.b64  	%rd4524, %rd4701, %rd4482;
	xor.b64  	%rd4525, %rd4701, %rd4482;
	and.b64  	%rd4526, %rd4525, %rd4457;
	or.b64  	%rd4527, %rd4526, %rd4524;
	add.s64 	%rd4528, %rd4527, %rd4523;
	add.s64 	%rd4700, %rd4528, %rd4518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 50;
	shr.b64 	%rhs, %rd4704, 14;
	add.u64 	%rd4529, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 46;
	shr.b64 	%rhs, %rd4704, 18;
	add.u64 	%rd4530, %lhs, %rhs;
	}
	xor.b64  	%rd4531, %rd4529, %rd4530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4704, 23;
	shr.b64 	%rhs, %rd4704, 41;
	add.u64 	%rd4532, %lhs, %rhs;
	}
	xor.b64  	%rd4533, %rd4531, %rd4532;
	xor.b64  	%rd4534, %rd4705, %rd4471;
	and.b64  	%rd4535, %rd4704, %rd4534;
	xor.b64  	%rd4536, %rd4535, %rd4471;
	ld.const.u64 	%rd4537, [%rd4182+112];
	add.s64 	%rd4538, %rd4537, %rd4691;
	add.s64 	%rd4539, %rd4538, %rd4446;
	add.s64 	%rd4540, %rd4539, %rd4536;
	add.s64 	%rd4541, %rd4540, %rd4533;
	add.s64 	%rd4703, %rd4541, %rd4457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 36;
	shr.b64 	%rhs, %rd4700, 28;
	add.u64 	%rd4542, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 30;
	shr.b64 	%rhs, %rd4700, 34;
	add.u64 	%rd4543, %lhs, %rhs;
	}
	xor.b64  	%rd4544, %rd4542, %rd4543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4700, 25;
	shr.b64 	%rhs, %rd4700, 39;
	add.u64 	%rd4545, %lhs, %rhs;
	}
	xor.b64  	%rd4546, %rd4544, %rd4545;
	and.b64  	%rd4547, %rd4700, %rd4701;
	xor.b64  	%rd4548, %rd4700, %rd4701;
	and.b64  	%rd4549, %rd4548, %rd4482;
	or.b64  	%rd4550, %rd4549, %rd4547;
	add.s64 	%rd4551, %rd4550, %rd4546;
	add.s64 	%rd4699, %rd4551, %rd4541;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 50;
	shr.b64 	%rhs, %rd4703, 14;
	add.u64 	%rd4552, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 46;
	shr.b64 	%rhs, %rd4703, 18;
	add.u64 	%rd4553, %lhs, %rhs;
	}
	xor.b64  	%rd4554, %rd4552, %rd4553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4703, 23;
	shr.b64 	%rhs, %rd4703, 41;
	add.u64 	%rd4555, %lhs, %rhs;
	}
	xor.b64  	%rd4556, %rd4554, %rd4555;
	xor.b64  	%rd4557, %rd4704, %rd4705;
	and.b64  	%rd4558, %rd4703, %rd4557;
	xor.b64  	%rd4559, %rd4558, %rd4705;
	ld.const.u64 	%rd4560, [%rd4182+120];
	add.s64 	%rd4561, %rd4560, %rd4690;
	add.s64 	%rd4562, %rd4561, %rd4471;
	add.s64 	%rd4563, %rd4562, %rd4559;
	add.s64 	%rd4564, %rd4563, %rd4556;
	add.s64 	%rd4702, %rd4564, %rd4482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 36;
	shr.b64 	%rhs, %rd4699, 28;
	add.u64 	%rd4565, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 30;
	shr.b64 	%rhs, %rd4699, 34;
	add.u64 	%rd4566, %lhs, %rhs;
	}
	xor.b64  	%rd4567, %rd4565, %rd4566;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4699, 25;
	shr.b64 	%rhs, %rd4699, 39;
	add.u64 	%rd4568, %lhs, %rhs;
	}
	xor.b64  	%rd4569, %rd4567, %rd4568;
	and.b64  	%rd4570, %rd4699, %rd4700;
	xor.b64  	%rd4571, %rd4699, %rd4700;
	and.b64  	%rd4572, %rd4571, %rd4701;
	or.b64  	%rd4573, %rd4572, %rd4570;
	add.s64 	%rd4574, %rd4573, %rd4569;
	add.s64 	%rd4698, %rd4574, %rd4564;
	add.s32 	%r2748, %r2748, 16;
	setp.lt.u32 	%p530, %r2748, 80;
	@%p530 bra 	$L__BB0_488;
	bra.uni 	$L__BB0_489;

$L__BB0_448:
	// begin inline asm
	prmt.b32 %r2192, %r364, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2194, %r365, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2196, %r366, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2198, %r367, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2200, %r368, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2202, %r369, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2204, %r370, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2206, %r371, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2208, %r372, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2210, %r373, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2212, %r374, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2214, %r375, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2216, %r376, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2218, %r377, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2220, %r378, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2222, %r379, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2224, %r380, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2226, %r381, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2228, %r382, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2230, %r383, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2232, %r384, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2234, %r385, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2236, %r386, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2238, %r387, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2240, %r388, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2242, %r389, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2244, %r390, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2246, %r391, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2248, %r392, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2250, %r393, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2252, %r394, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2254, %r395, 0, 0x0123;
	// end inline asm
	sub.s32 	%r428, %r2673, %r2678;
	setp.eq.s32 	%p483, %r428, 0;
	mov.u32 	%r2679, 0;
	mov.u32 	%r2680, %r2679;
	mov.u32 	%r2681, %r2679;
	mov.u32 	%r2682, %r2679;
	mov.u32 	%r2683, %r2679;
	mov.u32 	%r2684, %r2679;
	mov.u32 	%r2685, %r2679;
	mov.u32 	%r2686, %r2679;
	mov.u32 	%r2687, %r2679;
	mov.u32 	%r2688, %r2679;
	mov.u32 	%r2689, %r2679;
	mov.u32 	%r2690, %r2679;
	mov.u32 	%r2691, %r2679;
	mov.u32 	%r2692, %r2679;
	mov.u32 	%r2693, %r2679;
	mov.u32 	%r2694, %r2679;
	mov.u32 	%r2695, %r2679;
	mov.u32 	%r2696, %r2679;
	mov.u32 	%r2697, %r2679;
	mov.u32 	%r2698, %r2679;
	mov.u32 	%r2699, %r2679;
	mov.u32 	%r2700, %r2679;
	mov.u32 	%r2701, %r2679;
	mov.u32 	%r2702, %r2679;
	mov.u32 	%r2703, %r2679;
	mov.u32 	%r2704, %r2679;
	mov.u32 	%r2705, %r2679;
	mov.u32 	%r2706, %r2679;
	mov.u32 	%r2707, %r2679;
	mov.u32 	%r2708, %r2679;
	mov.u32 	%r2709, %r2679;
	mov.u32 	%r2710, %r2679;
	@%p483 bra 	$L__BB0_453;

	add.s32 	%r2678, %r428, %r2678;
	setp.ne.s32 	%p484, %r428, 128;
	mov.u32 	%r2679, %r2254;
	mov.u32 	%r2680, %r2252;
	mov.u32 	%r2681, %r2250;
	mov.u32 	%r2682, %r2248;
	mov.u32 	%r2683, %r2246;
	mov.u32 	%r2684, %r2244;
	mov.u32 	%r2685, %r2242;
	mov.u32 	%r2686, %r2240;
	mov.u32 	%r2687, %r2238;
	mov.u32 	%r2688, %r2236;
	mov.u32 	%r2689, %r2234;
	mov.u32 	%r2690, %r2232;
	mov.u32 	%r2691, %r2230;
	mov.u32 	%r2692, %r2228;
	mov.u32 	%r2693, %r2226;
	mov.u32 	%r2694, %r2224;
	mov.u32 	%r2695, %r2222;
	mov.u32 	%r2696, %r2220;
	mov.u32 	%r2697, %r2218;
	mov.u32 	%r2698, %r2216;
	mov.u32 	%r2699, %r2214;
	mov.u32 	%r2700, %r2212;
	mov.u32 	%r2701, %r2210;
	mov.u32 	%r2702, %r2208;
	mov.u32 	%r2703, %r2206;
	mov.u32 	%r2704, %r2204;
	mov.u32 	%r2705, %r2202;
	mov.u32 	%r2706, %r2200;
	mov.u32 	%r2707, %r2198;
	mov.u32 	%r2708, %r2196;
	mov.u32 	%r2709, %r2194;
	mov.u32 	%r2710, %r2192;
	@%p484 bra 	$L__BB0_453;

	mov.b64 	%rd4618, {%r2194, %r2192};
	mov.b64 	%rd4619, {%r2198, %r2196};
	mov.b64 	%rd4620, {%r2202, %r2200};
	mov.b64 	%rd4621, {%r2206, %r2204};
	mov.b64 	%rd4622, {%r2210, %r2208};
	mov.b64 	%rd4623, {%r2214, %r2212};
	mov.b64 	%rd4624, {%r2218, %r2216};
	mov.b64 	%rd4625, {%r2222, %r2220};
	mov.b64 	%rd4609, {%r2226, %r2224};
	mov.b64 	%rd4608, {%r2230, %r2228};
	mov.b64 	%rd4607, {%r2234, %r2232};
	mov.b64 	%rd4606, {%r2238, %r2236};
	mov.b64 	%rd4605, {%r2242, %r2240};
	mov.b64 	%rd4604, {%r2246, %r2244};
	mov.b64 	%rd4603, {%r2250, %r2248};
	mov.b64 	%rd4602, {%r2254, %r2252};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 46;
	shr.b64 	%rhs, %rd4629, 18;
	add.u64 	%rd698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 50;
	shr.b64 	%rhs, %rd4629, 14;
	add.u64 	%rd699, %lhs, %rhs;
	}
	xor.b64  	%rd700, %rd699, %rd698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 23;
	shr.b64 	%rhs, %rd4629, 41;
	add.u64 	%rd701, %lhs, %rhs;
	}
	xor.b64  	%rd702, %rd700, %rd701;
	xor.b64  	%rd703, %rd4628, %rd4627;
	and.b64  	%rd704, %rd703, %rd4629;
	xor.b64  	%rd705, %rd704, %rd4627;
	add.s64 	%rd706, %rd4626, %rd705;
	add.s64 	%rd707, %rd706, %rd702;
	add.s64 	%rd708, %rd707, %rd4618;
	add.s64 	%rd709, %rd708, 4794697086780616226;
	add.s64 	%rd710, %rd709, %rd4630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 30;
	shr.b64 	%rhs, %rd4633, 34;
	add.u64 	%rd711, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 36;
	shr.b64 	%rhs, %rd4633, 28;
	add.u64 	%rd712, %lhs, %rhs;
	}
	xor.b64  	%rd713, %rd712, %rd711;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 25;
	shr.b64 	%rhs, %rd4633, 39;
	add.u64 	%rd714, %lhs, %rhs;
	}
	xor.b64  	%rd715, %rd713, %rd714;
	xor.b64  	%rd716, %rd4633, %rd4632;
	and.b64  	%rd717, %rd716, %rd4631;
	and.b64  	%rd718, %rd4633, %rd4632;
	or.b64  	%rd719, %rd717, %rd718;
	add.s64 	%rd720, %rd719, %rd715;
	add.s64 	%rd721, %rd720, %rd709;
	add.s64 	%rd722, %rd4627, %rd4619;
	xor.b64  	%rd723, %rd4629, %rd4628;
	and.b64  	%rd724, %rd710, %rd723;
	xor.b64  	%rd725, %rd724, %rd4628;
	add.s64 	%rd726, %rd722, %rd725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 50;
	shr.b64 	%rhs, %rd710, 14;
	add.u64 	%rd727, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 46;
	shr.b64 	%rhs, %rd710, 18;
	add.u64 	%rd728, %lhs, %rhs;
	}
	xor.b64  	%rd729, %rd727, %rd728;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd710, 23;
	shr.b64 	%rhs, %rd710, 41;
	add.u64 	%rd730, %lhs, %rhs;
	}
	xor.b64  	%rd731, %rd729, %rd730;
	add.s64 	%rd732, %rd726, %rd731;
	add.s64 	%rd733, %rd732, 8158064640168781261;
	add.s64 	%rd734, %rd733, %rd4631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 36;
	shr.b64 	%rhs, %rd721, 28;
	add.u64 	%rd735, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 30;
	shr.b64 	%rhs, %rd721, 34;
	add.u64 	%rd736, %lhs, %rhs;
	}
	xor.b64  	%rd737, %rd735, %rd736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd721, 25;
	shr.b64 	%rhs, %rd721, 39;
	add.u64 	%rd738, %lhs, %rhs;
	}
	xor.b64  	%rd739, %rd737, %rd738;
	and.b64  	%rd740, %rd721, %rd4633;
	xor.b64  	%rd741, %rd721, %rd4633;
	and.b64  	%rd742, %rd741, %rd4632;
	or.b64  	%rd743, %rd742, %rd740;
	add.s64 	%rd744, %rd743, %rd739;
	add.s64 	%rd745, %rd744, %rd733;
	add.s64 	%rd746, %rd4628, %rd4620;
	xor.b64  	%rd747, %rd710, %rd4629;
	and.b64  	%rd748, %rd734, %rd747;
	xor.b64  	%rd749, %rd748, %rd4629;
	add.s64 	%rd750, %rd746, %rd749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 50;
	shr.b64 	%rhs, %rd734, 14;
	add.u64 	%rd751, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 46;
	shr.b64 	%rhs, %rd734, 18;
	add.u64 	%rd752, %lhs, %rhs;
	}
	xor.b64  	%rd753, %rd751, %rd752;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd734, 23;
	shr.b64 	%rhs, %rd734, 41;
	add.u64 	%rd754, %lhs, %rhs;
	}
	xor.b64  	%rd755, %rd753, %rd754;
	add.s64 	%rd756, %rd750, %rd755;
	add.s64 	%rd757, %rd756, -5349999486874862801;
	add.s64 	%rd758, %rd757, %rd4632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 36;
	shr.b64 	%rhs, %rd745, 28;
	add.u64 	%rd759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 30;
	shr.b64 	%rhs, %rd745, 34;
	add.u64 	%rd760, %lhs, %rhs;
	}
	xor.b64  	%rd761, %rd759, %rd760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd745, 25;
	shr.b64 	%rhs, %rd745, 39;
	add.u64 	%rd762, %lhs, %rhs;
	}
	xor.b64  	%rd763, %rd761, %rd762;
	and.b64  	%rd764, %rd745, %rd721;
	xor.b64  	%rd765, %rd745, %rd721;
	and.b64  	%rd766, %rd765, %rd4633;
	or.b64  	%rd767, %rd766, %rd764;
	add.s64 	%rd768, %rd767, %rd763;
	add.s64 	%rd769, %rd768, %rd757;
	add.s64 	%rd770, %rd4629, %rd4621;
	xor.b64  	%rd771, %rd734, %rd710;
	and.b64  	%rd772, %rd758, %rd771;
	xor.b64  	%rd773, %rd772, %rd710;
	add.s64 	%rd774, %rd770, %rd773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 50;
	shr.b64 	%rhs, %rd758, 14;
	add.u64 	%rd775, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 46;
	shr.b64 	%rhs, %rd758, 18;
	add.u64 	%rd776, %lhs, %rhs;
	}
	xor.b64  	%rd777, %rd775, %rd776;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd758, 23;
	shr.b64 	%rhs, %rd758, 41;
	add.u64 	%rd778, %lhs, %rhs;
	}
	xor.b64  	%rd779, %rd777, %rd778;
	add.s64 	%rd780, %rd774, %rd779;
	add.s64 	%rd781, %rd780, -1606136188198331460;
	add.s64 	%rd782, %rd781, %rd4633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 36;
	shr.b64 	%rhs, %rd769, 28;
	add.u64 	%rd783, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 30;
	shr.b64 	%rhs, %rd769, 34;
	add.u64 	%rd784, %lhs, %rhs;
	}
	xor.b64  	%rd785, %rd783, %rd784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd769, 25;
	shr.b64 	%rhs, %rd769, 39;
	add.u64 	%rd786, %lhs, %rhs;
	}
	xor.b64  	%rd787, %rd785, %rd786;
	and.b64  	%rd788, %rd769, %rd745;
	xor.b64  	%rd789, %rd769, %rd745;
	and.b64  	%rd790, %rd789, %rd721;
	or.b64  	%rd791, %rd790, %rd788;
	add.s64 	%rd792, %rd791, %rd787;
	add.s64 	%rd793, %rd792, %rd781;
	add.s64 	%rd794, %rd710, %rd4622;
	xor.b64  	%rd795, %rd758, %rd734;
	and.b64  	%rd796, %rd782, %rd795;
	xor.b64  	%rd797, %rd796, %rd734;
	add.s64 	%rd798, %rd794, %rd797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 50;
	shr.b64 	%rhs, %rd782, 14;
	add.u64 	%rd799, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 46;
	shr.b64 	%rhs, %rd782, 18;
	add.u64 	%rd800, %lhs, %rhs;
	}
	xor.b64  	%rd801, %rd799, %rd800;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd782, 23;
	shr.b64 	%rhs, %rd782, 41;
	add.u64 	%rd802, %lhs, %rhs;
	}
	xor.b64  	%rd803, %rd801, %rd802;
	add.s64 	%rd804, %rd798, %rd803;
	add.s64 	%rd805, %rd804, 4131703408338449720;
	add.s64 	%rd806, %rd805, %rd721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 36;
	shr.b64 	%rhs, %rd793, 28;
	add.u64 	%rd807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 30;
	shr.b64 	%rhs, %rd793, 34;
	add.u64 	%rd808, %lhs, %rhs;
	}
	xor.b64  	%rd809, %rd807, %rd808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd793, 25;
	shr.b64 	%rhs, %rd793, 39;
	add.u64 	%rd810, %lhs, %rhs;
	}
	xor.b64  	%rd811, %rd809, %rd810;
	and.b64  	%rd812, %rd793, %rd769;
	xor.b64  	%rd813, %rd793, %rd769;
	and.b64  	%rd814, %rd813, %rd745;
	or.b64  	%rd815, %rd814, %rd812;
	add.s64 	%rd816, %rd815, %rd811;
	add.s64 	%rd817, %rd816, %rd805;
	add.s64 	%rd818, %rd734, %rd4623;
	xor.b64  	%rd819, %rd782, %rd758;
	and.b64  	%rd820, %rd806, %rd819;
	xor.b64  	%rd821, %rd820, %rd758;
	add.s64 	%rd822, %rd818, %rd821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 50;
	shr.b64 	%rhs, %rd806, 14;
	add.u64 	%rd823, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 46;
	shr.b64 	%rhs, %rd806, 18;
	add.u64 	%rd824, %lhs, %rhs;
	}
	xor.b64  	%rd825, %rd823, %rd824;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd806, 23;
	shr.b64 	%rhs, %rd806, 41;
	add.u64 	%rd826, %lhs, %rhs;
	}
	xor.b64  	%rd827, %rd825, %rd826;
	add.s64 	%rd828, %rd822, %rd827;
	add.s64 	%rd829, %rd828, 6480981068601479193;
	add.s64 	%rd830, %rd829, %rd745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 36;
	shr.b64 	%rhs, %rd817, 28;
	add.u64 	%rd831, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 30;
	shr.b64 	%rhs, %rd817, 34;
	add.u64 	%rd832, %lhs, %rhs;
	}
	xor.b64  	%rd833, %rd831, %rd832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd817, 25;
	shr.b64 	%rhs, %rd817, 39;
	add.u64 	%rd834, %lhs, %rhs;
	}
	xor.b64  	%rd835, %rd833, %rd834;
	and.b64  	%rd836, %rd817, %rd793;
	xor.b64  	%rd837, %rd817, %rd793;
	and.b64  	%rd838, %rd837, %rd769;
	or.b64  	%rd839, %rd838, %rd836;
	add.s64 	%rd840, %rd839, %rd835;
	add.s64 	%rd841, %rd840, %rd829;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 50;
	shr.b64 	%rhs, %rd830, 14;
	add.u64 	%rd842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 46;
	shr.b64 	%rhs, %rd830, 18;
	add.u64 	%rd843, %lhs, %rhs;
	}
	xor.b64  	%rd844, %rd842, %rd843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd830, 23;
	shr.b64 	%rhs, %rd830, 41;
	add.u64 	%rd845, %lhs, %rhs;
	}
	xor.b64  	%rd846, %rd844, %rd845;
	xor.b64  	%rd847, %rd806, %rd782;
	and.b64  	%rd848, %rd830, %rd847;
	xor.b64  	%rd849, %rd848, %rd782;
	add.s64 	%rd850, %rd4624, %rd758;
	add.s64 	%rd851, %rd850, %rd849;
	add.s64 	%rd852, %rd851, %rd846;
	add.s64 	%rd853, %rd852, -7908458776815382629;
	add.s64 	%rd854, %rd853, %rd769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 36;
	shr.b64 	%rhs, %rd841, 28;
	add.u64 	%rd855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 30;
	shr.b64 	%rhs, %rd841, 34;
	add.u64 	%rd856, %lhs, %rhs;
	}
	xor.b64  	%rd857, %rd855, %rd856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd841, 25;
	shr.b64 	%rhs, %rd841, 39;
	add.u64 	%rd858, %lhs, %rhs;
	}
	xor.b64  	%rd859, %rd857, %rd858;
	and.b64  	%rd860, %rd841, %rd817;
	xor.b64  	%rd861, %rd841, %rd817;
	and.b64  	%rd862, %rd861, %rd793;
	or.b64  	%rd863, %rd862, %rd860;
	add.s64 	%rd864, %rd863, %rd859;
	add.s64 	%rd865, %rd864, %rd853;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 50;
	shr.b64 	%rhs, %rd854, 14;
	add.u64 	%rd866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 46;
	shr.b64 	%rhs, %rd854, 18;
	add.u64 	%rd867, %lhs, %rhs;
	}
	xor.b64  	%rd868, %rd866, %rd867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd854, 23;
	shr.b64 	%rhs, %rd854, 41;
	add.u64 	%rd869, %lhs, %rhs;
	}
	xor.b64  	%rd870, %rd868, %rd869;
	xor.b64  	%rd871, %rd830, %rd806;
	and.b64  	%rd872, %rd854, %rd871;
	xor.b64  	%rd873, %rd872, %rd806;
	add.s64 	%rd874, %rd4625, %rd782;
	add.s64 	%rd875, %rd874, %rd873;
	add.s64 	%rd876, %rd875, %rd870;
	add.s64 	%rd877, %rd876, -6116909921290321640;
	add.s64 	%rd878, %rd877, %rd793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 36;
	shr.b64 	%rhs, %rd865, 28;
	add.u64 	%rd879, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 30;
	shr.b64 	%rhs, %rd865, 34;
	add.u64 	%rd880, %lhs, %rhs;
	}
	xor.b64  	%rd881, %rd879, %rd880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd865, 25;
	shr.b64 	%rhs, %rd865, 39;
	add.u64 	%rd882, %lhs, %rhs;
	}
	xor.b64  	%rd883, %rd881, %rd882;
	and.b64  	%rd884, %rd865, %rd841;
	xor.b64  	%rd885, %rd865, %rd841;
	and.b64  	%rd886, %rd885, %rd817;
	or.b64  	%rd887, %rd886, %rd884;
	add.s64 	%rd888, %rd887, %rd883;
	add.s64 	%rd889, %rd888, %rd877;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 50;
	shr.b64 	%rhs, %rd878, 14;
	add.u64 	%rd890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 46;
	shr.b64 	%rhs, %rd878, 18;
	add.u64 	%rd891, %lhs, %rhs;
	}
	xor.b64  	%rd892, %rd890, %rd891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd878, 23;
	shr.b64 	%rhs, %rd878, 41;
	add.u64 	%rd893, %lhs, %rhs;
	}
	xor.b64  	%rd894, %rd892, %rd893;
	xor.b64  	%rd895, %rd854, %rd830;
	and.b64  	%rd896, %rd878, %rd895;
	xor.b64  	%rd897, %rd896, %rd830;
	add.s64 	%rd898, %rd4609, %rd806;
	add.s64 	%rd899, %rd898, %rd897;
	add.s64 	%rd900, %rd899, %rd894;
	add.s64 	%rd901, %rd900, -2880145864133508542;
	add.s64 	%rd902, %rd901, %rd817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 36;
	shr.b64 	%rhs, %rd889, 28;
	add.u64 	%rd903, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 30;
	shr.b64 	%rhs, %rd889, 34;
	add.u64 	%rd904, %lhs, %rhs;
	}
	xor.b64  	%rd905, %rd903, %rd904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd889, 25;
	shr.b64 	%rhs, %rd889, 39;
	add.u64 	%rd906, %lhs, %rhs;
	}
	xor.b64  	%rd907, %rd905, %rd906;
	and.b64  	%rd908, %rd889, %rd865;
	xor.b64  	%rd909, %rd889, %rd865;
	and.b64  	%rd910, %rd909, %rd841;
	or.b64  	%rd911, %rd910, %rd908;
	add.s64 	%rd912, %rd911, %rd907;
	add.s64 	%rd913, %rd912, %rd901;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 50;
	shr.b64 	%rhs, %rd902, 14;
	add.u64 	%rd914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 46;
	shr.b64 	%rhs, %rd902, 18;
	add.u64 	%rd915, %lhs, %rhs;
	}
	xor.b64  	%rd916, %rd914, %rd915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd902, 23;
	shr.b64 	%rhs, %rd902, 41;
	add.u64 	%rd917, %lhs, %rhs;
	}
	xor.b64  	%rd918, %rd916, %rd917;
	xor.b64  	%rd919, %rd878, %rd854;
	and.b64  	%rd920, %rd902, %rd919;
	xor.b64  	%rd921, %rd920, %rd854;
	add.s64 	%rd922, %rd4608, %rd830;
	add.s64 	%rd923, %rd922, %rd921;
	add.s64 	%rd924, %rd923, %rd918;
	add.s64 	%rd925, %rd924, 1334009975649890238;
	add.s64 	%rd926, %rd925, %rd841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 36;
	shr.b64 	%rhs, %rd913, 28;
	add.u64 	%rd927, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 30;
	shr.b64 	%rhs, %rd913, 34;
	add.u64 	%rd928, %lhs, %rhs;
	}
	xor.b64  	%rd929, %rd927, %rd928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd913, 25;
	shr.b64 	%rhs, %rd913, 39;
	add.u64 	%rd930, %lhs, %rhs;
	}
	xor.b64  	%rd931, %rd929, %rd930;
	and.b64  	%rd932, %rd913, %rd889;
	xor.b64  	%rd933, %rd913, %rd889;
	and.b64  	%rd934, %rd933, %rd865;
	or.b64  	%rd935, %rd934, %rd932;
	add.s64 	%rd936, %rd935, %rd931;
	add.s64 	%rd937, %rd936, %rd925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 50;
	shr.b64 	%rhs, %rd926, 14;
	add.u64 	%rd938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 46;
	shr.b64 	%rhs, %rd926, 18;
	add.u64 	%rd939, %lhs, %rhs;
	}
	xor.b64  	%rd940, %rd938, %rd939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd926, 23;
	shr.b64 	%rhs, %rd926, 41;
	add.u64 	%rd941, %lhs, %rhs;
	}
	xor.b64  	%rd942, %rd940, %rd941;
	xor.b64  	%rd943, %rd902, %rd878;
	and.b64  	%rd944, %rd926, %rd943;
	xor.b64  	%rd945, %rd944, %rd878;
	add.s64 	%rd946, %rd4607, %rd854;
	add.s64 	%rd947, %rd946, %rd945;
	add.s64 	%rd948, %rd947, %rd942;
	add.s64 	%rd949, %rd948, 2608012711638119052;
	add.s64 	%rd950, %rd949, %rd865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 36;
	shr.b64 	%rhs, %rd937, 28;
	add.u64 	%rd951, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 30;
	shr.b64 	%rhs, %rd937, 34;
	add.u64 	%rd952, %lhs, %rhs;
	}
	xor.b64  	%rd953, %rd951, %rd952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd937, 25;
	shr.b64 	%rhs, %rd937, 39;
	add.u64 	%rd954, %lhs, %rhs;
	}
	xor.b64  	%rd955, %rd953, %rd954;
	and.b64  	%rd956, %rd937, %rd913;
	xor.b64  	%rd957, %rd937, %rd913;
	and.b64  	%rd958, %rd957, %rd889;
	or.b64  	%rd959, %rd958, %rd956;
	add.s64 	%rd960, %rd959, %rd955;
	add.s64 	%rd961, %rd960, %rd949;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 50;
	shr.b64 	%rhs, %rd950, 14;
	add.u64 	%rd962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 46;
	shr.b64 	%rhs, %rd950, 18;
	add.u64 	%rd963, %lhs, %rhs;
	}
	xor.b64  	%rd964, %rd962, %rd963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd950, 23;
	shr.b64 	%rhs, %rd950, 41;
	add.u64 	%rd965, %lhs, %rhs;
	}
	xor.b64  	%rd966, %rd964, %rd965;
	xor.b64  	%rd967, %rd926, %rd902;
	and.b64  	%rd968, %rd950, %rd967;
	xor.b64  	%rd969, %rd968, %rd902;
	add.s64 	%rd970, %rd4606, %rd878;
	add.s64 	%rd971, %rd970, %rd969;
	add.s64 	%rd972, %rd971, %rd966;
	add.s64 	%rd973, %rd972, 6128411473006802146;
	add.s64 	%rd974, %rd973, %rd889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 36;
	shr.b64 	%rhs, %rd961, 28;
	add.u64 	%rd975, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 30;
	shr.b64 	%rhs, %rd961, 34;
	add.u64 	%rd976, %lhs, %rhs;
	}
	xor.b64  	%rd977, %rd975, %rd976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd961, 25;
	shr.b64 	%rhs, %rd961, 39;
	add.u64 	%rd978, %lhs, %rhs;
	}
	xor.b64  	%rd979, %rd977, %rd978;
	and.b64  	%rd980, %rd961, %rd937;
	xor.b64  	%rd981, %rd961, %rd937;
	and.b64  	%rd982, %rd981, %rd913;
	or.b64  	%rd983, %rd982, %rd980;
	add.s64 	%rd984, %rd983, %rd979;
	add.s64 	%rd985, %rd984, %rd973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 50;
	shr.b64 	%rhs, %rd974, 14;
	add.u64 	%rd986, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 46;
	shr.b64 	%rhs, %rd974, 18;
	add.u64 	%rd987, %lhs, %rhs;
	}
	xor.b64  	%rd988, %rd986, %rd987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd974, 23;
	shr.b64 	%rhs, %rd974, 41;
	add.u64 	%rd989, %lhs, %rhs;
	}
	xor.b64  	%rd990, %rd988, %rd989;
	xor.b64  	%rd991, %rd950, %rd926;
	and.b64  	%rd992, %rd974, %rd991;
	xor.b64  	%rd993, %rd992, %rd926;
	add.s64 	%rd994, %rd4605, %rd902;
	add.s64 	%rd995, %rd994, %rd993;
	add.s64 	%rd996, %rd995, %rd990;
	add.s64 	%rd997, %rd996, 8268148722764581231;
	add.s64 	%rd4617, %rd997, %rd913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 36;
	shr.b64 	%rhs, %rd985, 28;
	add.u64 	%rd998, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 30;
	shr.b64 	%rhs, %rd985, 34;
	add.u64 	%rd999, %lhs, %rhs;
	}
	xor.b64  	%rd1000, %rd998, %rd999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd985, 25;
	shr.b64 	%rhs, %rd985, 39;
	add.u64 	%rd1001, %lhs, %rhs;
	}
	xor.b64  	%rd1002, %rd1000, %rd1001;
	and.b64  	%rd1003, %rd985, %rd961;
	xor.b64  	%rd1004, %rd985, %rd961;
	and.b64  	%rd1005, %rd1004, %rd937;
	or.b64  	%rd1006, %rd1005, %rd1003;
	add.s64 	%rd1007, %rd1006, %rd1002;
	add.s64 	%rd4613, %rd1007, %rd997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 50;
	shr.b64 	%rhs, %rd4617, 14;
	add.u64 	%rd1008, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 46;
	shr.b64 	%rhs, %rd4617, 18;
	add.u64 	%rd1009, %lhs, %rhs;
	}
	xor.b64  	%rd1010, %rd1008, %rd1009;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 23;
	shr.b64 	%rhs, %rd4617, 41;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	xor.b64  	%rd1012, %rd1010, %rd1011;
	xor.b64  	%rd1013, %rd974, %rd950;
	and.b64  	%rd1014, %rd4617, %rd1013;
	xor.b64  	%rd1015, %rd1014, %rd950;
	add.s64 	%rd1016, %rd4604, %rd926;
	add.s64 	%rd1017, %rd1016, %rd1015;
	add.s64 	%rd1018, %rd1017, %rd1012;
	add.s64 	%rd1019, %rd1018, -9160688886553864527;
	add.s64 	%rd4616, %rd1019, %rd937;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 36;
	shr.b64 	%rhs, %rd4613, 28;
	add.u64 	%rd1020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 30;
	shr.b64 	%rhs, %rd4613, 34;
	add.u64 	%rd1021, %lhs, %rhs;
	}
	xor.b64  	%rd1022, %rd1020, %rd1021;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 25;
	shr.b64 	%rhs, %rd4613, 39;
	add.u64 	%rd1023, %lhs, %rhs;
	}
	xor.b64  	%rd1024, %rd1022, %rd1023;
	and.b64  	%rd1025, %rd4613, %rd985;
	xor.b64  	%rd1026, %rd4613, %rd985;
	and.b64  	%rd1027, %rd1026, %rd961;
	or.b64  	%rd1028, %rd1027, %rd1025;
	add.s64 	%rd1029, %rd1028, %rd1024;
	add.s64 	%rd4612, %rd1029, %rd1019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 50;
	shr.b64 	%rhs, %rd4616, 14;
	add.u64 	%rd1030, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 46;
	shr.b64 	%rhs, %rd4616, 18;
	add.u64 	%rd1031, %lhs, %rhs;
	}
	xor.b64  	%rd1032, %rd1030, %rd1031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 23;
	shr.b64 	%rhs, %rd4616, 41;
	add.u64 	%rd1033, %lhs, %rhs;
	}
	xor.b64  	%rd1034, %rd1032, %rd1033;
	xor.b64  	%rd1035, %rd4617, %rd974;
	and.b64  	%rd1036, %rd4616, %rd1035;
	xor.b64  	%rd1037, %rd1036, %rd974;
	add.s64 	%rd1038, %rd4603, %rd950;
	add.s64 	%rd1039, %rd1038, %rd1037;
	add.s64 	%rd1040, %rd1039, %rd1034;
	add.s64 	%rd1041, %rd1040, -7215885187991268811;
	add.s64 	%rd4615, %rd1041, %rd961;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 36;
	shr.b64 	%rhs, %rd4612, 28;
	add.u64 	%rd1042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 30;
	shr.b64 	%rhs, %rd4612, 34;
	add.u64 	%rd1043, %lhs, %rhs;
	}
	xor.b64  	%rd1044, %rd1042, %rd1043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 25;
	shr.b64 	%rhs, %rd4612, 39;
	add.u64 	%rd1045, %lhs, %rhs;
	}
	xor.b64  	%rd1046, %rd1044, %rd1045;
	and.b64  	%rd1047, %rd4612, %rd4613;
	xor.b64  	%rd1048, %rd4612, %rd4613;
	and.b64  	%rd1049, %rd1048, %rd985;
	or.b64  	%rd1050, %rd1049, %rd1047;
	add.s64 	%rd1051, %rd1050, %rd1046;
	add.s64 	%rd4611, %rd1051, %rd1041;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 50;
	shr.b64 	%rhs, %rd4615, 14;
	add.u64 	%rd1052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 46;
	shr.b64 	%rhs, %rd4615, 18;
	add.u64 	%rd1053, %lhs, %rhs;
	}
	xor.b64  	%rd1054, %rd1052, %rd1053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 23;
	shr.b64 	%rhs, %rd4615, 41;
	add.u64 	%rd1055, %lhs, %rhs;
	}
	xor.b64  	%rd1056, %rd1054, %rd1055;
	xor.b64  	%rd1057, %rd4616, %rd4617;
	and.b64  	%rd1058, %rd4615, %rd1057;
	xor.b64  	%rd1059, %rd1058, %rd4617;
	add.s64 	%rd1060, %rd4602, %rd974;
	add.s64 	%rd1061, %rd1060, %rd1059;
	add.s64 	%rd1062, %rd1061, %rd1056;
	add.s64 	%rd1063, %rd1062, -4495734319001033068;
	add.s64 	%rd4614, %rd1063, %rd985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 36;
	shr.b64 	%rhs, %rd4611, 28;
	add.u64 	%rd1064, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 30;
	shr.b64 	%rhs, %rd4611, 34;
	add.u64 	%rd1065, %lhs, %rhs;
	}
	xor.b64  	%rd1066, %rd1064, %rd1065;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 25;
	shr.b64 	%rhs, %rd4611, 39;
	add.u64 	%rd1067, %lhs, %rhs;
	}
	xor.b64  	%rd1068, %rd1066, %rd1067;
	and.b64  	%rd1069, %rd4611, %rd4612;
	xor.b64  	%rd1070, %rd4611, %rd4612;
	and.b64  	%rd1071, %rd1070, %rd4613;
	or.b64  	%rd1072, %rd1071, %rd1069;
	add.s64 	%rd1073, %rd1072, %rd1068;
	add.s64 	%rd4610, %rd1073, %rd1063;
	mov.u32 	%r2677, 16;

$L__BB0_451:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 3;
	shr.b64 	%rhs, %rd4603, 61;
	add.u64 	%rd1074, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 45;
	shr.b64 	%rhs, %rd4603, 19;
	add.u64 	%rd1075, %lhs, %rhs;
	}
	xor.b64  	%rd1076, %rd1075, %rd1074;
	shr.u64 	%rd1077, %rd4603, 6;
	xor.b64  	%rd1078, %rd1076, %rd1077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 56;
	shr.b64 	%rhs, %rd4619, 8;
	add.u64 	%rd1079, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 63;
	shr.b64 	%rhs, %rd4619, 1;
	add.u64 	%rd1080, %lhs, %rhs;
	}
	xor.b64  	%rd1081, %rd1080, %rd1079;
	shr.u64 	%rd1082, %rd4619, 7;
	xor.b64  	%rd1083, %rd1081, %rd1082;
	add.s64 	%rd1084, %rd4608, %rd1078;
	add.s64 	%rd1085, %rd1084, %rd4618;
	add.s64 	%rd4618, %rd1085, %rd1083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 3;
	shr.b64 	%rhs, %rd4602, 61;
	add.u64 	%rd1086, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 45;
	shr.b64 	%rhs, %rd4602, 19;
	add.u64 	%rd1087, %lhs, %rhs;
	}
	xor.b64  	%rd1088, %rd1087, %rd1086;
	shr.u64 	%rd1089, %rd4602, 6;
	xor.b64  	%rd1090, %rd1088, %rd1089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 56;
	shr.b64 	%rhs, %rd4620, 8;
	add.u64 	%rd1091, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 63;
	shr.b64 	%rhs, %rd4620, 1;
	add.u64 	%rd1092, %lhs, %rhs;
	}
	xor.b64  	%rd1093, %rd1092, %rd1091;
	shr.u64 	%rd1094, %rd4620, 7;
	xor.b64  	%rd1095, %rd1093, %rd1094;
	add.s64 	%rd1096, %rd4607, %rd1090;
	add.s64 	%rd1097, %rd1096, %rd4619;
	add.s64 	%rd4619, %rd1097, %rd1095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 45;
	shr.b64 	%rhs, %rd4618, 19;
	add.u64 	%rd1098, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 3;
	shr.b64 	%rhs, %rd4618, 61;
	add.u64 	%rd1099, %lhs, %rhs;
	}
	xor.b64  	%rd1100, %rd1098, %rd1099;
	shr.u64 	%rd1101, %rd4618, 6;
	xor.b64  	%rd1102, %rd1100, %rd1101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4621, 56;
	shr.b64 	%rhs, %rd4621, 8;
	add.u64 	%rd1103, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4621, 63;
	shr.b64 	%rhs, %rd4621, 1;
	add.u64 	%rd1104, %lhs, %rhs;
	}
	xor.b64  	%rd1105, %rd1104, %rd1103;
	shr.u64 	%rd1106, %rd4621, 7;
	xor.b64  	%rd1107, %rd1105, %rd1106;
	add.s64 	%rd1108, %rd4620, %rd4606;
	add.s64 	%rd1109, %rd1108, %rd1107;
	add.s64 	%rd4620, %rd1109, %rd1102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 45;
	shr.b64 	%rhs, %rd4619, 19;
	add.u64 	%rd1110, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 3;
	shr.b64 	%rhs, %rd4619, 61;
	add.u64 	%rd1111, %lhs, %rhs;
	}
	xor.b64  	%rd1112, %rd1110, %rd1111;
	shr.u64 	%rd1113, %rd4619, 6;
	xor.b64  	%rd1114, %rd1112, %rd1113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4622, 56;
	shr.b64 	%rhs, %rd4622, 8;
	add.u64 	%rd1115, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4622, 63;
	shr.b64 	%rhs, %rd4622, 1;
	add.u64 	%rd1116, %lhs, %rhs;
	}
	xor.b64  	%rd1117, %rd1116, %rd1115;
	shr.u64 	%rd1118, %rd4622, 7;
	xor.b64  	%rd1119, %rd1117, %rd1118;
	add.s64 	%rd1120, %rd4621, %rd4605;
	add.s64 	%rd1121, %rd1120, %rd1119;
	add.s64 	%rd4621, %rd1121, %rd1114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 45;
	shr.b64 	%rhs, %rd4620, 19;
	add.u64 	%rd1122, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 3;
	shr.b64 	%rhs, %rd4620, 61;
	add.u64 	%rd1123, %lhs, %rhs;
	}
	xor.b64  	%rd1124, %rd1122, %rd1123;
	shr.u64 	%rd1125, %rd4620, 6;
	xor.b64  	%rd1126, %rd1124, %rd1125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 56;
	shr.b64 	%rhs, %rd4623, 8;
	add.u64 	%rd1127, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 63;
	shr.b64 	%rhs, %rd4623, 1;
	add.u64 	%rd1128, %lhs, %rhs;
	}
	xor.b64  	%rd1129, %rd1128, %rd1127;
	shr.u64 	%rd1130, %rd4623, 7;
	xor.b64  	%rd1131, %rd1129, %rd1130;
	add.s64 	%rd1132, %rd4622, %rd4604;
	add.s64 	%rd1133, %rd1132, %rd1131;
	add.s64 	%rd4622, %rd1133, %rd1126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4621, 45;
	shr.b64 	%rhs, %rd4621, 19;
	add.u64 	%rd1134, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4621, 3;
	shr.b64 	%rhs, %rd4621, 61;
	add.u64 	%rd1135, %lhs, %rhs;
	}
	xor.b64  	%rd1136, %rd1134, %rd1135;
	shr.u64 	%rd1137, %rd4621, 6;
	xor.b64  	%rd1138, %rd1136, %rd1137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4624, 56;
	shr.b64 	%rhs, %rd4624, 8;
	add.u64 	%rd1139, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4624, 63;
	shr.b64 	%rhs, %rd4624, 1;
	add.u64 	%rd1140, %lhs, %rhs;
	}
	xor.b64  	%rd1141, %rd1140, %rd1139;
	shr.u64 	%rd1142, %rd4624, 7;
	xor.b64  	%rd1143, %rd1141, %rd1142;
	add.s64 	%rd1144, %rd4623, %rd4603;
	add.s64 	%rd1145, %rd1144, %rd1143;
	add.s64 	%rd4623, %rd1145, %rd1138;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4622, 45;
	shr.b64 	%rhs, %rd4622, 19;
	add.u64 	%rd1146, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4622, 3;
	shr.b64 	%rhs, %rd4622, 61;
	add.u64 	%rd1147, %lhs, %rhs;
	}
	xor.b64  	%rd1148, %rd1146, %rd1147;
	shr.u64 	%rd1149, %rd4622, 6;
	xor.b64  	%rd1150, %rd1148, %rd1149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4625, 56;
	shr.b64 	%rhs, %rd4625, 8;
	add.u64 	%rd1151, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4625, 63;
	shr.b64 	%rhs, %rd4625, 1;
	add.u64 	%rd1152, %lhs, %rhs;
	}
	xor.b64  	%rd1153, %rd1152, %rd1151;
	shr.u64 	%rd1154, %rd4625, 7;
	xor.b64  	%rd1155, %rd1153, %rd1154;
	add.s64 	%rd1156, %rd4624, %rd4602;
	add.s64 	%rd1157, %rd1156, %rd1155;
	add.s64 	%rd4624, %rd1157, %rd1150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 45;
	shr.b64 	%rhs, %rd4623, 19;
	add.u64 	%rd1158, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4623, 3;
	shr.b64 	%rhs, %rd4623, 61;
	add.u64 	%rd1159, %lhs, %rhs;
	}
	xor.b64  	%rd1160, %rd1158, %rd1159;
	shr.u64 	%rd1161, %rd4623, 6;
	xor.b64  	%rd1162, %rd1160, %rd1161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 56;
	shr.b64 	%rhs, %rd4609, 8;
	add.u64 	%rd1163, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 63;
	shr.b64 	%rhs, %rd4609, 1;
	add.u64 	%rd1164, %lhs, %rhs;
	}
	xor.b64  	%rd1165, %rd1164, %rd1163;
	shr.u64 	%rd1166, %rd4609, 7;
	xor.b64  	%rd1167, %rd1165, %rd1166;
	add.s64 	%rd1168, %rd4625, %rd1167;
	add.s64 	%rd1169, %rd1168, %rd4618;
	add.s64 	%rd4625, %rd1169, %rd1162;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4624, 45;
	shr.b64 	%rhs, %rd4624, 19;
	add.u64 	%rd1170, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4624, 3;
	shr.b64 	%rhs, %rd4624, 61;
	add.u64 	%rd1171, %lhs, %rhs;
	}
	xor.b64  	%rd1172, %rd1170, %rd1171;
	shr.u64 	%rd1173, %rd4624, 6;
	xor.b64  	%rd1174, %rd1172, %rd1173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 56;
	shr.b64 	%rhs, %rd4608, 8;
	add.u64 	%rd1175, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 63;
	shr.b64 	%rhs, %rd4608, 1;
	add.u64 	%rd1176, %lhs, %rhs;
	}
	xor.b64  	%rd1177, %rd1176, %rd1175;
	shr.u64 	%rd1178, %rd4608, 7;
	xor.b64  	%rd1179, %rd1177, %rd1178;
	add.s64 	%rd1180, %rd1179, %rd4609;
	add.s64 	%rd1181, %rd1180, %rd4619;
	add.s64 	%rd4609, %rd1181, %rd1174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4625, 45;
	shr.b64 	%rhs, %rd4625, 19;
	add.u64 	%rd1182, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4625, 3;
	shr.b64 	%rhs, %rd4625, 61;
	add.u64 	%rd1183, %lhs, %rhs;
	}
	xor.b64  	%rd1184, %rd1182, %rd1183;
	shr.u64 	%rd1185, %rd4625, 6;
	xor.b64  	%rd1186, %rd1184, %rd1185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 56;
	shr.b64 	%rhs, %rd4607, 8;
	add.u64 	%rd1187, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 63;
	shr.b64 	%rhs, %rd4607, 1;
	add.u64 	%rd1188, %lhs, %rhs;
	}
	xor.b64  	%rd1189, %rd1188, %rd1187;
	shr.u64 	%rd1190, %rd4607, 7;
	xor.b64  	%rd1191, %rd1189, %rd1190;
	add.s64 	%rd1192, %rd1191, %rd4608;
	add.s64 	%rd1193, %rd1192, %rd4620;
	add.s64 	%rd4608, %rd1193, %rd1186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 45;
	shr.b64 	%rhs, %rd4609, 19;
	add.u64 	%rd1194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 3;
	shr.b64 	%rhs, %rd4609, 61;
	add.u64 	%rd1195, %lhs, %rhs;
	}
	xor.b64  	%rd1196, %rd1194, %rd1195;
	shr.u64 	%rd1197, %rd4609, 6;
	xor.b64  	%rd1198, %rd1196, %rd1197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 56;
	shr.b64 	%rhs, %rd4606, 8;
	add.u64 	%rd1199, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 63;
	shr.b64 	%rhs, %rd4606, 1;
	add.u64 	%rd1200, %lhs, %rhs;
	}
	xor.b64  	%rd1201, %rd1200, %rd1199;
	shr.u64 	%rd1202, %rd4606, 7;
	xor.b64  	%rd1203, %rd1201, %rd1202;
	add.s64 	%rd1204, %rd1203, %rd4607;
	add.s64 	%rd1205, %rd1204, %rd4621;
	add.s64 	%rd4607, %rd1205, %rd1198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 45;
	shr.b64 	%rhs, %rd4608, 19;
	add.u64 	%rd1206, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 3;
	shr.b64 	%rhs, %rd4608, 61;
	add.u64 	%rd1207, %lhs, %rhs;
	}
	xor.b64  	%rd1208, %rd1206, %rd1207;
	shr.u64 	%rd1209, %rd4608, 6;
	xor.b64  	%rd1210, %rd1208, %rd1209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 56;
	shr.b64 	%rhs, %rd4605, 8;
	add.u64 	%rd1211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 63;
	shr.b64 	%rhs, %rd4605, 1;
	add.u64 	%rd1212, %lhs, %rhs;
	}
	xor.b64  	%rd1213, %rd1212, %rd1211;
	shr.u64 	%rd1214, %rd4605, 7;
	xor.b64  	%rd1215, %rd1213, %rd1214;
	add.s64 	%rd1216, %rd1215, %rd4606;
	add.s64 	%rd1217, %rd1216, %rd4622;
	add.s64 	%rd4606, %rd1217, %rd1210;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 45;
	shr.b64 	%rhs, %rd4607, 19;
	add.u64 	%rd1218, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 3;
	shr.b64 	%rhs, %rd4607, 61;
	add.u64 	%rd1219, %lhs, %rhs;
	}
	xor.b64  	%rd1220, %rd1218, %rd1219;
	shr.u64 	%rd1221, %rd4607, 6;
	xor.b64  	%rd1222, %rd1220, %rd1221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 56;
	shr.b64 	%rhs, %rd4604, 8;
	add.u64 	%rd1223, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 63;
	shr.b64 	%rhs, %rd4604, 1;
	add.u64 	%rd1224, %lhs, %rhs;
	}
	xor.b64  	%rd1225, %rd1224, %rd1223;
	shr.u64 	%rd1226, %rd4604, 7;
	xor.b64  	%rd1227, %rd1225, %rd1226;
	add.s64 	%rd1228, %rd1227, %rd4605;
	add.s64 	%rd1229, %rd1228, %rd4623;
	add.s64 	%rd4605, %rd1229, %rd1222;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 45;
	shr.b64 	%rhs, %rd4606, 19;
	add.u64 	%rd1230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 3;
	shr.b64 	%rhs, %rd4606, 61;
	add.u64 	%rd1231, %lhs, %rhs;
	}
	xor.b64  	%rd1232, %rd1230, %rd1231;
	shr.u64 	%rd1233, %rd4606, 6;
	xor.b64  	%rd1234, %rd1232, %rd1233;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 56;
	shr.b64 	%rhs, %rd4603, 8;
	add.u64 	%rd1235, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 63;
	shr.b64 	%rhs, %rd4603, 1;
	add.u64 	%rd1236, %lhs, %rhs;
	}
	xor.b64  	%rd1237, %rd1236, %rd1235;
	shr.u64 	%rd1238, %rd4603, 7;
	xor.b64  	%rd1239, %rd1237, %rd1238;
	add.s64 	%rd1240, %rd1239, %rd4604;
	add.s64 	%rd1241, %rd1240, %rd4624;
	add.s64 	%rd4604, %rd1241, %rd1234;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 45;
	shr.b64 	%rhs, %rd4605, 19;
	add.u64 	%rd1242, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 3;
	shr.b64 	%rhs, %rd4605, 61;
	add.u64 	%rd1243, %lhs, %rhs;
	}
	xor.b64  	%rd1244, %rd1242, %rd1243;
	shr.u64 	%rd1245, %rd4605, 6;
	xor.b64  	%rd1246, %rd1244, %rd1245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 56;
	shr.b64 	%rhs, %rd4602, 8;
	add.u64 	%rd1247, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 63;
	shr.b64 	%rhs, %rd4602, 1;
	add.u64 	%rd1248, %lhs, %rhs;
	}
	xor.b64  	%rd1249, %rd1248, %rd1247;
	shr.u64 	%rd1250, %rd4602, 7;
	xor.b64  	%rd1251, %rd1249, %rd1250;
	add.s64 	%rd1252, %rd1251, %rd4603;
	add.s64 	%rd1253, %rd1252, %rd4625;
	add.s64 	%rd4603, %rd1253, %rd1246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 45;
	shr.b64 	%rhs, %rd4604, 19;
	add.u64 	%rd1254, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 3;
	shr.b64 	%rhs, %rd4604, 61;
	add.u64 	%rd1255, %lhs, %rhs;
	}
	xor.b64  	%rd1256, %rd1254, %rd1255;
	shr.u64 	%rd1257, %rd4604, 6;
	xor.b64  	%rd1258, %rd1256, %rd1257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 63;
	shr.b64 	%rhs, %rd4618, 1;
	add.u64 	%rd1259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 56;
	shr.b64 	%rhs, %rd4618, 8;
	add.u64 	%rd1260, %lhs, %rhs;
	}
	xor.b64  	%rd1261, %rd1259, %rd1260;
	shr.u64 	%rd1262, %rd4618, 7;
	xor.b64  	%rd1263, %rd1261, %rd1262;
	add.s64 	%rd1264, %rd1263, %rd4602;
	add.s64 	%rd1265, %rd1264, %rd4609;
	add.s64 	%rd4602, %rd1265, %rd1258;
	mul.wide.s32 	%rd1266, %r2677, 8;
	mov.u64 	%rd1267, k_sha512;
	add.s64 	%rd1268, %rd1267, %rd1266;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 46;
	shr.b64 	%rhs, %rd4614, 18;
	add.u64 	%rd1269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 50;
	shr.b64 	%rhs, %rd4614, 14;
	add.u64 	%rd1270, %lhs, %rhs;
	}
	xor.b64  	%rd1271, %rd1270, %rd1269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 23;
	shr.b64 	%rhs, %rd4614, 41;
	add.u64 	%rd1272, %lhs, %rhs;
	}
	xor.b64  	%rd1273, %rd1271, %rd1272;
	xor.b64  	%rd1274, %rd4616, %rd4615;
	and.b64  	%rd1275, %rd1274, %rd4614;
	xor.b64  	%rd1276, %rd1275, %rd4616;
	add.s64 	%rd1277, %rd1273, %rd4617;
	add.s64 	%rd1278, %rd1277, %rd1276;
	add.s64 	%rd1279, %rd1278, %rd4618;
	ld.const.u64 	%rd1280, [%rd1268];
	add.s64 	%rd1281, %rd1279, %rd1280;
	add.s64 	%rd1282, %rd1281, %rd4613;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 30;
	shr.b64 	%rhs, %rd4610, 34;
	add.u64 	%rd1283, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 36;
	shr.b64 	%rhs, %rd4610, 28;
	add.u64 	%rd1284, %lhs, %rhs;
	}
	xor.b64  	%rd1285, %rd1284, %rd1283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 25;
	shr.b64 	%rhs, %rd4610, 39;
	add.u64 	%rd1286, %lhs, %rhs;
	}
	xor.b64  	%rd1287, %rd1285, %rd1286;
	xor.b64  	%rd1288, %rd4611, %rd4610;
	and.b64  	%rd1289, %rd1288, %rd4612;
	and.b64  	%rd1290, %rd4611, %rd4610;
	or.b64  	%rd1291, %rd1289, %rd1290;
	add.s64 	%rd1292, %rd1291, %rd1287;
	add.s64 	%rd1293, %rd1292, %rd1281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1282, 50;
	shr.b64 	%rhs, %rd1282, 14;
	add.u64 	%rd1294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1282, 46;
	shr.b64 	%rhs, %rd1282, 18;
	add.u64 	%rd1295, %lhs, %rhs;
	}
	xor.b64  	%rd1296, %rd1294, %rd1295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1282, 23;
	shr.b64 	%rhs, %rd1282, 41;
	add.u64 	%rd1297, %lhs, %rhs;
	}
	xor.b64  	%rd1298, %rd1296, %rd1297;
	xor.b64  	%rd1299, %rd4615, %rd4614;
	and.b64  	%rd1300, %rd1282, %rd1299;
	xor.b64  	%rd1301, %rd1300, %rd4615;
	add.s64 	%rd1302, %rd4619, %rd4616;
	ld.const.u64 	%rd1303, [%rd1268+8];
	add.s64 	%rd1304, %rd1302, %rd1303;
	add.s64 	%rd1305, %rd1304, %rd1301;
	add.s64 	%rd1306, %rd1305, %rd1298;
	add.s64 	%rd1307, %rd1306, %rd4612;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1293, 36;
	shr.b64 	%rhs, %rd1293, 28;
	add.u64 	%rd1308, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1293, 30;
	shr.b64 	%rhs, %rd1293, 34;
	add.u64 	%rd1309, %lhs, %rhs;
	}
	xor.b64  	%rd1310, %rd1308, %rd1309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1293, 25;
	shr.b64 	%rhs, %rd1293, 39;
	add.u64 	%rd1311, %lhs, %rhs;
	}
	xor.b64  	%rd1312, %rd1310, %rd1311;
	and.b64  	%rd1313, %rd1293, %rd4610;
	xor.b64  	%rd1314, %rd1293, %rd4610;
	and.b64  	%rd1315, %rd1314, %rd4611;
	or.b64  	%rd1316, %rd1315, %rd1313;
	add.s64 	%rd1317, %rd1316, %rd1312;
	add.s64 	%rd1318, %rd1317, %rd1306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1307, 50;
	shr.b64 	%rhs, %rd1307, 14;
	add.u64 	%rd1319, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1307, 46;
	shr.b64 	%rhs, %rd1307, 18;
	add.u64 	%rd1320, %lhs, %rhs;
	}
	xor.b64  	%rd1321, %rd1319, %rd1320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1307, 23;
	shr.b64 	%rhs, %rd1307, 41;
	add.u64 	%rd1322, %lhs, %rhs;
	}
	xor.b64  	%rd1323, %rd1321, %rd1322;
	xor.b64  	%rd1324, %rd1282, %rd4614;
	and.b64  	%rd1325, %rd1307, %rd1324;
	xor.b64  	%rd1326, %rd1325, %rd4614;
	ld.const.u64 	%rd1327, [%rd1268+16];
	add.s64 	%rd1328, %rd1327, %rd4615;
	add.s64 	%rd1329, %rd1328, %rd4620;
	add.s64 	%rd1330, %rd1329, %rd1326;
	add.s64 	%rd1331, %rd1330, %rd1323;
	add.s64 	%rd1332, %rd1331, %rd4611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1318, 36;
	shr.b64 	%rhs, %rd1318, 28;
	add.u64 	%rd1333, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1318, 30;
	shr.b64 	%rhs, %rd1318, 34;
	add.u64 	%rd1334, %lhs, %rhs;
	}
	xor.b64  	%rd1335, %rd1333, %rd1334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1318, 25;
	shr.b64 	%rhs, %rd1318, 39;
	add.u64 	%rd1336, %lhs, %rhs;
	}
	xor.b64  	%rd1337, %rd1335, %rd1336;
	and.b64  	%rd1338, %rd1318, %rd1293;
	xor.b64  	%rd1339, %rd1318, %rd1293;
	and.b64  	%rd1340, %rd1339, %rd4610;
	or.b64  	%rd1341, %rd1340, %rd1338;
	add.s64 	%rd1342, %rd1341, %rd1337;
	add.s64 	%rd1343, %rd1342, %rd1331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 50;
	shr.b64 	%rhs, %rd1332, 14;
	add.u64 	%rd1344, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 46;
	shr.b64 	%rhs, %rd1332, 18;
	add.u64 	%rd1345, %lhs, %rhs;
	}
	xor.b64  	%rd1346, %rd1344, %rd1345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1332, 23;
	shr.b64 	%rhs, %rd1332, 41;
	add.u64 	%rd1347, %lhs, %rhs;
	}
	xor.b64  	%rd1348, %rd1346, %rd1347;
	xor.b64  	%rd1349, %rd1307, %rd1282;
	and.b64  	%rd1350, %rd1332, %rd1349;
	xor.b64  	%rd1351, %rd1350, %rd1282;
	ld.const.u64 	%rd1352, [%rd1268+24];
	add.s64 	%rd1353, %rd1352, %rd4614;
	add.s64 	%rd1354, %rd1353, %rd4621;
	add.s64 	%rd1355, %rd1354, %rd1351;
	add.s64 	%rd1356, %rd1355, %rd1348;
	add.s64 	%rd1357, %rd1356, %rd4610;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1343, 36;
	shr.b64 	%rhs, %rd1343, 28;
	add.u64 	%rd1358, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1343, 30;
	shr.b64 	%rhs, %rd1343, 34;
	add.u64 	%rd1359, %lhs, %rhs;
	}
	xor.b64  	%rd1360, %rd1358, %rd1359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1343, 25;
	shr.b64 	%rhs, %rd1343, 39;
	add.u64 	%rd1361, %lhs, %rhs;
	}
	xor.b64  	%rd1362, %rd1360, %rd1361;
	and.b64  	%rd1363, %rd1343, %rd1318;
	xor.b64  	%rd1364, %rd1343, %rd1318;
	and.b64  	%rd1365, %rd1364, %rd1293;
	or.b64  	%rd1366, %rd1365, %rd1363;
	add.s64 	%rd1367, %rd1366, %rd1362;
	add.s64 	%rd1368, %rd1367, %rd1356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1357, 50;
	shr.b64 	%rhs, %rd1357, 14;
	add.u64 	%rd1369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1357, 46;
	shr.b64 	%rhs, %rd1357, 18;
	add.u64 	%rd1370, %lhs, %rhs;
	}
	xor.b64  	%rd1371, %rd1369, %rd1370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1357, 23;
	shr.b64 	%rhs, %rd1357, 41;
	add.u64 	%rd1372, %lhs, %rhs;
	}
	xor.b64  	%rd1373, %rd1371, %rd1372;
	xor.b64  	%rd1374, %rd1332, %rd1307;
	and.b64  	%rd1375, %rd1357, %rd1374;
	xor.b64  	%rd1376, %rd1375, %rd1307;
	ld.const.u64 	%rd1377, [%rd1268+32];
	add.s64 	%rd1378, %rd1377, %rd1282;
	add.s64 	%rd1379, %rd1378, %rd4622;
	add.s64 	%rd1380, %rd1379, %rd1376;
	add.s64 	%rd1381, %rd1380, %rd1373;
	add.s64 	%rd1382, %rd1381, %rd1293;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1368, 36;
	shr.b64 	%rhs, %rd1368, 28;
	add.u64 	%rd1383, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1368, 30;
	shr.b64 	%rhs, %rd1368, 34;
	add.u64 	%rd1384, %lhs, %rhs;
	}
	xor.b64  	%rd1385, %rd1383, %rd1384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1368, 25;
	shr.b64 	%rhs, %rd1368, 39;
	add.u64 	%rd1386, %lhs, %rhs;
	}
	xor.b64  	%rd1387, %rd1385, %rd1386;
	and.b64  	%rd1388, %rd1368, %rd1343;
	xor.b64  	%rd1389, %rd1368, %rd1343;
	and.b64  	%rd1390, %rd1389, %rd1318;
	or.b64  	%rd1391, %rd1390, %rd1388;
	add.s64 	%rd1392, %rd1391, %rd1387;
	add.s64 	%rd1393, %rd1392, %rd1381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1382, 50;
	shr.b64 	%rhs, %rd1382, 14;
	add.u64 	%rd1394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1382, 46;
	shr.b64 	%rhs, %rd1382, 18;
	add.u64 	%rd1395, %lhs, %rhs;
	}
	xor.b64  	%rd1396, %rd1394, %rd1395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1382, 23;
	shr.b64 	%rhs, %rd1382, 41;
	add.u64 	%rd1397, %lhs, %rhs;
	}
	xor.b64  	%rd1398, %rd1396, %rd1397;
	xor.b64  	%rd1399, %rd1357, %rd1332;
	and.b64  	%rd1400, %rd1382, %rd1399;
	xor.b64  	%rd1401, %rd1400, %rd1332;
	ld.const.u64 	%rd1402, [%rd1268+40];
	add.s64 	%rd1403, %rd1307, %rd1402;
	add.s64 	%rd1404, %rd1403, %rd4623;
	add.s64 	%rd1405, %rd1404, %rd1401;
	add.s64 	%rd1406, %rd1405, %rd1398;
	add.s64 	%rd1407, %rd1406, %rd1318;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 36;
	shr.b64 	%rhs, %rd1393, 28;
	add.u64 	%rd1408, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 30;
	shr.b64 	%rhs, %rd1393, 34;
	add.u64 	%rd1409, %lhs, %rhs;
	}
	xor.b64  	%rd1410, %rd1408, %rd1409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1393, 25;
	shr.b64 	%rhs, %rd1393, 39;
	add.u64 	%rd1411, %lhs, %rhs;
	}
	xor.b64  	%rd1412, %rd1410, %rd1411;
	and.b64  	%rd1413, %rd1393, %rd1368;
	xor.b64  	%rd1414, %rd1393, %rd1368;
	and.b64  	%rd1415, %rd1414, %rd1343;
	or.b64  	%rd1416, %rd1415, %rd1413;
	add.s64 	%rd1417, %rd1416, %rd1412;
	add.s64 	%rd1418, %rd1417, %rd1406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 50;
	shr.b64 	%rhs, %rd1407, 14;
	add.u64 	%rd1419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 46;
	shr.b64 	%rhs, %rd1407, 18;
	add.u64 	%rd1420, %lhs, %rhs;
	}
	xor.b64  	%rd1421, %rd1419, %rd1420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1407, 23;
	shr.b64 	%rhs, %rd1407, 41;
	add.u64 	%rd1422, %lhs, %rhs;
	}
	xor.b64  	%rd1423, %rd1421, %rd1422;
	xor.b64  	%rd1424, %rd1382, %rd1357;
	and.b64  	%rd1425, %rd1407, %rd1424;
	xor.b64  	%rd1426, %rd1425, %rd1357;
	ld.const.u64 	%rd1427, [%rd1268+48];
	add.s64 	%rd1428, %rd4624, %rd1427;
	add.s64 	%rd1429, %rd1428, %rd1332;
	add.s64 	%rd1430, %rd1429, %rd1426;
	add.s64 	%rd1431, %rd1430, %rd1423;
	add.s64 	%rd1432, %rd1431, %rd1343;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 36;
	shr.b64 	%rhs, %rd1418, 28;
	add.u64 	%rd1433, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 30;
	shr.b64 	%rhs, %rd1418, 34;
	add.u64 	%rd1434, %lhs, %rhs;
	}
	xor.b64  	%rd1435, %rd1433, %rd1434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1418, 25;
	shr.b64 	%rhs, %rd1418, 39;
	add.u64 	%rd1436, %lhs, %rhs;
	}
	xor.b64  	%rd1437, %rd1435, %rd1436;
	and.b64  	%rd1438, %rd1418, %rd1393;
	xor.b64  	%rd1439, %rd1418, %rd1393;
	and.b64  	%rd1440, %rd1439, %rd1368;
	or.b64  	%rd1441, %rd1440, %rd1438;
	add.s64 	%rd1442, %rd1441, %rd1437;
	add.s64 	%rd1443, %rd1442, %rd1431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 50;
	shr.b64 	%rhs, %rd1432, 14;
	add.u64 	%rd1444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 46;
	shr.b64 	%rhs, %rd1432, 18;
	add.u64 	%rd1445, %lhs, %rhs;
	}
	xor.b64  	%rd1446, %rd1444, %rd1445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1432, 23;
	shr.b64 	%rhs, %rd1432, 41;
	add.u64 	%rd1447, %lhs, %rhs;
	}
	xor.b64  	%rd1448, %rd1446, %rd1447;
	xor.b64  	%rd1449, %rd1407, %rd1382;
	and.b64  	%rd1450, %rd1432, %rd1449;
	xor.b64  	%rd1451, %rd1450, %rd1382;
	ld.const.u64 	%rd1452, [%rd1268+56];
	add.s64 	%rd1453, %rd4625, %rd1452;
	add.s64 	%rd1454, %rd1453, %rd1357;
	add.s64 	%rd1455, %rd1454, %rd1451;
	add.s64 	%rd1456, %rd1455, %rd1448;
	add.s64 	%rd1457, %rd1456, %rd1368;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 36;
	shr.b64 	%rhs, %rd1443, 28;
	add.u64 	%rd1458, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 30;
	shr.b64 	%rhs, %rd1443, 34;
	add.u64 	%rd1459, %lhs, %rhs;
	}
	xor.b64  	%rd1460, %rd1458, %rd1459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1443, 25;
	shr.b64 	%rhs, %rd1443, 39;
	add.u64 	%rd1461, %lhs, %rhs;
	}
	xor.b64  	%rd1462, %rd1460, %rd1461;
	and.b64  	%rd1463, %rd1443, %rd1418;
	xor.b64  	%rd1464, %rd1443, %rd1418;
	and.b64  	%rd1465, %rd1464, %rd1393;
	or.b64  	%rd1466, %rd1465, %rd1463;
	add.s64 	%rd1467, %rd1466, %rd1462;
	add.s64 	%rd1468, %rd1467, %rd1456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 50;
	shr.b64 	%rhs, %rd1457, 14;
	add.u64 	%rd1469, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 46;
	shr.b64 	%rhs, %rd1457, 18;
	add.u64 	%rd1470, %lhs, %rhs;
	}
	xor.b64  	%rd1471, %rd1469, %rd1470;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1457, 23;
	shr.b64 	%rhs, %rd1457, 41;
	add.u64 	%rd1472, %lhs, %rhs;
	}
	xor.b64  	%rd1473, %rd1471, %rd1472;
	xor.b64  	%rd1474, %rd1432, %rd1407;
	and.b64  	%rd1475, %rd1457, %rd1474;
	xor.b64  	%rd1476, %rd1475, %rd1407;
	ld.const.u64 	%rd1477, [%rd1268+64];
	add.s64 	%rd1478, %rd4609, %rd1477;
	add.s64 	%rd1479, %rd1478, %rd1382;
	add.s64 	%rd1480, %rd1479, %rd1476;
	add.s64 	%rd1481, %rd1480, %rd1473;
	add.s64 	%rd1482, %rd1481, %rd1393;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1468, 36;
	shr.b64 	%rhs, %rd1468, 28;
	add.u64 	%rd1483, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1468, 30;
	shr.b64 	%rhs, %rd1468, 34;
	add.u64 	%rd1484, %lhs, %rhs;
	}
	xor.b64  	%rd1485, %rd1483, %rd1484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1468, 25;
	shr.b64 	%rhs, %rd1468, 39;
	add.u64 	%rd1486, %lhs, %rhs;
	}
	xor.b64  	%rd1487, %rd1485, %rd1486;
	and.b64  	%rd1488, %rd1468, %rd1443;
	xor.b64  	%rd1489, %rd1468, %rd1443;
	and.b64  	%rd1490, %rd1489, %rd1418;
	or.b64  	%rd1491, %rd1490, %rd1488;
	add.s64 	%rd1492, %rd1491, %rd1487;
	add.s64 	%rd1493, %rd1492, %rd1481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 50;
	shr.b64 	%rhs, %rd1482, 14;
	add.u64 	%rd1494, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 46;
	shr.b64 	%rhs, %rd1482, 18;
	add.u64 	%rd1495, %lhs, %rhs;
	}
	xor.b64  	%rd1496, %rd1494, %rd1495;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1482, 23;
	shr.b64 	%rhs, %rd1482, 41;
	add.u64 	%rd1497, %lhs, %rhs;
	}
	xor.b64  	%rd1498, %rd1496, %rd1497;
	xor.b64  	%rd1499, %rd1457, %rd1432;
	and.b64  	%rd1500, %rd1482, %rd1499;
	xor.b64  	%rd1501, %rd1500, %rd1432;
	ld.const.u64 	%rd1502, [%rd1268+72];
	add.s64 	%rd1503, %rd4608, %rd1502;
	add.s64 	%rd1504, %rd1503, %rd1407;
	add.s64 	%rd1505, %rd1504, %rd1501;
	add.s64 	%rd1506, %rd1505, %rd1498;
	add.s64 	%rd1507, %rd1506, %rd1418;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 36;
	shr.b64 	%rhs, %rd1493, 28;
	add.u64 	%rd1508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 30;
	shr.b64 	%rhs, %rd1493, 34;
	add.u64 	%rd1509, %lhs, %rhs;
	}
	xor.b64  	%rd1510, %rd1508, %rd1509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1493, 25;
	shr.b64 	%rhs, %rd1493, 39;
	add.u64 	%rd1511, %lhs, %rhs;
	}
	xor.b64  	%rd1512, %rd1510, %rd1511;
	and.b64  	%rd1513, %rd1493, %rd1468;
	xor.b64  	%rd1514, %rd1493, %rd1468;
	and.b64  	%rd1515, %rd1514, %rd1443;
	or.b64  	%rd1516, %rd1515, %rd1513;
	add.s64 	%rd1517, %rd1516, %rd1512;
	add.s64 	%rd1518, %rd1517, %rd1506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1507, 50;
	shr.b64 	%rhs, %rd1507, 14;
	add.u64 	%rd1519, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1507, 46;
	shr.b64 	%rhs, %rd1507, 18;
	add.u64 	%rd1520, %lhs, %rhs;
	}
	xor.b64  	%rd1521, %rd1519, %rd1520;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1507, 23;
	shr.b64 	%rhs, %rd1507, 41;
	add.u64 	%rd1522, %lhs, %rhs;
	}
	xor.b64  	%rd1523, %rd1521, %rd1522;
	xor.b64  	%rd1524, %rd1482, %rd1457;
	and.b64  	%rd1525, %rd1507, %rd1524;
	xor.b64  	%rd1526, %rd1525, %rd1457;
	ld.const.u64 	%rd1527, [%rd1268+80];
	add.s64 	%rd1528, %rd4607, %rd1527;
	add.s64 	%rd1529, %rd1528, %rd1432;
	add.s64 	%rd1530, %rd1529, %rd1526;
	add.s64 	%rd1531, %rd1530, %rd1523;
	add.s64 	%rd1532, %rd1531, %rd1443;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 36;
	shr.b64 	%rhs, %rd1518, 28;
	add.u64 	%rd1533, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 30;
	shr.b64 	%rhs, %rd1518, 34;
	add.u64 	%rd1534, %lhs, %rhs;
	}
	xor.b64  	%rd1535, %rd1533, %rd1534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1518, 25;
	shr.b64 	%rhs, %rd1518, 39;
	add.u64 	%rd1536, %lhs, %rhs;
	}
	xor.b64  	%rd1537, %rd1535, %rd1536;
	and.b64  	%rd1538, %rd1518, %rd1493;
	xor.b64  	%rd1539, %rd1518, %rd1493;
	and.b64  	%rd1540, %rd1539, %rd1468;
	or.b64  	%rd1541, %rd1540, %rd1538;
	add.s64 	%rd1542, %rd1541, %rd1537;
	add.s64 	%rd1543, %rd1542, %rd1531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1532, 50;
	shr.b64 	%rhs, %rd1532, 14;
	add.u64 	%rd1544, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1532, 46;
	shr.b64 	%rhs, %rd1532, 18;
	add.u64 	%rd1545, %lhs, %rhs;
	}
	xor.b64  	%rd1546, %rd1544, %rd1545;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1532, 23;
	shr.b64 	%rhs, %rd1532, 41;
	add.u64 	%rd1547, %lhs, %rhs;
	}
	xor.b64  	%rd1548, %rd1546, %rd1547;
	xor.b64  	%rd1549, %rd1507, %rd1482;
	and.b64  	%rd1550, %rd1532, %rd1549;
	xor.b64  	%rd1551, %rd1550, %rd1482;
	ld.const.u64 	%rd1552, [%rd1268+88];
	add.s64 	%rd1553, %rd4606, %rd1552;
	add.s64 	%rd1554, %rd1553, %rd1457;
	add.s64 	%rd1555, %rd1554, %rd1551;
	add.s64 	%rd1556, %rd1555, %rd1548;
	add.s64 	%rd1557, %rd1556, %rd1468;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1543, 36;
	shr.b64 	%rhs, %rd1543, 28;
	add.u64 	%rd1558, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1543, 30;
	shr.b64 	%rhs, %rd1543, 34;
	add.u64 	%rd1559, %lhs, %rhs;
	}
	xor.b64  	%rd1560, %rd1558, %rd1559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1543, 25;
	shr.b64 	%rhs, %rd1543, 39;
	add.u64 	%rd1561, %lhs, %rhs;
	}
	xor.b64  	%rd1562, %rd1560, %rd1561;
	and.b64  	%rd1563, %rd1543, %rd1518;
	xor.b64  	%rd1564, %rd1543, %rd1518;
	and.b64  	%rd1565, %rd1564, %rd1493;
	or.b64  	%rd1566, %rd1565, %rd1563;
	add.s64 	%rd1567, %rd1566, %rd1562;
	add.s64 	%rd1568, %rd1567, %rd1556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1557, 50;
	shr.b64 	%rhs, %rd1557, 14;
	add.u64 	%rd1569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1557, 46;
	shr.b64 	%rhs, %rd1557, 18;
	add.u64 	%rd1570, %lhs, %rhs;
	}
	xor.b64  	%rd1571, %rd1569, %rd1570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1557, 23;
	shr.b64 	%rhs, %rd1557, 41;
	add.u64 	%rd1572, %lhs, %rhs;
	}
	xor.b64  	%rd1573, %rd1571, %rd1572;
	xor.b64  	%rd1574, %rd1532, %rd1507;
	and.b64  	%rd1575, %rd1557, %rd1574;
	xor.b64  	%rd1576, %rd1575, %rd1507;
	ld.const.u64 	%rd1577, [%rd1268+96];
	add.s64 	%rd1578, %rd4605, %rd1577;
	add.s64 	%rd1579, %rd1578, %rd1482;
	add.s64 	%rd1580, %rd1579, %rd1576;
	add.s64 	%rd1581, %rd1580, %rd1573;
	add.s64 	%rd4617, %rd1581, %rd1493;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1568, 36;
	shr.b64 	%rhs, %rd1568, 28;
	add.u64 	%rd1582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1568, 30;
	shr.b64 	%rhs, %rd1568, 34;
	add.u64 	%rd1583, %lhs, %rhs;
	}
	xor.b64  	%rd1584, %rd1582, %rd1583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1568, 25;
	shr.b64 	%rhs, %rd1568, 39;
	add.u64 	%rd1585, %lhs, %rhs;
	}
	xor.b64  	%rd1586, %rd1584, %rd1585;
	and.b64  	%rd1587, %rd1568, %rd1543;
	xor.b64  	%rd1588, %rd1568, %rd1543;
	and.b64  	%rd1589, %rd1588, %rd1518;
	or.b64  	%rd1590, %rd1589, %rd1587;
	add.s64 	%rd1591, %rd1590, %rd1586;
	add.s64 	%rd4613, %rd1591, %rd1581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 50;
	shr.b64 	%rhs, %rd4617, 14;
	add.u64 	%rd1592, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 46;
	shr.b64 	%rhs, %rd4617, 18;
	add.u64 	%rd1593, %lhs, %rhs;
	}
	xor.b64  	%rd1594, %rd1592, %rd1593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 23;
	shr.b64 	%rhs, %rd4617, 41;
	add.u64 	%rd1595, %lhs, %rhs;
	}
	xor.b64  	%rd1596, %rd1594, %rd1595;
	xor.b64  	%rd1597, %rd1557, %rd1532;
	and.b64  	%rd1598, %rd4617, %rd1597;
	xor.b64  	%rd1599, %rd1598, %rd1532;
	ld.const.u64 	%rd1600, [%rd1268+104];
	add.s64 	%rd1601, %rd4604, %rd1600;
	add.s64 	%rd1602, %rd1601, %rd1507;
	add.s64 	%rd1603, %rd1602, %rd1599;
	add.s64 	%rd1604, %rd1603, %rd1596;
	add.s64 	%rd4616, %rd1604, %rd1518;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 36;
	shr.b64 	%rhs, %rd4613, 28;
	add.u64 	%rd1605, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 30;
	shr.b64 	%rhs, %rd4613, 34;
	add.u64 	%rd1606, %lhs, %rhs;
	}
	xor.b64  	%rd1607, %rd1605, %rd1606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 25;
	shr.b64 	%rhs, %rd4613, 39;
	add.u64 	%rd1608, %lhs, %rhs;
	}
	xor.b64  	%rd1609, %rd1607, %rd1608;
	and.b64  	%rd1610, %rd4613, %rd1568;
	xor.b64  	%rd1611, %rd4613, %rd1568;
	and.b64  	%rd1612, %rd1611, %rd1543;
	or.b64  	%rd1613, %rd1612, %rd1610;
	add.s64 	%rd1614, %rd1613, %rd1609;
	add.s64 	%rd4612, %rd1614, %rd1604;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 50;
	shr.b64 	%rhs, %rd4616, 14;
	add.u64 	%rd1615, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 46;
	shr.b64 	%rhs, %rd4616, 18;
	add.u64 	%rd1616, %lhs, %rhs;
	}
	xor.b64  	%rd1617, %rd1615, %rd1616;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 23;
	shr.b64 	%rhs, %rd4616, 41;
	add.u64 	%rd1618, %lhs, %rhs;
	}
	xor.b64  	%rd1619, %rd1617, %rd1618;
	xor.b64  	%rd1620, %rd4617, %rd1557;
	and.b64  	%rd1621, %rd4616, %rd1620;
	xor.b64  	%rd1622, %rd1621, %rd1557;
	ld.const.u64 	%rd1623, [%rd1268+112];
	add.s64 	%rd1624, %rd4603, %rd1623;
	add.s64 	%rd1625, %rd1624, %rd1532;
	add.s64 	%rd1626, %rd1625, %rd1622;
	add.s64 	%rd1627, %rd1626, %rd1619;
	add.s64 	%rd4615, %rd1627, %rd1543;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 36;
	shr.b64 	%rhs, %rd4612, 28;
	add.u64 	%rd1628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 30;
	shr.b64 	%rhs, %rd4612, 34;
	add.u64 	%rd1629, %lhs, %rhs;
	}
	xor.b64  	%rd1630, %rd1628, %rd1629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 25;
	shr.b64 	%rhs, %rd4612, 39;
	add.u64 	%rd1631, %lhs, %rhs;
	}
	xor.b64  	%rd1632, %rd1630, %rd1631;
	and.b64  	%rd1633, %rd4612, %rd4613;
	xor.b64  	%rd1634, %rd4612, %rd4613;
	and.b64  	%rd1635, %rd1634, %rd1568;
	or.b64  	%rd1636, %rd1635, %rd1633;
	add.s64 	%rd1637, %rd1636, %rd1632;
	add.s64 	%rd4611, %rd1637, %rd1627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 50;
	shr.b64 	%rhs, %rd4615, 14;
	add.u64 	%rd1638, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 46;
	shr.b64 	%rhs, %rd4615, 18;
	add.u64 	%rd1639, %lhs, %rhs;
	}
	xor.b64  	%rd1640, %rd1638, %rd1639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 23;
	shr.b64 	%rhs, %rd4615, 41;
	add.u64 	%rd1641, %lhs, %rhs;
	}
	xor.b64  	%rd1642, %rd1640, %rd1641;
	xor.b64  	%rd1643, %rd4616, %rd4617;
	and.b64  	%rd1644, %rd4615, %rd1643;
	xor.b64  	%rd1645, %rd1644, %rd4617;
	ld.const.u64 	%rd1646, [%rd1268+120];
	add.s64 	%rd1647, %rd4602, %rd1646;
	add.s64 	%rd1648, %rd1647, %rd1557;
	add.s64 	%rd1649, %rd1648, %rd1645;
	add.s64 	%rd1650, %rd1649, %rd1642;
	add.s64 	%rd4614, %rd1650, %rd1568;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 36;
	shr.b64 	%rhs, %rd4611, 28;
	add.u64 	%rd1651, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 30;
	shr.b64 	%rhs, %rd4611, 34;
	add.u64 	%rd1652, %lhs, %rhs;
	}
	xor.b64  	%rd1653, %rd1651, %rd1652;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 25;
	shr.b64 	%rhs, %rd4611, 39;
	add.u64 	%rd1654, %lhs, %rhs;
	}
	xor.b64  	%rd1655, %rd1653, %rd1654;
	and.b64  	%rd1656, %rd4611, %rd4612;
	xor.b64  	%rd1657, %rd4611, %rd4612;
	and.b64  	%rd1658, %rd1657, %rd4613;
	or.b64  	%rd1659, %rd1658, %rd1656;
	add.s64 	%rd1660, %rd1659, %rd1655;
	add.s64 	%rd4610, %rd1660, %rd1650;
	add.s32 	%r2677, %r2677, 16;
	setp.lt.u32 	%p485, %r2677, 80;
	@%p485 bra 	$L__BB0_451;

	mov.u32 	%r2679, 0;
	add.s64 	%rd4633, %rd4610, %rd4633;
	add.s64 	%rd4632, %rd4611, %rd4632;
	add.s64 	%rd4631, %rd4612, %rd4631;
	add.s64 	%rd4630, %rd4613, %rd4630;
	add.s64 	%rd4629, %rd4614, %rd4629;
	add.s64 	%rd4628, %rd4615, %rd4628;
	add.s64 	%rd4627, %rd4616, %rd4627;
	add.s64 	%rd4626, %rd4617, %rd4626;
	mov.u32 	%r2680, %r2679;
	mov.u32 	%r2681, %r2679;
	mov.u32 	%r2682, %r2679;
	mov.u32 	%r2683, %r2679;
	mov.u32 	%r2684, %r2679;
	mov.u32 	%r2685, %r2679;
	mov.u32 	%r2686, %r2679;
	mov.u32 	%r2687, %r2679;
	mov.u32 	%r2688, %r2679;
	mov.u32 	%r2689, %r2679;
	mov.u32 	%r2690, %r2679;
	mov.u32 	%r2691, %r2679;
	mov.u32 	%r2692, %r2679;
	mov.u32 	%r2693, %r2679;
	mov.u32 	%r2694, %r2679;
	mov.u32 	%r2695, %r2679;
	mov.u32 	%r2696, %r2679;
	mov.u32 	%r2697, %r2679;
	mov.u32 	%r2698, %r2679;
	mov.u32 	%r2699, %r2679;
	mov.u32 	%r2700, %r2679;
	mov.u32 	%r2701, %r2679;
	mov.u32 	%r2702, %r2679;
	mov.u32 	%r2703, %r2679;
	mov.u32 	%r2704, %r2679;
	mov.u32 	%r2705, %r2679;
	mov.u32 	%r2706, %r2679;
	mov.u32 	%r2707, %r2679;
	mov.u32 	%r2708, %r2679;
	mov.u32 	%r2709, %r2679;
	mov.u32 	%r2710, %r2679;

$L__BB0_453:
	shl.b32 	%r2321, %r2678, 3;
	not.b32 	%r2322, %r2321;
	and.b32  	%r2323, %r2322, 24;
	mov.u32 	%r2324, 255;
	shl.b32 	%r2325, %r2324, %r2323;
	and.b32  	%r2326, %r2678, 12;
	setp.eq.s32 	%p486, %r2326, 0;
	selp.b32 	%r2327, %r2325, 0, %p486;
	setp.eq.s32 	%p487, %r2326, 4;
	selp.b32 	%r2328, %r2325, 0, %p487;
	setp.eq.s32 	%p488, %r2326, 8;
	selp.b32 	%r2329, %r2325, 0, %p488;
	setp.eq.s32 	%p489, %r2326, 12;
	selp.b32 	%r2330, %r2325, 0, %p489;
	and.b32  	%r2331, %r2678, 127;
	bfe.u32 	%r2332, %r2678, 4, 3;
	setp.eq.s32 	%p490, %r2332, 0;
	selp.b32 	%r2333, -2139062144, 0, %p490;
	and.b32  	%r2334, %r2327, %r2333;
	or.b32  	%r2741, %r2710, %r2334;
	and.b32  	%r2335, %r2328, %r2333;
	or.b32  	%r2740, %r2709, %r2335;
	and.b32  	%r2336, %r2329, %r2333;
	or.b32  	%r2739, %r2708, %r2336;
	and.b32  	%r2337, %r2330, %r2333;
	or.b32  	%r2738, %r2707, %r2337;
	setp.eq.s32 	%p491, %r2332, 1;
	selp.b32 	%r2338, -2139062144, 0, %p491;
	and.b32  	%r2339, %r2327, %r2338;
	or.b32  	%r2737, %r2706, %r2339;
	and.b32  	%r2340, %r2328, %r2338;
	or.b32  	%r2736, %r2705, %r2340;
	and.b32  	%r2341, %r2329, %r2338;
	or.b32  	%r2735, %r2704, %r2341;
	and.b32  	%r2342, %r2330, %r2338;
	or.b32  	%r2734, %r2703, %r2342;
	setp.eq.s32 	%p492, %r2332, 2;
	selp.b32 	%r2343, -2139062144, 0, %p492;
	and.b32  	%r2344, %r2327, %r2343;
	or.b32  	%r2733, %r2702, %r2344;
	and.b32  	%r2345, %r2328, %r2343;
	or.b32  	%r2732, %r2701, %r2345;
	and.b32  	%r2346, %r2329, %r2343;
	or.b32  	%r2731, %r2700, %r2346;
	and.b32  	%r2347, %r2330, %r2343;
	or.b32  	%r2730, %r2699, %r2347;
	setp.eq.s32 	%p493, %r2332, 3;
	selp.b32 	%r2348, -2139062144, 0, %p493;
	and.b32  	%r2349, %r2327, %r2348;
	or.b32  	%r2729, %r2698, %r2349;
	and.b32  	%r2350, %r2328, %r2348;
	or.b32  	%r2728, %r2697, %r2350;
	and.b32  	%r2351, %r2329, %r2348;
	or.b32  	%r2727, %r2696, %r2351;
	and.b32  	%r2352, %r2330, %r2348;
	or.b32  	%r2726, %r2695, %r2352;
	setp.eq.s32 	%p494, %r2332, 4;
	selp.b32 	%r2353, -2139062144, 0, %p494;
	and.b32  	%r2354, %r2327, %r2353;
	or.b32  	%r2725, %r2694, %r2354;
	and.b32  	%r2355, %r2328, %r2353;
	or.b32  	%r2724, %r2693, %r2355;
	and.b32  	%r2356, %r2329, %r2353;
	or.b32  	%r2723, %r2692, %r2356;
	and.b32  	%r2357, %r2330, %r2353;
	or.b32  	%r2722, %r2691, %r2357;
	setp.eq.s32 	%p495, %r2332, 5;
	selp.b32 	%r2358, -2139062144, 0, %p495;
	and.b32  	%r2359, %r2327, %r2358;
	or.b32  	%r2721, %r2690, %r2359;
	and.b32  	%r2360, %r2328, %r2358;
	or.b32  	%r2720, %r2689, %r2360;
	and.b32  	%r2361, %r2329, %r2358;
	or.b32  	%r2719, %r2688, %r2361;
	and.b32  	%r2362, %r2330, %r2358;
	or.b32  	%r2718, %r2687, %r2362;
	setp.eq.s32 	%p496, %r2332, 6;
	selp.b32 	%r2363, -2139062144, 0, %p496;
	and.b32  	%r2364, %r2327, %r2363;
	or.b32  	%r2717, %r2686, %r2364;
	and.b32  	%r2365, %r2328, %r2363;
	or.b32  	%r2716, %r2685, %r2365;
	and.b32  	%r2366, %r2329, %r2363;
	or.b32  	%r2715, %r2684, %r2366;
	and.b32  	%r2367, %r2330, %r2363;
	or.b32  	%r2714, %r2367, %r2683;
	setp.eq.s32 	%p497, %r2332, 7;
	selp.b32 	%r2368, -2139062144, 0, %p497;
	and.b32  	%r2369, %r2327, %r2368;
	or.b32  	%r2713, %r2369, %r2682;
	and.b32  	%r2370, %r2328, %r2368;
	or.b32  	%r2712, %r2370, %r2681;
	and.b32  	%r2371, %r2329, %r2368;
	or.b32  	%r495, %r2371, %r2680;
	and.b32  	%r2372, %r2330, %r2368;
	or.b32  	%r496, %r2372, %r2679;
	setp.lt.u32 	%p498, %r2331, 112;
	@%p498 bra 	$L__BB0_457;

	mov.b64 	%rd4650, {%r2740, %r2741};
	mov.b64 	%rd4651, {%r2738, %r2739};
	mov.b64 	%rd4652, {%r2736, %r2737};
	mov.b64 	%rd4653, {%r2734, %r2735};
	mov.b64 	%rd4654, {%r2732, %r2733};
	mov.b64 	%rd4655, {%r2730, %r2731};
	mov.b64 	%rd4656, {%r2728, %r2729};
	mov.b64 	%rd4657, {%r2726, %r2727};
	mov.b64 	%rd4641, {%r2724, %r2725};
	mov.b64 	%rd4640, {%r2722, %r2723};
	mov.b64 	%rd4639, {%r2720, %r2721};
	mov.b64 	%rd4638, {%r2718, %r2719};
	mov.b64 	%rd4637, {%r2716, %r2717};
	mov.b64 	%rd4636, {%r2714, %r2715};
	mov.b64 	%rd4635, {%r2712, %r2713};
	mov.b64 	%rd4634, {%r496, %r495};
	add.s64 	%rd1661, %rd4626, %rd4650;
	xor.b64  	%rd1662, %rd4628, %rd4627;
	and.b64  	%rd1663, %rd4629, %rd1662;
	xor.b64  	%rd1664, %rd1663, %rd4627;
	add.s64 	%rd1665, %rd1661, %rd1664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 46;
	shr.b64 	%rhs, %rd4629, 18;
	add.u64 	%rd1666, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 50;
	shr.b64 	%rhs, %rd4629, 14;
	add.u64 	%rd1667, %lhs, %rhs;
	}
	xor.b64  	%rd1668, %rd1667, %rd1666;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 23;
	shr.b64 	%rhs, %rd4629, 41;
	add.u64 	%rd1669, %lhs, %rhs;
	}
	xor.b64  	%rd1670, %rd1668, %rd1669;
	add.s64 	%rd1671, %rd1665, %rd1670;
	add.s64 	%rd1672, %rd1671, 4794697086780616226;
	add.s64 	%rd1673, %rd1672, %rd4630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 30;
	shr.b64 	%rhs, %rd4633, 34;
	add.u64 	%rd1674, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 36;
	shr.b64 	%rhs, %rd4633, 28;
	add.u64 	%rd1675, %lhs, %rhs;
	}
	xor.b64  	%rd1676, %rd1675, %rd1674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 25;
	shr.b64 	%rhs, %rd4633, 39;
	add.u64 	%rd1677, %lhs, %rhs;
	}
	xor.b64  	%rd1678, %rd1676, %rd1677;
	add.s64 	%rd1679, %rd1678, %rd1672;
	xor.b64  	%rd1680, %rd4633, %rd4632;
	and.b64  	%rd1681, %rd1680, %rd4631;
	and.b64  	%rd1682, %rd4633, %rd4632;
	or.b64  	%rd1683, %rd1681, %rd1682;
	add.s64 	%rd1684, %rd1679, %rd1683;
	add.s64 	%rd1685, %rd4627, %rd4651;
	xor.b64  	%rd1686, %rd4629, %rd4628;
	and.b64  	%rd1687, %rd1673, %rd1686;
	xor.b64  	%rd1688, %rd1687, %rd4628;
	add.s64 	%rd1689, %rd1685, %rd1688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 50;
	shr.b64 	%rhs, %rd1673, 14;
	add.u64 	%rd1690, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 46;
	shr.b64 	%rhs, %rd1673, 18;
	add.u64 	%rd1691, %lhs, %rhs;
	}
	xor.b64  	%rd1692, %rd1690, %rd1691;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1673, 23;
	shr.b64 	%rhs, %rd1673, 41;
	add.u64 	%rd1693, %lhs, %rhs;
	}
	xor.b64  	%rd1694, %rd1692, %rd1693;
	add.s64 	%rd1695, %rd1689, %rd1694;
	add.s64 	%rd1696, %rd1695, 8158064640168781261;
	add.s64 	%rd1697, %rd1696, %rd4631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1684, 36;
	shr.b64 	%rhs, %rd1684, 28;
	add.u64 	%rd1698, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1684, 30;
	shr.b64 	%rhs, %rd1684, 34;
	add.u64 	%rd1699, %lhs, %rhs;
	}
	xor.b64  	%rd1700, %rd1698, %rd1699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1684, 25;
	shr.b64 	%rhs, %rd1684, 39;
	add.u64 	%rd1701, %lhs, %rhs;
	}
	xor.b64  	%rd1702, %rd1700, %rd1701;
	add.s64 	%rd1703, %rd1702, %rd1696;
	and.b64  	%rd1704, %rd1684, %rd4633;
	xor.b64  	%rd1705, %rd1684, %rd4633;
	and.b64  	%rd1706, %rd1705, %rd4632;
	or.b64  	%rd1707, %rd1706, %rd1704;
	add.s64 	%rd1708, %rd1703, %rd1707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1697, 50;
	shr.b64 	%rhs, %rd1697, 14;
	add.u64 	%rd1709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1697, 46;
	shr.b64 	%rhs, %rd1697, 18;
	add.u64 	%rd1710, %lhs, %rhs;
	}
	xor.b64  	%rd1711, %rd1709, %rd1710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1697, 23;
	shr.b64 	%rhs, %rd1697, 41;
	add.u64 	%rd1712, %lhs, %rhs;
	}
	xor.b64  	%rd1713, %rd1711, %rd1712;
	xor.b64  	%rd1714, %rd1673, %rd4629;
	and.b64  	%rd1715, %rd1697, %rd1714;
	xor.b64  	%rd1716, %rd1715, %rd4629;
	add.s64 	%rd1717, %rd4652, %rd4628;
	add.s64 	%rd1718, %rd1717, %rd1716;
	add.s64 	%rd1719, %rd1718, %rd1713;
	add.s64 	%rd1720, %rd1719, -5349999486874862801;
	add.s64 	%rd1721, %rd1720, %rd4632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1708, 36;
	shr.b64 	%rhs, %rd1708, 28;
	add.u64 	%rd1722, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1708, 30;
	shr.b64 	%rhs, %rd1708, 34;
	add.u64 	%rd1723, %lhs, %rhs;
	}
	xor.b64  	%rd1724, %rd1722, %rd1723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1708, 25;
	shr.b64 	%rhs, %rd1708, 39;
	add.u64 	%rd1725, %lhs, %rhs;
	}
	xor.b64  	%rd1726, %rd1724, %rd1725;
	add.s64 	%rd1727, %rd1720, %rd1726;
	and.b64  	%rd1728, %rd1708, %rd1684;
	xor.b64  	%rd1729, %rd1708, %rd1684;
	and.b64  	%rd1730, %rd1729, %rd4633;
	or.b64  	%rd1731, %rd1730, %rd1728;
	add.s64 	%rd1732, %rd1727, %rd1731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1721, 50;
	shr.b64 	%rhs, %rd1721, 14;
	add.u64 	%rd1733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1721, 46;
	shr.b64 	%rhs, %rd1721, 18;
	add.u64 	%rd1734, %lhs, %rhs;
	}
	xor.b64  	%rd1735, %rd1733, %rd1734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1721, 23;
	shr.b64 	%rhs, %rd1721, 41;
	add.u64 	%rd1736, %lhs, %rhs;
	}
	xor.b64  	%rd1737, %rd1735, %rd1736;
	xor.b64  	%rd1738, %rd1697, %rd1673;
	and.b64  	%rd1739, %rd1721, %rd1738;
	xor.b64  	%rd1740, %rd1739, %rd1673;
	add.s64 	%rd1741, %rd4653, %rd4629;
	add.s64 	%rd1742, %rd1741, %rd1740;
	add.s64 	%rd1743, %rd1742, %rd1737;
	add.s64 	%rd1744, %rd1743, -1606136188198331460;
	add.s64 	%rd1745, %rd1744, %rd4633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 36;
	shr.b64 	%rhs, %rd1732, 28;
	add.u64 	%rd1746, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 30;
	shr.b64 	%rhs, %rd1732, 34;
	add.u64 	%rd1747, %lhs, %rhs;
	}
	xor.b64  	%rd1748, %rd1746, %rd1747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1732, 25;
	shr.b64 	%rhs, %rd1732, 39;
	add.u64 	%rd1749, %lhs, %rhs;
	}
	xor.b64  	%rd1750, %rd1748, %rd1749;
	and.b64  	%rd1751, %rd1732, %rd1708;
	xor.b64  	%rd1752, %rd1732, %rd1708;
	and.b64  	%rd1753, %rd1752, %rd1684;
	or.b64  	%rd1754, %rd1753, %rd1751;
	add.s64 	%rd1755, %rd1754, %rd1750;
	add.s64 	%rd1756, %rd1755, %rd1744;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 50;
	shr.b64 	%rhs, %rd1745, 14;
	add.u64 	%rd1757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 46;
	shr.b64 	%rhs, %rd1745, 18;
	add.u64 	%rd1758, %lhs, %rhs;
	}
	xor.b64  	%rd1759, %rd1757, %rd1758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1745, 23;
	shr.b64 	%rhs, %rd1745, 41;
	add.u64 	%rd1760, %lhs, %rhs;
	}
	xor.b64  	%rd1761, %rd1759, %rd1760;
	xor.b64  	%rd1762, %rd1721, %rd1697;
	and.b64  	%rd1763, %rd1745, %rd1762;
	xor.b64  	%rd1764, %rd1763, %rd1697;
	add.s64 	%rd1765, %rd4654, %rd1673;
	add.s64 	%rd1766, %rd1765, %rd1764;
	add.s64 	%rd1767, %rd1766, %rd1761;
	add.s64 	%rd1768, %rd1767, 4131703408338449720;
	add.s64 	%rd1769, %rd1768, %rd1684;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 36;
	shr.b64 	%rhs, %rd1756, 28;
	add.u64 	%rd1770, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 30;
	shr.b64 	%rhs, %rd1756, 34;
	add.u64 	%rd1771, %lhs, %rhs;
	}
	xor.b64  	%rd1772, %rd1770, %rd1771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1756, 25;
	shr.b64 	%rhs, %rd1756, 39;
	add.u64 	%rd1773, %lhs, %rhs;
	}
	xor.b64  	%rd1774, %rd1772, %rd1773;
	and.b64  	%rd1775, %rd1756, %rd1732;
	xor.b64  	%rd1776, %rd1756, %rd1732;
	and.b64  	%rd1777, %rd1776, %rd1708;
	or.b64  	%rd1778, %rd1777, %rd1775;
	add.s64 	%rd1779, %rd1778, %rd1774;
	add.s64 	%rd1780, %rd1779, %rd1768;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 50;
	shr.b64 	%rhs, %rd1769, 14;
	add.u64 	%rd1781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 46;
	shr.b64 	%rhs, %rd1769, 18;
	add.u64 	%rd1782, %lhs, %rhs;
	}
	xor.b64  	%rd1783, %rd1781, %rd1782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1769, 23;
	shr.b64 	%rhs, %rd1769, 41;
	add.u64 	%rd1784, %lhs, %rhs;
	}
	xor.b64  	%rd1785, %rd1783, %rd1784;
	xor.b64  	%rd1786, %rd1745, %rd1721;
	and.b64  	%rd1787, %rd1769, %rd1786;
	xor.b64  	%rd1788, %rd1787, %rd1721;
	add.s64 	%rd1789, %rd4655, %rd1697;
	add.s64 	%rd1790, %rd1789, %rd1788;
	add.s64 	%rd1791, %rd1790, %rd1785;
	add.s64 	%rd1792, %rd1791, 6480981068601479193;
	add.s64 	%rd1793, %rd1792, %rd1708;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 36;
	shr.b64 	%rhs, %rd1780, 28;
	add.u64 	%rd1794, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 30;
	shr.b64 	%rhs, %rd1780, 34;
	add.u64 	%rd1795, %lhs, %rhs;
	}
	xor.b64  	%rd1796, %rd1794, %rd1795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1780, 25;
	shr.b64 	%rhs, %rd1780, 39;
	add.u64 	%rd1797, %lhs, %rhs;
	}
	xor.b64  	%rd1798, %rd1796, %rd1797;
	and.b64  	%rd1799, %rd1780, %rd1756;
	xor.b64  	%rd1800, %rd1780, %rd1756;
	and.b64  	%rd1801, %rd1800, %rd1732;
	or.b64  	%rd1802, %rd1801, %rd1799;
	add.s64 	%rd1803, %rd1802, %rd1798;
	add.s64 	%rd1804, %rd1803, %rd1792;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 50;
	shr.b64 	%rhs, %rd1793, 14;
	add.u64 	%rd1805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 46;
	shr.b64 	%rhs, %rd1793, 18;
	add.u64 	%rd1806, %lhs, %rhs;
	}
	xor.b64  	%rd1807, %rd1805, %rd1806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1793, 23;
	shr.b64 	%rhs, %rd1793, 41;
	add.u64 	%rd1808, %lhs, %rhs;
	}
	xor.b64  	%rd1809, %rd1807, %rd1808;
	xor.b64  	%rd1810, %rd1769, %rd1745;
	and.b64  	%rd1811, %rd1793, %rd1810;
	xor.b64  	%rd1812, %rd1811, %rd1745;
	add.s64 	%rd1813, %rd4656, %rd1721;
	add.s64 	%rd1814, %rd1813, %rd1812;
	add.s64 	%rd1815, %rd1814, %rd1809;
	add.s64 	%rd1816, %rd1815, -7908458776815382629;
	add.s64 	%rd1817, %rd1816, %rd1732;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 36;
	shr.b64 	%rhs, %rd1804, 28;
	add.u64 	%rd1818, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 30;
	shr.b64 	%rhs, %rd1804, 34;
	add.u64 	%rd1819, %lhs, %rhs;
	}
	xor.b64  	%rd1820, %rd1818, %rd1819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1804, 25;
	shr.b64 	%rhs, %rd1804, 39;
	add.u64 	%rd1821, %lhs, %rhs;
	}
	xor.b64  	%rd1822, %rd1820, %rd1821;
	and.b64  	%rd1823, %rd1804, %rd1780;
	xor.b64  	%rd1824, %rd1804, %rd1780;
	and.b64  	%rd1825, %rd1824, %rd1756;
	or.b64  	%rd1826, %rd1825, %rd1823;
	add.s64 	%rd1827, %rd1826, %rd1822;
	add.s64 	%rd1828, %rd1827, %rd1816;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 50;
	shr.b64 	%rhs, %rd1817, 14;
	add.u64 	%rd1829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 46;
	shr.b64 	%rhs, %rd1817, 18;
	add.u64 	%rd1830, %lhs, %rhs;
	}
	xor.b64  	%rd1831, %rd1829, %rd1830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1817, 23;
	shr.b64 	%rhs, %rd1817, 41;
	add.u64 	%rd1832, %lhs, %rhs;
	}
	xor.b64  	%rd1833, %rd1831, %rd1832;
	xor.b64  	%rd1834, %rd1793, %rd1769;
	and.b64  	%rd1835, %rd1817, %rd1834;
	xor.b64  	%rd1836, %rd1835, %rd1769;
	add.s64 	%rd1837, %rd4657, %rd1745;
	add.s64 	%rd1838, %rd1837, %rd1836;
	add.s64 	%rd1839, %rd1838, %rd1833;
	add.s64 	%rd1840, %rd1839, -6116909921290321640;
	add.s64 	%rd1841, %rd1840, %rd1756;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 36;
	shr.b64 	%rhs, %rd1828, 28;
	add.u64 	%rd1842, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 30;
	shr.b64 	%rhs, %rd1828, 34;
	add.u64 	%rd1843, %lhs, %rhs;
	}
	xor.b64  	%rd1844, %rd1842, %rd1843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1828, 25;
	shr.b64 	%rhs, %rd1828, 39;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	xor.b64  	%rd1846, %rd1844, %rd1845;
	and.b64  	%rd1847, %rd1828, %rd1804;
	xor.b64  	%rd1848, %rd1828, %rd1804;
	and.b64  	%rd1849, %rd1848, %rd1780;
	or.b64  	%rd1850, %rd1849, %rd1847;
	add.s64 	%rd1851, %rd1850, %rd1846;
	add.s64 	%rd1852, %rd1851, %rd1840;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 50;
	shr.b64 	%rhs, %rd1841, 14;
	add.u64 	%rd1853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 46;
	shr.b64 	%rhs, %rd1841, 18;
	add.u64 	%rd1854, %lhs, %rhs;
	}
	xor.b64  	%rd1855, %rd1853, %rd1854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1841, 23;
	shr.b64 	%rhs, %rd1841, 41;
	add.u64 	%rd1856, %lhs, %rhs;
	}
	xor.b64  	%rd1857, %rd1855, %rd1856;
	xor.b64  	%rd1858, %rd1817, %rd1793;
	and.b64  	%rd1859, %rd1841, %rd1858;
	xor.b64  	%rd1860, %rd1859, %rd1793;
	add.s64 	%rd1861, %rd4641, %rd1769;
	add.s64 	%rd1862, %rd1861, %rd1860;
	add.s64 	%rd1863, %rd1862, %rd1857;
	add.s64 	%rd1864, %rd1863, -2880145864133508542;
	add.s64 	%rd1865, %rd1864, %rd1780;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 36;
	shr.b64 	%rhs, %rd1852, 28;
	add.u64 	%rd1866, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 30;
	shr.b64 	%rhs, %rd1852, 34;
	add.u64 	%rd1867, %lhs, %rhs;
	}
	xor.b64  	%rd1868, %rd1866, %rd1867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1852, 25;
	shr.b64 	%rhs, %rd1852, 39;
	add.u64 	%rd1869, %lhs, %rhs;
	}
	xor.b64  	%rd1870, %rd1868, %rd1869;
	and.b64  	%rd1871, %rd1852, %rd1828;
	xor.b64  	%rd1872, %rd1852, %rd1828;
	and.b64  	%rd1873, %rd1872, %rd1804;
	or.b64  	%rd1874, %rd1873, %rd1871;
	add.s64 	%rd1875, %rd1874, %rd1870;
	add.s64 	%rd1876, %rd1875, %rd1864;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 50;
	shr.b64 	%rhs, %rd1865, 14;
	add.u64 	%rd1877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 46;
	shr.b64 	%rhs, %rd1865, 18;
	add.u64 	%rd1878, %lhs, %rhs;
	}
	xor.b64  	%rd1879, %rd1877, %rd1878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1865, 23;
	shr.b64 	%rhs, %rd1865, 41;
	add.u64 	%rd1880, %lhs, %rhs;
	}
	xor.b64  	%rd1881, %rd1879, %rd1880;
	xor.b64  	%rd1882, %rd1841, %rd1817;
	and.b64  	%rd1883, %rd1865, %rd1882;
	xor.b64  	%rd1884, %rd1883, %rd1817;
	add.s64 	%rd1885, %rd4640, %rd1793;
	add.s64 	%rd1886, %rd1885, %rd1884;
	add.s64 	%rd1887, %rd1886, %rd1881;
	add.s64 	%rd1888, %rd1887, 1334009975649890238;
	add.s64 	%rd1889, %rd1888, %rd1804;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 36;
	shr.b64 	%rhs, %rd1876, 28;
	add.u64 	%rd1890, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 30;
	shr.b64 	%rhs, %rd1876, 34;
	add.u64 	%rd1891, %lhs, %rhs;
	}
	xor.b64  	%rd1892, %rd1890, %rd1891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1876, 25;
	shr.b64 	%rhs, %rd1876, 39;
	add.u64 	%rd1893, %lhs, %rhs;
	}
	xor.b64  	%rd1894, %rd1892, %rd1893;
	and.b64  	%rd1895, %rd1876, %rd1852;
	xor.b64  	%rd1896, %rd1876, %rd1852;
	and.b64  	%rd1897, %rd1896, %rd1828;
	or.b64  	%rd1898, %rd1897, %rd1895;
	add.s64 	%rd1899, %rd1898, %rd1894;
	add.s64 	%rd1900, %rd1899, %rd1888;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 50;
	shr.b64 	%rhs, %rd1889, 14;
	add.u64 	%rd1901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 46;
	shr.b64 	%rhs, %rd1889, 18;
	add.u64 	%rd1902, %lhs, %rhs;
	}
	xor.b64  	%rd1903, %rd1901, %rd1902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1889, 23;
	shr.b64 	%rhs, %rd1889, 41;
	add.u64 	%rd1904, %lhs, %rhs;
	}
	xor.b64  	%rd1905, %rd1903, %rd1904;
	xor.b64  	%rd1906, %rd1865, %rd1841;
	and.b64  	%rd1907, %rd1889, %rd1906;
	xor.b64  	%rd1908, %rd1907, %rd1841;
	add.s64 	%rd1909, %rd4639, %rd1817;
	add.s64 	%rd1910, %rd1909, %rd1908;
	add.s64 	%rd1911, %rd1910, %rd1905;
	add.s64 	%rd1912, %rd1911, 2608012711638119052;
	add.s64 	%rd1913, %rd1912, %rd1828;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 36;
	shr.b64 	%rhs, %rd1900, 28;
	add.u64 	%rd1914, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 30;
	shr.b64 	%rhs, %rd1900, 34;
	add.u64 	%rd1915, %lhs, %rhs;
	}
	xor.b64  	%rd1916, %rd1914, %rd1915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1900, 25;
	shr.b64 	%rhs, %rd1900, 39;
	add.u64 	%rd1917, %lhs, %rhs;
	}
	xor.b64  	%rd1918, %rd1916, %rd1917;
	and.b64  	%rd1919, %rd1900, %rd1876;
	xor.b64  	%rd1920, %rd1900, %rd1876;
	and.b64  	%rd1921, %rd1920, %rd1852;
	or.b64  	%rd1922, %rd1921, %rd1919;
	add.s64 	%rd1923, %rd1922, %rd1918;
	add.s64 	%rd1924, %rd1923, %rd1912;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 50;
	shr.b64 	%rhs, %rd1913, 14;
	add.u64 	%rd1925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 46;
	shr.b64 	%rhs, %rd1913, 18;
	add.u64 	%rd1926, %lhs, %rhs;
	}
	xor.b64  	%rd1927, %rd1925, %rd1926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1913, 23;
	shr.b64 	%rhs, %rd1913, 41;
	add.u64 	%rd1928, %lhs, %rhs;
	}
	xor.b64  	%rd1929, %rd1927, %rd1928;
	xor.b64  	%rd1930, %rd1889, %rd1865;
	and.b64  	%rd1931, %rd1913, %rd1930;
	xor.b64  	%rd1932, %rd1931, %rd1865;
	add.s64 	%rd1933, %rd4638, %rd1841;
	add.s64 	%rd1934, %rd1933, %rd1932;
	add.s64 	%rd1935, %rd1934, %rd1929;
	add.s64 	%rd1936, %rd1935, 6128411473006802146;
	add.s64 	%rd1937, %rd1936, %rd1852;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 36;
	shr.b64 	%rhs, %rd1924, 28;
	add.u64 	%rd1938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 30;
	shr.b64 	%rhs, %rd1924, 34;
	add.u64 	%rd1939, %lhs, %rhs;
	}
	xor.b64  	%rd1940, %rd1938, %rd1939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1924, 25;
	shr.b64 	%rhs, %rd1924, 39;
	add.u64 	%rd1941, %lhs, %rhs;
	}
	xor.b64  	%rd1942, %rd1940, %rd1941;
	and.b64  	%rd1943, %rd1924, %rd1900;
	xor.b64  	%rd1944, %rd1924, %rd1900;
	and.b64  	%rd1945, %rd1944, %rd1876;
	or.b64  	%rd1946, %rd1945, %rd1943;
	add.s64 	%rd1947, %rd1946, %rd1942;
	add.s64 	%rd1948, %rd1947, %rd1936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 50;
	shr.b64 	%rhs, %rd1937, 14;
	add.u64 	%rd1949, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 46;
	shr.b64 	%rhs, %rd1937, 18;
	add.u64 	%rd1950, %lhs, %rhs;
	}
	xor.b64  	%rd1951, %rd1949, %rd1950;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1937, 23;
	shr.b64 	%rhs, %rd1937, 41;
	add.u64 	%rd1952, %lhs, %rhs;
	}
	xor.b64  	%rd1953, %rd1951, %rd1952;
	xor.b64  	%rd1954, %rd1913, %rd1889;
	and.b64  	%rd1955, %rd1937, %rd1954;
	xor.b64  	%rd1956, %rd1955, %rd1889;
	add.s64 	%rd1957, %rd4637, %rd1865;
	add.s64 	%rd1958, %rd1957, %rd1956;
	add.s64 	%rd1959, %rd1958, %rd1953;
	add.s64 	%rd1960, %rd1959, 8268148722764581231;
	add.s64 	%rd4649, %rd1960, %rd1876;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 36;
	shr.b64 	%rhs, %rd1948, 28;
	add.u64 	%rd1961, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 30;
	shr.b64 	%rhs, %rd1948, 34;
	add.u64 	%rd1962, %lhs, %rhs;
	}
	xor.b64  	%rd1963, %rd1961, %rd1962;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1948, 25;
	shr.b64 	%rhs, %rd1948, 39;
	add.u64 	%rd1964, %lhs, %rhs;
	}
	xor.b64  	%rd1965, %rd1963, %rd1964;
	and.b64  	%rd1966, %rd1948, %rd1924;
	xor.b64  	%rd1967, %rd1948, %rd1924;
	and.b64  	%rd1968, %rd1967, %rd1900;
	or.b64  	%rd1969, %rd1968, %rd1966;
	add.s64 	%rd1970, %rd1969, %rd1965;
	add.s64 	%rd4645, %rd1970, %rd1960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 50;
	shr.b64 	%rhs, %rd4649, 14;
	add.u64 	%rd1971, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 46;
	shr.b64 	%rhs, %rd4649, 18;
	add.u64 	%rd1972, %lhs, %rhs;
	}
	xor.b64  	%rd1973, %rd1971, %rd1972;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 23;
	shr.b64 	%rhs, %rd4649, 41;
	add.u64 	%rd1974, %lhs, %rhs;
	}
	xor.b64  	%rd1975, %rd1973, %rd1974;
	xor.b64  	%rd1976, %rd1937, %rd1913;
	and.b64  	%rd1977, %rd4649, %rd1976;
	xor.b64  	%rd1978, %rd1977, %rd1913;
	add.s64 	%rd1979, %rd4636, %rd1889;
	add.s64 	%rd1980, %rd1979, %rd1978;
	add.s64 	%rd1981, %rd1980, %rd1975;
	add.s64 	%rd1982, %rd1981, -9160688886553864527;
	add.s64 	%rd4648, %rd1982, %rd1900;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 36;
	shr.b64 	%rhs, %rd4645, 28;
	add.u64 	%rd1983, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 30;
	shr.b64 	%rhs, %rd4645, 34;
	add.u64 	%rd1984, %lhs, %rhs;
	}
	xor.b64  	%rd1985, %rd1983, %rd1984;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 25;
	shr.b64 	%rhs, %rd4645, 39;
	add.u64 	%rd1986, %lhs, %rhs;
	}
	xor.b64  	%rd1987, %rd1985, %rd1986;
	and.b64  	%rd1988, %rd4645, %rd1948;
	xor.b64  	%rd1989, %rd4645, %rd1948;
	and.b64  	%rd1990, %rd1989, %rd1924;
	or.b64  	%rd1991, %rd1990, %rd1988;
	add.s64 	%rd1992, %rd1991, %rd1987;
	add.s64 	%rd4644, %rd1992, %rd1982;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 50;
	shr.b64 	%rhs, %rd4648, 14;
	add.u64 	%rd1993, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 46;
	shr.b64 	%rhs, %rd4648, 18;
	add.u64 	%rd1994, %lhs, %rhs;
	}
	xor.b64  	%rd1995, %rd1993, %rd1994;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 23;
	shr.b64 	%rhs, %rd4648, 41;
	add.u64 	%rd1996, %lhs, %rhs;
	}
	xor.b64  	%rd1997, %rd1995, %rd1996;
	xor.b64  	%rd1998, %rd4649, %rd1937;
	and.b64  	%rd1999, %rd4648, %rd1998;
	xor.b64  	%rd2000, %rd1999, %rd1937;
	add.s64 	%rd2001, %rd4635, %rd1913;
	add.s64 	%rd2002, %rd2001, %rd2000;
	add.s64 	%rd2003, %rd2002, %rd1997;
	add.s64 	%rd2004, %rd2003, -7215885187991268811;
	add.s64 	%rd4647, %rd2004, %rd1924;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 36;
	shr.b64 	%rhs, %rd4644, 28;
	add.u64 	%rd2005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 30;
	shr.b64 	%rhs, %rd4644, 34;
	add.u64 	%rd2006, %lhs, %rhs;
	}
	xor.b64  	%rd2007, %rd2005, %rd2006;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 25;
	shr.b64 	%rhs, %rd4644, 39;
	add.u64 	%rd2008, %lhs, %rhs;
	}
	xor.b64  	%rd2009, %rd2007, %rd2008;
	and.b64  	%rd2010, %rd4644, %rd4645;
	xor.b64  	%rd2011, %rd4644, %rd4645;
	and.b64  	%rd2012, %rd2011, %rd1948;
	or.b64  	%rd2013, %rd2012, %rd2010;
	add.s64 	%rd2014, %rd2013, %rd2009;
	add.s64 	%rd4643, %rd2014, %rd2004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 50;
	shr.b64 	%rhs, %rd4647, 14;
	add.u64 	%rd2015, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 46;
	shr.b64 	%rhs, %rd4647, 18;
	add.u64 	%rd2016, %lhs, %rhs;
	}
	xor.b64  	%rd2017, %rd2015, %rd2016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 23;
	shr.b64 	%rhs, %rd4647, 41;
	add.u64 	%rd2018, %lhs, %rhs;
	}
	xor.b64  	%rd2019, %rd2017, %rd2018;
	xor.b64  	%rd2020, %rd4648, %rd4649;
	and.b64  	%rd2021, %rd4647, %rd2020;
	xor.b64  	%rd2022, %rd2021, %rd4649;
	add.s64 	%rd2023, %rd4634, %rd1937;
	add.s64 	%rd2024, %rd2023, %rd2022;
	add.s64 	%rd2025, %rd2024, %rd2019;
	add.s64 	%rd2026, %rd2025, -4495734319001033068;
	add.s64 	%rd4646, %rd2026, %rd1948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 36;
	shr.b64 	%rhs, %rd4643, 28;
	add.u64 	%rd2027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 30;
	shr.b64 	%rhs, %rd4643, 34;
	add.u64 	%rd2028, %lhs, %rhs;
	}
	xor.b64  	%rd2029, %rd2027, %rd2028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 25;
	shr.b64 	%rhs, %rd4643, 39;
	add.u64 	%rd2030, %lhs, %rhs;
	}
	xor.b64  	%rd2031, %rd2029, %rd2030;
	and.b64  	%rd2032, %rd4643, %rd4644;
	xor.b64  	%rd2033, %rd4643, %rd4644;
	and.b64  	%rd2034, %rd2033, %rd4645;
	or.b64  	%rd2035, %rd2034, %rd2032;
	add.s64 	%rd2036, %rd2035, %rd2031;
	add.s64 	%rd4642, %rd2036, %rd2026;
	mov.u32 	%r2711, 16;

$L__BB0_455:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 3;
	shr.b64 	%rhs, %rd4635, 61;
	add.u64 	%rd2037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 45;
	shr.b64 	%rhs, %rd4635, 19;
	add.u64 	%rd2038, %lhs, %rhs;
	}
	xor.b64  	%rd2039, %rd2038, %rd2037;
	shr.u64 	%rd2040, %rd4635, 6;
	xor.b64  	%rd2041, %rd2039, %rd2040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 56;
	shr.b64 	%rhs, %rd4651, 8;
	add.u64 	%rd2042, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 63;
	shr.b64 	%rhs, %rd4651, 1;
	add.u64 	%rd2043, %lhs, %rhs;
	}
	xor.b64  	%rd2044, %rd2043, %rd2042;
	shr.u64 	%rd2045, %rd4651, 7;
	xor.b64  	%rd2046, %rd2044, %rd2045;
	add.s64 	%rd2047, %rd2046, %rd4650;
	add.s64 	%rd2048, %rd2047, %rd4640;
	add.s64 	%rd4650, %rd2048, %rd2041;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 3;
	shr.b64 	%rhs, %rd4634, 61;
	add.u64 	%rd2049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 45;
	shr.b64 	%rhs, %rd4634, 19;
	add.u64 	%rd2050, %lhs, %rhs;
	}
	xor.b64  	%rd2051, %rd2050, %rd2049;
	shr.u64 	%rd2052, %rd4634, 6;
	xor.b64  	%rd2053, %rd2051, %rd2052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 56;
	shr.b64 	%rhs, %rd4652, 8;
	add.u64 	%rd2054, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 63;
	shr.b64 	%rhs, %rd4652, 1;
	add.u64 	%rd2055, %lhs, %rhs;
	}
	xor.b64  	%rd2056, %rd2055, %rd2054;
	shr.u64 	%rd2057, %rd4652, 7;
	xor.b64  	%rd2058, %rd2056, %rd2057;
	add.s64 	%rd2059, %rd2058, %rd4651;
	add.s64 	%rd2060, %rd2059, %rd4639;
	add.s64 	%rd4651, %rd2060, %rd2053;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 45;
	shr.b64 	%rhs, %rd4650, 19;
	add.u64 	%rd2061, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 3;
	shr.b64 	%rhs, %rd4650, 61;
	add.u64 	%rd2062, %lhs, %rhs;
	}
	xor.b64  	%rd2063, %rd2061, %rd2062;
	shr.u64 	%rd2064, %rd4650, 6;
	xor.b64  	%rd2065, %rd2063, %rd2064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 56;
	shr.b64 	%rhs, %rd4653, 8;
	add.u64 	%rd2066, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 63;
	shr.b64 	%rhs, %rd4653, 1;
	add.u64 	%rd2067, %lhs, %rhs;
	}
	xor.b64  	%rd2068, %rd2067, %rd2066;
	shr.u64 	%rd2069, %rd4653, 7;
	xor.b64  	%rd2070, %rd2068, %rd2069;
	add.s64 	%rd2071, %rd2070, %rd4652;
	add.s64 	%rd2072, %rd2071, %rd4638;
	add.s64 	%rd4652, %rd2072, %rd2065;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 45;
	shr.b64 	%rhs, %rd4651, 19;
	add.u64 	%rd2073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 3;
	shr.b64 	%rhs, %rd4651, 61;
	add.u64 	%rd2074, %lhs, %rhs;
	}
	xor.b64  	%rd2075, %rd2073, %rd2074;
	shr.u64 	%rd2076, %rd4651, 6;
	xor.b64  	%rd2077, %rd2075, %rd2076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 56;
	shr.b64 	%rhs, %rd4654, 8;
	add.u64 	%rd2078, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 63;
	shr.b64 	%rhs, %rd4654, 1;
	add.u64 	%rd2079, %lhs, %rhs;
	}
	xor.b64  	%rd2080, %rd2079, %rd2078;
	shr.u64 	%rd2081, %rd4654, 7;
	xor.b64  	%rd2082, %rd2080, %rd2081;
	add.s64 	%rd2083, %rd2082, %rd4653;
	add.s64 	%rd2084, %rd2083, %rd4637;
	add.s64 	%rd4653, %rd2084, %rd2077;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 45;
	shr.b64 	%rhs, %rd4652, 19;
	add.u64 	%rd2085, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 3;
	shr.b64 	%rhs, %rd4652, 61;
	add.u64 	%rd2086, %lhs, %rhs;
	}
	xor.b64  	%rd2087, %rd2085, %rd2086;
	shr.u64 	%rd2088, %rd4652, 6;
	xor.b64  	%rd2089, %rd2087, %rd2088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 56;
	shr.b64 	%rhs, %rd4655, 8;
	add.u64 	%rd2090, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 63;
	shr.b64 	%rhs, %rd4655, 1;
	add.u64 	%rd2091, %lhs, %rhs;
	}
	xor.b64  	%rd2092, %rd2091, %rd2090;
	shr.u64 	%rd2093, %rd4655, 7;
	xor.b64  	%rd2094, %rd2092, %rd2093;
	add.s64 	%rd2095, %rd2094, %rd4654;
	add.s64 	%rd2096, %rd2095, %rd4636;
	add.s64 	%rd4654, %rd2096, %rd2089;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 45;
	shr.b64 	%rhs, %rd4653, 19;
	add.u64 	%rd2097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 3;
	shr.b64 	%rhs, %rd4653, 61;
	add.u64 	%rd2098, %lhs, %rhs;
	}
	xor.b64  	%rd2099, %rd2097, %rd2098;
	shr.u64 	%rd2100, %rd4653, 6;
	xor.b64  	%rd2101, %rd2099, %rd2100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 56;
	shr.b64 	%rhs, %rd4656, 8;
	add.u64 	%rd2102, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 63;
	shr.b64 	%rhs, %rd4656, 1;
	add.u64 	%rd2103, %lhs, %rhs;
	}
	xor.b64  	%rd2104, %rd2103, %rd2102;
	shr.u64 	%rd2105, %rd4656, 7;
	xor.b64  	%rd2106, %rd2104, %rd2105;
	add.s64 	%rd2107, %rd2106, %rd4655;
	add.s64 	%rd2108, %rd2107, %rd4635;
	add.s64 	%rd4655, %rd2108, %rd2101;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 45;
	shr.b64 	%rhs, %rd4654, 19;
	add.u64 	%rd2109, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 3;
	shr.b64 	%rhs, %rd4654, 61;
	add.u64 	%rd2110, %lhs, %rhs;
	}
	xor.b64  	%rd2111, %rd2109, %rd2110;
	shr.u64 	%rd2112, %rd4654, 6;
	xor.b64  	%rd2113, %rd2111, %rd2112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 56;
	shr.b64 	%rhs, %rd4657, 8;
	add.u64 	%rd2114, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 63;
	shr.b64 	%rhs, %rd4657, 1;
	add.u64 	%rd2115, %lhs, %rhs;
	}
	xor.b64  	%rd2116, %rd2115, %rd2114;
	shr.u64 	%rd2117, %rd4657, 7;
	xor.b64  	%rd2118, %rd2116, %rd2117;
	add.s64 	%rd2119, %rd2118, %rd4656;
	add.s64 	%rd2120, %rd2119, %rd4634;
	add.s64 	%rd4656, %rd2120, %rd2113;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 45;
	shr.b64 	%rhs, %rd4655, 19;
	add.u64 	%rd2121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 3;
	shr.b64 	%rhs, %rd4655, 61;
	add.u64 	%rd2122, %lhs, %rhs;
	}
	xor.b64  	%rd2123, %rd2121, %rd2122;
	shr.u64 	%rd2124, %rd4655, 6;
	xor.b64  	%rd2125, %rd2123, %rd2124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 56;
	shr.b64 	%rhs, %rd4641, 8;
	add.u64 	%rd2126, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 63;
	shr.b64 	%rhs, %rd4641, 1;
	add.u64 	%rd2127, %lhs, %rhs;
	}
	xor.b64  	%rd2128, %rd2127, %rd2126;
	shr.u64 	%rd2129, %rd4641, 7;
	xor.b64  	%rd2130, %rd2128, %rd2129;
	add.s64 	%rd2131, %rd2130, %rd4657;
	add.s64 	%rd2132, %rd2131, %rd4650;
	add.s64 	%rd4657, %rd2132, %rd2125;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 45;
	shr.b64 	%rhs, %rd4656, 19;
	add.u64 	%rd2133, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 3;
	shr.b64 	%rhs, %rd4656, 61;
	add.u64 	%rd2134, %lhs, %rhs;
	}
	xor.b64  	%rd2135, %rd2133, %rd2134;
	shr.u64 	%rd2136, %rd4656, 6;
	xor.b64  	%rd2137, %rd2135, %rd2136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 56;
	shr.b64 	%rhs, %rd4640, 8;
	add.u64 	%rd2138, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 63;
	shr.b64 	%rhs, %rd4640, 1;
	add.u64 	%rd2139, %lhs, %rhs;
	}
	xor.b64  	%rd2140, %rd2139, %rd2138;
	shr.u64 	%rd2141, %rd4640, 7;
	xor.b64  	%rd2142, %rd2140, %rd2141;
	add.s64 	%rd2143, %rd2142, %rd4641;
	add.s64 	%rd2144, %rd2143, %rd4651;
	add.s64 	%rd4641, %rd2144, %rd2137;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 45;
	shr.b64 	%rhs, %rd4657, 19;
	add.u64 	%rd2145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 3;
	shr.b64 	%rhs, %rd4657, 61;
	add.u64 	%rd2146, %lhs, %rhs;
	}
	xor.b64  	%rd2147, %rd2145, %rd2146;
	shr.u64 	%rd2148, %rd4657, 6;
	xor.b64  	%rd2149, %rd2147, %rd2148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 56;
	shr.b64 	%rhs, %rd4639, 8;
	add.u64 	%rd2150, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 63;
	shr.b64 	%rhs, %rd4639, 1;
	add.u64 	%rd2151, %lhs, %rhs;
	}
	xor.b64  	%rd2152, %rd2151, %rd2150;
	shr.u64 	%rd2153, %rd4639, 7;
	xor.b64  	%rd2154, %rd2152, %rd2153;
	add.s64 	%rd2155, %rd2154, %rd4640;
	add.s64 	%rd2156, %rd2155, %rd4652;
	add.s64 	%rd4640, %rd2156, %rd2149;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 45;
	shr.b64 	%rhs, %rd4641, 19;
	add.u64 	%rd2157, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 3;
	shr.b64 	%rhs, %rd4641, 61;
	add.u64 	%rd2158, %lhs, %rhs;
	}
	xor.b64  	%rd2159, %rd2157, %rd2158;
	shr.u64 	%rd2160, %rd4641, 6;
	xor.b64  	%rd2161, %rd2159, %rd2160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 56;
	shr.b64 	%rhs, %rd4638, 8;
	add.u64 	%rd2162, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 63;
	shr.b64 	%rhs, %rd4638, 1;
	add.u64 	%rd2163, %lhs, %rhs;
	}
	xor.b64  	%rd2164, %rd2163, %rd2162;
	shr.u64 	%rd2165, %rd4638, 7;
	xor.b64  	%rd2166, %rd2164, %rd2165;
	add.s64 	%rd2167, %rd2166, %rd4639;
	add.s64 	%rd2168, %rd2167, %rd4653;
	add.s64 	%rd4639, %rd2168, %rd2161;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 45;
	shr.b64 	%rhs, %rd4640, 19;
	add.u64 	%rd2169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 3;
	shr.b64 	%rhs, %rd4640, 61;
	add.u64 	%rd2170, %lhs, %rhs;
	}
	xor.b64  	%rd2171, %rd2169, %rd2170;
	shr.u64 	%rd2172, %rd4640, 6;
	xor.b64  	%rd2173, %rd2171, %rd2172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 56;
	shr.b64 	%rhs, %rd4637, 8;
	add.u64 	%rd2174, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 63;
	shr.b64 	%rhs, %rd4637, 1;
	add.u64 	%rd2175, %lhs, %rhs;
	}
	xor.b64  	%rd2176, %rd2175, %rd2174;
	shr.u64 	%rd2177, %rd4637, 7;
	xor.b64  	%rd2178, %rd2176, %rd2177;
	add.s64 	%rd2179, %rd2178, %rd4638;
	add.s64 	%rd2180, %rd2179, %rd4654;
	add.s64 	%rd4638, %rd2180, %rd2173;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 45;
	shr.b64 	%rhs, %rd4639, 19;
	add.u64 	%rd2181, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 3;
	shr.b64 	%rhs, %rd4639, 61;
	add.u64 	%rd2182, %lhs, %rhs;
	}
	xor.b64  	%rd2183, %rd2181, %rd2182;
	shr.u64 	%rd2184, %rd4639, 6;
	xor.b64  	%rd2185, %rd2183, %rd2184;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 56;
	shr.b64 	%rhs, %rd4636, 8;
	add.u64 	%rd2186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 63;
	shr.b64 	%rhs, %rd4636, 1;
	add.u64 	%rd2187, %lhs, %rhs;
	}
	xor.b64  	%rd2188, %rd2187, %rd2186;
	shr.u64 	%rd2189, %rd4636, 7;
	xor.b64  	%rd2190, %rd2188, %rd2189;
	add.s64 	%rd2191, %rd2190, %rd4637;
	add.s64 	%rd2192, %rd2191, %rd4655;
	add.s64 	%rd4637, %rd2192, %rd2185;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 45;
	shr.b64 	%rhs, %rd4638, 19;
	add.u64 	%rd2193, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 3;
	shr.b64 	%rhs, %rd4638, 61;
	add.u64 	%rd2194, %lhs, %rhs;
	}
	xor.b64  	%rd2195, %rd2193, %rd2194;
	shr.u64 	%rd2196, %rd4638, 6;
	xor.b64  	%rd2197, %rd2195, %rd2196;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 56;
	shr.b64 	%rhs, %rd4635, 8;
	add.u64 	%rd2198, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 63;
	shr.b64 	%rhs, %rd4635, 1;
	add.u64 	%rd2199, %lhs, %rhs;
	}
	xor.b64  	%rd2200, %rd2199, %rd2198;
	shr.u64 	%rd2201, %rd4635, 7;
	xor.b64  	%rd2202, %rd2200, %rd2201;
	add.s64 	%rd2203, %rd2202, %rd4636;
	add.s64 	%rd2204, %rd2203, %rd4656;
	add.s64 	%rd4636, %rd2204, %rd2197;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 45;
	shr.b64 	%rhs, %rd4637, 19;
	add.u64 	%rd2205, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 3;
	shr.b64 	%rhs, %rd4637, 61;
	add.u64 	%rd2206, %lhs, %rhs;
	}
	xor.b64  	%rd2207, %rd2205, %rd2206;
	shr.u64 	%rd2208, %rd4637, 6;
	xor.b64  	%rd2209, %rd2207, %rd2208;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 56;
	shr.b64 	%rhs, %rd4634, 8;
	add.u64 	%rd2210, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 63;
	shr.b64 	%rhs, %rd4634, 1;
	add.u64 	%rd2211, %lhs, %rhs;
	}
	xor.b64  	%rd2212, %rd2211, %rd2210;
	shr.u64 	%rd2213, %rd4634, 7;
	xor.b64  	%rd2214, %rd2212, %rd2213;
	add.s64 	%rd2215, %rd2214, %rd4635;
	add.s64 	%rd2216, %rd2215, %rd4657;
	add.s64 	%rd4635, %rd2216, %rd2209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 45;
	shr.b64 	%rhs, %rd4636, 19;
	add.u64 	%rd2217, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 3;
	shr.b64 	%rhs, %rd4636, 61;
	add.u64 	%rd2218, %lhs, %rhs;
	}
	xor.b64  	%rd2219, %rd2217, %rd2218;
	shr.u64 	%rd2220, %rd4636, 6;
	xor.b64  	%rd2221, %rd2219, %rd2220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 63;
	shr.b64 	%rhs, %rd4650, 1;
	add.u64 	%rd2222, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 56;
	shr.b64 	%rhs, %rd4650, 8;
	add.u64 	%rd2223, %lhs, %rhs;
	}
	xor.b64  	%rd2224, %rd2222, %rd2223;
	shr.u64 	%rd2225, %rd4650, 7;
	xor.b64  	%rd2226, %rd2224, %rd2225;
	add.s64 	%rd2227, %rd2226, %rd4634;
	add.s64 	%rd2228, %rd2227, %rd4641;
	add.s64 	%rd4634, %rd2228, %rd2221;
	mul.wide.s32 	%rd2229, %r2711, 8;
	mov.u64 	%rd2230, k_sha512;
	add.s64 	%rd2231, %rd2230, %rd2229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 46;
	shr.b64 	%rhs, %rd4646, 18;
	add.u64 	%rd2232, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 50;
	shr.b64 	%rhs, %rd4646, 14;
	add.u64 	%rd2233, %lhs, %rhs;
	}
	xor.b64  	%rd2234, %rd2233, %rd2232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 23;
	shr.b64 	%rhs, %rd4646, 41;
	add.u64 	%rd2235, %lhs, %rhs;
	}
	xor.b64  	%rd2236, %rd2234, %rd2235;
	xor.b64  	%rd2237, %rd4647, %rd4648;
	and.b64  	%rd2238, %rd4646, %rd2237;
	xor.b64  	%rd2239, %rd2238, %rd4648;
	add.s64 	%rd2240, %rd2239, %rd4649;
	add.s64 	%rd2241, %rd2240, %rd2236;
	add.s64 	%rd2242, %rd2241, %rd4650;
	ld.const.u64 	%rd2243, [%rd2231];
	add.s64 	%rd2244, %rd2242, %rd2243;
	add.s64 	%rd2245, %rd2244, %rd4645;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 30;
	shr.b64 	%rhs, %rd4642, 34;
	add.u64 	%rd2246, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 36;
	shr.b64 	%rhs, %rd4642, 28;
	add.u64 	%rd2247, %lhs, %rhs;
	}
	xor.b64  	%rd2248, %rd2247, %rd2246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 25;
	shr.b64 	%rhs, %rd4642, 39;
	add.u64 	%rd2249, %lhs, %rhs;
	}
	xor.b64  	%rd2250, %rd2248, %rd2249;
	xor.b64  	%rd2251, %rd4642, %rd4643;
	and.b64  	%rd2252, %rd2251, %rd4644;
	and.b64  	%rd2253, %rd4642, %rd4643;
	or.b64  	%rd2254, %rd2252, %rd2253;
	add.s64 	%rd2255, %rd2254, %rd2250;
	add.s64 	%rd2256, %rd2255, %rd2244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2245, 50;
	shr.b64 	%rhs, %rd2245, 14;
	add.u64 	%rd2257, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2245, 46;
	shr.b64 	%rhs, %rd2245, 18;
	add.u64 	%rd2258, %lhs, %rhs;
	}
	xor.b64  	%rd2259, %rd2257, %rd2258;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2245, 23;
	shr.b64 	%rhs, %rd2245, 41;
	add.u64 	%rd2260, %lhs, %rhs;
	}
	xor.b64  	%rd2261, %rd2259, %rd2260;
	xor.b64  	%rd2262, %rd4646, %rd4647;
	and.b64  	%rd2263, %rd2245, %rd2262;
	xor.b64  	%rd2264, %rd2263, %rd4647;
	add.s64 	%rd2265, %rd4651, %rd4648;
	ld.const.u64 	%rd2266, [%rd2231+8];
	add.s64 	%rd2267, %rd2265, %rd2266;
	add.s64 	%rd2268, %rd2267, %rd2264;
	add.s64 	%rd2269, %rd2268, %rd2261;
	add.s64 	%rd2270, %rd2269, %rd4644;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2256, 36;
	shr.b64 	%rhs, %rd2256, 28;
	add.u64 	%rd2271, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2256, 30;
	shr.b64 	%rhs, %rd2256, 34;
	add.u64 	%rd2272, %lhs, %rhs;
	}
	xor.b64  	%rd2273, %rd2271, %rd2272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2256, 25;
	shr.b64 	%rhs, %rd2256, 39;
	add.u64 	%rd2274, %lhs, %rhs;
	}
	xor.b64  	%rd2275, %rd2273, %rd2274;
	and.b64  	%rd2276, %rd2256, %rd4642;
	xor.b64  	%rd2277, %rd2256, %rd4642;
	and.b64  	%rd2278, %rd2277, %rd4643;
	or.b64  	%rd2279, %rd2278, %rd2276;
	add.s64 	%rd2280, %rd2279, %rd2275;
	add.s64 	%rd2281, %rd2280, %rd2269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2270, 50;
	shr.b64 	%rhs, %rd2270, 14;
	add.u64 	%rd2282, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2270, 46;
	shr.b64 	%rhs, %rd2270, 18;
	add.u64 	%rd2283, %lhs, %rhs;
	}
	xor.b64  	%rd2284, %rd2282, %rd2283;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2270, 23;
	shr.b64 	%rhs, %rd2270, 41;
	add.u64 	%rd2285, %lhs, %rhs;
	}
	xor.b64  	%rd2286, %rd2284, %rd2285;
	xor.b64  	%rd2287, %rd2245, %rd4646;
	and.b64  	%rd2288, %rd2270, %rd2287;
	xor.b64  	%rd2289, %rd2288, %rd4646;
	add.s64 	%rd2290, %rd4652, %rd4647;
	ld.const.u64 	%rd2291, [%rd2231+16];
	add.s64 	%rd2292, %rd2290, %rd2291;
	add.s64 	%rd2293, %rd2292, %rd2289;
	add.s64 	%rd2294, %rd2293, %rd2286;
	add.s64 	%rd2295, %rd2294, %rd4643;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2281, 36;
	shr.b64 	%rhs, %rd2281, 28;
	add.u64 	%rd2296, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2281, 30;
	shr.b64 	%rhs, %rd2281, 34;
	add.u64 	%rd2297, %lhs, %rhs;
	}
	xor.b64  	%rd2298, %rd2296, %rd2297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2281, 25;
	shr.b64 	%rhs, %rd2281, 39;
	add.u64 	%rd2299, %lhs, %rhs;
	}
	xor.b64  	%rd2300, %rd2298, %rd2299;
	and.b64  	%rd2301, %rd2281, %rd2256;
	xor.b64  	%rd2302, %rd2281, %rd2256;
	and.b64  	%rd2303, %rd2302, %rd4642;
	or.b64  	%rd2304, %rd2303, %rd2301;
	add.s64 	%rd2305, %rd2304, %rd2300;
	add.s64 	%rd2306, %rd2305, %rd2294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2295, 50;
	shr.b64 	%rhs, %rd2295, 14;
	add.u64 	%rd2307, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2295, 46;
	shr.b64 	%rhs, %rd2295, 18;
	add.u64 	%rd2308, %lhs, %rhs;
	}
	xor.b64  	%rd2309, %rd2307, %rd2308;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2295, 23;
	shr.b64 	%rhs, %rd2295, 41;
	add.u64 	%rd2310, %lhs, %rhs;
	}
	xor.b64  	%rd2311, %rd2309, %rd2310;
	xor.b64  	%rd2312, %rd2270, %rd2245;
	and.b64  	%rd2313, %rd2295, %rd2312;
	xor.b64  	%rd2314, %rd2313, %rd2245;
	add.s64 	%rd2315, %rd4653, %rd4646;
	ld.const.u64 	%rd2316, [%rd2231+24];
	add.s64 	%rd2317, %rd2315, %rd2316;
	add.s64 	%rd2318, %rd2317, %rd2314;
	add.s64 	%rd2319, %rd2318, %rd2311;
	add.s64 	%rd2320, %rd2319, %rd4642;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2306, 36;
	shr.b64 	%rhs, %rd2306, 28;
	add.u64 	%rd2321, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2306, 30;
	shr.b64 	%rhs, %rd2306, 34;
	add.u64 	%rd2322, %lhs, %rhs;
	}
	xor.b64  	%rd2323, %rd2321, %rd2322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2306, 25;
	shr.b64 	%rhs, %rd2306, 39;
	add.u64 	%rd2324, %lhs, %rhs;
	}
	xor.b64  	%rd2325, %rd2323, %rd2324;
	and.b64  	%rd2326, %rd2306, %rd2281;
	xor.b64  	%rd2327, %rd2306, %rd2281;
	and.b64  	%rd2328, %rd2327, %rd2256;
	or.b64  	%rd2329, %rd2328, %rd2326;
	add.s64 	%rd2330, %rd2329, %rd2325;
	add.s64 	%rd2331, %rd2330, %rd2319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2320, 50;
	shr.b64 	%rhs, %rd2320, 14;
	add.u64 	%rd2332, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2320, 46;
	shr.b64 	%rhs, %rd2320, 18;
	add.u64 	%rd2333, %lhs, %rhs;
	}
	xor.b64  	%rd2334, %rd2332, %rd2333;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2320, 23;
	shr.b64 	%rhs, %rd2320, 41;
	add.u64 	%rd2335, %lhs, %rhs;
	}
	xor.b64  	%rd2336, %rd2334, %rd2335;
	xor.b64  	%rd2337, %rd2295, %rd2270;
	and.b64  	%rd2338, %rd2320, %rd2337;
	xor.b64  	%rd2339, %rd2338, %rd2270;
	ld.const.u64 	%rd2340, [%rd2231+32];
	add.s64 	%rd2341, %rd2340, %rd4654;
	add.s64 	%rd2342, %rd2341, %rd2245;
	add.s64 	%rd2343, %rd2342, %rd2339;
	add.s64 	%rd2344, %rd2343, %rd2336;
	add.s64 	%rd2345, %rd2344, %rd2256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2331, 36;
	shr.b64 	%rhs, %rd2331, 28;
	add.u64 	%rd2346, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2331, 30;
	shr.b64 	%rhs, %rd2331, 34;
	add.u64 	%rd2347, %lhs, %rhs;
	}
	xor.b64  	%rd2348, %rd2346, %rd2347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2331, 25;
	shr.b64 	%rhs, %rd2331, 39;
	add.u64 	%rd2349, %lhs, %rhs;
	}
	xor.b64  	%rd2350, %rd2348, %rd2349;
	and.b64  	%rd2351, %rd2331, %rd2306;
	xor.b64  	%rd2352, %rd2331, %rd2306;
	and.b64  	%rd2353, %rd2352, %rd2281;
	or.b64  	%rd2354, %rd2353, %rd2351;
	add.s64 	%rd2355, %rd2354, %rd2350;
	add.s64 	%rd2356, %rd2355, %rd2344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2345, 50;
	shr.b64 	%rhs, %rd2345, 14;
	add.u64 	%rd2357, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2345, 46;
	shr.b64 	%rhs, %rd2345, 18;
	add.u64 	%rd2358, %lhs, %rhs;
	}
	xor.b64  	%rd2359, %rd2357, %rd2358;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2345, 23;
	shr.b64 	%rhs, %rd2345, 41;
	add.u64 	%rd2360, %lhs, %rhs;
	}
	xor.b64  	%rd2361, %rd2359, %rd2360;
	xor.b64  	%rd2362, %rd2320, %rd2295;
	and.b64  	%rd2363, %rd2345, %rd2362;
	xor.b64  	%rd2364, %rd2363, %rd2295;
	ld.const.u64 	%rd2365, [%rd2231+40];
	add.s64 	%rd2366, %rd2365, %rd4655;
	add.s64 	%rd2367, %rd2366, %rd2270;
	add.s64 	%rd2368, %rd2367, %rd2364;
	add.s64 	%rd2369, %rd2368, %rd2361;
	add.s64 	%rd2370, %rd2369, %rd2281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2356, 36;
	shr.b64 	%rhs, %rd2356, 28;
	add.u64 	%rd2371, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2356, 30;
	shr.b64 	%rhs, %rd2356, 34;
	add.u64 	%rd2372, %lhs, %rhs;
	}
	xor.b64  	%rd2373, %rd2371, %rd2372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2356, 25;
	shr.b64 	%rhs, %rd2356, 39;
	add.u64 	%rd2374, %lhs, %rhs;
	}
	xor.b64  	%rd2375, %rd2373, %rd2374;
	and.b64  	%rd2376, %rd2356, %rd2331;
	xor.b64  	%rd2377, %rd2356, %rd2331;
	and.b64  	%rd2378, %rd2377, %rd2306;
	or.b64  	%rd2379, %rd2378, %rd2376;
	add.s64 	%rd2380, %rd2379, %rd2375;
	add.s64 	%rd2381, %rd2380, %rd2369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2370, 50;
	shr.b64 	%rhs, %rd2370, 14;
	add.u64 	%rd2382, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2370, 46;
	shr.b64 	%rhs, %rd2370, 18;
	add.u64 	%rd2383, %lhs, %rhs;
	}
	xor.b64  	%rd2384, %rd2382, %rd2383;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2370, 23;
	shr.b64 	%rhs, %rd2370, 41;
	add.u64 	%rd2385, %lhs, %rhs;
	}
	xor.b64  	%rd2386, %rd2384, %rd2385;
	xor.b64  	%rd2387, %rd2345, %rd2320;
	and.b64  	%rd2388, %rd2370, %rd2387;
	xor.b64  	%rd2389, %rd2388, %rd2320;
	ld.const.u64 	%rd2390, [%rd2231+48];
	add.s64 	%rd2391, %rd2390, %rd4656;
	add.s64 	%rd2392, %rd2391, %rd2295;
	add.s64 	%rd2393, %rd2392, %rd2389;
	add.s64 	%rd2394, %rd2393, %rd2386;
	add.s64 	%rd2395, %rd2394, %rd2306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2381, 36;
	shr.b64 	%rhs, %rd2381, 28;
	add.u64 	%rd2396, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2381, 30;
	shr.b64 	%rhs, %rd2381, 34;
	add.u64 	%rd2397, %lhs, %rhs;
	}
	xor.b64  	%rd2398, %rd2396, %rd2397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2381, 25;
	shr.b64 	%rhs, %rd2381, 39;
	add.u64 	%rd2399, %lhs, %rhs;
	}
	xor.b64  	%rd2400, %rd2398, %rd2399;
	and.b64  	%rd2401, %rd2381, %rd2356;
	xor.b64  	%rd2402, %rd2381, %rd2356;
	and.b64  	%rd2403, %rd2402, %rd2331;
	or.b64  	%rd2404, %rd2403, %rd2401;
	add.s64 	%rd2405, %rd2404, %rd2400;
	add.s64 	%rd2406, %rd2405, %rd2394;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2395, 50;
	shr.b64 	%rhs, %rd2395, 14;
	add.u64 	%rd2407, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2395, 46;
	shr.b64 	%rhs, %rd2395, 18;
	add.u64 	%rd2408, %lhs, %rhs;
	}
	xor.b64  	%rd2409, %rd2407, %rd2408;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2395, 23;
	shr.b64 	%rhs, %rd2395, 41;
	add.u64 	%rd2410, %lhs, %rhs;
	}
	xor.b64  	%rd2411, %rd2409, %rd2410;
	xor.b64  	%rd2412, %rd2370, %rd2345;
	and.b64  	%rd2413, %rd2395, %rd2412;
	xor.b64  	%rd2414, %rd2413, %rd2345;
	ld.const.u64 	%rd2415, [%rd2231+56];
	add.s64 	%rd2416, %rd2415, %rd4657;
	add.s64 	%rd2417, %rd2416, %rd2320;
	add.s64 	%rd2418, %rd2417, %rd2414;
	add.s64 	%rd2419, %rd2418, %rd2411;
	add.s64 	%rd2420, %rd2419, %rd2331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2406, 36;
	shr.b64 	%rhs, %rd2406, 28;
	add.u64 	%rd2421, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2406, 30;
	shr.b64 	%rhs, %rd2406, 34;
	add.u64 	%rd2422, %lhs, %rhs;
	}
	xor.b64  	%rd2423, %rd2421, %rd2422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2406, 25;
	shr.b64 	%rhs, %rd2406, 39;
	add.u64 	%rd2424, %lhs, %rhs;
	}
	xor.b64  	%rd2425, %rd2423, %rd2424;
	and.b64  	%rd2426, %rd2406, %rd2381;
	xor.b64  	%rd2427, %rd2406, %rd2381;
	and.b64  	%rd2428, %rd2427, %rd2356;
	or.b64  	%rd2429, %rd2428, %rd2426;
	add.s64 	%rd2430, %rd2429, %rd2425;
	add.s64 	%rd2431, %rd2430, %rd2419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 50;
	shr.b64 	%rhs, %rd2420, 14;
	add.u64 	%rd2432, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 46;
	shr.b64 	%rhs, %rd2420, 18;
	add.u64 	%rd2433, %lhs, %rhs;
	}
	xor.b64  	%rd2434, %rd2432, %rd2433;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2420, 23;
	shr.b64 	%rhs, %rd2420, 41;
	add.u64 	%rd2435, %lhs, %rhs;
	}
	xor.b64  	%rd2436, %rd2434, %rd2435;
	xor.b64  	%rd2437, %rd2395, %rd2370;
	and.b64  	%rd2438, %rd2420, %rd2437;
	xor.b64  	%rd2439, %rd2438, %rd2370;
	ld.const.u64 	%rd2440, [%rd2231+64];
	add.s64 	%rd2441, %rd2440, %rd4641;
	add.s64 	%rd2442, %rd2441, %rd2345;
	add.s64 	%rd2443, %rd2442, %rd2439;
	add.s64 	%rd2444, %rd2443, %rd2436;
	add.s64 	%rd2445, %rd2444, %rd2356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2431, 36;
	shr.b64 	%rhs, %rd2431, 28;
	add.u64 	%rd2446, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2431, 30;
	shr.b64 	%rhs, %rd2431, 34;
	add.u64 	%rd2447, %lhs, %rhs;
	}
	xor.b64  	%rd2448, %rd2446, %rd2447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2431, 25;
	shr.b64 	%rhs, %rd2431, 39;
	add.u64 	%rd2449, %lhs, %rhs;
	}
	xor.b64  	%rd2450, %rd2448, %rd2449;
	and.b64  	%rd2451, %rd2431, %rd2406;
	xor.b64  	%rd2452, %rd2431, %rd2406;
	and.b64  	%rd2453, %rd2452, %rd2381;
	or.b64  	%rd2454, %rd2453, %rd2451;
	add.s64 	%rd2455, %rd2454, %rd2450;
	add.s64 	%rd2456, %rd2455, %rd2444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2445, 50;
	shr.b64 	%rhs, %rd2445, 14;
	add.u64 	%rd2457, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2445, 46;
	shr.b64 	%rhs, %rd2445, 18;
	add.u64 	%rd2458, %lhs, %rhs;
	}
	xor.b64  	%rd2459, %rd2457, %rd2458;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2445, 23;
	shr.b64 	%rhs, %rd2445, 41;
	add.u64 	%rd2460, %lhs, %rhs;
	}
	xor.b64  	%rd2461, %rd2459, %rd2460;
	xor.b64  	%rd2462, %rd2420, %rd2395;
	and.b64  	%rd2463, %rd2445, %rd2462;
	xor.b64  	%rd2464, %rd2463, %rd2395;
	ld.const.u64 	%rd2465, [%rd2231+72];
	add.s64 	%rd2466, %rd2465, %rd4640;
	add.s64 	%rd2467, %rd2466, %rd2370;
	add.s64 	%rd2468, %rd2467, %rd2464;
	add.s64 	%rd2469, %rd2468, %rd2461;
	add.s64 	%rd2470, %rd2469, %rd2381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 36;
	shr.b64 	%rhs, %rd2456, 28;
	add.u64 	%rd2471, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 30;
	shr.b64 	%rhs, %rd2456, 34;
	add.u64 	%rd2472, %lhs, %rhs;
	}
	xor.b64  	%rd2473, %rd2471, %rd2472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2456, 25;
	shr.b64 	%rhs, %rd2456, 39;
	add.u64 	%rd2474, %lhs, %rhs;
	}
	xor.b64  	%rd2475, %rd2473, %rd2474;
	and.b64  	%rd2476, %rd2456, %rd2431;
	xor.b64  	%rd2477, %rd2456, %rd2431;
	and.b64  	%rd2478, %rd2477, %rd2406;
	or.b64  	%rd2479, %rd2478, %rd2476;
	add.s64 	%rd2480, %rd2479, %rd2475;
	add.s64 	%rd2481, %rd2480, %rd2469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2470, 50;
	shr.b64 	%rhs, %rd2470, 14;
	add.u64 	%rd2482, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2470, 46;
	shr.b64 	%rhs, %rd2470, 18;
	add.u64 	%rd2483, %lhs, %rhs;
	}
	xor.b64  	%rd2484, %rd2482, %rd2483;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2470, 23;
	shr.b64 	%rhs, %rd2470, 41;
	add.u64 	%rd2485, %lhs, %rhs;
	}
	xor.b64  	%rd2486, %rd2484, %rd2485;
	xor.b64  	%rd2487, %rd2445, %rd2420;
	and.b64  	%rd2488, %rd2470, %rd2487;
	xor.b64  	%rd2489, %rd2488, %rd2420;
	ld.const.u64 	%rd2490, [%rd2231+80];
	add.s64 	%rd2491, %rd2490, %rd4639;
	add.s64 	%rd2492, %rd2491, %rd2395;
	add.s64 	%rd2493, %rd2492, %rd2489;
	add.s64 	%rd2494, %rd2493, %rd2486;
	add.s64 	%rd2495, %rd2494, %rd2406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 36;
	shr.b64 	%rhs, %rd2481, 28;
	add.u64 	%rd2496, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 30;
	shr.b64 	%rhs, %rd2481, 34;
	add.u64 	%rd2497, %lhs, %rhs;
	}
	xor.b64  	%rd2498, %rd2496, %rd2497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2481, 25;
	shr.b64 	%rhs, %rd2481, 39;
	add.u64 	%rd2499, %lhs, %rhs;
	}
	xor.b64  	%rd2500, %rd2498, %rd2499;
	and.b64  	%rd2501, %rd2481, %rd2456;
	xor.b64  	%rd2502, %rd2481, %rd2456;
	and.b64  	%rd2503, %rd2502, %rd2431;
	or.b64  	%rd2504, %rd2503, %rd2501;
	add.s64 	%rd2505, %rd2504, %rd2500;
	add.s64 	%rd2506, %rd2505, %rd2494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 50;
	shr.b64 	%rhs, %rd2495, 14;
	add.u64 	%rd2507, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 46;
	shr.b64 	%rhs, %rd2495, 18;
	add.u64 	%rd2508, %lhs, %rhs;
	}
	xor.b64  	%rd2509, %rd2507, %rd2508;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2495, 23;
	shr.b64 	%rhs, %rd2495, 41;
	add.u64 	%rd2510, %lhs, %rhs;
	}
	xor.b64  	%rd2511, %rd2509, %rd2510;
	xor.b64  	%rd2512, %rd2470, %rd2445;
	and.b64  	%rd2513, %rd2495, %rd2512;
	xor.b64  	%rd2514, %rd2513, %rd2445;
	ld.const.u64 	%rd2515, [%rd2231+88];
	add.s64 	%rd2516, %rd2515, %rd4638;
	add.s64 	%rd2517, %rd2516, %rd2420;
	add.s64 	%rd2518, %rd2517, %rd2514;
	add.s64 	%rd2519, %rd2518, %rd2511;
	add.s64 	%rd2520, %rd2519, %rd2431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 36;
	shr.b64 	%rhs, %rd2506, 28;
	add.u64 	%rd2521, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 30;
	shr.b64 	%rhs, %rd2506, 34;
	add.u64 	%rd2522, %lhs, %rhs;
	}
	xor.b64  	%rd2523, %rd2521, %rd2522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2506, 25;
	shr.b64 	%rhs, %rd2506, 39;
	add.u64 	%rd2524, %lhs, %rhs;
	}
	xor.b64  	%rd2525, %rd2523, %rd2524;
	and.b64  	%rd2526, %rd2506, %rd2481;
	xor.b64  	%rd2527, %rd2506, %rd2481;
	and.b64  	%rd2528, %rd2527, %rd2456;
	or.b64  	%rd2529, %rd2528, %rd2526;
	add.s64 	%rd2530, %rd2529, %rd2525;
	add.s64 	%rd2531, %rd2530, %rd2519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 50;
	shr.b64 	%rhs, %rd2520, 14;
	add.u64 	%rd2532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 46;
	shr.b64 	%rhs, %rd2520, 18;
	add.u64 	%rd2533, %lhs, %rhs;
	}
	xor.b64  	%rd2534, %rd2532, %rd2533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2520, 23;
	shr.b64 	%rhs, %rd2520, 41;
	add.u64 	%rd2535, %lhs, %rhs;
	}
	xor.b64  	%rd2536, %rd2534, %rd2535;
	xor.b64  	%rd2537, %rd2495, %rd2470;
	and.b64  	%rd2538, %rd2520, %rd2537;
	xor.b64  	%rd2539, %rd2538, %rd2470;
	ld.const.u64 	%rd2540, [%rd2231+96];
	add.s64 	%rd2541, %rd2540, %rd4637;
	add.s64 	%rd2542, %rd2541, %rd2445;
	add.s64 	%rd2543, %rd2542, %rd2539;
	add.s64 	%rd2544, %rd2543, %rd2536;
	add.s64 	%rd4649, %rd2544, %rd2456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 36;
	shr.b64 	%rhs, %rd2531, 28;
	add.u64 	%rd2545, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 30;
	shr.b64 	%rhs, %rd2531, 34;
	add.u64 	%rd2546, %lhs, %rhs;
	}
	xor.b64  	%rd2547, %rd2545, %rd2546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2531, 25;
	shr.b64 	%rhs, %rd2531, 39;
	add.u64 	%rd2548, %lhs, %rhs;
	}
	xor.b64  	%rd2549, %rd2547, %rd2548;
	and.b64  	%rd2550, %rd2531, %rd2506;
	xor.b64  	%rd2551, %rd2531, %rd2506;
	and.b64  	%rd2552, %rd2551, %rd2481;
	or.b64  	%rd2553, %rd2552, %rd2550;
	add.s64 	%rd2554, %rd2553, %rd2549;
	add.s64 	%rd4645, %rd2554, %rd2544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 50;
	shr.b64 	%rhs, %rd4649, 14;
	add.u64 	%rd2555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 46;
	shr.b64 	%rhs, %rd4649, 18;
	add.u64 	%rd2556, %lhs, %rhs;
	}
	xor.b64  	%rd2557, %rd2555, %rd2556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 23;
	shr.b64 	%rhs, %rd4649, 41;
	add.u64 	%rd2558, %lhs, %rhs;
	}
	xor.b64  	%rd2559, %rd2557, %rd2558;
	xor.b64  	%rd2560, %rd2520, %rd2495;
	and.b64  	%rd2561, %rd4649, %rd2560;
	xor.b64  	%rd2562, %rd2561, %rd2495;
	ld.const.u64 	%rd2563, [%rd2231+104];
	add.s64 	%rd2564, %rd2563, %rd4636;
	add.s64 	%rd2565, %rd2564, %rd2470;
	add.s64 	%rd2566, %rd2565, %rd2562;
	add.s64 	%rd2567, %rd2566, %rd2559;
	add.s64 	%rd4648, %rd2567, %rd2481;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 36;
	shr.b64 	%rhs, %rd4645, 28;
	add.u64 	%rd2568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 30;
	shr.b64 	%rhs, %rd4645, 34;
	add.u64 	%rd2569, %lhs, %rhs;
	}
	xor.b64  	%rd2570, %rd2568, %rd2569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 25;
	shr.b64 	%rhs, %rd4645, 39;
	add.u64 	%rd2571, %lhs, %rhs;
	}
	xor.b64  	%rd2572, %rd2570, %rd2571;
	and.b64  	%rd2573, %rd4645, %rd2531;
	xor.b64  	%rd2574, %rd4645, %rd2531;
	and.b64  	%rd2575, %rd2574, %rd2506;
	or.b64  	%rd2576, %rd2575, %rd2573;
	add.s64 	%rd2577, %rd2576, %rd2572;
	add.s64 	%rd4644, %rd2577, %rd2567;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 50;
	shr.b64 	%rhs, %rd4648, 14;
	add.u64 	%rd2578, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 46;
	shr.b64 	%rhs, %rd4648, 18;
	add.u64 	%rd2579, %lhs, %rhs;
	}
	xor.b64  	%rd2580, %rd2578, %rd2579;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 23;
	shr.b64 	%rhs, %rd4648, 41;
	add.u64 	%rd2581, %lhs, %rhs;
	}
	xor.b64  	%rd2582, %rd2580, %rd2581;
	xor.b64  	%rd2583, %rd4649, %rd2520;
	and.b64  	%rd2584, %rd4648, %rd2583;
	xor.b64  	%rd2585, %rd2584, %rd2520;
	ld.const.u64 	%rd2586, [%rd2231+112];
	add.s64 	%rd2587, %rd2586, %rd4635;
	add.s64 	%rd2588, %rd2587, %rd2495;
	add.s64 	%rd2589, %rd2588, %rd2585;
	add.s64 	%rd2590, %rd2589, %rd2582;
	add.s64 	%rd4647, %rd2590, %rd2506;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 36;
	shr.b64 	%rhs, %rd4644, 28;
	add.u64 	%rd2591, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 30;
	shr.b64 	%rhs, %rd4644, 34;
	add.u64 	%rd2592, %lhs, %rhs;
	}
	xor.b64  	%rd2593, %rd2591, %rd2592;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 25;
	shr.b64 	%rhs, %rd4644, 39;
	add.u64 	%rd2594, %lhs, %rhs;
	}
	xor.b64  	%rd2595, %rd2593, %rd2594;
	and.b64  	%rd2596, %rd4644, %rd4645;
	xor.b64  	%rd2597, %rd4644, %rd4645;
	and.b64  	%rd2598, %rd2597, %rd2531;
	or.b64  	%rd2599, %rd2598, %rd2596;
	add.s64 	%rd2600, %rd2599, %rd2595;
	add.s64 	%rd4643, %rd2600, %rd2590;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 50;
	shr.b64 	%rhs, %rd4647, 14;
	add.u64 	%rd2601, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 46;
	shr.b64 	%rhs, %rd4647, 18;
	add.u64 	%rd2602, %lhs, %rhs;
	}
	xor.b64  	%rd2603, %rd2601, %rd2602;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 23;
	shr.b64 	%rhs, %rd4647, 41;
	add.u64 	%rd2604, %lhs, %rhs;
	}
	xor.b64  	%rd2605, %rd2603, %rd2604;
	xor.b64  	%rd2606, %rd4648, %rd4649;
	and.b64  	%rd2607, %rd4647, %rd2606;
	xor.b64  	%rd2608, %rd2607, %rd4649;
	ld.const.u64 	%rd2609, [%rd2231+120];
	add.s64 	%rd2610, %rd2609, %rd4634;
	add.s64 	%rd2611, %rd2610, %rd2520;
	add.s64 	%rd2612, %rd2611, %rd2608;
	add.s64 	%rd2613, %rd2612, %rd2605;
	add.s64 	%rd4646, %rd2613, %rd2531;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 36;
	shr.b64 	%rhs, %rd4643, 28;
	add.u64 	%rd2614, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 30;
	shr.b64 	%rhs, %rd4643, 34;
	add.u64 	%rd2615, %lhs, %rhs;
	}
	xor.b64  	%rd2616, %rd2614, %rd2615;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 25;
	shr.b64 	%rhs, %rd4643, 39;
	add.u64 	%rd2617, %lhs, %rhs;
	}
	xor.b64  	%rd2618, %rd2616, %rd2617;
	and.b64  	%rd2619, %rd4643, %rd4644;
	xor.b64  	%rd2620, %rd4643, %rd4644;
	and.b64  	%rd2621, %rd2620, %rd4645;
	or.b64  	%rd2622, %rd2621, %rd2619;
	add.s64 	%rd2623, %rd2622, %rd2618;
	add.s64 	%rd4642, %rd2623, %rd2613;
	add.s32 	%r2711, %r2711, 16;
	setp.lt.u32 	%p499, %r2711, 80;
	@%p499 bra 	$L__BB0_455;

	add.s64 	%rd4633, %rd4642, %rd4633;
	add.s64 	%rd4632, %rd4643, %rd4632;
	add.s64 	%rd4631, %rd4644, %rd4631;
	add.s64 	%rd4630, %rd4645, %rd4630;
	add.s64 	%rd4629, %rd4646, %rd4629;
	add.s64 	%rd4628, %rd4647, %rd4628;
	add.s64 	%rd4627, %rd4648, %rd4627;
	add.s64 	%rd4626, %rd4649, %rd4626;
	mov.u32 	%r2712, 0;
	mov.u32 	%r2713, %r2712;
	mov.u32 	%r2714, %r2712;
	mov.u32 	%r2715, %r2712;
	mov.u32 	%r2716, %r2712;
	mov.u32 	%r2717, %r2712;
	mov.u32 	%r2718, %r2712;
	mov.u32 	%r2719, %r2712;
	mov.u32 	%r2720, %r2712;
	mov.u32 	%r2721, %r2712;
	mov.u32 	%r2722, %r2712;
	mov.u32 	%r2723, %r2712;
	mov.u32 	%r2724, %r2712;
	mov.u32 	%r2725, %r2712;
	mov.u32 	%r2726, %r2712;
	mov.u32 	%r2727, %r2712;
	mov.u32 	%r2728, %r2712;
	mov.u32 	%r2729, %r2712;
	mov.u32 	%r2730, %r2712;
	mov.u32 	%r2731, %r2712;
	mov.u32 	%r2732, %r2712;
	mov.u32 	%r2733, %r2712;
	mov.u32 	%r2734, %r2712;
	mov.u32 	%r2735, %r2712;
	mov.u32 	%r2736, %r2712;
	mov.u32 	%r2737, %r2712;
	mov.u32 	%r2738, %r2712;
	mov.u32 	%r2739, %r2712;
	mov.u32 	%r2740, %r2712;
	mov.u32 	%r2741, %r2712;

$L__BB0_457:
	mov.b64 	%rd4682, {%r2740, %r2741};
	mov.b64 	%rd4683, {%r2738, %r2739};
	mov.b64 	%rd4684, {%r2736, %r2737};
	mov.b64 	%rd4685, {%r2734, %r2735};
	mov.b64 	%rd4686, {%r2732, %r2733};
	mov.b64 	%rd4687, {%r2730, %r2731};
	mov.b64 	%rd4688, {%r2728, %r2729};
	mov.b64 	%rd4689, {%r2726, %r2727};
	mov.b64 	%rd4673, {%r2724, %r2725};
	mov.b64 	%rd4672, {%r2722, %r2723};
	mov.b64 	%rd4671, {%r2720, %r2721};
	mov.b64 	%rd4670, {%r2718, %r2719};
	mov.b64 	%rd4669, {%r2716, %r2717};
	mov.b64 	%rd4668, {%r2714, %r2715};
	mov.b64 	%rd4667, {%r2712, %r2713};
	mov.u32 	%r2406, 0;
	mov.b64 	%rd4666, {%r2321, %r2406};
	add.s64 	%rd2624, %rd4626, %rd4682;
	xor.b64  	%rd2625, %rd4628, %rd4627;
	and.b64  	%rd2626, %rd4629, %rd2625;
	xor.b64  	%rd2627, %rd2626, %rd4627;
	add.s64 	%rd2628, %rd2624, %rd2627;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 46;
	shr.b64 	%rhs, %rd4629, 18;
	add.u64 	%rd2629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 50;
	shr.b64 	%rhs, %rd4629, 14;
	add.u64 	%rd2630, %lhs, %rhs;
	}
	xor.b64  	%rd2631, %rd2630, %rd2629;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 23;
	shr.b64 	%rhs, %rd4629, 41;
	add.u64 	%rd2632, %lhs, %rhs;
	}
	xor.b64  	%rd2633, %rd2631, %rd2632;
	add.s64 	%rd2634, %rd2628, %rd2633;
	add.s64 	%rd2635, %rd2634, 4794697086780616226;
	add.s64 	%rd2636, %rd2635, %rd4630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 30;
	shr.b64 	%rhs, %rd4633, 34;
	add.u64 	%rd2637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 36;
	shr.b64 	%rhs, %rd4633, 28;
	add.u64 	%rd2638, %lhs, %rhs;
	}
	xor.b64  	%rd2639, %rd2638, %rd2637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 25;
	shr.b64 	%rhs, %rd4633, 39;
	add.u64 	%rd2640, %lhs, %rhs;
	}
	xor.b64  	%rd2641, %rd2639, %rd2640;
	add.s64 	%rd2642, %rd2641, %rd2635;
	xor.b64  	%rd2643, %rd4633, %rd4632;
	and.b64  	%rd2644, %rd2643, %rd4631;
	and.b64  	%rd2645, %rd4633, %rd4632;
	or.b64  	%rd2646, %rd2644, %rd2645;
	add.s64 	%rd2647, %rd2642, %rd2646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 50;
	shr.b64 	%rhs, %rd2636, 14;
	add.u64 	%rd2648, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 46;
	shr.b64 	%rhs, %rd2636, 18;
	add.u64 	%rd2649, %lhs, %rhs;
	}
	xor.b64  	%rd2650, %rd2648, %rd2649;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2636, 23;
	shr.b64 	%rhs, %rd2636, 41;
	add.u64 	%rd2651, %lhs, %rhs;
	}
	xor.b64  	%rd2652, %rd2650, %rd2651;
	xor.b64  	%rd2653, %rd4629, %rd4628;
	and.b64  	%rd2654, %rd2636, %rd2653;
	xor.b64  	%rd2655, %rd2654, %rd4628;
	add.s64 	%rd2656, %rd4683, %rd4627;
	add.s64 	%rd2657, %rd2656, %rd2655;
	add.s64 	%rd2658, %rd2657, %rd2652;
	add.s64 	%rd2659, %rd2658, 8158064640168781261;
	add.s64 	%rd2660, %rd2659, %rd4631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 36;
	shr.b64 	%rhs, %rd2647, 28;
	add.u64 	%rd2661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 30;
	shr.b64 	%rhs, %rd2647, 34;
	add.u64 	%rd2662, %lhs, %rhs;
	}
	xor.b64  	%rd2663, %rd2661, %rd2662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2647, 25;
	shr.b64 	%rhs, %rd2647, 39;
	add.u64 	%rd2664, %lhs, %rhs;
	}
	xor.b64  	%rd2665, %rd2663, %rd2664;
	add.s64 	%rd2666, %rd2665, %rd2659;
	and.b64  	%rd2667, %rd2647, %rd4633;
	xor.b64  	%rd2668, %rd2647, %rd4633;
	and.b64  	%rd2669, %rd2668, %rd4632;
	or.b64  	%rd2670, %rd2669, %rd2667;
	add.s64 	%rd2671, %rd2666, %rd2670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 50;
	shr.b64 	%rhs, %rd2660, 14;
	add.u64 	%rd2672, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 46;
	shr.b64 	%rhs, %rd2660, 18;
	add.u64 	%rd2673, %lhs, %rhs;
	}
	xor.b64  	%rd2674, %rd2672, %rd2673;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2660, 23;
	shr.b64 	%rhs, %rd2660, 41;
	add.u64 	%rd2675, %lhs, %rhs;
	}
	xor.b64  	%rd2676, %rd2674, %rd2675;
	xor.b64  	%rd2677, %rd2636, %rd4629;
	and.b64  	%rd2678, %rd2660, %rd2677;
	xor.b64  	%rd2679, %rd2678, %rd4629;
	add.s64 	%rd2680, %rd4684, %rd4628;
	add.s64 	%rd2681, %rd2680, %rd2679;
	add.s64 	%rd2682, %rd2681, %rd2676;
	add.s64 	%rd2683, %rd2682, -5349999486874862801;
	add.s64 	%rd2684, %rd2683, %rd4632;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 36;
	shr.b64 	%rhs, %rd2671, 28;
	add.u64 	%rd2685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 30;
	shr.b64 	%rhs, %rd2671, 34;
	add.u64 	%rd2686, %lhs, %rhs;
	}
	xor.b64  	%rd2687, %rd2685, %rd2686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2671, 25;
	shr.b64 	%rhs, %rd2671, 39;
	add.u64 	%rd2688, %lhs, %rhs;
	}
	xor.b64  	%rd2689, %rd2687, %rd2688;
	add.s64 	%rd2690, %rd2683, %rd2689;
	and.b64  	%rd2691, %rd2671, %rd2647;
	xor.b64  	%rd2692, %rd2671, %rd2647;
	and.b64  	%rd2693, %rd2692, %rd4633;
	or.b64  	%rd2694, %rd2693, %rd2691;
	add.s64 	%rd2695, %rd2690, %rd2694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 50;
	shr.b64 	%rhs, %rd2684, 14;
	add.u64 	%rd2696, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 46;
	shr.b64 	%rhs, %rd2684, 18;
	add.u64 	%rd2697, %lhs, %rhs;
	}
	xor.b64  	%rd2698, %rd2696, %rd2697;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2684, 23;
	shr.b64 	%rhs, %rd2684, 41;
	add.u64 	%rd2699, %lhs, %rhs;
	}
	xor.b64  	%rd2700, %rd2698, %rd2699;
	xor.b64  	%rd2701, %rd2660, %rd2636;
	and.b64  	%rd2702, %rd2684, %rd2701;
	xor.b64  	%rd2703, %rd2702, %rd2636;
	add.s64 	%rd2704, %rd4685, %rd4629;
	add.s64 	%rd2705, %rd2704, %rd2703;
	add.s64 	%rd2706, %rd2705, %rd2700;
	add.s64 	%rd2707, %rd2706, -1606136188198331460;
	add.s64 	%rd2708, %rd2707, %rd4633;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 36;
	shr.b64 	%rhs, %rd2695, 28;
	add.u64 	%rd2709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 30;
	shr.b64 	%rhs, %rd2695, 34;
	add.u64 	%rd2710, %lhs, %rhs;
	}
	xor.b64  	%rd2711, %rd2709, %rd2710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2695, 25;
	shr.b64 	%rhs, %rd2695, 39;
	add.u64 	%rd2712, %lhs, %rhs;
	}
	xor.b64  	%rd2713, %rd2711, %rd2712;
	and.b64  	%rd2714, %rd2695, %rd2671;
	xor.b64  	%rd2715, %rd2695, %rd2671;
	and.b64  	%rd2716, %rd2715, %rd2647;
	or.b64  	%rd2717, %rd2716, %rd2714;
	add.s64 	%rd2718, %rd2717, %rd2713;
	add.s64 	%rd2719, %rd2718, %rd2707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 50;
	shr.b64 	%rhs, %rd2708, 14;
	add.u64 	%rd2720, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 46;
	shr.b64 	%rhs, %rd2708, 18;
	add.u64 	%rd2721, %lhs, %rhs;
	}
	xor.b64  	%rd2722, %rd2720, %rd2721;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2708, 23;
	shr.b64 	%rhs, %rd2708, 41;
	add.u64 	%rd2723, %lhs, %rhs;
	}
	xor.b64  	%rd2724, %rd2722, %rd2723;
	xor.b64  	%rd2725, %rd2684, %rd2660;
	and.b64  	%rd2726, %rd2708, %rd2725;
	xor.b64  	%rd2727, %rd2726, %rd2660;
	add.s64 	%rd2728, %rd4686, %rd2636;
	add.s64 	%rd2729, %rd2728, %rd2727;
	add.s64 	%rd2730, %rd2729, %rd2724;
	add.s64 	%rd2731, %rd2730, 4131703408338449720;
	add.s64 	%rd2732, %rd2731, %rd2647;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 36;
	shr.b64 	%rhs, %rd2719, 28;
	add.u64 	%rd2733, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 30;
	shr.b64 	%rhs, %rd2719, 34;
	add.u64 	%rd2734, %lhs, %rhs;
	}
	xor.b64  	%rd2735, %rd2733, %rd2734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2719, 25;
	shr.b64 	%rhs, %rd2719, 39;
	add.u64 	%rd2736, %lhs, %rhs;
	}
	xor.b64  	%rd2737, %rd2735, %rd2736;
	and.b64  	%rd2738, %rd2719, %rd2695;
	xor.b64  	%rd2739, %rd2719, %rd2695;
	and.b64  	%rd2740, %rd2739, %rd2671;
	or.b64  	%rd2741, %rd2740, %rd2738;
	add.s64 	%rd2742, %rd2741, %rd2737;
	add.s64 	%rd2743, %rd2742, %rd2731;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 50;
	shr.b64 	%rhs, %rd2732, 14;
	add.u64 	%rd2744, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 46;
	shr.b64 	%rhs, %rd2732, 18;
	add.u64 	%rd2745, %lhs, %rhs;
	}
	xor.b64  	%rd2746, %rd2744, %rd2745;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2732, 23;
	shr.b64 	%rhs, %rd2732, 41;
	add.u64 	%rd2747, %lhs, %rhs;
	}
	xor.b64  	%rd2748, %rd2746, %rd2747;
	xor.b64  	%rd2749, %rd2708, %rd2684;
	and.b64  	%rd2750, %rd2732, %rd2749;
	xor.b64  	%rd2751, %rd2750, %rd2684;
	add.s64 	%rd2752, %rd4687, %rd2660;
	add.s64 	%rd2753, %rd2752, %rd2751;
	add.s64 	%rd2754, %rd2753, %rd2748;
	add.s64 	%rd2755, %rd2754, 6480981068601479193;
	add.s64 	%rd2756, %rd2755, %rd2671;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 36;
	shr.b64 	%rhs, %rd2743, 28;
	add.u64 	%rd2757, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 30;
	shr.b64 	%rhs, %rd2743, 34;
	add.u64 	%rd2758, %lhs, %rhs;
	}
	xor.b64  	%rd2759, %rd2757, %rd2758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2743, 25;
	shr.b64 	%rhs, %rd2743, 39;
	add.u64 	%rd2760, %lhs, %rhs;
	}
	xor.b64  	%rd2761, %rd2759, %rd2760;
	and.b64  	%rd2762, %rd2743, %rd2719;
	xor.b64  	%rd2763, %rd2743, %rd2719;
	and.b64  	%rd2764, %rd2763, %rd2695;
	or.b64  	%rd2765, %rd2764, %rd2762;
	add.s64 	%rd2766, %rd2765, %rd2761;
	add.s64 	%rd2767, %rd2766, %rd2755;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 50;
	shr.b64 	%rhs, %rd2756, 14;
	add.u64 	%rd2768, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 46;
	shr.b64 	%rhs, %rd2756, 18;
	add.u64 	%rd2769, %lhs, %rhs;
	}
	xor.b64  	%rd2770, %rd2768, %rd2769;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2756, 23;
	shr.b64 	%rhs, %rd2756, 41;
	add.u64 	%rd2771, %lhs, %rhs;
	}
	xor.b64  	%rd2772, %rd2770, %rd2771;
	xor.b64  	%rd2773, %rd2732, %rd2708;
	and.b64  	%rd2774, %rd2756, %rd2773;
	xor.b64  	%rd2775, %rd2774, %rd2708;
	add.s64 	%rd2776, %rd4688, %rd2684;
	add.s64 	%rd2777, %rd2776, %rd2775;
	add.s64 	%rd2778, %rd2777, %rd2772;
	add.s64 	%rd2779, %rd2778, -7908458776815382629;
	add.s64 	%rd2780, %rd2779, %rd2695;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 36;
	shr.b64 	%rhs, %rd2767, 28;
	add.u64 	%rd2781, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 30;
	shr.b64 	%rhs, %rd2767, 34;
	add.u64 	%rd2782, %lhs, %rhs;
	}
	xor.b64  	%rd2783, %rd2781, %rd2782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2767, 25;
	shr.b64 	%rhs, %rd2767, 39;
	add.u64 	%rd2784, %lhs, %rhs;
	}
	xor.b64  	%rd2785, %rd2783, %rd2784;
	and.b64  	%rd2786, %rd2767, %rd2743;
	xor.b64  	%rd2787, %rd2767, %rd2743;
	and.b64  	%rd2788, %rd2787, %rd2719;
	or.b64  	%rd2789, %rd2788, %rd2786;
	add.s64 	%rd2790, %rd2789, %rd2785;
	add.s64 	%rd2791, %rd2790, %rd2779;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 50;
	shr.b64 	%rhs, %rd2780, 14;
	add.u64 	%rd2792, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 46;
	shr.b64 	%rhs, %rd2780, 18;
	add.u64 	%rd2793, %lhs, %rhs;
	}
	xor.b64  	%rd2794, %rd2792, %rd2793;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2780, 23;
	shr.b64 	%rhs, %rd2780, 41;
	add.u64 	%rd2795, %lhs, %rhs;
	}
	xor.b64  	%rd2796, %rd2794, %rd2795;
	xor.b64  	%rd2797, %rd2756, %rd2732;
	and.b64  	%rd2798, %rd2780, %rd2797;
	xor.b64  	%rd2799, %rd2798, %rd2732;
	add.s64 	%rd2800, %rd4689, %rd2708;
	add.s64 	%rd2801, %rd2800, %rd2799;
	add.s64 	%rd2802, %rd2801, %rd2796;
	add.s64 	%rd2803, %rd2802, -6116909921290321640;
	add.s64 	%rd2804, %rd2803, %rd2719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 36;
	shr.b64 	%rhs, %rd2791, 28;
	add.u64 	%rd2805, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 30;
	shr.b64 	%rhs, %rd2791, 34;
	add.u64 	%rd2806, %lhs, %rhs;
	}
	xor.b64  	%rd2807, %rd2805, %rd2806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2791, 25;
	shr.b64 	%rhs, %rd2791, 39;
	add.u64 	%rd2808, %lhs, %rhs;
	}
	xor.b64  	%rd2809, %rd2807, %rd2808;
	and.b64  	%rd2810, %rd2791, %rd2767;
	xor.b64  	%rd2811, %rd2791, %rd2767;
	and.b64  	%rd2812, %rd2811, %rd2743;
	or.b64  	%rd2813, %rd2812, %rd2810;
	add.s64 	%rd2814, %rd2813, %rd2809;
	add.s64 	%rd2815, %rd2814, %rd2803;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 50;
	shr.b64 	%rhs, %rd2804, 14;
	add.u64 	%rd2816, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 46;
	shr.b64 	%rhs, %rd2804, 18;
	add.u64 	%rd2817, %lhs, %rhs;
	}
	xor.b64  	%rd2818, %rd2816, %rd2817;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2804, 23;
	shr.b64 	%rhs, %rd2804, 41;
	add.u64 	%rd2819, %lhs, %rhs;
	}
	xor.b64  	%rd2820, %rd2818, %rd2819;
	xor.b64  	%rd2821, %rd2780, %rd2756;
	and.b64  	%rd2822, %rd2804, %rd2821;
	xor.b64  	%rd2823, %rd2822, %rd2756;
	add.s64 	%rd2824, %rd4673, %rd2732;
	add.s64 	%rd2825, %rd2824, %rd2823;
	add.s64 	%rd2826, %rd2825, %rd2820;
	add.s64 	%rd2827, %rd2826, -2880145864133508542;
	add.s64 	%rd2828, %rd2827, %rd2743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 36;
	shr.b64 	%rhs, %rd2815, 28;
	add.u64 	%rd2829, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 30;
	shr.b64 	%rhs, %rd2815, 34;
	add.u64 	%rd2830, %lhs, %rhs;
	}
	xor.b64  	%rd2831, %rd2829, %rd2830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2815, 25;
	shr.b64 	%rhs, %rd2815, 39;
	add.u64 	%rd2832, %lhs, %rhs;
	}
	xor.b64  	%rd2833, %rd2831, %rd2832;
	and.b64  	%rd2834, %rd2815, %rd2791;
	xor.b64  	%rd2835, %rd2815, %rd2791;
	and.b64  	%rd2836, %rd2835, %rd2767;
	or.b64  	%rd2837, %rd2836, %rd2834;
	add.s64 	%rd2838, %rd2837, %rd2833;
	add.s64 	%rd2839, %rd2838, %rd2827;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 50;
	shr.b64 	%rhs, %rd2828, 14;
	add.u64 	%rd2840, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 46;
	shr.b64 	%rhs, %rd2828, 18;
	add.u64 	%rd2841, %lhs, %rhs;
	}
	xor.b64  	%rd2842, %rd2840, %rd2841;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2828, 23;
	shr.b64 	%rhs, %rd2828, 41;
	add.u64 	%rd2843, %lhs, %rhs;
	}
	xor.b64  	%rd2844, %rd2842, %rd2843;
	xor.b64  	%rd2845, %rd2804, %rd2780;
	and.b64  	%rd2846, %rd2828, %rd2845;
	xor.b64  	%rd2847, %rd2846, %rd2780;
	add.s64 	%rd2848, %rd4672, %rd2756;
	add.s64 	%rd2849, %rd2848, %rd2847;
	add.s64 	%rd2850, %rd2849, %rd2844;
	add.s64 	%rd2851, %rd2850, 1334009975649890238;
	add.s64 	%rd2852, %rd2851, %rd2767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 36;
	shr.b64 	%rhs, %rd2839, 28;
	add.u64 	%rd2853, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 30;
	shr.b64 	%rhs, %rd2839, 34;
	add.u64 	%rd2854, %lhs, %rhs;
	}
	xor.b64  	%rd2855, %rd2853, %rd2854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2839, 25;
	shr.b64 	%rhs, %rd2839, 39;
	add.u64 	%rd2856, %lhs, %rhs;
	}
	xor.b64  	%rd2857, %rd2855, %rd2856;
	and.b64  	%rd2858, %rd2839, %rd2815;
	xor.b64  	%rd2859, %rd2839, %rd2815;
	and.b64  	%rd2860, %rd2859, %rd2791;
	or.b64  	%rd2861, %rd2860, %rd2858;
	add.s64 	%rd2862, %rd2861, %rd2857;
	add.s64 	%rd2863, %rd2862, %rd2851;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2852, 50;
	shr.b64 	%rhs, %rd2852, 14;
	add.u64 	%rd2864, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2852, 46;
	shr.b64 	%rhs, %rd2852, 18;
	add.u64 	%rd2865, %lhs, %rhs;
	}
	xor.b64  	%rd2866, %rd2864, %rd2865;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2852, 23;
	shr.b64 	%rhs, %rd2852, 41;
	add.u64 	%rd2867, %lhs, %rhs;
	}
	xor.b64  	%rd2868, %rd2866, %rd2867;
	xor.b64  	%rd2869, %rd2828, %rd2804;
	and.b64  	%rd2870, %rd2852, %rd2869;
	xor.b64  	%rd2871, %rd2870, %rd2804;
	add.s64 	%rd2872, %rd4671, %rd2780;
	add.s64 	%rd2873, %rd2872, %rd2871;
	add.s64 	%rd2874, %rd2873, %rd2868;
	add.s64 	%rd2875, %rd2874, 2608012711638119052;
	add.s64 	%rd2876, %rd2875, %rd2791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2863, 36;
	shr.b64 	%rhs, %rd2863, 28;
	add.u64 	%rd2877, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2863, 30;
	shr.b64 	%rhs, %rd2863, 34;
	add.u64 	%rd2878, %lhs, %rhs;
	}
	xor.b64  	%rd2879, %rd2877, %rd2878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2863, 25;
	shr.b64 	%rhs, %rd2863, 39;
	add.u64 	%rd2880, %lhs, %rhs;
	}
	xor.b64  	%rd2881, %rd2879, %rd2880;
	and.b64  	%rd2882, %rd2863, %rd2839;
	xor.b64  	%rd2883, %rd2863, %rd2839;
	and.b64  	%rd2884, %rd2883, %rd2815;
	or.b64  	%rd2885, %rd2884, %rd2882;
	add.s64 	%rd2886, %rd2885, %rd2881;
	add.s64 	%rd2887, %rd2886, %rd2875;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2876, 50;
	shr.b64 	%rhs, %rd2876, 14;
	add.u64 	%rd2888, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2876, 46;
	shr.b64 	%rhs, %rd2876, 18;
	add.u64 	%rd2889, %lhs, %rhs;
	}
	xor.b64  	%rd2890, %rd2888, %rd2889;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2876, 23;
	shr.b64 	%rhs, %rd2876, 41;
	add.u64 	%rd2891, %lhs, %rhs;
	}
	xor.b64  	%rd2892, %rd2890, %rd2891;
	xor.b64  	%rd2893, %rd2852, %rd2828;
	and.b64  	%rd2894, %rd2876, %rd2893;
	xor.b64  	%rd2895, %rd2894, %rd2828;
	add.s64 	%rd2896, %rd4670, %rd2804;
	add.s64 	%rd2897, %rd2896, %rd2895;
	add.s64 	%rd2898, %rd2897, %rd2892;
	add.s64 	%rd2899, %rd2898, 6128411473006802146;
	add.s64 	%rd2900, %rd2899, %rd2815;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2887, 36;
	shr.b64 	%rhs, %rd2887, 28;
	add.u64 	%rd2901, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2887, 30;
	shr.b64 	%rhs, %rd2887, 34;
	add.u64 	%rd2902, %lhs, %rhs;
	}
	xor.b64  	%rd2903, %rd2901, %rd2902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2887, 25;
	shr.b64 	%rhs, %rd2887, 39;
	add.u64 	%rd2904, %lhs, %rhs;
	}
	xor.b64  	%rd2905, %rd2903, %rd2904;
	and.b64  	%rd2906, %rd2887, %rd2863;
	xor.b64  	%rd2907, %rd2887, %rd2863;
	and.b64  	%rd2908, %rd2907, %rd2839;
	or.b64  	%rd2909, %rd2908, %rd2906;
	add.s64 	%rd2910, %rd2909, %rd2905;
	add.s64 	%rd2911, %rd2910, %rd2899;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2900, 50;
	shr.b64 	%rhs, %rd2900, 14;
	add.u64 	%rd2912, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2900, 46;
	shr.b64 	%rhs, %rd2900, 18;
	add.u64 	%rd2913, %lhs, %rhs;
	}
	xor.b64  	%rd2914, %rd2912, %rd2913;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2900, 23;
	shr.b64 	%rhs, %rd2900, 41;
	add.u64 	%rd2915, %lhs, %rhs;
	}
	xor.b64  	%rd2916, %rd2914, %rd2915;
	xor.b64  	%rd2917, %rd2876, %rd2852;
	and.b64  	%rd2918, %rd2900, %rd2917;
	xor.b64  	%rd2919, %rd2918, %rd2852;
	add.s64 	%rd2920, %rd4669, %rd2828;
	add.s64 	%rd2921, %rd2920, %rd2919;
	add.s64 	%rd2922, %rd2921, %rd2916;
	add.s64 	%rd2923, %rd2922, 8268148722764581231;
	add.s64 	%rd4681, %rd2923, %rd2839;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2911, 36;
	shr.b64 	%rhs, %rd2911, 28;
	add.u64 	%rd2924, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2911, 30;
	shr.b64 	%rhs, %rd2911, 34;
	add.u64 	%rd2925, %lhs, %rhs;
	}
	xor.b64  	%rd2926, %rd2924, %rd2925;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2911, 25;
	shr.b64 	%rhs, %rd2911, 39;
	add.u64 	%rd2927, %lhs, %rhs;
	}
	xor.b64  	%rd2928, %rd2926, %rd2927;
	and.b64  	%rd2929, %rd2911, %rd2887;
	xor.b64  	%rd2930, %rd2911, %rd2887;
	and.b64  	%rd2931, %rd2930, %rd2863;
	or.b64  	%rd2932, %rd2931, %rd2929;
	add.s64 	%rd2933, %rd2932, %rd2928;
	add.s64 	%rd4677, %rd2933, %rd2923;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 50;
	shr.b64 	%rhs, %rd4681, 14;
	add.u64 	%rd2934, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 46;
	shr.b64 	%rhs, %rd4681, 18;
	add.u64 	%rd2935, %lhs, %rhs;
	}
	xor.b64  	%rd2936, %rd2934, %rd2935;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 23;
	shr.b64 	%rhs, %rd4681, 41;
	add.u64 	%rd2937, %lhs, %rhs;
	}
	xor.b64  	%rd2938, %rd2936, %rd2937;
	xor.b64  	%rd2939, %rd2900, %rd2876;
	and.b64  	%rd2940, %rd4681, %rd2939;
	xor.b64  	%rd2941, %rd2940, %rd2876;
	add.s64 	%rd2942, %rd4668, %rd2852;
	add.s64 	%rd2943, %rd2942, %rd2941;
	add.s64 	%rd2944, %rd2943, %rd2938;
	add.s64 	%rd2945, %rd2944, -9160688886553864527;
	add.s64 	%rd4680, %rd2945, %rd2863;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 36;
	shr.b64 	%rhs, %rd4677, 28;
	add.u64 	%rd2946, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 30;
	shr.b64 	%rhs, %rd4677, 34;
	add.u64 	%rd2947, %lhs, %rhs;
	}
	xor.b64  	%rd2948, %rd2946, %rd2947;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 25;
	shr.b64 	%rhs, %rd4677, 39;
	add.u64 	%rd2949, %lhs, %rhs;
	}
	xor.b64  	%rd2950, %rd2948, %rd2949;
	and.b64  	%rd2951, %rd4677, %rd2911;
	xor.b64  	%rd2952, %rd4677, %rd2911;
	and.b64  	%rd2953, %rd2952, %rd2887;
	or.b64  	%rd2954, %rd2953, %rd2951;
	add.s64 	%rd2955, %rd2954, %rd2950;
	add.s64 	%rd4676, %rd2955, %rd2945;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 50;
	shr.b64 	%rhs, %rd4680, 14;
	add.u64 	%rd2956, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 46;
	shr.b64 	%rhs, %rd4680, 18;
	add.u64 	%rd2957, %lhs, %rhs;
	}
	xor.b64  	%rd2958, %rd2956, %rd2957;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 23;
	shr.b64 	%rhs, %rd4680, 41;
	add.u64 	%rd2959, %lhs, %rhs;
	}
	xor.b64  	%rd2960, %rd2958, %rd2959;
	xor.b64  	%rd2961, %rd4681, %rd2900;
	and.b64  	%rd2962, %rd4680, %rd2961;
	xor.b64  	%rd2963, %rd2962, %rd2900;
	add.s64 	%rd2964, %rd4667, %rd2876;
	add.s64 	%rd2965, %rd2964, %rd2963;
	add.s64 	%rd2966, %rd2965, %rd2960;
	add.s64 	%rd2967, %rd2966, -7215885187991268811;
	add.s64 	%rd4679, %rd2967, %rd2887;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 36;
	shr.b64 	%rhs, %rd4676, 28;
	add.u64 	%rd2968, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 30;
	shr.b64 	%rhs, %rd4676, 34;
	add.u64 	%rd2969, %lhs, %rhs;
	}
	xor.b64  	%rd2970, %rd2968, %rd2969;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 25;
	shr.b64 	%rhs, %rd4676, 39;
	add.u64 	%rd2971, %lhs, %rhs;
	}
	xor.b64  	%rd2972, %rd2970, %rd2971;
	and.b64  	%rd2973, %rd4676, %rd4677;
	xor.b64  	%rd2974, %rd4676, %rd4677;
	and.b64  	%rd2975, %rd2974, %rd2911;
	or.b64  	%rd2976, %rd2975, %rd2973;
	add.s64 	%rd2977, %rd2976, %rd2972;
	add.s64 	%rd4675, %rd2977, %rd2967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 50;
	shr.b64 	%rhs, %rd4679, 14;
	add.u64 	%rd2978, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 46;
	shr.b64 	%rhs, %rd4679, 18;
	add.u64 	%rd2979, %lhs, %rhs;
	}
	xor.b64  	%rd2980, %rd2978, %rd2979;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 23;
	shr.b64 	%rhs, %rd4679, 41;
	add.u64 	%rd2981, %lhs, %rhs;
	}
	xor.b64  	%rd2982, %rd2980, %rd2981;
	xor.b64  	%rd2983, %rd4680, %rd4681;
	and.b64  	%rd2984, %rd4679, %rd2983;
	xor.b64  	%rd2985, %rd2984, %rd4681;
	add.s64 	%rd2986, %rd4666, %rd2900;
	add.s64 	%rd2987, %rd2986, %rd2985;
	add.s64 	%rd2988, %rd2987, %rd2982;
	add.s64 	%rd2989, %rd2988, -4495734319001033068;
	add.s64 	%rd4678, %rd2989, %rd2911;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 36;
	shr.b64 	%rhs, %rd4675, 28;
	add.u64 	%rd2990, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 30;
	shr.b64 	%rhs, %rd4675, 34;
	add.u64 	%rd2991, %lhs, %rhs;
	}
	xor.b64  	%rd2992, %rd2990, %rd2991;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 25;
	shr.b64 	%rhs, %rd4675, 39;
	add.u64 	%rd2993, %lhs, %rhs;
	}
	xor.b64  	%rd2994, %rd2992, %rd2993;
	and.b64  	%rd2995, %rd4675, %rd4676;
	xor.b64  	%rd2996, %rd4675, %rd4676;
	and.b64  	%rd2997, %rd2996, %rd4677;
	or.b64  	%rd2998, %rd2997, %rd2995;
	add.s64 	%rd2999, %rd2998, %rd2994;
	add.s64 	%rd4674, %rd2999, %rd2989;
	mov.u32 	%r2742, 16;

$L__BB0_458:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 3;
	shr.b64 	%rhs, %rd4667, 61;
	add.u64 	%rd3000, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 45;
	shr.b64 	%rhs, %rd4667, 19;
	add.u64 	%rd3001, %lhs, %rhs;
	}
	xor.b64  	%rd3002, %rd3001, %rd3000;
	shr.u64 	%rd3003, %rd4667, 6;
	xor.b64  	%rd3004, %rd3002, %rd3003;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4683, 56;
	shr.b64 	%rhs, %rd4683, 8;
	add.u64 	%rd3005, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4683, 63;
	shr.b64 	%rhs, %rd4683, 1;
	add.u64 	%rd3006, %lhs, %rhs;
	}
	xor.b64  	%rd3007, %rd3006, %rd3005;
	shr.u64 	%rd3008, %rd4683, 7;
	xor.b64  	%rd3009, %rd3007, %rd3008;
	add.s64 	%rd3010, %rd3009, %rd4682;
	add.s64 	%rd3011, %rd3010, %rd4672;
	add.s64 	%rd4682, %rd3011, %rd3004;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 3;
	shr.b64 	%rhs, %rd4666, 61;
	add.u64 	%rd3012, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 45;
	shr.b64 	%rhs, %rd4666, 19;
	add.u64 	%rd3013, %lhs, %rhs;
	}
	xor.b64  	%rd3014, %rd3013, %rd3012;
	shr.u64 	%rd3015, %rd4666, 6;
	xor.b64  	%rd3016, %rd3014, %rd3015;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 56;
	shr.b64 	%rhs, %rd4684, 8;
	add.u64 	%rd3017, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 63;
	shr.b64 	%rhs, %rd4684, 1;
	add.u64 	%rd3018, %lhs, %rhs;
	}
	xor.b64  	%rd3019, %rd3018, %rd3017;
	shr.u64 	%rd3020, %rd4684, 7;
	xor.b64  	%rd3021, %rd3019, %rd3020;
	add.s64 	%rd3022, %rd3021, %rd4683;
	add.s64 	%rd3023, %rd3022, %rd4671;
	add.s64 	%rd4683, %rd3023, %rd3016;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4682, 45;
	shr.b64 	%rhs, %rd4682, 19;
	add.u64 	%rd3024, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4682, 3;
	shr.b64 	%rhs, %rd4682, 61;
	add.u64 	%rd3025, %lhs, %rhs;
	}
	xor.b64  	%rd3026, %rd3024, %rd3025;
	shr.u64 	%rd3027, %rd4682, 6;
	xor.b64  	%rd3028, %rd3026, %rd3027;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4685, 56;
	shr.b64 	%rhs, %rd4685, 8;
	add.u64 	%rd3029, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4685, 63;
	shr.b64 	%rhs, %rd4685, 1;
	add.u64 	%rd3030, %lhs, %rhs;
	}
	xor.b64  	%rd3031, %rd3030, %rd3029;
	shr.u64 	%rd3032, %rd4685, 7;
	xor.b64  	%rd3033, %rd3031, %rd3032;
	add.s64 	%rd3034, %rd3033, %rd4684;
	add.s64 	%rd3035, %rd3034, %rd4670;
	add.s64 	%rd4684, %rd3035, %rd3028;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4683, 45;
	shr.b64 	%rhs, %rd4683, 19;
	add.u64 	%rd3036, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4683, 3;
	shr.b64 	%rhs, %rd4683, 61;
	add.u64 	%rd3037, %lhs, %rhs;
	}
	xor.b64  	%rd3038, %rd3036, %rd3037;
	shr.u64 	%rd3039, %rd4683, 6;
	xor.b64  	%rd3040, %rd3038, %rd3039;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4686, 56;
	shr.b64 	%rhs, %rd4686, 8;
	add.u64 	%rd3041, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4686, 63;
	shr.b64 	%rhs, %rd4686, 1;
	add.u64 	%rd3042, %lhs, %rhs;
	}
	xor.b64  	%rd3043, %rd3042, %rd3041;
	shr.u64 	%rd3044, %rd4686, 7;
	xor.b64  	%rd3045, %rd3043, %rd3044;
	add.s64 	%rd3046, %rd3045, %rd4685;
	add.s64 	%rd3047, %rd3046, %rd4669;
	add.s64 	%rd4685, %rd3047, %rd3040;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 45;
	shr.b64 	%rhs, %rd4684, 19;
	add.u64 	%rd3048, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4684, 3;
	shr.b64 	%rhs, %rd4684, 61;
	add.u64 	%rd3049, %lhs, %rhs;
	}
	xor.b64  	%rd3050, %rd3048, %rd3049;
	shr.u64 	%rd3051, %rd4684, 6;
	xor.b64  	%rd3052, %rd3050, %rd3051;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4687, 56;
	shr.b64 	%rhs, %rd4687, 8;
	add.u64 	%rd3053, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4687, 63;
	shr.b64 	%rhs, %rd4687, 1;
	add.u64 	%rd3054, %lhs, %rhs;
	}
	xor.b64  	%rd3055, %rd3054, %rd3053;
	shr.u64 	%rd3056, %rd4687, 7;
	xor.b64  	%rd3057, %rd3055, %rd3056;
	add.s64 	%rd3058, %rd3057, %rd4686;
	add.s64 	%rd3059, %rd3058, %rd4668;
	add.s64 	%rd4686, %rd3059, %rd3052;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4685, 45;
	shr.b64 	%rhs, %rd4685, 19;
	add.u64 	%rd3060, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4685, 3;
	shr.b64 	%rhs, %rd4685, 61;
	add.u64 	%rd3061, %lhs, %rhs;
	}
	xor.b64  	%rd3062, %rd3060, %rd3061;
	shr.u64 	%rd3063, %rd4685, 6;
	xor.b64  	%rd3064, %rd3062, %rd3063;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 56;
	shr.b64 	%rhs, %rd4688, 8;
	add.u64 	%rd3065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 63;
	shr.b64 	%rhs, %rd4688, 1;
	add.u64 	%rd3066, %lhs, %rhs;
	}
	xor.b64  	%rd3067, %rd3066, %rd3065;
	shr.u64 	%rd3068, %rd4688, 7;
	xor.b64  	%rd3069, %rd3067, %rd3068;
	add.s64 	%rd3070, %rd3069, %rd4687;
	add.s64 	%rd3071, %rd3070, %rd4667;
	add.s64 	%rd4687, %rd3071, %rd3064;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4686, 45;
	shr.b64 	%rhs, %rd4686, 19;
	add.u64 	%rd3072, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4686, 3;
	shr.b64 	%rhs, %rd4686, 61;
	add.u64 	%rd3073, %lhs, %rhs;
	}
	xor.b64  	%rd3074, %rd3072, %rd3073;
	shr.u64 	%rd3075, %rd4686, 6;
	xor.b64  	%rd3076, %rd3074, %rd3075;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4689, 56;
	shr.b64 	%rhs, %rd4689, 8;
	add.u64 	%rd3077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4689, 63;
	shr.b64 	%rhs, %rd4689, 1;
	add.u64 	%rd3078, %lhs, %rhs;
	}
	xor.b64  	%rd3079, %rd3078, %rd3077;
	shr.u64 	%rd3080, %rd4689, 7;
	xor.b64  	%rd3081, %rd3079, %rd3080;
	add.s64 	%rd3082, %rd3081, %rd4688;
	add.s64 	%rd3083, %rd3082, %rd4666;
	add.s64 	%rd4688, %rd3083, %rd3076;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4687, 45;
	shr.b64 	%rhs, %rd4687, 19;
	add.u64 	%rd3084, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4687, 3;
	shr.b64 	%rhs, %rd4687, 61;
	add.u64 	%rd3085, %lhs, %rhs;
	}
	xor.b64  	%rd3086, %rd3084, %rd3085;
	shr.u64 	%rd3087, %rd4687, 6;
	xor.b64  	%rd3088, %rd3086, %rd3087;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 56;
	shr.b64 	%rhs, %rd4673, 8;
	add.u64 	%rd3089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 63;
	shr.b64 	%rhs, %rd4673, 1;
	add.u64 	%rd3090, %lhs, %rhs;
	}
	xor.b64  	%rd3091, %rd3090, %rd3089;
	shr.u64 	%rd3092, %rd4673, 7;
	xor.b64  	%rd3093, %rd3091, %rd3092;
	add.s64 	%rd3094, %rd3093, %rd4689;
	add.s64 	%rd3095, %rd3094, %rd4682;
	add.s64 	%rd4689, %rd3095, %rd3088;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 45;
	shr.b64 	%rhs, %rd4688, 19;
	add.u64 	%rd3096, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4688, 3;
	shr.b64 	%rhs, %rd4688, 61;
	add.u64 	%rd3097, %lhs, %rhs;
	}
	xor.b64  	%rd3098, %rd3096, %rd3097;
	shr.u64 	%rd3099, %rd4688, 6;
	xor.b64  	%rd3100, %rd3098, %rd3099;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 56;
	shr.b64 	%rhs, %rd4672, 8;
	add.u64 	%rd3101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 63;
	shr.b64 	%rhs, %rd4672, 1;
	add.u64 	%rd3102, %lhs, %rhs;
	}
	xor.b64  	%rd3103, %rd3102, %rd3101;
	shr.u64 	%rd3104, %rd4672, 7;
	xor.b64  	%rd3105, %rd3103, %rd3104;
	add.s64 	%rd3106, %rd3105, %rd4673;
	add.s64 	%rd3107, %rd3106, %rd4683;
	add.s64 	%rd4673, %rd3107, %rd3100;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4689, 45;
	shr.b64 	%rhs, %rd4689, 19;
	add.u64 	%rd3108, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4689, 3;
	shr.b64 	%rhs, %rd4689, 61;
	add.u64 	%rd3109, %lhs, %rhs;
	}
	xor.b64  	%rd3110, %rd3108, %rd3109;
	shr.u64 	%rd3111, %rd4689, 6;
	xor.b64  	%rd3112, %rd3110, %rd3111;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 56;
	shr.b64 	%rhs, %rd4671, 8;
	add.u64 	%rd3113, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 63;
	shr.b64 	%rhs, %rd4671, 1;
	add.u64 	%rd3114, %lhs, %rhs;
	}
	xor.b64  	%rd3115, %rd3114, %rd3113;
	shr.u64 	%rd3116, %rd4671, 7;
	xor.b64  	%rd3117, %rd3115, %rd3116;
	add.s64 	%rd3118, %rd3117, %rd4672;
	add.s64 	%rd3119, %rd3118, %rd4684;
	add.s64 	%rd4672, %rd3119, %rd3112;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 45;
	shr.b64 	%rhs, %rd4673, 19;
	add.u64 	%rd3120, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 3;
	shr.b64 	%rhs, %rd4673, 61;
	add.u64 	%rd3121, %lhs, %rhs;
	}
	xor.b64  	%rd3122, %rd3120, %rd3121;
	shr.u64 	%rd3123, %rd4673, 6;
	xor.b64  	%rd3124, %rd3122, %rd3123;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 56;
	shr.b64 	%rhs, %rd4670, 8;
	add.u64 	%rd3125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 63;
	shr.b64 	%rhs, %rd4670, 1;
	add.u64 	%rd3126, %lhs, %rhs;
	}
	xor.b64  	%rd3127, %rd3126, %rd3125;
	shr.u64 	%rd3128, %rd4670, 7;
	xor.b64  	%rd3129, %rd3127, %rd3128;
	add.s64 	%rd3130, %rd3129, %rd4671;
	add.s64 	%rd3131, %rd3130, %rd4685;
	add.s64 	%rd4671, %rd3131, %rd3124;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 45;
	shr.b64 	%rhs, %rd4672, 19;
	add.u64 	%rd3132, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 3;
	shr.b64 	%rhs, %rd4672, 61;
	add.u64 	%rd3133, %lhs, %rhs;
	}
	xor.b64  	%rd3134, %rd3132, %rd3133;
	shr.u64 	%rd3135, %rd4672, 6;
	xor.b64  	%rd3136, %rd3134, %rd3135;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 56;
	shr.b64 	%rhs, %rd4669, 8;
	add.u64 	%rd3137, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 63;
	shr.b64 	%rhs, %rd4669, 1;
	add.u64 	%rd3138, %lhs, %rhs;
	}
	xor.b64  	%rd3139, %rd3138, %rd3137;
	shr.u64 	%rd3140, %rd4669, 7;
	xor.b64  	%rd3141, %rd3139, %rd3140;
	add.s64 	%rd3142, %rd3141, %rd4670;
	add.s64 	%rd3143, %rd3142, %rd4686;
	add.s64 	%rd4670, %rd3143, %rd3136;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 45;
	shr.b64 	%rhs, %rd4671, 19;
	add.u64 	%rd3144, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 3;
	shr.b64 	%rhs, %rd4671, 61;
	add.u64 	%rd3145, %lhs, %rhs;
	}
	xor.b64  	%rd3146, %rd3144, %rd3145;
	shr.u64 	%rd3147, %rd4671, 6;
	xor.b64  	%rd3148, %rd3146, %rd3147;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 56;
	shr.b64 	%rhs, %rd4668, 8;
	add.u64 	%rd3149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 63;
	shr.b64 	%rhs, %rd4668, 1;
	add.u64 	%rd3150, %lhs, %rhs;
	}
	xor.b64  	%rd3151, %rd3150, %rd3149;
	shr.u64 	%rd3152, %rd4668, 7;
	xor.b64  	%rd3153, %rd3151, %rd3152;
	add.s64 	%rd3154, %rd3153, %rd4669;
	add.s64 	%rd3155, %rd3154, %rd4687;
	add.s64 	%rd4669, %rd3155, %rd3148;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 45;
	shr.b64 	%rhs, %rd4670, 19;
	add.u64 	%rd3156, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 3;
	shr.b64 	%rhs, %rd4670, 61;
	add.u64 	%rd3157, %lhs, %rhs;
	}
	xor.b64  	%rd3158, %rd3156, %rd3157;
	shr.u64 	%rd3159, %rd4670, 6;
	xor.b64  	%rd3160, %rd3158, %rd3159;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 56;
	shr.b64 	%rhs, %rd4667, 8;
	add.u64 	%rd3161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 63;
	shr.b64 	%rhs, %rd4667, 1;
	add.u64 	%rd3162, %lhs, %rhs;
	}
	xor.b64  	%rd3163, %rd3162, %rd3161;
	shr.u64 	%rd3164, %rd4667, 7;
	xor.b64  	%rd3165, %rd3163, %rd3164;
	add.s64 	%rd3166, %rd3165, %rd4668;
	add.s64 	%rd3167, %rd3166, %rd4688;
	add.s64 	%rd4668, %rd3167, %rd3160;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 45;
	shr.b64 	%rhs, %rd4669, 19;
	add.u64 	%rd3168, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 3;
	shr.b64 	%rhs, %rd4669, 61;
	add.u64 	%rd3169, %lhs, %rhs;
	}
	xor.b64  	%rd3170, %rd3168, %rd3169;
	shr.u64 	%rd3171, %rd4669, 6;
	xor.b64  	%rd3172, %rd3170, %rd3171;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 56;
	shr.b64 	%rhs, %rd4666, 8;
	add.u64 	%rd3173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 63;
	shr.b64 	%rhs, %rd4666, 1;
	add.u64 	%rd3174, %lhs, %rhs;
	}
	xor.b64  	%rd3175, %rd3174, %rd3173;
	shr.u64 	%rd3176, %rd4666, 7;
	xor.b64  	%rd3177, %rd3175, %rd3176;
	add.s64 	%rd3178, %rd3177, %rd4667;
	add.s64 	%rd3179, %rd3178, %rd4689;
	add.s64 	%rd4667, %rd3179, %rd3172;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 45;
	shr.b64 	%rhs, %rd4668, 19;
	add.u64 	%rd3180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 3;
	shr.b64 	%rhs, %rd4668, 61;
	add.u64 	%rd3181, %lhs, %rhs;
	}
	xor.b64  	%rd3182, %rd3180, %rd3181;
	shr.u64 	%rd3183, %rd4668, 6;
	xor.b64  	%rd3184, %rd3182, %rd3183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4682, 63;
	shr.b64 	%rhs, %rd4682, 1;
	add.u64 	%rd3185, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4682, 56;
	shr.b64 	%rhs, %rd4682, 8;
	add.u64 	%rd3186, %lhs, %rhs;
	}
	xor.b64  	%rd3187, %rd3185, %rd3186;
	shr.u64 	%rd3188, %rd4682, 7;
	xor.b64  	%rd3189, %rd3187, %rd3188;
	add.s64 	%rd3190, %rd3189, %rd4666;
	add.s64 	%rd3191, %rd3190, %rd4673;
	add.s64 	%rd4666, %rd3191, %rd3184;
	mul.wide.s32 	%rd3192, %r2742, 8;
	mov.u64 	%rd3193, k_sha512;
	add.s64 	%rd3194, %rd3193, %rd3192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4678, 46;
	shr.b64 	%rhs, %rd4678, 18;
	add.u64 	%rd3195, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4678, 50;
	shr.b64 	%rhs, %rd4678, 14;
	add.u64 	%rd3196, %lhs, %rhs;
	}
	xor.b64  	%rd3197, %rd3196, %rd3195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4678, 23;
	shr.b64 	%rhs, %rd4678, 41;
	add.u64 	%rd3198, %lhs, %rhs;
	}
	xor.b64  	%rd3199, %rd3197, %rd3198;
	xor.b64  	%rd3200, %rd4679, %rd4680;
	and.b64  	%rd3201, %rd4678, %rd3200;
	xor.b64  	%rd3202, %rd3201, %rd4680;
	add.s64 	%rd3203, %rd3202, %rd4681;
	add.s64 	%rd3204, %rd3203, %rd3199;
	add.s64 	%rd3205, %rd3204, %rd4682;
	ld.const.u64 	%rd3206, [%rd3194];
	add.s64 	%rd3207, %rd3205, %rd3206;
	add.s64 	%rd3208, %rd3207, %rd4677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 30;
	shr.b64 	%rhs, %rd4674, 34;
	add.u64 	%rd3209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 36;
	shr.b64 	%rhs, %rd4674, 28;
	add.u64 	%rd3210, %lhs, %rhs;
	}
	xor.b64  	%rd3211, %rd3210, %rd3209;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 25;
	shr.b64 	%rhs, %rd4674, 39;
	add.u64 	%rd3212, %lhs, %rhs;
	}
	xor.b64  	%rd3213, %rd3211, %rd3212;
	xor.b64  	%rd3214, %rd4674, %rd4675;
	and.b64  	%rd3215, %rd3214, %rd4676;
	and.b64  	%rd3216, %rd4674, %rd4675;
	or.b64  	%rd3217, %rd3215, %rd3216;
	add.s64 	%rd3218, %rd3217, %rd3213;
	add.s64 	%rd3219, %rd3218, %rd3207;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3208, 50;
	shr.b64 	%rhs, %rd3208, 14;
	add.u64 	%rd3220, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3208, 46;
	shr.b64 	%rhs, %rd3208, 18;
	add.u64 	%rd3221, %lhs, %rhs;
	}
	xor.b64  	%rd3222, %rd3220, %rd3221;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3208, 23;
	shr.b64 	%rhs, %rd3208, 41;
	add.u64 	%rd3223, %lhs, %rhs;
	}
	xor.b64  	%rd3224, %rd3222, %rd3223;
	xor.b64  	%rd3225, %rd4678, %rd4679;
	and.b64  	%rd3226, %rd3208, %rd3225;
	xor.b64  	%rd3227, %rd3226, %rd4679;
	add.s64 	%rd3228, %rd4683, %rd4680;
	ld.const.u64 	%rd3229, [%rd3194+8];
	add.s64 	%rd3230, %rd3228, %rd3229;
	add.s64 	%rd3231, %rd3230, %rd3227;
	add.s64 	%rd3232, %rd3231, %rd3224;
	add.s64 	%rd3233, %rd3232, %rd4676;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3219, 36;
	shr.b64 	%rhs, %rd3219, 28;
	add.u64 	%rd3234, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3219, 30;
	shr.b64 	%rhs, %rd3219, 34;
	add.u64 	%rd3235, %lhs, %rhs;
	}
	xor.b64  	%rd3236, %rd3234, %rd3235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3219, 25;
	shr.b64 	%rhs, %rd3219, 39;
	add.u64 	%rd3237, %lhs, %rhs;
	}
	xor.b64  	%rd3238, %rd3236, %rd3237;
	and.b64  	%rd3239, %rd3219, %rd4674;
	xor.b64  	%rd3240, %rd3219, %rd4674;
	and.b64  	%rd3241, %rd3240, %rd4675;
	or.b64  	%rd3242, %rd3241, %rd3239;
	add.s64 	%rd3243, %rd3242, %rd3238;
	add.s64 	%rd3244, %rd3243, %rd3232;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 50;
	shr.b64 	%rhs, %rd3233, 14;
	add.u64 	%rd3245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 46;
	shr.b64 	%rhs, %rd3233, 18;
	add.u64 	%rd3246, %lhs, %rhs;
	}
	xor.b64  	%rd3247, %rd3245, %rd3246;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3233, 23;
	shr.b64 	%rhs, %rd3233, 41;
	add.u64 	%rd3248, %lhs, %rhs;
	}
	xor.b64  	%rd3249, %rd3247, %rd3248;
	xor.b64  	%rd3250, %rd3208, %rd4678;
	and.b64  	%rd3251, %rd3233, %rd3250;
	xor.b64  	%rd3252, %rd3251, %rd4678;
	add.s64 	%rd3253, %rd4684, %rd4679;
	ld.const.u64 	%rd3254, [%rd3194+16];
	add.s64 	%rd3255, %rd3253, %rd3254;
	add.s64 	%rd3256, %rd3255, %rd3252;
	add.s64 	%rd3257, %rd3256, %rd3249;
	add.s64 	%rd3258, %rd3257, %rd4675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 36;
	shr.b64 	%rhs, %rd3244, 28;
	add.u64 	%rd3259, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 30;
	shr.b64 	%rhs, %rd3244, 34;
	add.u64 	%rd3260, %lhs, %rhs;
	}
	xor.b64  	%rd3261, %rd3259, %rd3260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3244, 25;
	shr.b64 	%rhs, %rd3244, 39;
	add.u64 	%rd3262, %lhs, %rhs;
	}
	xor.b64  	%rd3263, %rd3261, %rd3262;
	and.b64  	%rd3264, %rd3244, %rd3219;
	xor.b64  	%rd3265, %rd3244, %rd3219;
	and.b64  	%rd3266, %rd3265, %rd4674;
	or.b64  	%rd3267, %rd3266, %rd3264;
	add.s64 	%rd3268, %rd3267, %rd3263;
	add.s64 	%rd3269, %rd3268, %rd3257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3258, 50;
	shr.b64 	%rhs, %rd3258, 14;
	add.u64 	%rd3270, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3258, 46;
	shr.b64 	%rhs, %rd3258, 18;
	add.u64 	%rd3271, %lhs, %rhs;
	}
	xor.b64  	%rd3272, %rd3270, %rd3271;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3258, 23;
	shr.b64 	%rhs, %rd3258, 41;
	add.u64 	%rd3273, %lhs, %rhs;
	}
	xor.b64  	%rd3274, %rd3272, %rd3273;
	xor.b64  	%rd3275, %rd3233, %rd3208;
	and.b64  	%rd3276, %rd3258, %rd3275;
	xor.b64  	%rd3277, %rd3276, %rd3208;
	add.s64 	%rd3278, %rd4685, %rd4678;
	ld.const.u64 	%rd3279, [%rd3194+24];
	add.s64 	%rd3280, %rd3278, %rd3279;
	add.s64 	%rd3281, %rd3280, %rd3277;
	add.s64 	%rd3282, %rd3281, %rd3274;
	add.s64 	%rd3283, %rd3282, %rd4674;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3269, 36;
	shr.b64 	%rhs, %rd3269, 28;
	add.u64 	%rd3284, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3269, 30;
	shr.b64 	%rhs, %rd3269, 34;
	add.u64 	%rd3285, %lhs, %rhs;
	}
	xor.b64  	%rd3286, %rd3284, %rd3285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3269, 25;
	shr.b64 	%rhs, %rd3269, 39;
	add.u64 	%rd3287, %lhs, %rhs;
	}
	xor.b64  	%rd3288, %rd3286, %rd3287;
	and.b64  	%rd3289, %rd3269, %rd3244;
	xor.b64  	%rd3290, %rd3269, %rd3244;
	and.b64  	%rd3291, %rd3290, %rd3219;
	or.b64  	%rd3292, %rd3291, %rd3289;
	add.s64 	%rd3293, %rd3292, %rd3288;
	add.s64 	%rd3294, %rd3293, %rd3282;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 50;
	shr.b64 	%rhs, %rd3283, 14;
	add.u64 	%rd3295, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 46;
	shr.b64 	%rhs, %rd3283, 18;
	add.u64 	%rd3296, %lhs, %rhs;
	}
	xor.b64  	%rd3297, %rd3295, %rd3296;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3283, 23;
	shr.b64 	%rhs, %rd3283, 41;
	add.u64 	%rd3298, %lhs, %rhs;
	}
	xor.b64  	%rd3299, %rd3297, %rd3298;
	xor.b64  	%rd3300, %rd3258, %rd3233;
	and.b64  	%rd3301, %rd3283, %rd3300;
	xor.b64  	%rd3302, %rd3301, %rd3233;
	ld.const.u64 	%rd3303, [%rd3194+32];
	add.s64 	%rd3304, %rd3303, %rd4686;
	add.s64 	%rd3305, %rd3304, %rd3208;
	add.s64 	%rd3306, %rd3305, %rd3302;
	add.s64 	%rd3307, %rd3306, %rd3299;
	add.s64 	%rd3308, %rd3307, %rd3219;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3294, 36;
	shr.b64 	%rhs, %rd3294, 28;
	add.u64 	%rd3309, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3294, 30;
	shr.b64 	%rhs, %rd3294, 34;
	add.u64 	%rd3310, %lhs, %rhs;
	}
	xor.b64  	%rd3311, %rd3309, %rd3310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3294, 25;
	shr.b64 	%rhs, %rd3294, 39;
	add.u64 	%rd3312, %lhs, %rhs;
	}
	xor.b64  	%rd3313, %rd3311, %rd3312;
	and.b64  	%rd3314, %rd3294, %rd3269;
	xor.b64  	%rd3315, %rd3294, %rd3269;
	and.b64  	%rd3316, %rd3315, %rd3244;
	or.b64  	%rd3317, %rd3316, %rd3314;
	add.s64 	%rd3318, %rd3317, %rd3313;
	add.s64 	%rd3319, %rd3318, %rd3307;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3308, 50;
	shr.b64 	%rhs, %rd3308, 14;
	add.u64 	%rd3320, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3308, 46;
	shr.b64 	%rhs, %rd3308, 18;
	add.u64 	%rd3321, %lhs, %rhs;
	}
	xor.b64  	%rd3322, %rd3320, %rd3321;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3308, 23;
	shr.b64 	%rhs, %rd3308, 41;
	add.u64 	%rd3323, %lhs, %rhs;
	}
	xor.b64  	%rd3324, %rd3322, %rd3323;
	xor.b64  	%rd3325, %rd3283, %rd3258;
	and.b64  	%rd3326, %rd3308, %rd3325;
	xor.b64  	%rd3327, %rd3326, %rd3258;
	ld.const.u64 	%rd3328, [%rd3194+40];
	add.s64 	%rd3329, %rd3328, %rd4687;
	add.s64 	%rd3330, %rd3329, %rd3233;
	add.s64 	%rd3331, %rd3330, %rd3327;
	add.s64 	%rd3332, %rd3331, %rd3324;
	add.s64 	%rd3333, %rd3332, %rd3244;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3319, 36;
	shr.b64 	%rhs, %rd3319, 28;
	add.u64 	%rd3334, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3319, 30;
	shr.b64 	%rhs, %rd3319, 34;
	add.u64 	%rd3335, %lhs, %rhs;
	}
	xor.b64  	%rd3336, %rd3334, %rd3335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3319, 25;
	shr.b64 	%rhs, %rd3319, 39;
	add.u64 	%rd3337, %lhs, %rhs;
	}
	xor.b64  	%rd3338, %rd3336, %rd3337;
	and.b64  	%rd3339, %rd3319, %rd3294;
	xor.b64  	%rd3340, %rd3319, %rd3294;
	and.b64  	%rd3341, %rd3340, %rd3269;
	or.b64  	%rd3342, %rd3341, %rd3339;
	add.s64 	%rd3343, %rd3342, %rd3338;
	add.s64 	%rd3344, %rd3343, %rd3332;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3333, 50;
	shr.b64 	%rhs, %rd3333, 14;
	add.u64 	%rd3345, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3333, 46;
	shr.b64 	%rhs, %rd3333, 18;
	add.u64 	%rd3346, %lhs, %rhs;
	}
	xor.b64  	%rd3347, %rd3345, %rd3346;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3333, 23;
	shr.b64 	%rhs, %rd3333, 41;
	add.u64 	%rd3348, %lhs, %rhs;
	}
	xor.b64  	%rd3349, %rd3347, %rd3348;
	xor.b64  	%rd3350, %rd3308, %rd3283;
	and.b64  	%rd3351, %rd3333, %rd3350;
	xor.b64  	%rd3352, %rd3351, %rd3283;
	ld.const.u64 	%rd3353, [%rd3194+48];
	add.s64 	%rd3354, %rd3353, %rd4688;
	add.s64 	%rd3355, %rd3354, %rd3258;
	add.s64 	%rd3356, %rd3355, %rd3352;
	add.s64 	%rd3357, %rd3356, %rd3349;
	add.s64 	%rd3358, %rd3357, %rd3269;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3344, 36;
	shr.b64 	%rhs, %rd3344, 28;
	add.u64 	%rd3359, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3344, 30;
	shr.b64 	%rhs, %rd3344, 34;
	add.u64 	%rd3360, %lhs, %rhs;
	}
	xor.b64  	%rd3361, %rd3359, %rd3360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3344, 25;
	shr.b64 	%rhs, %rd3344, 39;
	add.u64 	%rd3362, %lhs, %rhs;
	}
	xor.b64  	%rd3363, %rd3361, %rd3362;
	and.b64  	%rd3364, %rd3344, %rd3319;
	xor.b64  	%rd3365, %rd3344, %rd3319;
	and.b64  	%rd3366, %rd3365, %rd3294;
	or.b64  	%rd3367, %rd3366, %rd3364;
	add.s64 	%rd3368, %rd3367, %rd3363;
	add.s64 	%rd3369, %rd3368, %rd3357;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3358, 50;
	shr.b64 	%rhs, %rd3358, 14;
	add.u64 	%rd3370, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3358, 46;
	shr.b64 	%rhs, %rd3358, 18;
	add.u64 	%rd3371, %lhs, %rhs;
	}
	xor.b64  	%rd3372, %rd3370, %rd3371;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3358, 23;
	shr.b64 	%rhs, %rd3358, 41;
	add.u64 	%rd3373, %lhs, %rhs;
	}
	xor.b64  	%rd3374, %rd3372, %rd3373;
	xor.b64  	%rd3375, %rd3333, %rd3308;
	and.b64  	%rd3376, %rd3358, %rd3375;
	xor.b64  	%rd3377, %rd3376, %rd3308;
	ld.const.u64 	%rd3378, [%rd3194+56];
	add.s64 	%rd3379, %rd3378, %rd4689;
	add.s64 	%rd3380, %rd3379, %rd3283;
	add.s64 	%rd3381, %rd3380, %rd3377;
	add.s64 	%rd3382, %rd3381, %rd3374;
	add.s64 	%rd3383, %rd3382, %rd3294;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3369, 36;
	shr.b64 	%rhs, %rd3369, 28;
	add.u64 	%rd3384, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3369, 30;
	shr.b64 	%rhs, %rd3369, 34;
	add.u64 	%rd3385, %lhs, %rhs;
	}
	xor.b64  	%rd3386, %rd3384, %rd3385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3369, 25;
	shr.b64 	%rhs, %rd3369, 39;
	add.u64 	%rd3387, %lhs, %rhs;
	}
	xor.b64  	%rd3388, %rd3386, %rd3387;
	and.b64  	%rd3389, %rd3369, %rd3344;
	xor.b64  	%rd3390, %rd3369, %rd3344;
	and.b64  	%rd3391, %rd3390, %rd3319;
	or.b64  	%rd3392, %rd3391, %rd3389;
	add.s64 	%rd3393, %rd3392, %rd3388;
	add.s64 	%rd3394, %rd3393, %rd3382;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3383, 50;
	shr.b64 	%rhs, %rd3383, 14;
	add.u64 	%rd3395, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3383, 46;
	shr.b64 	%rhs, %rd3383, 18;
	add.u64 	%rd3396, %lhs, %rhs;
	}
	xor.b64  	%rd3397, %rd3395, %rd3396;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3383, 23;
	shr.b64 	%rhs, %rd3383, 41;
	add.u64 	%rd3398, %lhs, %rhs;
	}
	xor.b64  	%rd3399, %rd3397, %rd3398;
	xor.b64  	%rd3400, %rd3358, %rd3333;
	and.b64  	%rd3401, %rd3383, %rd3400;
	xor.b64  	%rd3402, %rd3401, %rd3333;
	ld.const.u64 	%rd3403, [%rd3194+64];
	add.s64 	%rd3404, %rd3403, %rd4673;
	add.s64 	%rd3405, %rd3404, %rd3308;
	add.s64 	%rd3406, %rd3405, %rd3402;
	add.s64 	%rd3407, %rd3406, %rd3399;
	add.s64 	%rd3408, %rd3407, %rd3319;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3394, 36;
	shr.b64 	%rhs, %rd3394, 28;
	add.u64 	%rd3409, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3394, 30;
	shr.b64 	%rhs, %rd3394, 34;
	add.u64 	%rd3410, %lhs, %rhs;
	}
	xor.b64  	%rd3411, %rd3409, %rd3410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3394, 25;
	shr.b64 	%rhs, %rd3394, 39;
	add.u64 	%rd3412, %lhs, %rhs;
	}
	xor.b64  	%rd3413, %rd3411, %rd3412;
	and.b64  	%rd3414, %rd3394, %rd3369;
	xor.b64  	%rd3415, %rd3394, %rd3369;
	and.b64  	%rd3416, %rd3415, %rd3344;
	or.b64  	%rd3417, %rd3416, %rd3414;
	add.s64 	%rd3418, %rd3417, %rd3413;
	add.s64 	%rd3419, %rd3418, %rd3407;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3408, 50;
	shr.b64 	%rhs, %rd3408, 14;
	add.u64 	%rd3420, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3408, 46;
	shr.b64 	%rhs, %rd3408, 18;
	add.u64 	%rd3421, %lhs, %rhs;
	}
	xor.b64  	%rd3422, %rd3420, %rd3421;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3408, 23;
	shr.b64 	%rhs, %rd3408, 41;
	add.u64 	%rd3423, %lhs, %rhs;
	}
	xor.b64  	%rd3424, %rd3422, %rd3423;
	xor.b64  	%rd3425, %rd3383, %rd3358;
	and.b64  	%rd3426, %rd3408, %rd3425;
	xor.b64  	%rd3427, %rd3426, %rd3358;
	ld.const.u64 	%rd3428, [%rd3194+72];
	add.s64 	%rd3429, %rd3428, %rd4672;
	add.s64 	%rd3430, %rd3429, %rd3333;
	add.s64 	%rd3431, %rd3430, %rd3427;
	add.s64 	%rd3432, %rd3431, %rd3424;
	add.s64 	%rd3433, %rd3432, %rd3344;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 36;
	shr.b64 	%rhs, %rd3419, 28;
	add.u64 	%rd3434, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 30;
	shr.b64 	%rhs, %rd3419, 34;
	add.u64 	%rd3435, %lhs, %rhs;
	}
	xor.b64  	%rd3436, %rd3434, %rd3435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3419, 25;
	shr.b64 	%rhs, %rd3419, 39;
	add.u64 	%rd3437, %lhs, %rhs;
	}
	xor.b64  	%rd3438, %rd3436, %rd3437;
	and.b64  	%rd3439, %rd3419, %rd3394;
	xor.b64  	%rd3440, %rd3419, %rd3394;
	and.b64  	%rd3441, %rd3440, %rd3369;
	or.b64  	%rd3442, %rd3441, %rd3439;
	add.s64 	%rd3443, %rd3442, %rd3438;
	add.s64 	%rd3444, %rd3443, %rd3432;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3433, 50;
	shr.b64 	%rhs, %rd3433, 14;
	add.u64 	%rd3445, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3433, 46;
	shr.b64 	%rhs, %rd3433, 18;
	add.u64 	%rd3446, %lhs, %rhs;
	}
	xor.b64  	%rd3447, %rd3445, %rd3446;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3433, 23;
	shr.b64 	%rhs, %rd3433, 41;
	add.u64 	%rd3448, %lhs, %rhs;
	}
	xor.b64  	%rd3449, %rd3447, %rd3448;
	xor.b64  	%rd3450, %rd3408, %rd3383;
	and.b64  	%rd3451, %rd3433, %rd3450;
	xor.b64  	%rd3452, %rd3451, %rd3383;
	ld.const.u64 	%rd3453, [%rd3194+80];
	add.s64 	%rd3454, %rd3453, %rd4671;
	add.s64 	%rd3455, %rd3454, %rd3358;
	add.s64 	%rd3456, %rd3455, %rd3452;
	add.s64 	%rd3457, %rd3456, %rd3449;
	add.s64 	%rd3458, %rd3457, %rd3369;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3444, 36;
	shr.b64 	%rhs, %rd3444, 28;
	add.u64 	%rd3459, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3444, 30;
	shr.b64 	%rhs, %rd3444, 34;
	add.u64 	%rd3460, %lhs, %rhs;
	}
	xor.b64  	%rd3461, %rd3459, %rd3460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3444, 25;
	shr.b64 	%rhs, %rd3444, 39;
	add.u64 	%rd3462, %lhs, %rhs;
	}
	xor.b64  	%rd3463, %rd3461, %rd3462;
	and.b64  	%rd3464, %rd3444, %rd3419;
	xor.b64  	%rd3465, %rd3444, %rd3419;
	and.b64  	%rd3466, %rd3465, %rd3394;
	or.b64  	%rd3467, %rd3466, %rd3464;
	add.s64 	%rd3468, %rd3467, %rd3463;
	add.s64 	%rd3469, %rd3468, %rd3457;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3458, 50;
	shr.b64 	%rhs, %rd3458, 14;
	add.u64 	%rd3470, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3458, 46;
	shr.b64 	%rhs, %rd3458, 18;
	add.u64 	%rd3471, %lhs, %rhs;
	}
	xor.b64  	%rd3472, %rd3470, %rd3471;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3458, 23;
	shr.b64 	%rhs, %rd3458, 41;
	add.u64 	%rd3473, %lhs, %rhs;
	}
	xor.b64  	%rd3474, %rd3472, %rd3473;
	xor.b64  	%rd3475, %rd3433, %rd3408;
	and.b64  	%rd3476, %rd3458, %rd3475;
	xor.b64  	%rd3477, %rd3476, %rd3408;
	ld.const.u64 	%rd3478, [%rd3194+88];
	add.s64 	%rd3479, %rd3478, %rd4670;
	add.s64 	%rd3480, %rd3479, %rd3383;
	add.s64 	%rd3481, %rd3480, %rd3477;
	add.s64 	%rd3482, %rd3481, %rd3474;
	add.s64 	%rd3483, %rd3482, %rd3394;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3469, 36;
	shr.b64 	%rhs, %rd3469, 28;
	add.u64 	%rd3484, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3469, 30;
	shr.b64 	%rhs, %rd3469, 34;
	add.u64 	%rd3485, %lhs, %rhs;
	}
	xor.b64  	%rd3486, %rd3484, %rd3485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3469, 25;
	shr.b64 	%rhs, %rd3469, 39;
	add.u64 	%rd3487, %lhs, %rhs;
	}
	xor.b64  	%rd3488, %rd3486, %rd3487;
	and.b64  	%rd3489, %rd3469, %rd3444;
	xor.b64  	%rd3490, %rd3469, %rd3444;
	and.b64  	%rd3491, %rd3490, %rd3419;
	or.b64  	%rd3492, %rd3491, %rd3489;
	add.s64 	%rd3493, %rd3492, %rd3488;
	add.s64 	%rd3494, %rd3493, %rd3482;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3483, 50;
	shr.b64 	%rhs, %rd3483, 14;
	add.u64 	%rd3495, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3483, 46;
	shr.b64 	%rhs, %rd3483, 18;
	add.u64 	%rd3496, %lhs, %rhs;
	}
	xor.b64  	%rd3497, %rd3495, %rd3496;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3483, 23;
	shr.b64 	%rhs, %rd3483, 41;
	add.u64 	%rd3498, %lhs, %rhs;
	}
	xor.b64  	%rd3499, %rd3497, %rd3498;
	xor.b64  	%rd3500, %rd3458, %rd3433;
	and.b64  	%rd3501, %rd3483, %rd3500;
	xor.b64  	%rd3502, %rd3501, %rd3433;
	ld.const.u64 	%rd3503, [%rd3194+96];
	add.s64 	%rd3504, %rd3503, %rd4669;
	add.s64 	%rd3505, %rd3504, %rd3408;
	add.s64 	%rd3506, %rd3505, %rd3502;
	add.s64 	%rd3507, %rd3506, %rd3499;
	add.s64 	%rd4681, %rd3507, %rd3419;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3494, 36;
	shr.b64 	%rhs, %rd3494, 28;
	add.u64 	%rd3508, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3494, 30;
	shr.b64 	%rhs, %rd3494, 34;
	add.u64 	%rd3509, %lhs, %rhs;
	}
	xor.b64  	%rd3510, %rd3508, %rd3509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3494, 25;
	shr.b64 	%rhs, %rd3494, 39;
	add.u64 	%rd3511, %lhs, %rhs;
	}
	xor.b64  	%rd3512, %rd3510, %rd3511;
	and.b64  	%rd3513, %rd3494, %rd3469;
	xor.b64  	%rd3514, %rd3494, %rd3469;
	and.b64  	%rd3515, %rd3514, %rd3444;
	or.b64  	%rd3516, %rd3515, %rd3513;
	add.s64 	%rd3517, %rd3516, %rd3512;
	add.s64 	%rd4677, %rd3517, %rd3507;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 50;
	shr.b64 	%rhs, %rd4681, 14;
	add.u64 	%rd3518, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 46;
	shr.b64 	%rhs, %rd4681, 18;
	add.u64 	%rd3519, %lhs, %rhs;
	}
	xor.b64  	%rd3520, %rd3518, %rd3519;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4681, 23;
	shr.b64 	%rhs, %rd4681, 41;
	add.u64 	%rd3521, %lhs, %rhs;
	}
	xor.b64  	%rd3522, %rd3520, %rd3521;
	xor.b64  	%rd3523, %rd3483, %rd3458;
	and.b64  	%rd3524, %rd4681, %rd3523;
	xor.b64  	%rd3525, %rd3524, %rd3458;
	ld.const.u64 	%rd3526, [%rd3194+104];
	add.s64 	%rd3527, %rd3526, %rd4668;
	add.s64 	%rd3528, %rd3527, %rd3433;
	add.s64 	%rd3529, %rd3528, %rd3525;
	add.s64 	%rd3530, %rd3529, %rd3522;
	add.s64 	%rd4680, %rd3530, %rd3444;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 36;
	shr.b64 	%rhs, %rd4677, 28;
	add.u64 	%rd3531, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 30;
	shr.b64 	%rhs, %rd4677, 34;
	add.u64 	%rd3532, %lhs, %rhs;
	}
	xor.b64  	%rd3533, %rd3531, %rd3532;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4677, 25;
	shr.b64 	%rhs, %rd4677, 39;
	add.u64 	%rd3534, %lhs, %rhs;
	}
	xor.b64  	%rd3535, %rd3533, %rd3534;
	and.b64  	%rd3536, %rd4677, %rd3494;
	xor.b64  	%rd3537, %rd4677, %rd3494;
	and.b64  	%rd3538, %rd3537, %rd3469;
	or.b64  	%rd3539, %rd3538, %rd3536;
	add.s64 	%rd3540, %rd3539, %rd3535;
	add.s64 	%rd4676, %rd3540, %rd3530;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 50;
	shr.b64 	%rhs, %rd4680, 14;
	add.u64 	%rd3541, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 46;
	shr.b64 	%rhs, %rd4680, 18;
	add.u64 	%rd3542, %lhs, %rhs;
	}
	xor.b64  	%rd3543, %rd3541, %rd3542;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4680, 23;
	shr.b64 	%rhs, %rd4680, 41;
	add.u64 	%rd3544, %lhs, %rhs;
	}
	xor.b64  	%rd3545, %rd3543, %rd3544;
	xor.b64  	%rd3546, %rd4681, %rd3483;
	and.b64  	%rd3547, %rd4680, %rd3546;
	xor.b64  	%rd3548, %rd3547, %rd3483;
	ld.const.u64 	%rd3549, [%rd3194+112];
	add.s64 	%rd3550, %rd3549, %rd4667;
	add.s64 	%rd3551, %rd3550, %rd3458;
	add.s64 	%rd3552, %rd3551, %rd3548;
	add.s64 	%rd3553, %rd3552, %rd3545;
	add.s64 	%rd4679, %rd3553, %rd3469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 36;
	shr.b64 	%rhs, %rd4676, 28;
	add.u64 	%rd3554, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 30;
	shr.b64 	%rhs, %rd4676, 34;
	add.u64 	%rd3555, %lhs, %rhs;
	}
	xor.b64  	%rd3556, %rd3554, %rd3555;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 25;
	shr.b64 	%rhs, %rd4676, 39;
	add.u64 	%rd3557, %lhs, %rhs;
	}
	xor.b64  	%rd3558, %rd3556, %rd3557;
	and.b64  	%rd3559, %rd4676, %rd4677;
	xor.b64  	%rd3560, %rd4676, %rd4677;
	and.b64  	%rd3561, %rd3560, %rd3494;
	or.b64  	%rd3562, %rd3561, %rd3559;
	add.s64 	%rd3563, %rd3562, %rd3558;
	add.s64 	%rd4675, %rd3563, %rd3553;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 50;
	shr.b64 	%rhs, %rd4679, 14;
	add.u64 	%rd3564, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 46;
	shr.b64 	%rhs, %rd4679, 18;
	add.u64 	%rd3565, %lhs, %rhs;
	}
	xor.b64  	%rd3566, %rd3564, %rd3565;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4679, 23;
	shr.b64 	%rhs, %rd4679, 41;
	add.u64 	%rd3567, %lhs, %rhs;
	}
	xor.b64  	%rd3568, %rd3566, %rd3567;
	xor.b64  	%rd3569, %rd4680, %rd4681;
	and.b64  	%rd3570, %rd4679, %rd3569;
	xor.b64  	%rd3571, %rd3570, %rd4681;
	ld.const.u64 	%rd3572, [%rd3194+120];
	add.s64 	%rd3573, %rd3572, %rd4666;
	add.s64 	%rd3574, %rd3573, %rd3483;
	add.s64 	%rd3575, %rd3574, %rd3571;
	add.s64 	%rd3576, %rd3575, %rd3568;
	add.s64 	%rd4678, %rd3576, %rd3494;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 36;
	shr.b64 	%rhs, %rd4675, 28;
	add.u64 	%rd3577, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 30;
	shr.b64 	%rhs, %rd4675, 34;
	add.u64 	%rd3578, %lhs, %rhs;
	}
	xor.b64  	%rd3579, %rd3577, %rd3578;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 25;
	shr.b64 	%rhs, %rd4675, 39;
	add.u64 	%rd3580, %lhs, %rhs;
	}
	xor.b64  	%rd3581, %rd3579, %rd3580;
	and.b64  	%rd3582, %rd4675, %rd4676;
	xor.b64  	%rd3583, %rd4675, %rd4676;
	and.b64  	%rd3584, %rd3583, %rd4677;
	or.b64  	%rd3585, %rd3584, %rd3582;
	add.s64 	%rd3586, %rd3585, %rd3581;
	add.s64 	%rd4674, %rd3586, %rd3576;
	add.s32 	%r2742, %r2742, 16;
	setp.lt.u32 	%p500, %r2742, 80;
	@%p500 bra 	$L__BB0_458;

	ld.param.u64 	%rd4575, [m01700_mxx_param_6];
	add.s64 	%rd3587, %rd4677, %rd4630;
	add.s64 	%rd3588, %rd4681, %rd4626;
	mov.b64 	{%r531, %r532}, %rd3588;
	mov.u32 	%r2743, 0;
	mov.u32 	%r2408, 1;
	mov.b64 	{%r533, %r534}, %rd3587;
	add.s64 	%rd318, %rd3, -56;
	ld.global.v2.u32 	{%r2409, %r2410}, [%rd3+-56];
	and.b32  	%r536, %r2410, 31;
	shr.u32 	%r2412, %r531, %r536;
	and.b32  	%r2413, %r2412, %r2409;
	mul.wide.u32 	%rd3589, %r2413, 4;
	add.s64 	%rd3590, %rd4575, %rd3589;
	and.b32  	%r2414, %r531, 31;
	shl.b32 	%r537, %r2408, %r2414;
	ld.global.u32 	%r2415, [%rd3590];
	and.b32  	%r2416, %r2415, %r537;
	setp.eq.s32 	%p501, %r2416, 0;
	@%p501 bra 	$L__BB0_467;

	ld.param.u64 	%rd4576, [m01700_mxx_param_7];
	shr.u32 	%r2418, %r532, %r536;
	and.b32  	%r2419, %r2418, %r2409;
	mul.wide.u32 	%rd3591, %r2419, 4;
	add.s64 	%rd3592, %rd4576, %rd3591;
	and.b32  	%r2420, %r532, 31;
	shl.b32 	%r538, %r2408, %r2420;
	ld.global.u32 	%r2422, [%rd3592];
	and.b32  	%r2423, %r2422, %r538;
	setp.eq.s32 	%p502, %r2423, 0;
	@%p502 bra 	$L__BB0_467;

	ld.param.u64 	%rd4577, [m01700_mxx_param_8];
	shr.u32 	%r2425, %r533, %r536;
	and.b32  	%r2426, %r2425, %r2409;
	mul.wide.u32 	%rd3593, %r2426, 4;
	add.s64 	%rd3594, %rd4577, %rd3593;
	and.b32  	%r2427, %r533, 31;
	mov.u32 	%r2428, 1;
	shl.b32 	%r539, %r2428, %r2427;
	ld.global.u32 	%r2429, [%rd3594];
	and.b32  	%r2430, %r2429, %r539;
	setp.eq.s32 	%p503, %r2430, 0;
	@%p503 bra 	$L__BB0_467;

	ld.param.u64 	%rd4578, [m01700_mxx_param_9];
	shr.u32 	%r2432, %r534, %r536;
	and.b32  	%r2433, %r2432, %r2409;
	mul.wide.u32 	%rd3595, %r2433, 4;
	add.s64 	%rd3596, %rd4578, %rd3595;
	and.b32  	%r2434, %r534, 31;
	shl.b32 	%r540, %r2428, %r2434;
	ld.global.u32 	%r2436, [%rd3596];
	and.b32  	%r2437, %r2436, %r540;
	setp.eq.s32 	%p504, %r2437, 0;
	@%p504 bra 	$L__BB0_467;

	ld.param.u64 	%rd4579, [m01700_mxx_param_10];
	ld.global.u32 	%r2439, [%rd318+8];
	and.b32  	%r541, %r2439, 31;
	shr.u32 	%r2440, %r531, %r541;
	and.b32  	%r2441, %r2440, %r2409;
	mul.wide.u32 	%rd3597, %r2441, 4;
	add.s64 	%rd3598, %rd4579, %rd3597;
	ld.global.u32 	%r2442, [%rd3598];
	and.b32  	%r2443, %r2442, %r537;
	setp.eq.s32 	%p505, %r2443, 0;
	@%p505 bra 	$L__BB0_467;

	ld.param.u64 	%rd4584, [m01700_mxx_param_11];
	shr.u32 	%r2445, %r532, %r541;
	and.b32  	%r2446, %r2445, %r2409;
	mul.wide.u32 	%rd3599, %r2446, 4;
	add.s64 	%rd3600, %rd4584, %rd3599;
	ld.global.u32 	%r2447, [%rd3600];
	and.b32  	%r2448, %r2447, %r538;
	setp.eq.s32 	%p506, %r2448, 0;
	@%p506 bra 	$L__BB0_467;

	ld.param.u64 	%rd4585, [m01700_mxx_param_12];
	shr.u32 	%r2450, %r533, %r541;
	and.b32  	%r2451, %r2450, %r2409;
	mul.wide.u32 	%rd3601, %r2451, 4;
	add.s64 	%rd3602, %rd4585, %rd3601;
	ld.global.u32 	%r2452, [%rd3602];
	and.b32  	%r2453, %r2452, %r539;
	setp.eq.s32 	%p507, %r2453, 0;
	@%p507 bra 	$L__BB0_467;

	ld.param.u64 	%rd4586, [m01700_mxx_param_13];
	shr.u32 	%r2454, %r534, %r541;
	and.b32  	%r2455, %r2454, %r2409;
	mul.wide.u32 	%rd3603, %r2455, 4;
	add.s64 	%rd3604, %rd4586, %rd3603;
	ld.global.u32 	%r2456, [%rd3604];
	and.b32  	%r2457, %r2456, %r540;
	setp.ne.s32 	%p508, %r2457, 0;
	selp.u32 	%r2743, 1, 0, %p508;

$L__BB0_467:
	setp.eq.s32 	%p509, %r2743, 0;
	@%p509 bra 	$L__BB0_485;

	ld.global.u32 	%rd319, [%rd3+-24];
	ld.global.u32 	%r2744, [%rd3+-28];
	setp.eq.s32 	%p511, %r2744, 0;
	mov.pred 	%p510, -1;
	mov.pred 	%p531, %p510;
	@%p511 bra 	$L__BB0_480;

	mov.u32 	%r2745, 0;

$L__BB0_470:
	ld.param.u64 	%rd4587, [m01700_mxx_param_15];
	shr.u32 	%r547, %r2744, 1;
	mov.u32 	%r2460, 1;
	add.s32 	%r2747, %r547, %r2745;
	cvt.u64.u32 	%rd3605, %r2747;
	add.s64 	%rd3606, %rd3605, %rd319;
	shl.b64 	%rd3607, %rd3606, 6;
	add.s64 	%rd320, %rd4587, %rd3607;
	ld.global.u32 	%r549, [%rd320+28];
	setp.gt.u32 	%p512, %r534, %r549;
	mov.u32 	%r2746, %r2460;
	@%p512 bra 	$L__BB0_478;

	setp.lt.u32 	%p513, %r534, %r549;
	mov.u32 	%r2461, -1;
	mov.u32 	%r2746, %r2461;
	@%p513 bra 	$L__BB0_478;

	ld.global.u32 	%r550, [%rd320+24];
	setp.gt.u32 	%p514, %r533, %r550;
	mov.u32 	%r2746, %r2460;
	@%p514 bra 	$L__BB0_478;

	setp.lt.u32 	%p515, %r533, %r550;
	mov.u32 	%r2746, %r2461;
	@%p515 bra 	$L__BB0_478;

	ld.global.u32 	%r551, [%rd320+60];
	setp.gt.u32 	%p516, %r532, %r551;
	mov.u32 	%r2746, %r2460;
	@%p516 bra 	$L__BB0_478;

	setp.lt.u32 	%p517, %r532, %r551;
	mov.u32 	%r2746, %r2461;
	@%p517 bra 	$L__BB0_478;

	ld.global.u32 	%r552, [%rd320+56];
	setp.gt.u32 	%p518, %r531, %r552;
	mov.u32 	%r2746, %r2460;
	@%p518 bra 	$L__BB0_478;

	setp.lt.u32 	%p519, %r531, %r552;
	selp.b32 	%r2746, -1, 0, %p519;

$L__BB0_478:
	add.s32 	%r2467, %r547, 1;
	setp.gt.s32 	%p521, %r2746, 0;
	selp.b32 	%r2468, %r2467, 0, %p521;
	add.s32 	%r2745, %r2468, %r2745;
	selp.b32 	%r2469, -1, 0, %p521;
	add.s32 	%r2470, %r2744, %r2469;
	shr.u32 	%r2744, %r2470, 1;
	setp.eq.s32 	%p522, %r2746, 0;
	mov.pred 	%p531, 0;
	@%p522 bra 	$L__BB0_480;

	setp.ne.s32 	%p524, %r2744, 0;
	mov.pred 	%p531, %p510;
	@%p524 bra 	$L__BB0_470;

$L__BB0_480:
	setp.eq.s32 	%p525, %r2747, -1;
	or.pred  	%p526, %p531, %p525;
	@%p526 bra 	$L__BB0_485;

	ld.param.u64 	%rd4588, [m01700_mxx_param_16];
	cvt.u32.u64 	%r2471, %rd319;
	add.s32 	%r558, %r2471, %r2747;
	mul.wide.u32 	%rd3608, %r558, 4;
	add.s64 	%rd3609, %rd4588, %rd3608;
	mov.u32 	%r2472, 1;
	st.local.u32 	[%rd4], %r2472;
	ld.local.u32 	%r2473, [%rd4];
	atom.global.add.u32 	%r2474, [%rd3609], %r2473;
	setp.ne.s32 	%p527, %r2474, 0;
	@%p527 bra 	$L__BB0_485;

	ld.global.u32 	%r559, [%rd3+-44];
	ld.global.u32 	%r2475, [%rd3+-28];
	st.local.u32 	[%rd4], %r2472;
	ld.local.u32 	%r2477, [%rd4];
	atom.global.add.u32 	%r560, [%rd414], %r2477;
	setp.lt.u32 	%p528, %r560, %r2475;
	@%p528 bra 	$L__BB0_484;
	bra.uni 	$L__BB0_483;

$L__BB0_484:
	ld.param.u64 	%rd4589, [m01700_mxx_param_14];
	mul.wide.u32 	%rd3610, %r560, 32;
	add.s64 	%rd3611, %rd4589, %rd3610;
	st.global.v2.u32 	[%rd3611+16], {%r2747, %r558};
	st.global.u64 	[%rd3611], %rd2;
	st.global.v2.u32 	[%rd3611+8], {%r2554, %r559};
	mov.u32 	%r2482, 0;
	st.global.v2.u32 	[%rd3611+24], {%r2482, %r2482};
	bra.uni 	$L__BB0_485;

$L__BB0_483:
	mov.u32 	%r2478, 1;
	st.local.u32 	[%rd4], %r2478;
	ld.local.u32 	%r2479, [%rd4];
	neg.s32 	%r2480, %r2479;
	red.global.add.u32 	[%rd414], %r2480;

$L__BB0_485:
	ld.global.u32 	%r2483, [%rd3+-32];
	add.s32 	%r2554, %r2554, 1;
	setp.lt.u32 	%p529, %r2554, %r2483;
	@%p529 bra 	$L__BB0_5;

$L__BB0_486:
	ret;

}
	// .globl	m01700_sxx
.entry m01700_sxx(
	.param .u64 .ptr .global .align 4 m01700_sxx_param_0,
	.param .u64 .ptr .const .align 4 m01700_sxx_param_1,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_2,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_3,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_4,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_5,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_6,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_7,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_8,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_9,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_10,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_11,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_12,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_13,
	.param .u64 .ptr .global .align 8 m01700_sxx_param_14,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_15,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_16,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_17,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_18,
	.param .u64 .ptr .global .align 4 m01700_sxx_param_19,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_20,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_21,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_22,
	.param .u64 .ptr .global .align 1 m01700_sxx_param_23,
	.param .u64 .ptr .global .align 8 m01700_sxx_param_24
)
{
	.local .align 4 .b8 	__local_depot1[264];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<511>;
	.reg .b16 	%rs<399>;
	.reg .b32 	%r<2661>;
	.reg .b64 	%rd<4677>;
	// demoted variable
	.shared .align 4 .b8 m01700_sxx_$_s_pws[16640];

	mov.u64 	%SPL, __local_depot1;
	ld.param.u64 	%rd398, [m01700_sxx_param_0];
	ld.param.u64 	%rd399, [m01700_sxx_param_1];
	ld.param.u64 	%rd401, [m01700_sxx_param_15];
	ld.param.u64 	%rd403, [m01700_sxx_param_19];
	ld.param.u64 	%rd404, [m01700_sxx_param_24];
	add.u64 	%rd1, %SPL, 4;
	mov.u32 	%r543, %ctaid.x;
	mov.u32 	%r544, %ntid.x;
	mov.u32 	%r1, %tid.x;
	mov.b32 	%r545, %envreg3;
	add.s32 	%r546, %r1, %r545;
	mad.lo.s32 	%r547, %r544, %r543, %r546;
	cvt.s64.s32 	%rd2, %r547;
	add.s64 	%rd3, %rd404, 56;
	ld.global.u64 	%rd406, [%rd404+56];
	setp.le.u64 	%p3, %rd406, %rd2;
	@%p3 bra 	$L__BB1_465;

	add.u64 	%rd4, %SPL, 0;
	ld.global.u32 	%r549, [%rd3+-24];
	mul.wide.u32 	%rd410, %r549, 64;
	add.s64 	%rd411, %rd401, %rd410;
	ld.global.u32 	%r2, [%rd411+56];
	ld.global.u32 	%r3, [%rd411+60];
	ld.global.u32 	%r4, [%rd411+24];
	ld.global.u32 	%r5, [%rd411+28];
	cvt.s64.s32 	%rd7, %r1;
	mov.u32 	%r2470, 0;

$L__BB1_2:
	mul.lo.s64 	%rd412, %rd2, 260;
	add.s64 	%rd413, %rd398, %rd412;
	mul.wide.s32 	%rd414, %r2470, 4;
	add.s64 	%rd415, %rd413, %rd414;
	ld.global.u32 	%r550, [%rd415];
	mul.lo.s64 	%rd416, %rd7, 260;
	mov.u64 	%rd417, m01700_sxx_$_s_pws;
	add.s64 	%rd418, %rd417, %rd416;
	add.s64 	%rd419, %rd418, %rd414;
	st.shared.u32 	[%rd419], %r550;
	add.s32 	%r2470, %r2470, 1;
	setp.lt.u32 	%p4, %r2470, 65;
	@%p4 bra 	$L__BB1_2;

	ld.global.u32 	%r551, [%rd3+-32];
	setp.eq.s32 	%p5, %r551, 0;
	@%p5 bra 	$L__BB1_465;

	mov.u32 	%r2471, 0;

$L__BB1_5:
	mov.u32 	%r2472, 0;
	mov.u32 	%r2467, %tid.x;
	cvt.s64.s32 	%rd4550, %r2467;
	mul.lo.s64 	%rd4549, %rd4550, 260;
	mov.u64 	%rd4548, m01700_sxx_$_s_pws;
	add.s64 	%rd4553, %rd4548, %rd4549;
	mov.u64 	%rd4554, %rd1;

$L__BB1_6:
	ld.shared.u32 	%r554, [%rd4553];
	st.local.u32 	[%rd4554], %r554;
	add.s64 	%rd4554, %rd4554, 4;
	add.s64 	%rd4553, %rd4553, 4;
	add.s32 	%r2472, %r2472, 1;
	setp.lt.u32 	%p6, %r2472, 65;
	@%p6 bra 	$L__BB1_6;

	cvt.u64.u32 	%rd15, %r2471;
	ld.local.u32 	%r2590, [%rd1+256];
	mul.wide.u32 	%rd422, %r2471, 128;
	add.s64 	%rd423, %rd399, %rd422;
	ld.const.u32 	%r2473, [%rd423];
	setp.eq.s32 	%p7, %r2473, 0;
	@%p7 bra 	$L__BB1_446;

	mov.u32 	%r2474, 0;

$L__BB1_9:
	mov.u32 	%r15, %r2590;
	shr.u32 	%r16, %r2473, 8;
	cvt.u16.u32 	%rs1, %r16;
	shr.u32 	%r17, %r2473, 16;
	cvt.u16.u32 	%rs2, %r17;
	cvt.u16.u32 	%rs24, %r2473;
	and.b16  	%rs23, %rs24, 255;
	bfe.u32 	%r18, %r2473, 8, 8;
	cvt.u64.u32 	%rd424, %r18;
	add.s64 	%rd17, %rd1, %rd424;
	bfe.u32 	%r19, %r2473, 16, 8;
	cvt.u64.u32 	%rd425, %r19;
	add.s64 	%rd18, %rd1, %rd425;
	cvt.s64.s32 	%rd426, %r15;
	add.s64 	%rd19, %rd1, %rd426;
	setp.gt.s16 	%p8, %rs23, 92;
	@%p8 bra 	$L__BB1_93;
	bra.uni 	$L__BB1_10;

$L__BB1_93:
	setp.gt.s16 	%p9, %rs23, 111;
	@%p9 bra 	$L__BB1_136;
	bra.uni 	$L__BB1_94;

$L__BB1_136:
	setp.gt.s16 	%p10, %rs23, 116;
	@%p10 bra 	$L__BB1_159;
	bra.uni 	$L__BB1_137;

$L__BB1_159:
	setp.gt.s16 	%p11, %rs23, 121;
	@%p11 bra 	$L__BB1_177;

	setp.eq.s16 	%p15, %rs23, 117;
	@%p15 bra 	$L__BB1_420;

	setp.eq.s16 	%p16, %rs23, 120;
	@%p16 bra 	$L__BB1_309;

	setp.eq.s16 	%p17, %rs23, 121;
	mov.u32 	%r2590, %r15;
	@%p17 bra 	$L__BB1_163;
	bra.uni 	$L__BB1_445;

$L__BB1_163:
	and.b32  	%r56, %r16, 255;
	setp.gt.s32 	%p144, %r56, %r15;
	mov.u32 	%r2590, %r15;
	@%p144 bra 	$L__BB1_445;

	add.s32 	%r57, %r56, %r15;
	setp.gt.s32 	%p145, %r57, 255;
	mov.u32 	%r2590, %r15;
	@%p145 bra 	$L__BB1_445;

	setp.eq.s32 	%p146, %r56, 0;
	mov.u32 	%r2590, %r57;
	@%p146 bra 	$L__BB1_445;

	add.s32 	%r58, %r15, -1;
	and.b32  	%r59, %r15, 3;
	mov.u32 	%r2489, 0;

$L__BB1_167:
	shl.b32 	%r1030, %r2489, 1;
	cvt.s64.s32 	%rd437, %r1030;
	add.s64 	%rd26, %rd1, %rd437;
	add.s32 	%r61, %r2489, %r15;
	setp.gt.s32 	%p147, %r2489, %r61;
	setp.gt.s32 	%p148, %r61, 254;
	or.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB1_176;

	ld.local.u8 	%rs3, [%rd26];
	setp.le.s32 	%p150, %r61, %r2489;
	@%p150 bra 	$L__BB1_175;

	setp.eq.s32 	%p151, %r59, 0;
	mov.u32 	%r2490, %r61;
	@%p151 bra 	$L__BB1_173;

	setp.eq.s32 	%p152, %r59, 1;
	add.s32 	%r2490, %r61, -1;
	cvt.s64.s32 	%rd438, %r61;
	add.s64 	%rd27, %rd1, %rd438;
	ld.local.u8 	%rs85, [%rd27+-1];
	st.local.u8 	[%rd27], %rs85;
	@%p152 bra 	$L__BB1_173;

	setp.eq.s32 	%p153, %r59, 2;
	add.s32 	%r2490, %r61, -2;
	ld.local.u8 	%rs86, [%rd27+-2];
	st.local.u8 	[%rd27+-1], %rs86;
	@%p153 bra 	$L__BB1_173;

	add.s32 	%r2490, %r61, -3;
	ld.local.u8 	%rs87, [%rd27+-3];
	st.local.u8 	[%rd27+-2], %rs87;

$L__BB1_173:
	setp.lt.u32 	%p154, %r58, 3;
	@%p154 bra 	$L__BB1_175;

$L__BB1_174:
	cvt.s64.s32 	%rd439, %r2490;
	add.s64 	%rd440, %rd1, %rd439;
	ld.local.u8 	%rs88, [%rd440+-1];
	st.local.u8 	[%rd440], %rs88;
	ld.local.u8 	%rs89, [%rd440+-2];
	st.local.u8 	[%rd440+-1], %rs89;
	ld.local.u8 	%rs90, [%rd440+-3];
	st.local.u8 	[%rd440+-2], %rs90;
	ld.local.u8 	%rs91, [%rd440+-4];
	st.local.u8 	[%rd440+-3], %rs91;
	add.s32 	%r2490, %r2490, -4;
	setp.gt.s32 	%p155, %r2490, %r2489;
	@%p155 bra 	$L__BB1_174;

$L__BB1_175:
	cvt.u64.u32 	%rd441, %r2489;
	add.s64 	%rd442, %rd1, %rd441;
	st.local.u8 	[%rd442], %rs3;

$L__BB1_176:
	add.s32 	%r2489, %r2489, 1;
	setp.lt.u32 	%p156, %r2489, %r56;
	mov.u32 	%r2590, %r57;
	@%p156 bra 	$L__BB1_167;
	bra.uni 	$L__BB1_445;

$L__BB1_10:
	setp.gt.s16 	%p37, %rs23, 67;
	@%p37 bra 	$L__BB1_44;

	setp.gt.s16 	%p51, %rs23, 44;
	@%p51 bra 	$L__BB1_27;

	setp.gt.s16 	%p58, %rs23, 41;
	@%p58 bra 	$L__BB1_22;
	bra.uni 	$L__BB1_13;

$L__BB1_22:
	setp.eq.s16 	%p59, %rs23, 42;
	@%p59 bra 	$L__BB1_219;

	setp.eq.s16 	%p60, %rs23, 43;
	@%p60 bra 	$L__BB1_213;

	setp.eq.s16 	%p61, %rs23, 44;
	mov.u32 	%r2590, %r15;
	@%p61 bra 	$L__BB1_25;
	bra.uni 	$L__BB1_445;

$L__BB1_25:
	and.b16  	%rs92, %rs1, 255;
	setp.eq.s16 	%p157, %rs92, 0;
	and.b32  	%r1031, %r16, 255;
	setp.ge.s32 	%p158, %r1031, %r15;
	or.pred  	%p159, %p157, %p158;
	mov.u32 	%r2590, %r15;
	@%p159 bra 	$L__BB1_445;

	ld.local.u8 	%rs93, [%rd17+-1];
	st.local.u8 	[%rd17], %rs93;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_94:
	setp.gt.s16 	%p24, %rs23, 101;
	@%p24 bra 	$L__BB1_118;

	setp.gt.s16 	%p31, %rs23, 98;
	@%p31 bra 	$L__BB1_107;
	bra.uni 	$L__BB1_96;

$L__BB1_107:
	setp.eq.s16 	%p32, %rs23, 99;
	@%p32 bra 	$L__BB1_428;

	setp.eq.s16 	%p33, %rs23, 100;
	@%p33 bra 	$L__BB1_389;

	setp.eq.s16 	%p34, %rs23, 101;
	mov.u32 	%r2590, %r15;
	@%p34 bra 	$L__BB1_110;
	bra.uni 	$L__BB1_445;

$L__BB1_110:
	add.s32 	%r787, %r15, -1;
	setp.gt.u32 	%p97, %r787, 254;
	mov.u32 	%r2590, %r15;
	@%p97 bra 	$L__BB1_445;

	and.b32  	%r33, %r16, 255;
	mov.u32 	%r2485, 255;
	max.s32 	%r790, %r15, 4;
	add.s32 	%r791, %r790, -1;
	shr.u32 	%r792, %r791, 2;
	add.s32 	%r34, %r792, 1;
	and.b32  	%r35, %r34, 3;
	setp.lt.u32 	%p98, %r791, 12;
	mov.u32 	%r2484, 0;
	@%p98 bra 	$L__BB1_114;

	sub.s32 	%r2483, %r34, %r35;
	mov.u32 	%r2485, 255;
	mov.u32 	%r2484, 0;

$L__BB1_113:
	mul.wide.s32 	%rd430, %r2484, 4;
	add.s64 	%rd431, %rd1, %rd430;
	ld.local.u32 	%r795, [%rd431];
	and.b32  	%r796, %r795, 1077952576;
	shr.u32 	%r797, %r796, 1;
	and.b32  	%r798, %r795, -2139062144;
	shr.u32 	%r799, %r798, 2;
	xor.b32  	%r800, %r799, 1061109567;
	and.b32  	%r801, %r795, 522133279;
	add.s32 	%r802, %r801, 522133279;
	mov.u32 	%r803, 989526778;
	sub.s32 	%r804, %r803, %r801;
	and.b32  	%r805, %r804, %r797;
	and.b32  	%r806, %r805, %r802;
	and.b32  	%r807, %r806, %r800;
	or.b32  	%r808, %r807, %r795;
	cvt.u16.u32 	%rs39, %r795;
	and.b16  	%rs40, %rs39, 255;
	and.b16  	%rs41, %rs1, 255;
	setp.eq.s16 	%p99, %rs40, %rs41;
	or.b32  	%r809, %r2485, 65280;
	selp.b32 	%r810, %r809, %r2485, %p99;
	shr.u16 	%rs42, %rs39, 8;
	setp.eq.s16 	%p100, %rs42, %rs41;
	or.b32  	%r811, %r810, 16711680;
	selp.b32 	%r812, %r811, %r810, %p100;
	shr.u32 	%r813, %r795, 16;
	cvt.u16.u32 	%rs43, %r813;
	and.b16  	%rs44, %rs43, 255;
	setp.eq.s16 	%p101, %rs44, %rs41;
	or.b32  	%r814, %r812, -16777216;
	selp.b32 	%r815, %r814, %r812, %p101;
	shr.u32 	%r816, %r795, 24;
	setp.eq.s32 	%p102, %r816, %r33;
	selp.b32 	%r817, 255, 0, %p102;
	and.b32  	%r818, %r808, 522133279;
	add.s32 	%r819, %r818, 522133279;
	sub.s32 	%r820, %r803, %r818;
	and.b32  	%r821, %r820, %r797;
	and.b32  	%r822, %r821, %r819;
	and.b32  	%r823, %r822, %r800;
	and.b32  	%r824, %r823, %r815;
	not.b32 	%r825, %r824;
	and.b32  	%r826, %r808, %r825;
	st.local.u32 	[%rd431], %r826;
	ld.local.u32 	%r827, [%rd431+4];
	and.b32  	%r828, %r827, 1077952576;
	shr.u32 	%r829, %r828, 1;
	and.b32  	%r830, %r827, -2139062144;
	shr.u32 	%r831, %r830, 2;
	xor.b32  	%r832, %r831, 1061109567;
	and.b32  	%r833, %r827, 522133279;
	add.s32 	%r834, %r833, 522133279;
	sub.s32 	%r835, %r803, %r833;
	and.b32  	%r836, %r835, %r829;
	and.b32  	%r837, %r836, %r834;
	and.b32  	%r838, %r837, %r832;
	or.b32  	%r839, %r838, %r827;
	cvt.u16.u32 	%rs45, %r827;
	and.b16  	%rs46, %rs45, 255;
	setp.eq.s16 	%p103, %rs46, %rs41;
	or.b32  	%r840, %r817, 65280;
	selp.b32 	%r841, %r840, %r817, %p103;
	shr.u16 	%rs47, %rs45, 8;
	setp.eq.s16 	%p104, %rs47, %rs41;
	or.b32  	%r842, %r841, 16711680;
	selp.b32 	%r843, %r842, %r841, %p104;
	shr.u32 	%r844, %r827, 16;
	cvt.u16.u32 	%rs48, %r844;
	and.b16  	%rs49, %rs48, 255;
	setp.eq.s16 	%p105, %rs49, %rs41;
	or.b32  	%r845, %r843, -16777216;
	selp.b32 	%r846, %r845, %r843, %p105;
	shr.u32 	%r847, %r827, 24;
	setp.eq.s32 	%p106, %r847, %r33;
	selp.b32 	%r848, 255, 0, %p106;
	and.b32  	%r849, %r839, 522133279;
	add.s32 	%r850, %r849, 522133279;
	sub.s32 	%r851, %r803, %r849;
	and.b32  	%r852, %r851, %r829;
	and.b32  	%r853, %r852, %r850;
	and.b32  	%r854, %r853, %r832;
	and.b32  	%r855, %r854, %r846;
	not.b32 	%r856, %r855;
	and.b32  	%r857, %r839, %r856;
	st.local.u32 	[%rd431+4], %r857;
	ld.local.u32 	%r858, [%rd431+8];
	and.b32  	%r859, %r858, 1077952576;
	shr.u32 	%r860, %r859, 1;
	and.b32  	%r861, %r858, -2139062144;
	shr.u32 	%r862, %r861, 2;
	xor.b32  	%r863, %r862, 1061109567;
	and.b32  	%r864, %r858, 522133279;
	add.s32 	%r865, %r864, 522133279;
	sub.s32 	%r866, %r803, %r864;
	and.b32  	%r867, %r866, %r860;
	and.b32  	%r868, %r867, %r865;
	and.b32  	%r869, %r868, %r863;
	or.b32  	%r870, %r869, %r858;
	cvt.u16.u32 	%rs50, %r858;
	and.b16  	%rs51, %rs50, 255;
	setp.eq.s16 	%p107, %rs51, %rs41;
	or.b32  	%r871, %r848, 65280;
	selp.b32 	%r872, %r871, %r848, %p107;
	shr.u16 	%rs52, %rs50, 8;
	setp.eq.s16 	%p108, %rs52, %rs41;
	or.b32  	%r873, %r872, 16711680;
	selp.b32 	%r874, %r873, %r872, %p108;
	shr.u32 	%r875, %r858, 16;
	cvt.u16.u32 	%rs53, %r875;
	and.b16  	%rs54, %rs53, 255;
	setp.eq.s16 	%p109, %rs54, %rs41;
	or.b32  	%r876, %r874, -16777216;
	selp.b32 	%r877, %r876, %r874, %p109;
	shr.u32 	%r878, %r858, 24;
	setp.eq.s32 	%p110, %r878, %r33;
	selp.b32 	%r879, 255, 0, %p110;
	and.b32  	%r880, %r870, 522133279;
	add.s32 	%r881, %r880, 522133279;
	sub.s32 	%r882, %r803, %r880;
	and.b32  	%r883, %r882, %r860;
	and.b32  	%r884, %r883, %r881;
	and.b32  	%r885, %r884, %r863;
	and.b32  	%r886, %r885, %r877;
	not.b32 	%r887, %r886;
	and.b32  	%r888, %r870, %r887;
	st.local.u32 	[%rd431+8], %r888;
	ld.local.u32 	%r889, [%rd431+12];
	and.b32  	%r890, %r889, 1077952576;
	shr.u32 	%r891, %r890, 1;
	and.b32  	%r892, %r889, -2139062144;
	shr.u32 	%r893, %r892, 2;
	xor.b32  	%r894, %r893, 1061109567;
	and.b32  	%r895, %r889, 522133279;
	add.s32 	%r896, %r895, 522133279;
	sub.s32 	%r897, %r803, %r895;
	and.b32  	%r898, %r897, %r891;
	and.b32  	%r899, %r898, %r896;
	and.b32  	%r900, %r899, %r894;
	or.b32  	%r901, %r900, %r889;
	cvt.u16.u32 	%rs55, %r889;
	and.b16  	%rs56, %rs55, 255;
	setp.eq.s16 	%p111, %rs56, %rs41;
	or.b32  	%r902, %r879, 65280;
	selp.b32 	%r903, %r902, %r879, %p111;
	shr.u16 	%rs57, %rs55, 8;
	setp.eq.s16 	%p112, %rs57, %rs41;
	or.b32  	%r904, %r903, 16711680;
	selp.b32 	%r905, %r904, %r903, %p112;
	shr.u32 	%r906, %r889, 16;
	cvt.u16.u32 	%rs58, %r906;
	and.b16  	%rs59, %rs58, 255;
	setp.eq.s16 	%p113, %rs59, %rs41;
	or.b32  	%r907, %r905, -16777216;
	selp.b32 	%r908, %r907, %r905, %p113;
	shr.u32 	%r909, %r889, 24;
	setp.eq.s32 	%p114, %r909, %r33;
	selp.b32 	%r2485, 255, 0, %p114;
	and.b32  	%r910, %r901, 522133279;
	add.s32 	%r911, %r910, 522133279;
	sub.s32 	%r912, %r803, %r910;
	and.b32  	%r913, %r912, %r891;
	and.b32  	%r914, %r913, %r911;
	and.b32  	%r915, %r914, %r894;
	and.b32  	%r916, %r915, %r908;
	not.b32 	%r917, %r916;
	and.b32  	%r918, %r901, %r917;
	st.local.u32 	[%rd431+12], %r918;
	add.s32 	%r2484, %r2484, 4;
	add.s32 	%r2483, %r2483, -4;
	setp.ne.s32 	%p115, %r2483, 0;
	@%p115 bra 	$L__BB1_113;

$L__BB1_114:
	setp.eq.s32 	%p116, %r35, 0;
	mov.u32 	%r2590, %r15;
	@%p116 bra 	$L__BB1_445;

	mul.wide.s32 	%rd432, %r2484, 4;
	add.s64 	%rd21, %rd1, %rd432;
	ld.local.u32 	%r45, [%rd21];
	and.b32  	%r919, %r45, 1077952576;
	shr.u32 	%r920, %r919, 1;
	and.b32  	%r921, %r45, -2139062144;
	shr.u32 	%r922, %r921, 2;
	xor.b32  	%r923, %r922, 1061109567;
	and.b32  	%r924, %r45, 522133279;
	add.s32 	%r925, %r924, 522133279;
	mov.u32 	%r926, 989526778;
	sub.s32 	%r927, %r926, %r924;
	and.b32  	%r928, %r927, %r920;
	and.b32  	%r929, %r928, %r925;
	and.b32  	%r930, %r929, %r923;
	or.b32  	%r931, %r930, %r45;
	cvt.u16.u32 	%rs60, %r45;
	and.b16  	%rs61, %rs60, 255;
	and.b16  	%rs62, %rs1, 255;
	setp.eq.s16 	%p117, %rs61, %rs62;
	or.b32  	%r932, %r2485, 65280;
	selp.b32 	%r933, %r932, %r2485, %p117;
	shr.u16 	%rs63, %rs60, 8;
	setp.eq.s16 	%p118, %rs63, %rs62;
	or.b32  	%r934, %r933, 16711680;
	selp.b32 	%r935, %r934, %r933, %p118;
	shr.u32 	%r936, %r45, 16;
	cvt.u16.u32 	%rs64, %r936;
	and.b16  	%rs65, %rs64, 255;
	setp.eq.s16 	%p119, %rs65, %rs62;
	or.b32  	%r937, %r935, -16777216;
	selp.b32 	%r938, %r937, %r935, %p119;
	and.b32  	%r939, %r931, 522133279;
	add.s32 	%r940, %r939, 522133279;
	sub.s32 	%r941, %r926, %r939;
	and.b32  	%r942, %r941, %r920;
	and.b32  	%r943, %r942, %r940;
	and.b32  	%r944, %r943, %r923;
	and.b32  	%r945, %r944, %r938;
	not.b32 	%r946, %r945;
	and.b32  	%r947, %r931, %r946;
	st.local.u32 	[%rd21], %r947;
	setp.eq.s32 	%p120, %r35, 1;
	mov.u32 	%r2590, %r15;
	@%p120 bra 	$L__BB1_445;

	shr.u32 	%r948, %r45, 24;
	setp.eq.s32 	%p121, %r948, %r33;
	selp.b32 	%r949, 255, 0, %p121;
	ld.local.u32 	%r950, [%rd21+4];
	and.b32  	%r951, %r950, 1077952576;
	shr.u32 	%r952, %r951, 1;
	and.b32  	%r953, %r950, -2139062144;
	shr.u32 	%r954, %r953, 2;
	xor.b32  	%r955, %r954, 1061109567;
	and.b32  	%r956, %r950, 522133279;
	add.s32 	%r957, %r956, 522133279;
	sub.s32 	%r959, %r926, %r956;
	and.b32  	%r960, %r959, %r952;
	and.b32  	%r961, %r960, %r957;
	and.b32  	%r962, %r961, %r955;
	or.b32  	%r963, %r962, %r950;
	cvt.u16.u32 	%rs66, %r950;
	and.b16  	%rs67, %rs66, 255;
	setp.eq.s16 	%p122, %rs67, %rs62;
	or.b32  	%r964, %r949, 65280;
	selp.b32 	%r965, %r964, %r949, %p122;
	shr.u16 	%rs69, %rs66, 8;
	setp.eq.s16 	%p123, %rs69, %rs62;
	or.b32  	%r966, %r965, 16711680;
	selp.b32 	%r967, %r966, %r965, %p123;
	shr.u32 	%r968, %r950, 16;
	cvt.u16.u32 	%rs70, %r968;
	and.b16  	%rs71, %rs70, 255;
	setp.eq.s16 	%p124, %rs71, %rs62;
	or.b32  	%r969, %r967, -16777216;
	selp.b32 	%r970, %r969, %r967, %p124;
	shr.u32 	%r971, %r950, 24;
	setp.eq.s32 	%p1, %r971, %r33;
	and.b32  	%r972, %r963, 522133279;
	add.s32 	%r973, %r972, 522133279;
	sub.s32 	%r974, %r926, %r972;
	and.b32  	%r975, %r974, %r952;
	and.b32  	%r976, %r975, %r973;
	and.b32  	%r977, %r976, %r955;
	and.b32  	%r978, %r977, %r970;
	not.b32 	%r979, %r978;
	and.b32  	%r980, %r963, %r979;
	st.local.u32 	[%rd21+4], %r980;
	setp.eq.s32 	%p125, %r35, 2;
	mov.u32 	%r2590, %r15;
	@%p125 bra 	$L__BB1_445;

	selp.b32 	%r981, 255, 0, %p1;
	ld.local.u32 	%r982, [%rd21+8];
	and.b32  	%r983, %r982, 1077952576;
	shr.u32 	%r984, %r983, 1;
	and.b32  	%r985, %r982, -2139062144;
	shr.u32 	%r986, %r985, 2;
	xor.b32  	%r987, %r986, 1061109567;
	and.b32  	%r988, %r982, 522133279;
	add.s32 	%r989, %r988, 522133279;
	mov.u32 	%r990, 989526778;
	sub.s32 	%r991, %r990, %r988;
	and.b32  	%r992, %r991, %r984;
	and.b32  	%r993, %r992, %r989;
	and.b32  	%r994, %r993, %r987;
	or.b32  	%r995, %r994, %r982;
	cvt.u16.u32 	%rs72, %r982;
	and.b16  	%rs73, %rs72, 255;
	setp.eq.s16 	%p126, %rs73, %rs62;
	or.b32  	%r996, %r981, 65280;
	selp.b32 	%r997, %r996, %r981, %p126;
	shr.u16 	%rs75, %rs72, 8;
	setp.eq.s16 	%p127, %rs75, %rs62;
	or.b32  	%r998, %r997, 16711680;
	selp.b32 	%r999, %r998, %r997, %p127;
	shr.u32 	%r1000, %r982, 16;
	cvt.u16.u32 	%rs76, %r1000;
	and.b16  	%rs77, %rs76, 255;
	setp.eq.s16 	%p128, %rs77, %rs62;
	or.b32  	%r1001, %r999, -16777216;
	selp.b32 	%r1002, %r1001, %r999, %p128;
	and.b32  	%r1003, %r995, 522133279;
	add.s32 	%r1004, %r1003, 522133279;
	sub.s32 	%r1005, %r990, %r1003;
	and.b32  	%r1006, %r1005, %r984;
	and.b32  	%r1007, %r1006, %r1004;
	and.b32  	%r1008, %r1007, %r987;
	and.b32  	%r1009, %r1008, %r1002;
	not.b32 	%r1010, %r1009;
	and.b32  	%r1011, %r995, %r1010;
	st.local.u32 	[%rd21+8], %r1011;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_44:
	setp.gt.s16 	%p38, %rs23, 81;
	@%p38 bra 	$L__BB1_75;

	setp.gt.s16 	%p45, %rs23, 74;
	@%p45 bra 	$L__BB1_56;
	bra.uni 	$L__BB1_46;

$L__BB1_56:
	setp.eq.s16 	%p46, %rs23, 75;
	@%p46 bra 	$L__BB1_221;

	setp.eq.s16 	%p47, %rs23, 76;
	@%p47 bra 	$L__BB1_217;

	setp.eq.s16 	%p48, %rs23, 79;
	mov.u32 	%r2590, %r15;
	@%p48 bra 	$L__BB1_59;
	bra.uni 	$L__BB1_445;

$L__BB1_59:
	and.b32  	%r157, %r16, 255;
	setp.ge.s32 	%p252, %r157, %r15;
	mov.u32 	%r2590, %r15;
	@%p252 bra 	$L__BB1_445;

	and.b32  	%r158, %r17, 255;
	add.s32 	%r159, %r157, %r158;
	setp.gt.s32 	%p253, %r159, %r15;
	mov.u32 	%r2590, %r15;
	@%p253 bra 	$L__BB1_445;

	sub.s32 	%r2590, %r15, %r158;
	setp.ge.s32 	%p254, %r157, %r2590;
	@%p254 bra 	$L__BB1_68;

	sub.s32 	%r1090, %r15, %r17;
	sub.s32 	%r1091, %r1090, %r16;
	and.b32  	%r161, %r1091, 3;
	setp.eq.s32 	%p255, %r161, 0;
	mov.u32 	%r2522, %r157;
	@%p255 bra 	$L__BB1_66;

	cvt.u64.u32 	%rd480, %r159;
	add.s64 	%rd481, %rd1, %rd480;
	ld.local.u8 	%rs168, [%rd481];
	st.local.u8 	[%rd17], %rs168;
	add.s32 	%r2522, %r157, 1;
	setp.eq.s32 	%p256, %r161, 1;
	@%p256 bra 	$L__BB1_66;

	add.s32 	%r1092, %r2522, %r158;
	cvt.u64.u32 	%rd482, %r1092;
	add.s64 	%rd483, %rd1, %rd482;
	ld.local.u8 	%rs169, [%rd483];
	st.local.u8 	[%rd17+1], %rs169;
	add.s32 	%r2522, %r157, 2;
	setp.eq.s32 	%p257, %r161, 2;
	@%p257 bra 	$L__BB1_66;

	add.s32 	%r1093, %r2522, %r158;
	cvt.u64.u32 	%rd484, %r1093;
	add.s64 	%rd485, %rd1, %rd484;
	ld.local.u8 	%rs170, [%rd485];
	st.local.u8 	[%rd17+2], %rs170;
	add.s32 	%r2522, %r157, 3;

$L__BB1_66:
	not.b32 	%r1094, %r158;
	add.s32 	%r1095, %r15, %r1094;
	sub.s32 	%r1096, %r1095, %r157;
	setp.lt.u32 	%p258, %r1096, 3;
	@%p258 bra 	$L__BB1_68;

$L__BB1_67:
	add.s32 	%r1097, %r2522, %r158;
	cvt.s64.s32 	%rd486, %r1097;
	add.s64 	%rd487, %rd1, %rd486;
	ld.local.u8 	%rs171, [%rd487];
	cvt.s64.s32 	%rd488, %r2522;
	add.s64 	%rd489, %rd1, %rd488;
	st.local.u8 	[%rd489], %rs171;
	add.s32 	%r1098, %r1097, 1;
	cvt.s64.s32 	%rd490, %r1098;
	add.s64 	%rd491, %rd1, %rd490;
	ld.local.u8 	%rs172, [%rd491];
	st.local.u8 	[%rd489+1], %rs172;
	add.s32 	%r1099, %r1097, 2;
	cvt.s64.s32 	%rd492, %r1099;
	add.s64 	%rd493, %rd1, %rd492;
	ld.local.u8 	%rs173, [%rd493];
	st.local.u8 	[%rd489+2], %rs173;
	add.s32 	%r1100, %r1097, 3;
	cvt.s64.s32 	%rd494, %r1100;
	add.s64 	%rd495, %rd1, %rd494;
	ld.local.u8 	%rs174, [%rd495];
	st.local.u8 	[%rd489+3], %rs174;
	add.s32 	%r2522, %r2522, 4;
	setp.lt.s32 	%p259, %r2522, %r2590;
	@%p259 bra 	$L__BB1_67;

$L__BB1_68:
	setp.eq.s32 	%p260, %r158, 0;
	@%p260 bra 	$L__BB1_445;

	add.s32 	%r1101, %r15, 1;
	sub.s32 	%r1102, %r1101, %r158;
	max.s32 	%r1103, %r15, %r1102;
	add.s32 	%r1104, %r1103, %r17;
	sub.s32 	%r1105, %r1104, %r15;
	add.s32 	%r1106, %r1103, %r158;
	add.s32 	%r168, %r1106, -1;
	and.b32  	%r169, %r1105, 3;
	setp.eq.s32 	%p261, %r169, 0;
	mov.u32 	%r2524, %r2590;
	@%p261 bra 	$L__BB1_73;

	cvt.s64.s32 	%rd496, %r2590;
	add.s64 	%rd497, %rd1, %rd496;
	mov.u16 	%rs175, 0;
	st.local.u8 	[%rd497], %rs175;
	add.s32 	%r2524, %r2590, 1;
	setp.eq.s32 	%p262, %r169, 1;
	@%p262 bra 	$L__BB1_73;

	cvt.s64.s32 	%rd498, %r2524;
	add.s64 	%rd40, %rd1, %rd498;
	st.local.u8 	[%rd40], %rs175;
	add.s32 	%r2524, %r2590, 2;
	setp.eq.s32 	%p263, %r169, 2;
	@%p263 bra 	$L__BB1_73;

	mov.u16 	%rs177, 0;
	st.local.u8 	[%rd40+1], %rs177;
	add.s32 	%r2524, %r2590, 3;

$L__BB1_73:
	sub.s32 	%r1107, %r168, %r15;
	setp.lt.u32 	%p264, %r1107, 3;
	@%p264 bra 	$L__BB1_445;

$L__BB1_74:
	cvt.s64.s32 	%rd499, %r2524;
	add.s64 	%rd500, %rd1, %rd499;
	mov.u16 	%rs178, 0;
	st.local.u8 	[%rd500], %rs178;
	st.local.u8 	[%rd500+1], %rs178;
	st.local.u8 	[%rd500+2], %rs178;
	st.local.u8 	[%rd500+3], %rs178;
	add.s32 	%r2524, %r2524, 4;
	setp.lt.s32 	%p265, %r2524, %r15;
	@%p265 bra 	$L__BB1_74;
	bra.uni 	$L__BB1_445;

$L__BB1_137:
	setp.gt.s16 	%p18, %rs23, 113;
	@%p18 bra 	$L__BB1_148;
	bra.uni 	$L__BB1_138;

$L__BB1_148:
	setp.eq.s16 	%p19, %rs23, 114;
	@%p19 bra 	$L__BB1_404;

	setp.eq.s16 	%p20, %rs23, 115;
	@%p20 bra 	$L__BB1_288;

	setp.eq.s16 	%p21, %rs23, 116;
	mov.u32 	%r2590, %r15;
	@%p21 bra 	$L__BB1_151;
	bra.uni 	$L__BB1_445;

$L__BB1_151:
	setp.lt.s32 	%p450, %r15, 1;
	mov.u32 	%r2590, %r15;
	@%p450 bra 	$L__BB1_445;

	add.s32 	%r1631, %r15, -1;
	shr.u32 	%r1632, %r1631, 2;
	add.s32 	%r321, %r1632, 1;
	and.b32  	%r322, %r321, 3;
	setp.lt.u32 	%p451, %r1631, 12;
	mov.u32 	%r2577, 0;
	@%p451 bra 	$L__BB1_155;

	sub.s32 	%r2576, %r321, %r322;
	mov.u32 	%r2577, 0;

$L__BB1_154:
	mul.wide.s32 	%rd660, %r2577, 4;
	add.s64 	%rd661, %rd1, %rd660;
	ld.local.u32 	%r1634, [%rd661];
	and.b32  	%r1635, %r1634, 1077952576;
	shr.u32 	%r1636, %r1635, 1;
	and.b32  	%r1637, %r1634, -2139062144;
	shr.u32 	%r1638, %r1637, 2;
	xor.b32  	%r1639, %r1638, 1061109567;
	and.b32  	%r1640, %r1634, 522133279;
	add.s32 	%r1641, %r1640, 522133279;
	mov.u32 	%r1642, 989526778;
	sub.s32 	%r1643, %r1642, %r1640;
	and.b32  	%r1644, %r1643, %r1636;
	and.b32  	%r1645, %r1644, %r1641;
	and.b32  	%r1646, %r1645, %r1639;
	xor.b32  	%r1647, %r1646, %r1634;
	st.local.u32 	[%rd661], %r1647;
	ld.local.u32 	%r1648, [%rd661+4];
	and.b32  	%r1649, %r1648, 1077952576;
	shr.u32 	%r1650, %r1649, 1;
	and.b32  	%r1651, %r1648, -2139062144;
	shr.u32 	%r1652, %r1651, 2;
	xor.b32  	%r1653, %r1652, 1061109567;
	and.b32  	%r1654, %r1648, 522133279;
	add.s32 	%r1655, %r1654, 522133279;
	sub.s32 	%r1656, %r1642, %r1654;
	and.b32  	%r1657, %r1656, %r1650;
	and.b32  	%r1658, %r1657, %r1655;
	and.b32  	%r1659, %r1658, %r1653;
	xor.b32  	%r1660, %r1659, %r1648;
	st.local.u32 	[%rd661+4], %r1660;
	ld.local.u32 	%r1661, [%rd661+8];
	and.b32  	%r1662, %r1661, 1077952576;
	shr.u32 	%r1663, %r1662, 1;
	and.b32  	%r1664, %r1661, -2139062144;
	shr.u32 	%r1665, %r1664, 2;
	xor.b32  	%r1666, %r1665, 1061109567;
	and.b32  	%r1667, %r1661, 522133279;
	add.s32 	%r1668, %r1667, 522133279;
	sub.s32 	%r1669, %r1642, %r1667;
	and.b32  	%r1670, %r1669, %r1663;
	and.b32  	%r1671, %r1670, %r1668;
	and.b32  	%r1672, %r1671, %r1666;
	xor.b32  	%r1673, %r1672, %r1661;
	st.local.u32 	[%rd661+8], %r1673;
	ld.local.u32 	%r1674, [%rd661+12];
	and.b32  	%r1675, %r1674, 1077952576;
	shr.u32 	%r1676, %r1675, 1;
	and.b32  	%r1677, %r1674, -2139062144;
	shr.u32 	%r1678, %r1677, 2;
	xor.b32  	%r1679, %r1678, 1061109567;
	and.b32  	%r1680, %r1674, 522133279;
	add.s32 	%r1681, %r1680, 522133279;
	sub.s32 	%r1682, %r1642, %r1680;
	and.b32  	%r1683, %r1682, %r1676;
	and.b32  	%r1684, %r1683, %r1681;
	and.b32  	%r1685, %r1684, %r1679;
	xor.b32  	%r1686, %r1685, %r1674;
	st.local.u32 	[%rd661+12], %r1686;
	add.s32 	%r2577, %r2577, 4;
	add.s32 	%r2576, %r2576, -4;
	setp.ne.s32 	%p452, %r2576, 0;
	@%p452 bra 	$L__BB1_154;

$L__BB1_155:
	setp.eq.s32 	%p453, %r322, 0;
	mov.u32 	%r2590, %r15;
	@%p453 bra 	$L__BB1_445;

	mul.wide.s32 	%rd662, %r2577, 4;
	add.s64 	%rd57, %rd1, %rd662;
	ld.local.u32 	%r1687, [%rd57];
	and.b32  	%r1688, %r1687, 1077952576;
	shr.u32 	%r1689, %r1688, 1;
	and.b32  	%r1690, %r1687, -2139062144;
	shr.u32 	%r1691, %r1690, 2;
	xor.b32  	%r1692, %r1691, 1061109567;
	and.b32  	%r1693, %r1687, 522133279;
	add.s32 	%r1694, %r1693, 522133279;
	mov.u32 	%r1695, 989526778;
	sub.s32 	%r1696, %r1695, %r1693;
	and.b32  	%r1697, %r1696, %r1689;
	and.b32  	%r1698, %r1697, %r1694;
	and.b32  	%r1699, %r1698, %r1692;
	xor.b32  	%r1700, %r1699, %r1687;
	st.local.u32 	[%rd57], %r1700;
	setp.eq.s32 	%p454, %r322, 1;
	mov.u32 	%r2590, %r15;
	@%p454 bra 	$L__BB1_445;

	ld.local.u32 	%r1701, [%rd57+4];
	and.b32  	%r1702, %r1701, 1077952576;
	shr.u32 	%r1703, %r1702, 1;
	and.b32  	%r1704, %r1701, -2139062144;
	shr.u32 	%r1705, %r1704, 2;
	xor.b32  	%r1706, %r1705, 1061109567;
	and.b32  	%r1707, %r1701, 522133279;
	add.s32 	%r1708, %r1707, 522133279;
	sub.s32 	%r1710, %r1695, %r1707;
	and.b32  	%r1711, %r1710, %r1703;
	and.b32  	%r1712, %r1711, %r1708;
	and.b32  	%r1713, %r1712, %r1706;
	xor.b32  	%r1714, %r1713, %r1701;
	st.local.u32 	[%rd57+4], %r1714;
	setp.eq.s32 	%p455, %r322, 2;
	mov.u32 	%r2590, %r15;
	@%p455 bra 	$L__BB1_445;

	ld.local.u32 	%r1715, [%rd57+8];
	and.b32  	%r1716, %r1715, 1077952576;
	shr.u32 	%r1717, %r1716, 1;
	and.b32  	%r1718, %r1715, -2139062144;
	shr.u32 	%r1719, %r1718, 2;
	xor.b32  	%r1720, %r1719, 1061109567;
	and.b32  	%r1721, %r1715, 522133279;
	add.s32 	%r1722, %r1721, 522133279;
	mov.u32 	%r1723, 989526778;
	sub.s32 	%r1724, %r1723, %r1721;
	and.b32  	%r1725, %r1724, %r1717;
	and.b32  	%r1726, %r1725, %r1722;
	and.b32  	%r1727, %r1726, %r1720;
	xor.b32  	%r1728, %r1727, %r1715;
	st.local.u32 	[%rd57+8], %r1728;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_27:
	setp.gt.s16 	%p52, %rs23, 50;
	@%p52 bra 	$L__BB1_32;
	bra.uni 	$L__BB1_28;

$L__BB1_32:
	setp.eq.s16 	%p53, %rs23, 51;
	@%p53 bra 	$L__BB1_412;

	setp.eq.s16 	%p54, %rs23, 64;
	@%p54 bra 	$L__BB1_260;

	setp.eq.s16 	%p55, %rs23, 67;
	mov.u32 	%r2590, %r15;
	@%p55 bra 	$L__BB1_35;
	bra.uni 	$L__BB1_445;

$L__BB1_35:
	setp.lt.s32 	%p456, %r15, 1;
	@%p456 bra 	$L__BB1_43;

	add.s32 	%r1730, %r15, -1;
	shr.u32 	%r1731, %r1730, 2;
	add.s32 	%r329, %r1731, 1;
	and.b32  	%r330, %r329, 3;
	setp.lt.u32 	%p457, %r1730, 12;
	mov.u32 	%r2580, 0;
	@%p457 bra 	$L__BB1_39;

	sub.s32 	%r2579, %r329, %r330;
	mov.u32 	%r2580, 0;

$L__BB1_38:
	mul.wide.s32 	%rd663, %r2580, 4;
	add.s64 	%rd664, %rd1, %rd663;
	ld.local.u32 	%r1733, [%rd664];
	and.b32  	%r1734, %r1733, 1077952576;
	shr.u32 	%r1735, %r1734, 1;
	and.b32  	%r1736, %r1733, -2139062144;
	shr.u32 	%r1737, %r1736, 2;
	xor.b32  	%r1738, %r1737, 1061109567;
	and.b32  	%r1739, %r1733, 522133279;
	add.s32 	%r1740, %r1739, 522133279;
	mov.u32 	%r1741, 989526778;
	sub.s32 	%r1742, %r1741, %r1739;
	and.b32  	%r1743, %r1742, %r1735;
	and.b32  	%r1744, %r1743, %r1740;
	and.b32  	%r1745, %r1744, %r1738;
	not.b32 	%r1746, %r1745;
	and.b32  	%r1747, %r1733, %r1746;
	st.local.u32 	[%rd664], %r1747;
	ld.local.u32 	%r1748, [%rd664+4];
	and.b32  	%r1749, %r1748, 1077952576;
	shr.u32 	%r1750, %r1749, 1;
	and.b32  	%r1751, %r1748, -2139062144;
	shr.u32 	%r1752, %r1751, 2;
	xor.b32  	%r1753, %r1752, 1061109567;
	and.b32  	%r1754, %r1748, 522133279;
	add.s32 	%r1755, %r1754, 522133279;
	sub.s32 	%r1756, %r1741, %r1754;
	and.b32  	%r1757, %r1756, %r1750;
	and.b32  	%r1758, %r1757, %r1755;
	and.b32  	%r1759, %r1758, %r1753;
	not.b32 	%r1760, %r1759;
	and.b32  	%r1761, %r1748, %r1760;
	st.local.u32 	[%rd664+4], %r1761;
	ld.local.u32 	%r1762, [%rd664+8];
	and.b32  	%r1763, %r1762, 1077952576;
	shr.u32 	%r1764, %r1763, 1;
	and.b32  	%r1765, %r1762, -2139062144;
	shr.u32 	%r1766, %r1765, 2;
	xor.b32  	%r1767, %r1766, 1061109567;
	and.b32  	%r1768, %r1762, 522133279;
	add.s32 	%r1769, %r1768, 522133279;
	sub.s32 	%r1770, %r1741, %r1768;
	and.b32  	%r1771, %r1770, %r1764;
	and.b32  	%r1772, %r1771, %r1769;
	and.b32  	%r1773, %r1772, %r1767;
	not.b32 	%r1774, %r1773;
	and.b32  	%r1775, %r1762, %r1774;
	st.local.u32 	[%rd664+8], %r1775;
	ld.local.u32 	%r1776, [%rd664+12];
	and.b32  	%r1777, %r1776, 1077952576;
	shr.u32 	%r1778, %r1777, 1;
	and.b32  	%r1779, %r1776, -2139062144;
	shr.u32 	%r1780, %r1779, 2;
	xor.b32  	%r1781, %r1780, 1061109567;
	and.b32  	%r1782, %r1776, 522133279;
	add.s32 	%r1783, %r1782, 522133279;
	sub.s32 	%r1784, %r1741, %r1782;
	and.b32  	%r1785, %r1784, %r1778;
	and.b32  	%r1786, %r1785, %r1783;
	and.b32  	%r1787, %r1786, %r1781;
	not.b32 	%r1788, %r1787;
	and.b32  	%r1789, %r1776, %r1788;
	st.local.u32 	[%rd664+12], %r1789;
	add.s32 	%r2580, %r2580, 4;
	add.s32 	%r2579, %r2579, -4;
	setp.ne.s32 	%p458, %r2579, 0;
	@%p458 bra 	$L__BB1_38;

$L__BB1_39:
	setp.eq.s32 	%p459, %r330, 0;
	@%p459 bra 	$L__BB1_43;

	mul.wide.s32 	%rd665, %r2580, 4;
	add.s64 	%rd58, %rd1, %rd665;
	ld.local.u32 	%r1790, [%rd58];
	and.b32  	%r1791, %r1790, 1077952576;
	shr.u32 	%r1792, %r1791, 1;
	and.b32  	%r1793, %r1790, -2139062144;
	shr.u32 	%r1794, %r1793, 2;
	xor.b32  	%r1795, %r1794, 1061109567;
	and.b32  	%r1796, %r1790, 522133279;
	add.s32 	%r1797, %r1796, 522133279;
	mov.u32 	%r1798, 989526778;
	sub.s32 	%r1799, %r1798, %r1796;
	and.b32  	%r1800, %r1799, %r1792;
	and.b32  	%r1801, %r1800, %r1797;
	and.b32  	%r1802, %r1801, %r1795;
	not.b32 	%r1803, %r1802;
	and.b32  	%r1804, %r1790, %r1803;
	st.local.u32 	[%rd58], %r1804;
	setp.eq.s32 	%p460, %r330, 1;
	@%p460 bra 	$L__BB1_43;

	ld.local.u32 	%r1805, [%rd58+4];
	and.b32  	%r1806, %r1805, 1077952576;
	shr.u32 	%r1807, %r1806, 1;
	and.b32  	%r1808, %r1805, -2139062144;
	shr.u32 	%r1809, %r1808, 2;
	xor.b32  	%r1810, %r1809, 1061109567;
	and.b32  	%r1811, %r1805, 522133279;
	add.s32 	%r1812, %r1811, 522133279;
	sub.s32 	%r1814, %r1798, %r1811;
	and.b32  	%r1815, %r1814, %r1807;
	and.b32  	%r1816, %r1815, %r1812;
	and.b32  	%r1817, %r1816, %r1810;
	not.b32 	%r1818, %r1817;
	and.b32  	%r1819, %r1805, %r1818;
	st.local.u32 	[%rd58+4], %r1819;
	setp.eq.s32 	%p461, %r330, 2;
	@%p461 bra 	$L__BB1_43;

	ld.local.u32 	%r1820, [%rd58+8];
	and.b32  	%r1821, %r1820, 1077952576;
	shr.u32 	%r1822, %r1821, 1;
	and.b32  	%r1823, %r1820, -2139062144;
	shr.u32 	%r1824, %r1823, 2;
	xor.b32  	%r1825, %r1824, 1061109567;
	and.b32  	%r1826, %r1820, 522133279;
	add.s32 	%r1827, %r1826, 522133279;
	mov.u32 	%r1828, 989526778;
	sub.s32 	%r1829, %r1828, %r1826;
	and.b32  	%r1830, %r1829, %r1822;
	and.b32  	%r1831, %r1830, %r1827;
	and.b32  	%r1832, %r1831, %r1825;
	not.b32 	%r1833, %r1832;
	and.b32  	%r1834, %r1820, %r1833;
	st.local.u32 	[%rd58+8], %r1834;

$L__BB1_43:
	ld.local.u32 	%r1835, [%rd1];
	and.b32  	%r1836, %r1835, 64;
	shr.u32 	%r1837, %r1836, 1;
	and.b32  	%r1838, %r1835, 128;
	shr.u32 	%r1839, %r1838, 2;
	xor.b32  	%r1840, %r1839, 32;
	and.b32  	%r1841, %r1835, 522133279;
	add.s32 	%r1842, %r1841, 31;
	mov.u32 	%r1843, 58;
	sub.s32 	%r1844, %r1843, %r1841;
	and.b32  	%r1845, %r1844, %r1837;
	and.b32  	%r1846, %r1845, %r1842;
	and.b32  	%r1847, %r1846, %r1840;
	or.b32  	%r1848, %r1847, %r1835;
	st.local.u32 	[%rd1], %r1848;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_118:
	setp.gt.s16 	%p25, %rs23, 106;
	@%p25 bra 	$L__BB1_131;
	bra.uni 	$L__BB1_119;

$L__BB1_131:
	setp.eq.s16 	%p26, %rs23, 107;
	@%p26 bra 	$L__BB1_223;

	setp.eq.s16 	%p27, %rs23, 108;
	@%p27 bra 	$L__BB1_437;

	setp.eq.s16 	%p28, %rs23, 111;
	mov.u32 	%r2590, %r15;
	@%p28 bra 	$L__BB1_134;
	bra.uni 	$L__BB1_445;

$L__BB1_134:
	and.b32  	%r1086, %r16, 255;
	setp.ge.s32 	%p243, %r1086, %r15;
	mov.u32 	%r2590, %r15;
	@%p243 bra 	$L__BB1_445;

	st.local.u8 	[%rd17], %rs2;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_75:
	setp.gt.s16 	%p39, %rs23, 88;
	@%p39 bra 	$L__BB1_80;
	bra.uni 	$L__BB1_76;

$L__BB1_80:
	setp.eq.s16 	%p40, %rs23, 89;
	@%p40 bra 	$L__BB1_188;

	setp.eq.s16 	%p41, %rs23, 90;
	@%p41 bra 	$L__BB1_225;

	setp.eq.s16 	%p42, %rs23, 91;
	mov.u32 	%r2590, %r15;
	@%p42 bra 	$L__BB1_83;
	bra.uni 	$L__BB1_445;

$L__BB1_83:
	setp.lt.s32 	%p295, %r15, 1;
	mov.u32 	%r2590, %r15;
	@%p295 bra 	$L__BB1_445;

	add.s32 	%r2590, %r15, -1;
	setp.eq.s32 	%p296, %r15, 1;
	@%p296 bra 	$L__BB1_92;

	add.s32 	%r1127, %r15, -2;
	and.b32  	%r210, %r2590, 3;
	setp.lt.u32 	%p297, %r1127, 3;
	mov.u32 	%r2537, 0;
	@%p297 bra 	$L__BB1_88;

	sub.s32 	%r2536, %r2590, %r210;
	mov.u32 	%r2537, 0;

$L__BB1_87:
	cvt.s64.s32 	%rd514, %r2537;
	add.s64 	%rd515, %rd1, %rd514;
	add.s32 	%r2537, %r2537, 4;
	ld.local.u8 	%rs206, [%rd515+3];
	ld.local.u8 	%rs207, [%rd515+2];
	ld.local.u8 	%rs208, [%rd515+1];
	ld.local.u8 	%rs209, [%rd515+4];
	st.local.v4.u8 	[%rd515], {%rs208, %rs207, %rs206, %rs209};
	add.s32 	%r2536, %r2536, -4;
	setp.ne.s32 	%p298, %r2536, 0;
	@%p298 bra 	$L__BB1_87;

$L__BB1_88:
	setp.eq.s32 	%p299, %r210, 0;
	@%p299 bra 	$L__BB1_92;

	cvt.s64.s32 	%rd516, %r2537;
	add.s64 	%rd44, %rd1, %rd516;
	ld.local.u8 	%rs210, [%rd44+1];
	st.local.u8 	[%rd44], %rs210;
	setp.eq.s32 	%p300, %r210, 1;
	@%p300 bra 	$L__BB1_92;

	ld.local.u8 	%rs211, [%rd44+2];
	st.local.u8 	[%rd44+1], %rs211;
	setp.eq.s32 	%p301, %r210, 2;
	@%p301 bra 	$L__BB1_92;

	ld.local.u8 	%rs212, [%rd44+3];
	st.local.u8 	[%rd44+2], %rs212;

$L__BB1_92:
	mov.u16 	%rs213, 0;
	st.local.u8 	[%rd19+-1], %rs213;
	bra.uni 	$L__BB1_445;

$L__BB1_177:
	setp.eq.s16 	%p12, %rs23, 122;
	@%p12 bra 	$L__BB1_247;

	setp.eq.s16 	%p13, %rs23, 123;
	@%p13 bra 	$L__BB1_345;

	setp.eq.s16 	%p14, %rs23, 125;
	mov.u32 	%r2590, %r15;
	@%p14 bra 	$L__BB1_180;
	bra.uni 	$L__BB1_445;

$L__BB1_180:
	add.s32 	%r217, %r15, -1;
	setp.lt.s32 	%p302, %r15, 2;
	mov.u32 	%r2590, %r15;
	@%p302 bra 	$L__BB1_445;

	add.s32 	%r1130, %r15, -2;
	and.b32  	%r218, %r217, 3;
	setp.lt.u32 	%p303, %r1130, 3;
	mov.u32 	%r2540, 0;
	@%p303 bra 	$L__BB1_184;

	sub.s32 	%r2539, %r217, %r218;
	ld.local.u8 	%rs396, [%rd19+-1];
	mov.u32 	%r2540, 0;

$L__BB1_183:
	cvt.s64.s32 	%rd517, %r2540;
	add.s64 	%rd518, %rd1, %rd517;
	ld.local.u8 	%rs214, [%rd518];
	st.local.u8 	[%rd518], %rs396;
	st.local.u8 	[%rd19+-1], %rs214;
	ld.local.u8 	%rs215, [%rd518+1];
	st.local.u8 	[%rd518+1], %rs214;
	st.local.u8 	[%rd19+-1], %rs215;
	ld.local.u8 	%rs216, [%rd518+2];
	st.local.u8 	[%rd518+2], %rs215;
	st.local.u8 	[%rd19+-1], %rs216;
	ld.local.u8 	%rs396, [%rd518+3];
	st.local.u8 	[%rd518+3], %rs216;
	st.local.u8 	[%rd19+-1], %rs396;
	add.s32 	%r2540, %r2540, 4;
	add.s32 	%r2539, %r2539, -4;
	setp.ne.s32 	%p304, %r2539, 0;
	@%p304 bra 	$L__BB1_183;

$L__BB1_184:
	setp.eq.s32 	%p305, %r218, 0;
	mov.u32 	%r2590, %r15;
	@%p305 bra 	$L__BB1_445;

	cvt.s64.s32 	%rd519, %r2540;
	add.s64 	%rd45, %rd1, %rd519;
	ld.local.u8 	%rs16, [%rd45];
	ld.local.u8 	%rs217, [%rd19+-1];
	st.local.u8 	[%rd45], %rs217;
	st.local.u8 	[%rd19+-1], %rs16;
	setp.eq.s32 	%p306, %r218, 1;
	mov.u32 	%r2590, %r15;
	@%p306 bra 	$L__BB1_445;

	ld.local.u8 	%rs17, [%rd45+1];
	st.local.u8 	[%rd45+1], %rs16;
	st.local.u8 	[%rd19+-1], %rs17;
	setp.eq.s32 	%p307, %r218, 2;
	mov.u32 	%r2590, %r15;
	@%p307 bra 	$L__BB1_445;

	ld.local.u8 	%rs218, [%rd45+2];
	st.local.u8 	[%rd45+2], %rs17;
	st.local.u8 	[%rd19+-1], %rs218;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_13:
	setp.eq.s16 	%p62, %rs23, 36;
	@%p62 bra 	$L__BB1_352;

	setp.eq.s16 	%p63, %rs23, 39;
	mov.u32 	%r2590, %r15;
	@%p63 bra 	$L__BB1_15;
	bra.uni 	$L__BB1_445;

$L__BB1_15:
	and.b32  	%r140, %r16, 255;
	setp.le.s32 	%p237, %r15, %r140;
	mov.u32 	%r2590, %r15;
	@%p237 bra 	$L__BB1_445;

	sub.s32 	%r1083, %r15, %r16;
	and.b32  	%r141, %r1083, 3;
	setp.eq.s32 	%p238, %r141, 0;
	mov.u32 	%r2518, %r140;
	@%p238 bra 	$L__BB1_20;

	mov.u16 	%rs157, 0;
	st.local.u8 	[%rd17], %rs157;
	add.s32 	%r2518, %r140, 1;
	setp.eq.s32 	%p239, %r141, 1;
	@%p239 bra 	$L__BB1_20;

	st.local.u8 	[%rd17+1], %rs157;
	add.s32 	%r2518, %r140, 2;
	setp.eq.s32 	%p240, %r141, 2;
	@%p240 bra 	$L__BB1_20;

	mov.u16 	%rs159, 0;
	st.local.u8 	[%rd17+2], %rs159;
	add.s32 	%r2518, %r140, 3;

$L__BB1_20:
	not.b32 	%r1084, %r140;
	add.s32 	%r1085, %r15, %r1084;
	setp.lt.u32 	%p241, %r1085, 3;
	mov.u32 	%r2590, %r140;
	@%p241 bra 	$L__BB1_445;

$L__BB1_21:
	cvt.s64.s32 	%rd476, %r2518;
	add.s64 	%rd477, %rd1, %rd476;
	mov.u16 	%rs160, 0;
	st.local.u8 	[%rd477], %rs160;
	st.local.u8 	[%rd477+1], %rs160;
	st.local.u8 	[%rd477+2], %rs160;
	st.local.u8 	[%rd477+3], %rs160;
	add.s32 	%r2518, %r2518, 4;
	setp.lt.s32 	%p242, %r2518, %r15;
	mov.u32 	%r2590, %r140;
	@%p242 bra 	$L__BB1_21;
	bra.uni 	$L__BB1_445;

$L__BB1_96:
	setp.eq.s16 	%p35, %rs23, 93;
	@%p35 bra 	$L__BB1_335;

	setp.eq.s16 	%p36, %rs23, 94;
	mov.u32 	%r2590, %r15;
	@%p36 bra 	$L__BB1_98;
	bra.uni 	$L__BB1_445;

$L__BB1_98:
	add.s32 	%r233, %r15, 1;
	setp.gt.s32 	%p314, %r15, 254;
	mov.u32 	%r2590, %r15;
	@%p314 bra 	$L__BB1_445;

	setp.lt.s32 	%p315, %r15, 1;
	@%p315 bra 	$L__BB1_106;

	not.b32 	%r1137, %r15;
	max.s32 	%r234, %r1137, -2;
	add.s32 	%r1138, %r15, %r234;
	add.s32 	%r1139, %r1138, 2;
	and.b32  	%r235, %r1139, 3;
	setp.eq.s32 	%p316, %r235, 0;
	mov.u32 	%r2543, %r15;
	@%p316 bra 	$L__BB1_104;

	add.s32 	%r2543, %r15, -1;
	ld.local.u8 	%rs233, [%rd19+-1];
	st.local.u8 	[%rd19], %rs233;
	setp.eq.s32 	%p317, %r235, 1;
	@%p317 bra 	$L__BB1_104;

	add.s32 	%r2543, %r15, -2;
	ld.local.u8 	%rs234, [%rd19+-2];
	st.local.u8 	[%rd19+-1], %rs234;
	setp.eq.s32 	%p318, %r235, 2;
	@%p318 bra 	$L__BB1_104;

	add.s32 	%r2543, %r15, -3;
	ld.local.u8 	%rs235, [%rd19+-3];
	st.local.u8 	[%rd19+-2], %rs235;

$L__BB1_104:
	add.s32 	%r1140, %r233, %r234;
	setp.lt.u32 	%p319, %r1140, 3;
	@%p319 bra 	$L__BB1_106;

$L__BB1_105:
	cvt.s64.s32 	%rd522, %r2543;
	add.s64 	%rd523, %rd1, %rd522;
	ld.local.u8 	%rs236, [%rd523+-1];
	st.local.u8 	[%rd523], %rs236;
	ld.local.u8 	%rs237, [%rd523+-2];
	st.local.u8 	[%rd523+-1], %rs237;
	ld.local.u8 	%rs238, [%rd523+-3];
	st.local.u8 	[%rd523+-2], %rs238;
	add.s32 	%r241, %r2543, -4;
	ld.local.u8 	%rs239, [%rd523+-4];
	st.local.u8 	[%rd523+-3], %rs239;
	setp.gt.s32 	%p320, %r2543, 4;
	mov.u32 	%r2543, %r241;
	@%p320 bra 	$L__BB1_105;

$L__BB1_106:
	st.local.u8 	[%rd1], %rs1;
	mov.u32 	%r2590, %r233;
	bra.uni 	$L__BB1_445;

$L__BB1_46:
	setp.eq.s16 	%p49, %rs23, 68;
	@%p49 bra 	$L__BB1_326;

	setp.eq.s16 	%p50, %rs23, 69;
	mov.u32 	%r2590, %r15;
	@%p50 bra 	$L__BB1_48;
	bra.uni 	$L__BB1_445;

$L__BB1_48:
	add.s32 	%r556, %r15, -1;
	setp.gt.u32 	%p64, %r556, 254;
	mov.u32 	%r2590, %r15;
	@%p64 bra 	$L__BB1_445;

	max.s32 	%r559, %r15, 4;
	add.s32 	%r560, %r559, -1;
	shr.u32 	%r561, %r560, 2;
	add.s32 	%r20, %r561, 1;
	and.b32  	%r21, %r20, 3;
	setp.lt.u32 	%p65, %r560, 12;
	mov.u32 	%r2480, 255;
	mov.u32 	%r2479, 0;
	@%p65 bra 	$L__BB1_52;

	sub.s32 	%r2478, %r20, %r21;
	mov.u32 	%r2480, 255;
	mov.u32 	%r2479, 0;

$L__BB1_51:
	mul.wide.s32 	%rd427, %r2479, 4;
	add.s64 	%rd428, %rd1, %rd427;
	ld.local.u32 	%r564, [%rd428];
	and.b32  	%r565, %r564, 1077952576;
	shr.u32 	%r566, %r565, 1;
	and.b32  	%r567, %r564, -2139062144;
	shr.u32 	%r568, %r567, 2;
	xor.b32  	%r569, %r568, 1061109567;
	and.b32  	%r570, %r564, 522133279;
	add.s32 	%r571, %r570, 522133279;
	mov.u32 	%r572, 989526778;
	sub.s32 	%r573, %r572, %r570;
	and.b32  	%r574, %r573, %r566;
	and.b32  	%r575, %r574, %r571;
	and.b32  	%r576, %r575, %r569;
	or.b32  	%r577, %r576, %r564;
	cvt.u16.u32 	%rs25, %r564;
	and.b16  	%rs26, %rs25, 255;
	setp.eq.s16 	%p66, %rs26, 32;
	or.b32  	%r578, %r2480, 65280;
	selp.b32 	%r579, %r578, %r2480, %p66;
	and.b32  	%r580, %r564, 65280;
	setp.eq.s32 	%p67, %r580, 8192;
	or.b32  	%r581, %r579, 16711680;
	selp.b32 	%r582, %r581, %r579, %p67;
	and.b32  	%r583, %r564, 16711680;
	setp.eq.s32 	%p68, %r583, 2097152;
	or.b32  	%r584, %r582, -16777216;
	selp.b32 	%r585, %r584, %r582, %p68;
	and.b32  	%r586, %r564, -16777216;
	setp.eq.s32 	%p69, %r586, 536870912;
	selp.b32 	%r587, 255, 0, %p69;
	and.b32  	%r588, %r577, 522133279;
	add.s32 	%r589, %r588, 522133279;
	sub.s32 	%r590, %r572, %r588;
	and.b32  	%r591, %r590, %r566;
	and.b32  	%r592, %r591, %r589;
	and.b32  	%r593, %r592, %r569;
	and.b32  	%r594, %r593, %r585;
	not.b32 	%r595, %r594;
	and.b32  	%r596, %r577, %r595;
	st.local.u32 	[%rd428], %r596;
	ld.local.u32 	%r597, [%rd428+4];
	and.b32  	%r598, %r597, 1077952576;
	shr.u32 	%r599, %r598, 1;
	and.b32  	%r600, %r597, -2139062144;
	shr.u32 	%r601, %r600, 2;
	xor.b32  	%r602, %r601, 1061109567;
	and.b32  	%r603, %r597, 522133279;
	add.s32 	%r604, %r603, 522133279;
	sub.s32 	%r605, %r572, %r603;
	and.b32  	%r606, %r605, %r599;
	and.b32  	%r607, %r606, %r604;
	and.b32  	%r608, %r607, %r602;
	or.b32  	%r609, %r608, %r597;
	cvt.u16.u32 	%rs27, %r597;
	and.b16  	%rs28, %rs27, 255;
	setp.eq.s16 	%p70, %rs28, 32;
	or.b32  	%r610, %r587, 65280;
	selp.b32 	%r611, %r610, %r587, %p70;
	and.b32  	%r612, %r597, 65280;
	setp.eq.s32 	%p71, %r612, 8192;
	or.b32  	%r613, %r611, 16711680;
	selp.b32 	%r614, %r613, %r611, %p71;
	and.b32  	%r615, %r597, 16711680;
	setp.eq.s32 	%p72, %r615, 2097152;
	or.b32  	%r616, %r614, -16777216;
	selp.b32 	%r617, %r616, %r614, %p72;
	and.b32  	%r618, %r597, -16777216;
	setp.eq.s32 	%p73, %r618, 536870912;
	selp.b32 	%r619, 255, 0, %p73;
	and.b32  	%r620, %r609, 522133279;
	add.s32 	%r621, %r620, 522133279;
	sub.s32 	%r622, %r572, %r620;
	and.b32  	%r623, %r622, %r599;
	and.b32  	%r624, %r623, %r621;
	and.b32  	%r625, %r624, %r602;
	and.b32  	%r626, %r625, %r617;
	not.b32 	%r627, %r626;
	and.b32  	%r628, %r609, %r627;
	st.local.u32 	[%rd428+4], %r628;
	ld.local.u32 	%r629, [%rd428+8];
	and.b32  	%r630, %r629, 1077952576;
	shr.u32 	%r631, %r630, 1;
	and.b32  	%r632, %r629, -2139062144;
	shr.u32 	%r633, %r632, 2;
	xor.b32  	%r634, %r633, 1061109567;
	and.b32  	%r635, %r629, 522133279;
	add.s32 	%r636, %r635, 522133279;
	sub.s32 	%r637, %r572, %r635;
	and.b32  	%r638, %r637, %r631;
	and.b32  	%r639, %r638, %r636;
	and.b32  	%r640, %r639, %r634;
	or.b32  	%r641, %r640, %r629;
	cvt.u16.u32 	%rs29, %r629;
	and.b16  	%rs30, %rs29, 255;
	setp.eq.s16 	%p74, %rs30, 32;
	or.b32  	%r642, %r619, 65280;
	selp.b32 	%r643, %r642, %r619, %p74;
	and.b32  	%r644, %r629, 65280;
	setp.eq.s32 	%p75, %r644, 8192;
	or.b32  	%r645, %r643, 16711680;
	selp.b32 	%r646, %r645, %r643, %p75;
	and.b32  	%r647, %r629, 16711680;
	setp.eq.s32 	%p76, %r647, 2097152;
	or.b32  	%r648, %r646, -16777216;
	selp.b32 	%r649, %r648, %r646, %p76;
	and.b32  	%r650, %r629, -16777216;
	setp.eq.s32 	%p77, %r650, 536870912;
	selp.b32 	%r651, 255, 0, %p77;
	and.b32  	%r652, %r641, 522133279;
	add.s32 	%r653, %r652, 522133279;
	sub.s32 	%r654, %r572, %r652;
	and.b32  	%r655, %r654, %r631;
	and.b32  	%r656, %r655, %r653;
	and.b32  	%r657, %r656, %r634;
	and.b32  	%r658, %r657, %r649;
	not.b32 	%r659, %r658;
	and.b32  	%r660, %r641, %r659;
	st.local.u32 	[%rd428+8], %r660;
	ld.local.u32 	%r661, [%rd428+12];
	and.b32  	%r662, %r661, 1077952576;
	shr.u32 	%r663, %r662, 1;
	and.b32  	%r664, %r661, -2139062144;
	shr.u32 	%r665, %r664, 2;
	xor.b32  	%r666, %r665, 1061109567;
	and.b32  	%r667, %r661, 522133279;
	add.s32 	%r668, %r667, 522133279;
	sub.s32 	%r669, %r572, %r667;
	and.b32  	%r670, %r669, %r663;
	and.b32  	%r671, %r670, %r668;
	and.b32  	%r672, %r671, %r666;
	or.b32  	%r673, %r672, %r661;
	cvt.u16.u32 	%rs31, %r661;
	and.b16  	%rs32, %rs31, 255;
	setp.eq.s16 	%p78, %rs32, 32;
	or.b32  	%r674, %r651, 65280;
	selp.b32 	%r675, %r674, %r651, %p78;
	and.b32  	%r676, %r661, 65280;
	setp.eq.s32 	%p79, %r676, 8192;
	or.b32  	%r677, %r675, 16711680;
	selp.b32 	%r678, %r677, %r675, %p79;
	and.b32  	%r679, %r661, 16711680;
	setp.eq.s32 	%p80, %r679, 2097152;
	or.b32  	%r680, %r678, -16777216;
	selp.b32 	%r681, %r680, %r678, %p80;
	and.b32  	%r682, %r661, -16777216;
	setp.eq.s32 	%p81, %r682, 536870912;
	selp.b32 	%r2480, 255, 0, %p81;
	and.b32  	%r683, %r673, 522133279;
	add.s32 	%r684, %r683, 522133279;
	sub.s32 	%r685, %r572, %r683;
	and.b32  	%r686, %r685, %r663;
	and.b32  	%r687, %r686, %r684;
	and.b32  	%r688, %r687, %r666;
	and.b32  	%r689, %r688, %r681;
	not.b32 	%r690, %r689;
	and.b32  	%r691, %r673, %r690;
	st.local.u32 	[%rd428+12], %r691;
	add.s32 	%r2479, %r2479, 4;
	add.s32 	%r2478, %r2478, -4;
	setp.ne.s32 	%p82, %r2478, 0;
	@%p82 bra 	$L__BB1_51;

$L__BB1_52:
	setp.eq.s32 	%p83, %r21, 0;
	mov.u32 	%r2590, %r15;
	@%p83 bra 	$L__BB1_445;

	mul.wide.s32 	%rd429, %r2479, 4;
	add.s64 	%rd20, %rd1, %rd429;
	ld.local.u32 	%r31, [%rd20];
	and.b32  	%r692, %r31, 1077952576;
	shr.u32 	%r693, %r692, 1;
	and.b32  	%r694, %r31, -2139062144;
	shr.u32 	%r695, %r694, 2;
	xor.b32  	%r696, %r695, 1061109567;
	and.b32  	%r697, %r31, 522133279;
	add.s32 	%r698, %r697, 522133279;
	mov.u32 	%r699, 989526778;
	sub.s32 	%r700, %r699, %r697;
	and.b32  	%r701, %r700, %r693;
	and.b32  	%r702, %r701, %r698;
	and.b32  	%r703, %r702, %r696;
	or.b32  	%r704, %r703, %r31;
	cvt.u16.u32 	%rs33, %r31;
	and.b16  	%rs34, %rs33, 255;
	setp.eq.s16 	%p84, %rs34, 32;
	or.b32  	%r705, %r2480, 65280;
	selp.b32 	%r706, %r705, %r2480, %p84;
	and.b32  	%r707, %r31, 65280;
	setp.eq.s32 	%p85, %r707, 8192;
	or.b32  	%r708, %r706, 16711680;
	selp.b32 	%r709, %r708, %r706, %p85;
	and.b32  	%r710, %r31, 16711680;
	setp.eq.s32 	%p86, %r710, 2097152;
	or.b32  	%r711, %r709, -16777216;
	selp.b32 	%r712, %r711, %r709, %p86;
	and.b32  	%r713, %r704, 522133279;
	add.s32 	%r714, %r713, 522133279;
	sub.s32 	%r715, %r699, %r713;
	and.b32  	%r716, %r715, %r693;
	and.b32  	%r717, %r716, %r714;
	and.b32  	%r718, %r717, %r696;
	and.b32  	%r719, %r718, %r712;
	not.b32 	%r720, %r719;
	and.b32  	%r721, %r704, %r720;
	st.local.u32 	[%rd20], %r721;
	setp.eq.s32 	%p87, %r21, 1;
	mov.u32 	%r2590, %r15;
	@%p87 bra 	$L__BB1_445;

	and.b32  	%r722, %r31, -16777216;
	setp.eq.s32 	%p88, %r722, 536870912;
	selp.b32 	%r723, 255, 0, %p88;
	ld.local.u32 	%r32, [%rd20+4];
	and.b32  	%r724, %r32, 1077952576;
	shr.u32 	%r725, %r724, 1;
	and.b32  	%r726, %r32, -2139062144;
	shr.u32 	%r727, %r726, 2;
	xor.b32  	%r728, %r727, 1061109567;
	and.b32  	%r729, %r32, 522133279;
	add.s32 	%r730, %r729, 522133279;
	sub.s32 	%r732, %r699, %r729;
	and.b32  	%r733, %r732, %r725;
	and.b32  	%r734, %r733, %r730;
	and.b32  	%r735, %r734, %r728;
	or.b32  	%r736, %r735, %r32;
	cvt.u16.u32 	%rs35, %r32;
	and.b16  	%rs36, %rs35, 255;
	setp.eq.s16 	%p89, %rs36, 32;
	or.b32  	%r737, %r723, 65280;
	selp.b32 	%r738, %r737, %r723, %p89;
	and.b32  	%r739, %r32, 65280;
	setp.eq.s32 	%p90, %r739, 8192;
	or.b32  	%r740, %r738, 16711680;
	selp.b32 	%r741, %r740, %r738, %p90;
	and.b32  	%r742, %r32, 16711680;
	setp.eq.s32 	%p91, %r742, 2097152;
	or.b32  	%r743, %r741, -16777216;
	selp.b32 	%r744, %r743, %r741, %p91;
	and.b32  	%r745, %r736, 522133279;
	add.s32 	%r746, %r745, 522133279;
	sub.s32 	%r747, %r699, %r745;
	and.b32  	%r748, %r747, %r725;
	and.b32  	%r749, %r748, %r746;
	and.b32  	%r750, %r749, %r728;
	and.b32  	%r751, %r750, %r744;
	not.b32 	%r752, %r751;
	and.b32  	%r753, %r736, %r752;
	st.local.u32 	[%rd20+4], %r753;
	setp.eq.s32 	%p92, %r21, 2;
	mov.u32 	%r2590, %r15;
	@%p92 bra 	$L__BB1_445;

	and.b32  	%r754, %r32, -16777216;
	setp.eq.s32 	%p93, %r754, 536870912;
	selp.b32 	%r755, 255, 0, %p93;
	ld.local.u32 	%r756, [%rd20+8];
	and.b32  	%r757, %r756, 1077952576;
	shr.u32 	%r758, %r757, 1;
	and.b32  	%r759, %r756, -2139062144;
	shr.u32 	%r760, %r759, 2;
	xor.b32  	%r761, %r760, 1061109567;
	and.b32  	%r762, %r756, 522133279;
	add.s32 	%r763, %r762, 522133279;
	mov.u32 	%r764, 989526778;
	sub.s32 	%r765, %r764, %r762;
	and.b32  	%r766, %r765, %r758;
	and.b32  	%r767, %r766, %r763;
	and.b32  	%r768, %r767, %r761;
	or.b32  	%r769, %r768, %r756;
	cvt.u16.u32 	%rs37, %r756;
	and.b16  	%rs38, %rs37, 255;
	setp.eq.s16 	%p94, %rs38, 32;
	or.b32  	%r770, %r755, 65280;
	selp.b32 	%r771, %r770, %r755, %p94;
	and.b32  	%r772, %r756, 65280;
	setp.eq.s32 	%p95, %r772, 8192;
	or.b32  	%r773, %r771, 16711680;
	selp.b32 	%r774, %r773, %r771, %p95;
	and.b32  	%r775, %r756, 16711680;
	setp.eq.s32 	%p96, %r775, 2097152;
	or.b32  	%r776, %r774, -16777216;
	selp.b32 	%r777, %r776, %r774, %p96;
	and.b32  	%r778, %r769, 522133279;
	add.s32 	%r779, %r778, 522133279;
	sub.s32 	%r780, %r764, %r778;
	and.b32  	%r781, %r780, %r758;
	and.b32  	%r782, %r781, %r779;
	and.b32  	%r783, %r782, %r761;
	and.b32  	%r784, %r783, %r777;
	not.b32 	%r785, %r784;
	and.b32  	%r786, %r769, %r785;
	st.local.u32 	[%rd20+8], %r786;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_138:
	setp.eq.s16 	%p22, %rs23, 112;
	@%p22 bra 	$L__BB1_377;

	setp.eq.s16 	%p23, %rs23, 113;
	mov.u32 	%r2590, %r15;
	@%p23 bra 	$L__BB1_140;
	bra.uni 	$L__BB1_445;

$L__BB1_140:
	setp.gt.s32 	%p170, %r15, 127;
	mov.u32 	%r2590, %r15;
	@%p170 bra 	$L__BB1_445;

	shl.b32 	%r2590, %r15, 1;
	setp.lt.s32 	%p171, %r15, 1;
	@%p171 bra 	$L__BB1_445;

	not.b32 	%r1040, %r15;
	max.s32 	%r70, %r1040, -2;
	add.s32 	%r1041, %r15, %r70;
	add.s32 	%r1042, %r1041, 2;
	and.b32  	%r71, %r1042, 3;
	setp.eq.s32 	%p172, %r71, 0;
	mov.u32 	%r2492, %r15;
	@%p172 bra 	$L__BB1_146;

	add.s32 	%r2492, %r15, -1;
	shl.b32 	%r1043, %r2492, 1;
	ld.local.u8 	%rs111, [%rd19+-1];
	add.s64 	%rd444, %rd426, %rd426;
	add.s64 	%rd28, %rd1, %rd444;
	st.local.u8 	[%rd28+-2], %rs111;
	ld.local.u8 	%rs112, [%rd19+-1];
	or.b32  	%r1044, %r1043, 1;
	cvt.s64.s32 	%rd445, %r1044;
	add.s64 	%rd29, %rd1, %rd445;
	st.local.u8 	[%rd29], %rs112;
	setp.eq.s32 	%p173, %r71, 1;
	@%p173 bra 	$L__BB1_146;

	add.s32 	%r2492, %r15, -2;
	ld.local.u8 	%rs113, [%rd19+-2];
	st.local.u8 	[%rd28+-4], %rs113;
	ld.local.u8 	%rs114, [%rd19+-2];
	st.local.u8 	[%rd29+-2], %rs114;
	setp.eq.s32 	%p174, %r71, 2;
	@%p174 bra 	$L__BB1_146;

	add.s32 	%r2492, %r15, -3;
	ld.local.u8 	%rs115, [%rd19+-3];
	st.local.u8 	[%rd28+-6], %rs115;
	ld.local.u8 	%rs116, [%rd19+-3];
	st.local.u8 	[%rd29+-4], %rs116;

$L__BB1_146:
	add.s32 	%r1046, %r1041, 1;
	setp.lt.u32 	%p175, %r1046, 3;
	@%p175 bra 	$L__BB1_445;

$L__BB1_147:
	shl.b32 	%r1047, %r2492, 1;
	add.s32 	%r1048, %r1047, -2;
	cvt.s64.s32 	%rd446, %r2492;
	add.s64 	%rd447, %rd1, %rd446;
	ld.local.u8 	%rs117, [%rd447+-1];
	add.s64 	%rd448, %rd446, %rd446;
	add.s64 	%rd449, %rd1, %rd448;
	st.local.u8 	[%rd449+-2], %rs117;
	ld.local.u8 	%rs118, [%rd447+-1];
	or.b32  	%r1049, %r1048, 1;
	cvt.s64.s32 	%rd450, %r1049;
	add.s64 	%rd451, %rd1, %rd450;
	st.local.u8 	[%rd451], %rs118;
	ld.local.u8 	%rs119, [%rd447+-2];
	st.local.u8 	[%rd449+-4], %rs119;
	ld.local.u8 	%rs120, [%rd447+-2];
	st.local.u8 	[%rd451+-2], %rs120;
	ld.local.u8 	%rs121, [%rd447+-3];
	st.local.u8 	[%rd449+-6], %rs121;
	ld.local.u8 	%rs122, [%rd447+-3];
	st.local.u8 	[%rd451+-4], %rs122;
	add.s32 	%r77, %r2492, -4;
	ld.local.u8 	%rs123, [%rd447+-4];
	st.local.u8 	[%rd449+-8], %rs123;
	ld.local.u8 	%rs124, [%rd447+-4];
	st.local.u8 	[%rd451+-6], %rs124;
	setp.gt.s32 	%p176, %r2492, 4;
	mov.u32 	%r2492, %r77;
	@%p176 bra 	$L__BB1_147;
	bra.uni 	$L__BB1_445;

$L__BB1_28:
	setp.eq.s16 	%p56, %rs23, 45;
	@%p56 bra 	$L__BB1_211;

	setp.eq.s16 	%p57, %rs23, 46;
	mov.u32 	%r2590, %r15;
	@%p57 bra 	$L__BB1_30;
	bra.uni 	$L__BB1_445;

$L__BB1_30:
	and.b32  	%r1032, %r16, 255;
	add.s32 	%r1033, %r1032, 1;
	setp.ge.s32 	%p160, %r1033, %r15;
	mov.u32 	%r2590, %r15;
	@%p160 bra 	$L__BB1_445;

	ld.local.u8 	%rs94, [%rd17+1];
	st.local.u8 	[%rd17], %rs94;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_119:
	setp.eq.s16 	%p29, %rs23, 102;
	@%p29 bra 	$L__BB1_354;

	setp.eq.s16 	%p30, %rs23, 105;
	mov.u32 	%r2590, %r15;
	@%p30 bra 	$L__BB1_121;
	bra.uni 	$L__BB1_445;

$L__BB1_121:
	and.b32  	%r148, %r16, 255;
	setp.lt.s32 	%p244, %r15, %r148;
	mov.u32 	%r2590, %r15;
	@%p244 bra 	$L__BB1_445;

	setp.gt.s32 	%p245, %r15, 254;
	mov.u32 	%r2590, %r15;
	@%p245 bra 	$L__BB1_445;

	setp.le.s32 	%p246, %r15, %r148;
	@%p246 bra 	$L__BB1_130;

	sub.s32 	%r1087, %r15, %r16;
	and.b32  	%r149, %r1087, 3;
	setp.eq.s32 	%p247, %r149, 0;
	mov.u32 	%r2520, %r15;
	@%p247 bra 	$L__BB1_128;

	add.s32 	%r2520, %r15, -1;
	ld.local.u8 	%rs161, [%rd19+-1];
	st.local.u8 	[%rd19], %rs161;
	setp.eq.s32 	%p248, %r149, 1;
	@%p248 bra 	$L__BB1_128;

	add.s32 	%r2520, %r15, -2;
	ld.local.u8 	%rs162, [%rd19+-2];
	st.local.u8 	[%rd19+-1], %rs162;
	setp.eq.s32 	%p249, %r149, 2;
	@%p249 bra 	$L__BB1_128;

	add.s32 	%r2520, %r15, -3;
	ld.local.u8 	%rs163, [%rd19+-3];
	st.local.u8 	[%rd19+-2], %rs163;

$L__BB1_128:
	not.b32 	%r1088, %r148;
	add.s32 	%r1089, %r15, %r1088;
	setp.lt.u32 	%p250, %r1089, 3;
	@%p250 bra 	$L__BB1_130;

$L__BB1_129:
	cvt.s64.s32 	%rd478, %r2520;
	add.s64 	%rd479, %rd1, %rd478;
	ld.local.u8 	%rs164, [%rd479+-1];
	st.local.u8 	[%rd479], %rs164;
	ld.local.u8 	%rs165, [%rd479+-2];
	st.local.u8 	[%rd479+-1], %rs165;
	ld.local.u8 	%rs166, [%rd479+-3];
	st.local.u8 	[%rd479+-2], %rs166;
	ld.local.u8 	%rs167, [%rd479+-4];
	st.local.u8 	[%rd479+-3], %rs167;
	add.s32 	%r2520, %r2520, -4;
	setp.gt.s32 	%p251, %r2520, %r148;
	@%p251 bra 	$L__BB1_129;

$L__BB1_130:
	st.local.u8 	[%rd17], %rs2;
	add.s32 	%r2590, %r15, 1;
	bra.uni 	$L__BB1_445;

$L__BB1_76:
	setp.eq.s16 	%p43, %rs23, 82;
	@%p43 bra 	$L__BB1_215;

	setp.eq.s16 	%p44, %rs23, 84;
	mov.u32 	%r2590, %r15;
	@%p44 bra 	$L__BB1_78;
	bra.uni 	$L__BB1_445;

$L__BB1_78:
	and.b32  	%r1609, %r16, 255;
	setp.ge.s32 	%p449, %r1609, %r15;
	mov.u32 	%r2590, %r15;
	@%p449 bra 	$L__BB1_445;

	shl.b32 	%r1610, %r16, 3;
	and.b32  	%r1611, %r1610, 24;
	mov.u32 	%r1612, 32;
	shl.b32 	%r1613, %r1612, %r1611;
	cvt.u64.u32 	%rd657, %r16;
	and.b64  	%rd658, %rd657, 252;
	add.s64 	%rd659, %rd1, %rd658;
	ld.local.u32 	%r1615, [%rd659];
	and.b32  	%r1616, %r1615, 1077952576;
	shr.u32 	%r1617, %r1616, 1;
	and.b32  	%r1618, %r1615, -2139062144;
	shr.u32 	%r1619, %r1618, 2;
	xor.b32  	%r1620, %r1619, 1061109567;
	and.b32  	%r1621, %r1615, 522133279;
	add.s32 	%r1622, %r1621, 522133279;
	mov.u32 	%r1623, 989526778;
	sub.s32 	%r1624, %r1623, %r1621;
	and.b32  	%r1625, %r1617, %r1613;
	and.b32  	%r1626, %r1625, %r1624;
	and.b32  	%r1627, %r1626, %r1622;
	and.b32  	%r1628, %r1627, %r1620;
	xor.b32  	%r1629, %r1628, %r1615;
	st.local.u32 	[%rd659], %r1629;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_420:
	setp.lt.s32 	%p462, %r15, 1;
	mov.u32 	%r2590, %r15;
	@%p462 bra 	$L__BB1_445;

	add.s32 	%r1850, %r15, -1;
	shr.u32 	%r1851, %r1850, 2;
	add.s32 	%r337, %r1851, 1;
	and.b32  	%r338, %r337, 3;
	setp.lt.u32 	%p463, %r1850, 12;
	mov.u32 	%r2583, 0;
	@%p463 bra 	$L__BB1_424;

	sub.s32 	%r2582, %r337, %r338;
	mov.u32 	%r2583, 0;

$L__BB1_423:
	mul.wide.s32 	%rd666, %r2583, 4;
	add.s64 	%rd667, %rd1, %rd666;
	ld.local.u32 	%r1853, [%rd667];
	and.b32  	%r1854, %r1853, 1077952576;
	shr.u32 	%r1855, %r1854, 1;
	and.b32  	%r1856, %r1853, -2139062144;
	shr.u32 	%r1857, %r1856, 2;
	xor.b32  	%r1858, %r1857, 1061109567;
	and.b32  	%r1859, %r1853, 522133279;
	add.s32 	%r1860, %r1859, 522133279;
	mov.u32 	%r1861, 989526778;
	sub.s32 	%r1862, %r1861, %r1859;
	and.b32  	%r1863, %r1862, %r1855;
	and.b32  	%r1864, %r1863, %r1860;
	and.b32  	%r1865, %r1864, %r1858;
	not.b32 	%r1866, %r1865;
	and.b32  	%r1867, %r1853, %r1866;
	st.local.u32 	[%rd667], %r1867;
	ld.local.u32 	%r1868, [%rd667+4];
	and.b32  	%r1869, %r1868, 1077952576;
	shr.u32 	%r1870, %r1869, 1;
	and.b32  	%r1871, %r1868, -2139062144;
	shr.u32 	%r1872, %r1871, 2;
	xor.b32  	%r1873, %r1872, 1061109567;
	and.b32  	%r1874, %r1868, 522133279;
	add.s32 	%r1875, %r1874, 522133279;
	sub.s32 	%r1876, %r1861, %r1874;
	and.b32  	%r1877, %r1876, %r1870;
	and.b32  	%r1878, %r1877, %r1875;
	and.b32  	%r1879, %r1878, %r1873;
	not.b32 	%r1880, %r1879;
	and.b32  	%r1881, %r1868, %r1880;
	st.local.u32 	[%rd667+4], %r1881;
	ld.local.u32 	%r1882, [%rd667+8];
	and.b32  	%r1883, %r1882, 1077952576;
	shr.u32 	%r1884, %r1883, 1;
	and.b32  	%r1885, %r1882, -2139062144;
	shr.u32 	%r1886, %r1885, 2;
	xor.b32  	%r1887, %r1886, 1061109567;
	and.b32  	%r1888, %r1882, 522133279;
	add.s32 	%r1889, %r1888, 522133279;
	sub.s32 	%r1890, %r1861, %r1888;
	and.b32  	%r1891, %r1890, %r1884;
	and.b32  	%r1892, %r1891, %r1889;
	and.b32  	%r1893, %r1892, %r1887;
	not.b32 	%r1894, %r1893;
	and.b32  	%r1895, %r1882, %r1894;
	st.local.u32 	[%rd667+8], %r1895;
	ld.local.u32 	%r1896, [%rd667+12];
	and.b32  	%r1897, %r1896, 1077952576;
	shr.u32 	%r1898, %r1897, 1;
	and.b32  	%r1899, %r1896, -2139062144;
	shr.u32 	%r1900, %r1899, 2;
	xor.b32  	%r1901, %r1900, 1061109567;
	and.b32  	%r1902, %r1896, 522133279;
	add.s32 	%r1903, %r1902, 522133279;
	sub.s32 	%r1904, %r1861, %r1902;
	and.b32  	%r1905, %r1904, %r1898;
	and.b32  	%r1906, %r1905, %r1903;
	and.b32  	%r1907, %r1906, %r1901;
	not.b32 	%r1908, %r1907;
	and.b32  	%r1909, %r1896, %r1908;
	st.local.u32 	[%rd667+12], %r1909;
	add.s32 	%r2583, %r2583, 4;
	add.s32 	%r2582, %r2582, -4;
	setp.ne.s32 	%p464, %r2582, 0;
	@%p464 bra 	$L__BB1_423;

$L__BB1_424:
	setp.eq.s32 	%p465, %r338, 0;
	mov.u32 	%r2590, %r15;
	@%p465 bra 	$L__BB1_445;

	mul.wide.s32 	%rd668, %r2583, 4;
	add.s64 	%rd59, %rd1, %rd668;
	ld.local.u32 	%r1910, [%rd59];
	and.b32  	%r1911, %r1910, 1077952576;
	shr.u32 	%r1912, %r1911, 1;
	and.b32  	%r1913, %r1910, -2139062144;
	shr.u32 	%r1914, %r1913, 2;
	xor.b32  	%r1915, %r1914, 1061109567;
	and.b32  	%r1916, %r1910, 522133279;
	add.s32 	%r1917, %r1916, 522133279;
	mov.u32 	%r1918, 989526778;
	sub.s32 	%r1919, %r1918, %r1916;
	and.b32  	%r1920, %r1919, %r1912;
	and.b32  	%r1921, %r1920, %r1917;
	and.b32  	%r1922, %r1921, %r1915;
	not.b32 	%r1923, %r1922;
	and.b32  	%r1924, %r1910, %r1923;
	st.local.u32 	[%rd59], %r1924;
	setp.eq.s32 	%p466, %r338, 1;
	mov.u32 	%r2590, %r15;
	@%p466 bra 	$L__BB1_445;

	ld.local.u32 	%r1925, [%rd59+4];
	and.b32  	%r1926, %r1925, 1077952576;
	shr.u32 	%r1927, %r1926, 1;
	and.b32  	%r1928, %r1925, -2139062144;
	shr.u32 	%r1929, %r1928, 2;
	xor.b32  	%r1930, %r1929, 1061109567;
	and.b32  	%r1931, %r1925, 522133279;
	add.s32 	%r1932, %r1931, 522133279;
	sub.s32 	%r1934, %r1918, %r1931;
	and.b32  	%r1935, %r1934, %r1927;
	and.b32  	%r1936, %r1935, %r1932;
	and.b32  	%r1937, %r1936, %r1930;
	not.b32 	%r1938, %r1937;
	and.b32  	%r1939, %r1925, %r1938;
	st.local.u32 	[%rd59+4], %r1939;
	setp.eq.s32 	%p467, %r338, 2;
	mov.u32 	%r2590, %r15;
	@%p467 bra 	$L__BB1_445;

	ld.local.u32 	%r1940, [%rd59+8];
	and.b32  	%r1941, %r1940, 1077952576;
	shr.u32 	%r1942, %r1941, 1;
	and.b32  	%r1943, %r1940, -2139062144;
	shr.u32 	%r1944, %r1943, 2;
	xor.b32  	%r1945, %r1944, 1061109567;
	and.b32  	%r1946, %r1940, 522133279;
	add.s32 	%r1947, %r1946, 522133279;
	mov.u32 	%r1948, 989526778;
	sub.s32 	%r1949, %r1948, %r1946;
	and.b32  	%r1950, %r1949, %r1942;
	and.b32  	%r1951, %r1950, %r1947;
	and.b32  	%r1952, %r1951, %r1945;
	not.b32 	%r1953, %r1952;
	and.b32  	%r1954, %r1940, %r1953;
	st.local.u32 	[%rd59+8], %r1954;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_309:
	and.b32  	%r176, %r16, 255;
	setp.ge.s32 	%p266, %r176, %r15;
	mov.u32 	%r2590, %r15;
	@%p266 bra 	$L__BB1_445;

	add.s32 	%r1108, %r176, %r19;
	setp.gt.s32 	%p267, %r1108, %r15;
	mov.u32 	%r2590, %r15;
	@%p267 bra 	$L__BB1_445;

	setp.eq.s32 	%p268, %r19, 0;
	@%p268 bra 	$L__BB1_319;

	add.s32 	%r1110, %r19, -1;
	and.b32  	%r177, %r17, 3;
	setp.lt.u32 	%p269, %r1110, 3;
	mov.u32 	%r2528, 0;
	@%p269 bra 	$L__BB1_315;

	sub.s32 	%r2527, %r19, %r177;
	mov.u32 	%r2528, 0;

$L__BB1_314:
	add.s32 	%r1112, %r2528, %r176;
	cvt.s64.s32 	%rd501, %r1112;
	add.s64 	%rd502, %rd1, %rd501;
	ld.local.u8 	%rs179, [%rd502];
	cvt.s64.s32 	%rd503, %r2528;
	add.s64 	%rd504, %rd1, %rd503;
	st.local.u8 	[%rd504], %rs179;
	ld.local.u8 	%rs180, [%rd502+1];
	st.local.u8 	[%rd504+1], %rs180;
	ld.local.u8 	%rs181, [%rd502+2];
	st.local.u8 	[%rd504+2], %rs181;
	ld.local.u8 	%rs182, [%rd502+3];
	st.local.u8 	[%rd504+3], %rs182;
	add.s32 	%r2528, %r2528, 4;
	add.s32 	%r2527, %r2527, -4;
	setp.ne.s32 	%p270, %r2527, 0;
	@%p270 bra 	$L__BB1_314;

$L__BB1_315:
	setp.eq.s32 	%p271, %r177, 0;
	@%p271 bra 	$L__BB1_319;

	add.s32 	%r1113, %r2528, %r176;
	cvt.s64.s32 	%rd505, %r1113;
	add.s64 	%rd41, %rd1, %rd505;
	ld.local.u8 	%rs183, [%rd41];
	cvt.s64.s32 	%rd506, %r2528;
	add.s64 	%rd42, %rd1, %rd506;
	st.local.u8 	[%rd42], %rs183;
	setp.eq.s32 	%p272, %r177, 1;
	@%p272 bra 	$L__BB1_319;

	ld.local.u8 	%rs184, [%rd41+1];
	st.local.u8 	[%rd42+1], %rs184;
	setp.eq.s32 	%p273, %r177, 2;
	@%p273 bra 	$L__BB1_319;

	ld.local.u8 	%rs185, [%rd41+2];
	st.local.u8 	[%rd42+2], %rs185;

$L__BB1_319:
	setp.le.s32 	%p274, %r15, %r19;
	mov.u32 	%r2590, %r19;
	@%p274 bra 	$L__BB1_445;

	sub.s32 	%r1114, %r15, %r17;
	and.b32  	%r184, %r1114, 3;
	setp.eq.s32 	%p275, %r184, 0;
	mov.u32 	%r2529, %r19;
	@%p275 bra 	$L__BB1_324;

	mov.u16 	%rs186, 0;
	st.local.u8 	[%rd18], %rs186;
	add.s32 	%r2529, %r19, 1;
	setp.eq.s32 	%p276, %r184, 1;
	@%p276 bra 	$L__BB1_324;

	st.local.u8 	[%rd18+1], %rs186;
	add.s32 	%r2529, %r19, 2;
	setp.eq.s32 	%p277, %r184, 2;
	@%p277 bra 	$L__BB1_324;

	mov.u16 	%rs188, 0;
	st.local.u8 	[%rd18+2], %rs188;
	add.s32 	%r2529, %r19, 3;

$L__BB1_324:
	not.b32 	%r1115, %r19;
	add.s32 	%r1116, %r15, %r1115;
	setp.lt.u32 	%p278, %r1116, 3;
	mov.u32 	%r2590, %r19;
	@%p278 bra 	$L__BB1_445;

$L__BB1_325:
	cvt.s64.s32 	%rd507, %r2529;
	add.s64 	%rd508, %rd1, %rd507;
	mov.u16 	%rs189, 0;
	st.local.u8 	[%rd508], %rs189;
	st.local.u8 	[%rd508+1], %rs189;
	st.local.u8 	[%rd508+2], %rs189;
	st.local.u8 	[%rd508+3], %rs189;
	add.s32 	%r2529, %r2529, 4;
	setp.lt.s32 	%p279, %r2529, %r15;
	mov.u32 	%r2590, %r19;
	@%p279 bra 	$L__BB1_325;
	bra.uni 	$L__BB1_445;

$L__BB1_219:
	and.b32  	%r1038, %r16, 255;
	setp.ge.s32 	%p165, %r1038, %r15;
	and.b32  	%r1039, %r17, 255;
	setp.ge.s32 	%p166, %r1039, %r15;
	or.pred  	%p167, %p165, %p166;
	mov.u32 	%r2590, %r15;
	@%p167 bra 	$L__BB1_445;

	ld.local.u8 	%rs103, [%rd17];
	ld.local.u8 	%rs104, [%rd18];
	st.local.u8 	[%rd17], %rs104;
	st.local.u8 	[%rd18], %rs103;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_213:
	and.b32  	%r1035, %r16, 255;
	setp.ge.s32 	%p162, %r1035, %r15;
	mov.u32 	%r2590, %r15;
	@%p162 bra 	$L__BB1_445;

	ld.local.u8 	%rs97, [%rd17];
	add.s16 	%rs98, %rs97, 1;
	st.local.u8 	[%rd17], %rs98;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_428:
	setp.lt.s32 	%p468, %r15, 1;
	@%p468 bra 	$L__BB1_436;

	add.s32 	%r1956, %r15, -1;
	shr.u32 	%r1957, %r1956, 2;
	add.s32 	%r345, %r1957, 1;
	and.b32  	%r346, %r345, 3;
	setp.lt.u32 	%p469, %r1956, 12;
	mov.u32 	%r2586, 0;
	@%p469 bra 	$L__BB1_432;

	sub.s32 	%r2585, %r345, %r346;
	mov.u32 	%r2586, 0;

$L__BB1_431:
	mul.wide.s32 	%rd669, %r2586, 4;
	add.s64 	%rd670, %rd1, %rd669;
	ld.local.u32 	%r1959, [%rd670];
	and.b32  	%r1960, %r1959, 1077952576;
	shr.u32 	%r1961, %r1960, 1;
	and.b32  	%r1962, %r1959, -2139062144;
	shr.u32 	%r1963, %r1962, 2;
	xor.b32  	%r1964, %r1963, 1061109567;
	and.b32  	%r1965, %r1959, 522133279;
	add.s32 	%r1966, %r1965, 522133279;
	mov.u32 	%r1967, 989526778;
	sub.s32 	%r1968, %r1967, %r1965;
	and.b32  	%r1969, %r1968, %r1961;
	and.b32  	%r1970, %r1969, %r1966;
	and.b32  	%r1971, %r1970, %r1964;
	or.b32  	%r1972, %r1971, %r1959;
	st.local.u32 	[%rd670], %r1972;
	ld.local.u32 	%r1973, [%rd670+4];
	and.b32  	%r1974, %r1973, 1077952576;
	shr.u32 	%r1975, %r1974, 1;
	and.b32  	%r1976, %r1973, -2139062144;
	shr.u32 	%r1977, %r1976, 2;
	xor.b32  	%r1978, %r1977, 1061109567;
	and.b32  	%r1979, %r1973, 522133279;
	add.s32 	%r1980, %r1979, 522133279;
	sub.s32 	%r1981, %r1967, %r1979;
	and.b32  	%r1982, %r1981, %r1975;
	and.b32  	%r1983, %r1982, %r1980;
	and.b32  	%r1984, %r1983, %r1978;
	or.b32  	%r1985, %r1984, %r1973;
	st.local.u32 	[%rd670+4], %r1985;
	ld.local.u32 	%r1986, [%rd670+8];
	and.b32  	%r1987, %r1986, 1077952576;
	shr.u32 	%r1988, %r1987, 1;
	and.b32  	%r1989, %r1986, -2139062144;
	shr.u32 	%r1990, %r1989, 2;
	xor.b32  	%r1991, %r1990, 1061109567;
	and.b32  	%r1992, %r1986, 522133279;
	add.s32 	%r1993, %r1992, 522133279;
	sub.s32 	%r1994, %r1967, %r1992;
	and.b32  	%r1995, %r1994, %r1988;
	and.b32  	%r1996, %r1995, %r1993;
	and.b32  	%r1997, %r1996, %r1991;
	or.b32  	%r1998, %r1997, %r1986;
	st.local.u32 	[%rd670+8], %r1998;
	ld.local.u32 	%r1999, [%rd670+12];
	and.b32  	%r2000, %r1999, 1077952576;
	shr.u32 	%r2001, %r2000, 1;
	and.b32  	%r2002, %r1999, -2139062144;
	shr.u32 	%r2003, %r2002, 2;
	xor.b32  	%r2004, %r2003, 1061109567;
	and.b32  	%r2005, %r1999, 522133279;
	add.s32 	%r2006, %r2005, 522133279;
	sub.s32 	%r2007, %r1967, %r2005;
	and.b32  	%r2008, %r2007, %r2001;
	and.b32  	%r2009, %r2008, %r2006;
	and.b32  	%r2010, %r2009, %r2004;
	or.b32  	%r2011, %r2010, %r1999;
	st.local.u32 	[%rd670+12], %r2011;
	add.s32 	%r2586, %r2586, 4;
	add.s32 	%r2585, %r2585, -4;
	setp.ne.s32 	%p470, %r2585, 0;
	@%p470 bra 	$L__BB1_431;

$L__BB1_432:
	setp.eq.s32 	%p471, %r346, 0;
	@%p471 bra 	$L__BB1_436;

	mul.wide.s32 	%rd671, %r2586, 4;
	add.s64 	%rd60, %rd1, %rd671;
	ld.local.u32 	%r2012, [%rd60];
	and.b32  	%r2013, %r2012, 1077952576;
	shr.u32 	%r2014, %r2013, 1;
	and.b32  	%r2015, %r2012, -2139062144;
	shr.u32 	%r2016, %r2015, 2;
	xor.b32  	%r2017, %r2016, 1061109567;
	and.b32  	%r2018, %r2012, 522133279;
	add.s32 	%r2019, %r2018, 522133279;
	mov.u32 	%r2020, 989526778;
	sub.s32 	%r2021, %r2020, %r2018;
	and.b32  	%r2022, %r2021, %r2014;
	and.b32  	%r2023, %r2022, %r2019;
	and.b32  	%r2024, %r2023, %r2017;
	or.b32  	%r2025, %r2024, %r2012;
	st.local.u32 	[%rd60], %r2025;
	setp.eq.s32 	%p472, %r346, 1;
	@%p472 bra 	$L__BB1_436;

	ld.local.u32 	%r2026, [%rd60+4];
	and.b32  	%r2027, %r2026, 1077952576;
	shr.u32 	%r2028, %r2027, 1;
	and.b32  	%r2029, %r2026, -2139062144;
	shr.u32 	%r2030, %r2029, 2;
	xor.b32  	%r2031, %r2030, 1061109567;
	and.b32  	%r2032, %r2026, 522133279;
	add.s32 	%r2033, %r2032, 522133279;
	sub.s32 	%r2035, %r2020, %r2032;
	and.b32  	%r2036, %r2035, %r2028;
	and.b32  	%r2037, %r2036, %r2033;
	and.b32  	%r2038, %r2037, %r2031;
	or.b32  	%r2039, %r2038, %r2026;
	st.local.u32 	[%rd60+4], %r2039;
	setp.eq.s32 	%p473, %r346, 2;
	@%p473 bra 	$L__BB1_436;

	ld.local.u32 	%r2040, [%rd60+8];
	and.b32  	%r2041, %r2040, 1077952576;
	shr.u32 	%r2042, %r2041, 1;
	and.b32  	%r2043, %r2040, -2139062144;
	shr.u32 	%r2044, %r2043, 2;
	xor.b32  	%r2045, %r2044, 1061109567;
	and.b32  	%r2046, %r2040, 522133279;
	add.s32 	%r2047, %r2046, 522133279;
	mov.u32 	%r2048, 989526778;
	sub.s32 	%r2049, %r2048, %r2046;
	and.b32  	%r2050, %r2049, %r2042;
	and.b32  	%r2051, %r2050, %r2047;
	and.b32  	%r2052, %r2051, %r2045;
	or.b32  	%r2053, %r2052, %r2040;
	st.local.u32 	[%rd60+8], %r2053;

$L__BB1_436:
	ld.local.u32 	%r2054, [%rd1];
	and.b32  	%r2055, %r2054, 64;
	shr.u32 	%r2056, %r2055, 1;
	and.b32  	%r2057, %r2054, 128;
	shr.u32 	%r2058, %r2057, 2;
	xor.b32  	%r2059, %r2058, 32;
	and.b32  	%r2060, %r2054, 522133279;
	add.s32 	%r2061, %r2060, 31;
	mov.u32 	%r2062, 58;
	sub.s32 	%r2063, %r2062, %r2060;
	and.b32  	%r2064, %r2063, %r2056;
	and.b32  	%r2065, %r2064, %r2061;
	and.b32  	%r2066, %r2065, %r2059;
	not.b32 	%r2067, %r2066;
	and.b32  	%r2068, %r2054, %r2067;
	st.local.u32 	[%rd1], %r2068;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_389:
	setp.gt.s32 	%p347, %r15, 127;
	mov.u32 	%r2590, %r15;
	@%p347 bra 	$L__BB1_445;

	setp.lt.s32 	%p348, %r15, 4;
	mov.u32 	%r2566, 0;
	@%p348 bra 	$L__BB1_398;

	add.s32 	%r1307, %r15, -4;
	shr.u32 	%r1308, %r1307, 2;
	add.s32 	%r286, %r1308, 1;
	and.b32  	%r287, %r286, 3;
	setp.lt.u32 	%p349, %r1307, 12;
	mov.u32 	%r2564, 0;
	@%p349 bra 	$L__BB1_394;

	sub.s32 	%r2563, %r286, %r287;
	shl.b32 	%r1310, %r15, 3;
	and.b32  	%r1311, %r1310, 24;
	cvt.u64.u32 	%rd52, %r1311;
	mov.u32 	%r2564, 0;

$L__BB1_393:
	add.s32 	%r1312, %r2564, %r15;
	shr.s32 	%r1313, %r1312, 31;
	shr.u32 	%r1314, %r1313, 30;
	add.s32 	%r1315, %r1312, %r1314;
	shr.s32 	%r1316, %r1315, 2;
	cvt.u64.u32 	%rd592, %r2564;
	add.s64 	%rd593, %rd1, %rd592;
	ld.local.u32 	%r1317, [%rd593+4];
	ld.local.u32 	%r1318, [%rd593];
	mov.b64 	%rd594, {%r1318, %r1317};
	and.b64  	%rd595, %rd594, 4294967295;
	cvt.u32.u64 	%r1319, %rd52;
	shl.b64 	%rd596, %rd595, %r1319;
	mov.b64 	{%r1320, %r1321}, %rd596;
	mul.wide.s32 	%rd597, %r1316, 4;
	add.s64 	%rd598, %rd1, %rd597;
	ld.local.u32 	%r1322, [%rd598];
	or.b32  	%r1323, %r1320, %r1322;
	st.local.u32 	[%rd598], %r1323;
	ld.local.u32 	%r1324, [%rd598+4];
	or.b32  	%r1325, %r1321, %r1324;
	st.local.u32 	[%rd598+4], %r1325;
	add.s32 	%r1326, %r1312, 4;
	shr.s32 	%r1327, %r1326, 31;
	shr.u32 	%r1328, %r1327, 30;
	add.s32 	%r1329, %r1326, %r1328;
	shr.s32 	%r1330, %r1329, 2;
	ld.local.u32 	%r1331, [%rd593+8];
	ld.local.u32 	%r1332, [%rd593+4];
	mov.b64 	%rd599, {%r1332, %r1331};
	and.b64  	%rd600, %rd599, 4294967295;
	shl.b64 	%rd601, %rd600, %r1319;
	mov.b64 	{%r1333, %r1334}, %rd601;
	mul.wide.s32 	%rd602, %r1330, 4;
	add.s64 	%rd603, %rd1, %rd602;
	ld.local.u32 	%r1335, [%rd603];
	or.b32  	%r1336, %r1333, %r1335;
	st.local.u32 	[%rd603], %r1336;
	ld.local.u32 	%r1337, [%rd603+4];
	or.b32  	%r1338, %r1334, %r1337;
	st.local.u32 	[%rd603+4], %r1338;
	add.s32 	%r1339, %r1312, 8;
	shr.s32 	%r1340, %r1339, 31;
	shr.u32 	%r1341, %r1340, 30;
	add.s32 	%r1342, %r1339, %r1341;
	shr.s32 	%r1343, %r1342, 2;
	ld.local.u32 	%r1344, [%rd593+12];
	ld.local.u32 	%r1345, [%rd593+8];
	mov.b64 	%rd604, {%r1345, %r1344};
	and.b64  	%rd605, %rd604, 4294967295;
	shl.b64 	%rd606, %rd605, %r1319;
	mov.b64 	{%r1346, %r1347}, %rd606;
	mul.wide.s32 	%rd607, %r1343, 4;
	add.s64 	%rd608, %rd1, %rd607;
	ld.local.u32 	%r1348, [%rd608];
	or.b32  	%r1349, %r1346, %r1348;
	st.local.u32 	[%rd608], %r1349;
	ld.local.u32 	%r1350, [%rd608+4];
	or.b32  	%r1351, %r1347, %r1350;
	st.local.u32 	[%rd608+4], %r1351;
	add.s32 	%r1352, %r1312, 12;
	shr.s32 	%r1353, %r1352, 31;
	shr.u32 	%r1354, %r1353, 30;
	add.s32 	%r1355, %r1352, %r1354;
	shr.s32 	%r1356, %r1355, 2;
	ld.local.u32 	%r1357, [%rd593+16];
	ld.local.u32 	%r1358, [%rd593+12];
	mov.b64 	%rd609, {%r1358, %r1357};
	and.b64  	%rd610, %rd609, 4294967295;
	shl.b64 	%rd611, %rd610, %r1319;
	mov.b64 	{%r1359, %r1360}, %rd611;
	mul.wide.s32 	%rd612, %r1356, 4;
	add.s64 	%rd613, %rd1, %rd612;
	ld.local.u32 	%r1361, [%rd613];
	or.b32  	%r1362, %r1359, %r1361;
	st.local.u32 	[%rd613], %r1362;
	ld.local.u32 	%r1363, [%rd613+4];
	or.b32  	%r1364, %r1360, %r1363;
	st.local.u32 	[%rd613+4], %r1364;
	add.s32 	%r2564, %r2564, 16;
	add.s32 	%r2563, %r2563, -4;
	setp.ne.s32 	%p350, %r2563, 0;
	@%p350 bra 	$L__BB1_393;

$L__BB1_394:
	setp.eq.s32 	%p351, %r287, 0;
	mov.u32 	%r2566, %r2564;
	@%p351 bra 	$L__BB1_398;

	add.s32 	%r1365, %r2564, %r15;
	shr.s32 	%r1366, %r1365, 31;
	shr.u32 	%r1367, %r1366, 30;
	add.s32 	%r1368, %r1365, %r1367;
	shr.s32 	%r1369, %r1368, 2;
	shl.b32 	%r1370, %r1365, 3;
	and.b32  	%r1371, %r1370, 24;
	cvt.u64.u32 	%rd614, %r2564;
	add.s64 	%rd615, %rd1, %rd614;
	ld.local.u32 	%r1372, [%rd615+4];
	ld.local.u32 	%r1373, [%rd615];
	mov.b64 	%rd616, {%r1373, %r1372};
	and.b64  	%rd617, %rd616, 4294967295;
	shl.b64 	%rd618, %rd617, %r1371;
	mov.b64 	{%r1374, %r1375}, %rd618;
	mul.wide.s32 	%rd619, %r1369, 4;
	add.s64 	%rd620, %rd1, %rd619;
	ld.local.u32 	%r1376, [%rd620];
	or.b32  	%r1377, %r1374, %r1376;
	st.local.u32 	[%rd620], %r1377;
	ld.local.u32 	%r1378, [%rd620+4];
	or.b32  	%r1379, %r1375, %r1378;
	st.local.u32 	[%rd620+4], %r1379;
	add.s32 	%r2566, %r2564, 4;
	setp.eq.s32 	%p352, %r287, 1;
	@%p352 bra 	$L__BB1_398;

	add.s32 	%r1380, %r2566, %r15;
	shr.s32 	%r1381, %r1380, 31;
	shr.u32 	%r1382, %r1381, 30;
	add.s32 	%r1383, %r1380, %r1382;
	shr.s32 	%r1384, %r1383, 2;
	shl.b32 	%r1385, %r1380, 3;
	and.b32  	%r1386, %r1385, 24;
	cvt.u64.u32 	%rd621, %r2566;
	add.s64 	%rd622, %rd1, %rd621;
	ld.local.u32 	%r1387, [%rd622+4];
	ld.local.u32 	%r1388, [%rd622];
	mov.b64 	%rd623, {%r1388, %r1387};
	and.b64  	%rd624, %rd623, 4294967295;
	shl.b64 	%rd625, %rd624, %r1386;
	mov.b64 	{%r1389, %r1390}, %rd625;
	mul.wide.s32 	%rd626, %r1384, 4;
	add.s64 	%rd627, %rd1, %rd626;
	ld.local.u32 	%r1391, [%rd627];
	or.b32  	%r1392, %r1389, %r1391;
	st.local.u32 	[%rd627], %r1392;
	ld.local.u32 	%r1393, [%rd627+4];
	or.b32  	%r1394, %r1390, %r1393;
	st.local.u32 	[%rd627+4], %r1394;
	add.s32 	%r2566, %r2564, 8;
	setp.eq.s32 	%p353, %r287, 2;
	@%p353 bra 	$L__BB1_398;

	add.s32 	%r1395, %r2566, %r15;
	shr.s32 	%r1396, %r1395, 31;
	shr.u32 	%r1397, %r1396, 30;
	add.s32 	%r1398, %r1395, %r1397;
	shr.s32 	%r1399, %r1398, 2;
	shl.b32 	%r1400, %r1395, 3;
	and.b32  	%r1401, %r1400, 24;
	cvt.u64.u32 	%rd628, %r2566;
	add.s64 	%rd629, %rd1, %rd628;
	ld.local.u32 	%r1402, [%rd629+4];
	ld.local.u32 	%r1403, [%rd629];
	mov.b64 	%rd630, {%r1403, %r1402};
	and.b64  	%rd631, %rd630, 4294967295;
	shl.b64 	%rd632, %rd631, %r1401;
	mov.b64 	{%r1404, %r1405}, %rd632;
	mul.wide.s32 	%rd633, %r1399, 4;
	add.s64 	%rd634, %rd1, %rd633;
	ld.local.u32 	%r1406, [%rd634];
	or.b32  	%r1407, %r1404, %r1406;
	st.local.u32 	[%rd634], %r1407;
	ld.local.u32 	%r1408, [%rd634+4];
	or.b32  	%r1409, %r1405, %r1408;
	st.local.u32 	[%rd634+4], %r1409;
	add.s32 	%r2566, %r2564, 12;

$L__BB1_398:
	shl.b32 	%r2590, %r15, 1;
	cvt.u64.u32 	%rd635, %r2566;
	add.s64 	%rd53, %rd1, %rd635;
	sub.s32 	%r1410, %r15, %r2566;
	setp.eq.s32 	%p354, %r1410, 3;
	@%p354 bra 	$L__BB1_403;

	setp.eq.s32 	%p355, %r1410, 2;
	@%p355 bra 	$L__BB1_402;

	setp.ne.s32 	%p356, %r1410, 1;
	@%p356 bra 	$L__BB1_445;

	add.s32 	%r1411, %r2566, %r15;
	shr.s32 	%r1412, %r1411, 31;
	shr.u32 	%r1413, %r1412, 30;
	add.s32 	%r1414, %r1411, %r1413;
	shr.s32 	%r1415, %r1414, 2;
	shl.b32 	%r1416, %r1411, 3;
	and.b32  	%r1417, %r1416, 24;
	ld.local.u8 	%r1418, [%rd53];
	shl.b32 	%r1419, %r1418, %r1417;
	mul.wide.s32 	%rd636, %r1415, 4;
	add.s64 	%rd637, %rd1, %rd636;
	ld.local.u32 	%r1420, [%rd637];
	or.b32  	%r1421, %r1419, %r1420;
	st.local.u32 	[%rd637], %r1421;
	bra.uni 	$L__BB1_445;

$L__BB1_221:
	setp.lt.s32 	%p168, %r15, 2;
	mov.u32 	%r2590, %r15;
	@%p168 bra 	$L__BB1_445;

	ld.local.u8 	%rs105, [%rd19+-2];
	ld.local.u8 	%rs106, [%rd19+-1];
	st.local.u8 	[%rd19+-2], %rs106;
	st.local.u8 	[%rd19+-1], %rs105;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_217:
	and.b32  	%r1037, %r16, 255;
	setp.ge.s32 	%p164, %r1037, %r15;
	mov.u32 	%r2590, %r15;
	@%p164 bra 	$L__BB1_445;

	ld.local.u8 	%rs101, [%rd17];
	shl.b16 	%rs102, %rs101, 1;
	st.local.u8 	[%rd17], %rs102;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_404:
	shr.u32 	%r1452, %r15, 31;
	add.s32 	%r1453, %r15, %r1452;
	shr.s32 	%r300, %r1453, 1;
	setp.lt.s32 	%p357, %r15, 2;
	mov.u32 	%r2590, %r15;
	@%p357 bra 	$L__BB1_445;

	add.s32 	%r1455, %r300, -1;
	and.b32  	%r301, %r300, 3;
	setp.lt.u32 	%p358, %r1455, 3;
	mov.u32 	%r2569, 0;
	@%p358 bra 	$L__BB1_408;

	sub.s32 	%r2568, %r300, %r301;
	mov.u32 	%r2569, 0;

$L__BB1_407:
	not.b32 	%r1457, %r2569;
	add.s32 	%r1458, %r15, %r1457;
	cvt.s64.s32 	%rd648, %r2569;
	add.s64 	%rd649, %rd1, %rd648;
	ld.local.u8 	%rs261, [%rd649];
	cvt.s64.s32 	%rd650, %r1458;
	add.s64 	%rd651, %rd1, %rd650;
	ld.local.u8 	%rs262, [%rd651];
	st.local.u8 	[%rd649], %rs262;
	st.local.u8 	[%rd651], %rs261;
	ld.local.u8 	%rs263, [%rd649+1];
	ld.local.u8 	%rs264, [%rd651+-1];
	st.local.u8 	[%rd649+1], %rs264;
	st.local.u8 	[%rd651+-1], %rs263;
	ld.local.u8 	%rs265, [%rd649+2];
	ld.local.u8 	%rs266, [%rd651+-2];
	st.local.u8 	[%rd649+2], %rs266;
	st.local.u8 	[%rd651+-2], %rs265;
	ld.local.u8 	%rs267, [%rd649+3];
	ld.local.u8 	%rs268, [%rd651+-3];
	st.local.u8 	[%rd649+3], %rs268;
	st.local.u8 	[%rd651+-3], %rs267;
	add.s32 	%r2569, %r2569, 4;
	add.s32 	%r2568, %r2568, -4;
	setp.ne.s32 	%p359, %r2568, 0;
	@%p359 bra 	$L__BB1_407;

$L__BB1_408:
	setp.eq.s32 	%p360, %r301, 0;
	mov.u32 	%r2590, %r15;
	@%p360 bra 	$L__BB1_445;

	not.b32 	%r1459, %r2569;
	add.s32 	%r1460, %r15, %r1459;
	cvt.s64.s32 	%rd652, %r2569;
	add.s64 	%rd54, %rd1, %rd652;
	ld.local.u8 	%rs269, [%rd54];
	cvt.s64.s32 	%rd653, %r1460;
	add.s64 	%rd55, %rd1, %rd653;
	ld.local.u8 	%rs270, [%rd55];
	st.local.u8 	[%rd54], %rs270;
	st.local.u8 	[%rd55], %rs269;
	setp.eq.s32 	%p361, %r301, 1;
	mov.u32 	%r2590, %r15;
	@%p361 bra 	$L__BB1_445;

	ld.local.u8 	%rs271, [%rd54+1];
	ld.local.u8 	%rs272, [%rd55+-1];
	st.local.u8 	[%rd54+1], %rs272;
	st.local.u8 	[%rd55+-1], %rs271;
	setp.eq.s32 	%p362, %r301, 2;
	mov.u32 	%r2590, %r15;
	@%p362 bra 	$L__BB1_445;

	ld.local.u8 	%rs273, [%rd54+2];
	ld.local.u8 	%rs274, [%rd55+-2];
	st.local.u8 	[%rd54+2], %rs274;
	st.local.u8 	[%rd55+-2], %rs273;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_288:
	setp.lt.s32 	%p224, %r15, 1;
	mov.u32 	%r2590, %r15;
	@%p224 bra 	$L__BB1_445;

	add.s32 	%r1081, %r15, -1;
	and.b32  	%r133, %r15, 3;
	setp.lt.u32 	%p225, %r1081, 3;
	mov.u32 	%r2517, 0;
	@%p225 bra 	$L__BB1_300;

	sub.s32 	%r2516, %r15, %r133;
	mov.u32 	%r2517, 0;
	mov.u64 	%rd4556, %rd1;

$L__BB1_291:
	ld.local.u8 	%rs143, [%rd4556];
	and.b16  	%rs144, %rs1, 255;
	setp.ne.s16 	%p226, %rs143, %rs144;
	@%p226 bra 	$L__BB1_293;

	st.local.u8 	[%rd4556], %rs2;

$L__BB1_293:
	ld.local.u8 	%rs145, [%rd4556+1];
	setp.ne.s16 	%p227, %rs145, %rs144;
	@%p227 bra 	$L__BB1_295;

	st.local.u8 	[%rd4556+1], %rs2;

$L__BB1_295:
	ld.local.u8 	%rs147, [%rd4556+2];
	setp.ne.s16 	%p228, %rs147, %rs144;
	@%p228 bra 	$L__BB1_297;

	st.local.u8 	[%rd4556+2], %rs2;

$L__BB1_297:
	ld.local.u8 	%rs149, [%rd4556+3];
	setp.ne.s16 	%p229, %rs149, %rs144;
	@%p229 bra 	$L__BB1_299;

	st.local.u8 	[%rd4556+3], %rs2;

$L__BB1_299:
	add.s64 	%rd4556, %rd4556, 4;
	add.s32 	%r2517, %r2517, 4;
	add.s32 	%r2516, %r2516, -4;
	setp.ne.s32 	%p230, %r2516, 0;
	@%p230 bra 	$L__BB1_291;

$L__BB1_300:
	setp.eq.s32 	%p231, %r133, 0;
	mov.u32 	%r2590, %r15;
	@%p231 bra 	$L__BB1_445;

	cvt.s64.s32 	%rd475, %r2517;
	add.s64 	%rd39, %rd1, %rd475;
	ld.local.u8 	%rs151, [%rd39];
	and.b16  	%rs152, %rs1, 255;
	setp.ne.s16 	%p232, %rs151, %rs152;
	@%p232 bra 	$L__BB1_303;

	st.local.u8 	[%rd39], %rs2;

$L__BB1_303:
	setp.eq.s32 	%p233, %r133, 1;
	mov.u32 	%r2590, %r15;
	@%p233 bra 	$L__BB1_445;

	ld.local.u8 	%rs153, [%rd39+1];
	setp.ne.s16 	%p234, %rs153, %rs152;
	@%p234 bra 	$L__BB1_306;

	st.local.u8 	[%rd39+1], %rs2;

$L__BB1_306:
	setp.eq.s32 	%p235, %r133, 2;
	mov.u32 	%r2590, %r15;
	@%p235 bra 	$L__BB1_445;

	ld.local.u8 	%rs155, [%rd39+2];
	setp.ne.s16 	%p236, %rs155, %rs152;
	mov.u32 	%r2590, %r15;
	@%p236 bra 	$L__BB1_445;

	st.local.u8 	[%rd39+2], %rs2;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_412:
	add.s32 	%r1461, %r15, -1;
	setp.gt.u32 	%p363, %r1461, 254;
	mov.u32 	%r2590, %r15;
	@%p363 bra 	$L__BB1_445;

	and.b32  	%r308, %r17, 255;
	max.s32 	%r1464, %r15, 4;
	add.s32 	%r1465, %r1464, -1;
	shr.u32 	%r1466, %r1465, 2;
	add.s32 	%r309, %r1466, 1;
	and.b32  	%r310, %r309, 3;
	setp.lt.u32 	%p364, %r1465, 12;
	mov.u16 	%rs398, 0;
	mov.u32 	%r2573, 0;
	mov.u32 	%r2574, %r2573;
	@%p364 bra 	$L__BB1_416;

	sub.s32 	%r2572, %r309, %r310;
	mov.u16 	%rs398, 0;
	mov.u32 	%r2573, 0;

$L__BB1_415:
	mul.wide.s32 	%rd654, %r2573, 4;
	add.s64 	%rd655, %rd1, %rd654;
	ld.local.u32 	%r1469, [%rd655];
	and.b32  	%r1470, %r1469, 1077952576;
	shr.u32 	%r1471, %r1470, 1;
	and.b32  	%r1472, %r1469, -2139062144;
	shr.u32 	%r1473, %r1472, 2;
	xor.b32  	%r1474, %r1473, 1061109567;
	and.b32  	%r1475, %r1469, 522133279;
	add.s32 	%r1476, %r1475, 522133279;
	mov.u32 	%r1477, 989526778;
	sub.s32 	%r1478, %r1477, %r1475;
	and.b32  	%r1479, %r1478, %r1471;
	and.b32  	%r1480, %r1479, %r1476;
	and.b32  	%r1481, %r1480, %r1474;
	cvt.u16.u32 	%rs277, %r1469;
	and.b16  	%rs278, %rs277, 255;
	and.b16  	%rs279, %rs2, 255;
	setp.eq.s16 	%p365, %rs278, %rs279;
	selp.u16 	%rs280, 1, 0, %p365;
	add.s16 	%rs281, %rs398, %rs280;
	and.b16  	%rs282, %rs281, 255;
	and.b16  	%rs283, %rs398, 255;
	and.b16  	%rs284, %rs1, 255;
	setp.eq.s16 	%p366, %rs283, %rs284;
	and.pred  	%p367, %p366, %p365;
	selp.b32 	%r1482, 8192, %r2574, %p367;
	shr.u16 	%rs285, %rs277, 8;
	setp.eq.s16 	%p368, %rs285, %rs279;
	setp.eq.s16 	%p369, %rs282, %rs284;
	selp.u16 	%rs286, 1, 0, %p368;
	add.s16 	%rs287, %rs281, %rs286;
	and.b16  	%rs288, %rs287, 255;
	and.pred  	%p370, %p368, %p369;
	selp.b32 	%r1483, 2097152, %r1482, %p370;
	shr.u32 	%r1484, %r1469, 16;
	cvt.u16.u32 	%rs289, %r1484;
	and.b16  	%rs290, %rs289, 255;
	setp.eq.s16 	%p371, %rs290, %rs279;
	setp.eq.s16 	%p372, %rs288, %rs284;
	selp.u16 	%rs291, 1, 0, %p371;
	add.s16 	%rs292, %rs287, %rs291;
	and.b16  	%rs293, %rs292, 255;
	and.pred  	%p373, %p371, %p372;
	selp.b32 	%r1485, 536870912, %r1483, %p373;
	shr.u32 	%r1486, %r1469, 24;
	setp.eq.s32 	%p374, %r1486, %r308;
	setp.eq.s16 	%p375, %rs293, %rs284;
	selp.u16 	%rs294, 1, 0, %p374;
	add.s16 	%rs295, %rs292, %rs294;
	and.b16  	%rs296, %rs295, 255;
	and.pred  	%p376, %p374, %p375;
	selp.b32 	%r1487, 32, 0, %p376;
	and.b32  	%r1488, %r1485, %r1481;
	xor.b32  	%r1489, %r1488, %r1469;
	st.local.u32 	[%rd655], %r1489;
	ld.local.u32 	%r1490, [%rd655+4];
	and.b32  	%r1491, %r1490, 1077952576;
	shr.u32 	%r1492, %r1491, 1;
	and.b32  	%r1493, %r1490, -2139062144;
	shr.u32 	%r1494, %r1493, 2;
	xor.b32  	%r1495, %r1494, 1061109567;
	and.b32  	%r1496, %r1490, 522133279;
	add.s32 	%r1497, %r1496, 522133279;
	sub.s32 	%r1498, %r1477, %r1496;
	and.b32  	%r1499, %r1498, %r1492;
	and.b32  	%r1500, %r1499, %r1497;
	and.b32  	%r1501, %r1500, %r1495;
	cvt.u16.u32 	%rs297, %r1490;
	and.b16  	%rs298, %rs297, 255;
	setp.eq.s16 	%p377, %rs298, %rs279;
	setp.eq.s16 	%p378, %rs296, %rs284;
	selp.u16 	%rs299, 1, 0, %p377;
	add.s16 	%rs300, %rs295, %rs299;
	and.b16  	%rs301, %rs300, 255;
	and.pred  	%p379, %p378, %p377;
	selp.b32 	%r1502, 8192, %r1487, %p379;
	shr.u16 	%rs302, %rs297, 8;
	setp.eq.s16 	%p380, %rs302, %rs279;
	setp.eq.s16 	%p381, %rs301, %rs284;
	selp.u16 	%rs303, 1, 0, %p380;
	add.s16 	%rs304, %rs300, %rs303;
	and.b16  	%rs305, %rs304, 255;
	and.pred  	%p382, %p380, %p381;
	selp.b32 	%r1503, 2097152, %r1502, %p382;
	shr.u32 	%r1504, %r1490, 16;
	cvt.u16.u32 	%rs306, %r1504;
	and.b16  	%rs307, %rs306, 255;
	setp.eq.s16 	%p383, %rs307, %rs279;
	setp.eq.s16 	%p384, %rs305, %rs284;
	selp.u16 	%rs308, 1, 0, %p383;
	add.s16 	%rs309, %rs304, %rs308;
	and.b16  	%rs310, %rs309, 255;
	and.pred  	%p385, %p383, %p384;
	selp.b32 	%r1505, 536870912, %r1503, %p385;
	shr.u32 	%r1506, %r1490, 24;
	setp.eq.s32 	%p386, %r1506, %r308;
	setp.eq.s16 	%p387, %rs310, %rs284;
	selp.u16 	%rs311, 1, 0, %p386;
	add.s16 	%rs312, %rs309, %rs311;
	and.b16  	%rs313, %rs312, 255;
	and.pred  	%p388, %p386, %p387;
	selp.b32 	%r1507, 32, 0, %p388;
	and.b32  	%r1508, %r1505, %r1501;
	xor.b32  	%r1509, %r1508, %r1490;
	st.local.u32 	[%rd655+4], %r1509;
	ld.local.u32 	%r1510, [%rd655+8];
	and.b32  	%r1511, %r1510, 1077952576;
	shr.u32 	%r1512, %r1511, 1;
	and.b32  	%r1513, %r1510, -2139062144;
	shr.u32 	%r1514, %r1513, 2;
	xor.b32  	%r1515, %r1514, 1061109567;
	and.b32  	%r1516, %r1510, 522133279;
	add.s32 	%r1517, %r1516, 522133279;
	sub.s32 	%r1518, %r1477, %r1516;
	and.b32  	%r1519, %r1518, %r1512;
	and.b32  	%r1520, %r1519, %r1517;
	and.b32  	%r1521, %r1520, %r1515;
	cvt.u16.u32 	%rs314, %r1510;
	and.b16  	%rs315, %rs314, 255;
	setp.eq.s16 	%p389, %rs315, %rs279;
	setp.eq.s16 	%p390, %rs313, %rs284;
	selp.u16 	%rs316, 1, 0, %p389;
	add.s16 	%rs317, %rs312, %rs316;
	and.b16  	%rs318, %rs317, 255;
	and.pred  	%p391, %p390, %p389;
	selp.b32 	%r1522, 8192, %r1507, %p391;
	shr.u16 	%rs319, %rs314, 8;
	setp.eq.s16 	%p392, %rs319, %rs279;
	setp.eq.s16 	%p393, %rs318, %rs284;
	selp.u16 	%rs320, 1, 0, %p392;
	add.s16 	%rs321, %rs317, %rs320;
	and.b16  	%rs322, %rs321, 255;
	and.pred  	%p394, %p392, %p393;
	selp.b32 	%r1523, 2097152, %r1522, %p394;
	shr.u32 	%r1524, %r1510, 16;
	cvt.u16.u32 	%rs323, %r1524;
	and.b16  	%rs324, %rs323, 255;
	setp.eq.s16 	%p395, %rs324, %rs279;
	setp.eq.s16 	%p396, %rs322, %rs284;
	selp.u16 	%rs325, 1, 0, %p395;
	add.s16 	%rs326, %rs321, %rs325;
	and.b16  	%rs327, %rs326, 255;
	and.pred  	%p397, %p395, %p396;
	selp.b32 	%r1525, 536870912, %r1523, %p397;
	shr.u32 	%r1526, %r1510, 24;
	setp.eq.s32 	%p398, %r1526, %r308;
	setp.eq.s16 	%p399, %rs327, %rs284;
	selp.u16 	%rs328, 1, 0, %p398;
	add.s16 	%rs329, %rs326, %rs328;
	and.b16  	%rs330, %rs329, 255;
	and.pred  	%p400, %p398, %p399;
	selp.b32 	%r1527, 32, 0, %p400;
	and.b32  	%r1528, %r1525, %r1521;
	xor.b32  	%r1529, %r1528, %r1510;
	st.local.u32 	[%rd655+8], %r1529;
	ld.local.u32 	%r1530, [%rd655+12];
	and.b32  	%r1531, %r1530, 1077952576;
	shr.u32 	%r1532, %r1531, 1;
	and.b32  	%r1533, %r1530, -2139062144;
	shr.u32 	%r1534, %r1533, 2;
	xor.b32  	%r1535, %r1534, 1061109567;
	and.b32  	%r1536, %r1530, 522133279;
	add.s32 	%r1537, %r1536, 522133279;
	sub.s32 	%r1538, %r1477, %r1536;
	and.b32  	%r1539, %r1538, %r1532;
	and.b32  	%r1540, %r1539, %r1537;
	and.b32  	%r1541, %r1540, %r1535;
	cvt.u16.u32 	%rs331, %r1530;
	and.b16  	%rs332, %rs331, 255;
	setp.eq.s16 	%p401, %rs332, %rs279;
	setp.eq.s16 	%p402, %rs330, %rs284;
	selp.u16 	%rs333, 1, 0, %p401;
	add.s16 	%rs334, %rs329, %rs333;
	and.b16  	%rs335, %rs334, 255;
	and.pred  	%p403, %p402, %p401;
	selp.b32 	%r1542, 8192, %r1527, %p403;
	shr.u16 	%rs336, %rs331, 8;
	setp.eq.s16 	%p404, %rs336, %rs279;
	setp.eq.s16 	%p405, %rs335, %rs284;
	selp.u16 	%rs337, 1, 0, %p404;
	add.s16 	%rs338, %rs334, %rs337;
	and.b16  	%rs339, %rs338, 255;
	and.pred  	%p406, %p404, %p405;
	selp.b32 	%r1543, 2097152, %r1542, %p406;
	shr.u32 	%r1544, %r1530, 16;
	cvt.u16.u32 	%rs340, %r1544;
	and.b16  	%rs341, %rs340, 255;
	setp.eq.s16 	%p407, %rs341, %rs279;
	setp.eq.s16 	%p408, %rs339, %rs284;
	selp.u16 	%rs342, 1, 0, %p407;
	add.s16 	%rs343, %rs338, %rs342;
	and.b16  	%rs344, %rs343, 255;
	and.pred  	%p409, %p407, %p408;
	selp.b32 	%r1545, 536870912, %r1543, %p409;
	shr.u32 	%r1546, %r1530, 24;
	setp.eq.s32 	%p410, %r1546, %r308;
	setp.eq.s16 	%p411, %rs344, %rs284;
	selp.u16 	%rs345, 1, 0, %p410;
	add.s16 	%rs398, %rs343, %rs345;
	and.pred  	%p412, %p410, %p411;
	selp.b32 	%r2574, 255, 0, %p412;
	and.b32  	%r1547, %r1545, %r1541;
	xor.b32  	%r1548, %r1547, %r1530;
	st.local.u32 	[%rd655+12], %r1548;
	add.s32 	%r2573, %r2573, 4;
	add.s32 	%r2572, %r2572, -4;
	setp.ne.s32 	%p413, %r2572, 0;
	@%p413 bra 	$L__BB1_415;

$L__BB1_416:
	setp.eq.s32 	%p414, %r310, 0;
	mov.u32 	%r2590, %r15;
	@%p414 bra 	$L__BB1_445;

	mul.wide.s32 	%rd656, %r2573, 4;
	add.s64 	%rd56, %rd1, %rd656;
	ld.local.u32 	%r320, [%rd56];
	and.b32  	%r1549, %r320, 1077952576;
	shr.u32 	%r1550, %r1549, 1;
	and.b32  	%r1551, %r320, -2139062144;
	shr.u32 	%r1552, %r1551, 2;
	xor.b32  	%r1553, %r1552, 1061109567;
	and.b32  	%r1554, %r320, 522133279;
	add.s32 	%r1555, %r1554, 522133279;
	mov.u32 	%r1556, 989526778;
	sub.s32 	%r1557, %r1556, %r1554;
	and.b32  	%r1558, %r1557, %r1550;
	and.b32  	%r1559, %r1558, %r1555;
	and.b32  	%r1560, %r1559, %r1553;
	cvt.u16.u32 	%rs346, %r320;
	and.b16  	%rs347, %rs346, 255;
	and.b16  	%rs348, %rs2, 255;
	setp.eq.s16 	%p415, %rs347, %rs348;
	selp.u16 	%rs349, 1, 0, %p415;
	add.s16 	%rs350, %rs398, %rs349;
	and.b16  	%rs351, %rs350, 255;
	and.b16  	%rs352, %rs398, 255;
	and.b16  	%rs353, %rs1, 255;
	setp.eq.s16 	%p416, %rs352, %rs353;
	and.pred  	%p417, %p416, %p415;
	selp.b32 	%r1561, 8192, %r2574, %p417;
	shr.u16 	%rs354, %rs346, 8;
	setp.eq.s16 	%p418, %rs354, %rs348;
	setp.eq.s16 	%p419, %rs351, %rs353;
	selp.u16 	%rs355, 1, 0, %p418;
	add.s16 	%rs356, %rs350, %rs355;
	and.b16  	%rs357, %rs356, 255;
	and.pred  	%p420, %p418, %p419;
	selp.b32 	%r1562, 2097152, %r1561, %p420;
	shr.u32 	%r1563, %r320, 16;
	cvt.u16.u32 	%rs358, %r1563;
	and.b16  	%rs359, %rs358, 255;
	setp.eq.s16 	%p421, %rs359, %rs348;
	setp.eq.s16 	%p422, %rs357, %rs353;
	selp.u16 	%rs360, 1, 0, %p421;
	add.s16 	%rs21, %rs356, %rs360;
	and.pred  	%p423, %p421, %p422;
	selp.b32 	%r1564, 536870912, %r1562, %p423;
	and.b32  	%r1565, %r1564, %r1560;
	xor.b32  	%r1566, %r1565, %r320;
	st.local.u32 	[%rd56], %r1566;
	setp.eq.s32 	%p424, %r310, 1;
	mov.u32 	%r2590, %r15;
	@%p424 bra 	$L__BB1_445;

	shr.u32 	%r1567, %r320, 24;
	setp.eq.s32 	%p425, %r1567, %r308;
	selp.u16 	%rs361, 1, 0, %p425;
	add.s16 	%rs362, %rs21, %rs361;
	and.b16  	%rs363, %rs362, 255;
	and.b16  	%rs364, %rs21, 255;
	setp.eq.s16 	%p426, %rs364, %rs353;
	and.pred  	%p427, %p425, %p426;
	selp.b32 	%r1568, 32, 0, %p427;
	ld.local.u32 	%r1569, [%rd56+4];
	and.b32  	%r1570, %r1569, 1077952576;
	shr.u32 	%r1571, %r1570, 1;
	and.b32  	%r1572, %r1569, -2139062144;
	shr.u32 	%r1573, %r1572, 2;
	xor.b32  	%r1574, %r1573, 1061109567;
	and.b32  	%r1575, %r1569, 522133279;
	add.s32 	%r1576, %r1575, 522133279;
	sub.s32 	%r1578, %r1556, %r1575;
	and.b32  	%r1579, %r1578, %r1571;
	and.b32  	%r1580, %r1579, %r1576;
	and.b32  	%r1581, %r1580, %r1574;
	cvt.u16.u32 	%rs366, %r1569;
	and.b16  	%rs367, %rs366, 255;
	setp.eq.s16 	%p428, %rs367, %rs348;
	selp.u16 	%rs369, 1, 0, %p428;
	add.s16 	%rs370, %rs362, %rs369;
	and.b16  	%rs371, %rs370, 255;
	setp.eq.s16 	%p429, %rs363, %rs353;
	and.pred  	%p430, %p429, %p428;
	selp.b32 	%r1582, 8192, %r1568, %p430;
	shr.u16 	%rs372, %rs366, 8;
	setp.eq.s16 	%p431, %rs372, %rs348;
	setp.eq.s16 	%p432, %rs371, %rs353;
	selp.u16 	%rs373, 1, 0, %p431;
	add.s16 	%rs374, %rs370, %rs373;
	and.b16  	%rs375, %rs374, 255;
	and.pred  	%p433, %p431, %p432;
	selp.b32 	%r1583, 2097152, %r1582, %p433;
	shr.u32 	%r1584, %r1569, 16;
	cvt.u16.u32 	%rs376, %r1584;
	and.b16  	%rs377, %rs376, 255;
	setp.eq.s16 	%p434, %rs377, %rs348;
	setp.eq.s16 	%p435, %rs375, %rs353;
	selp.u16 	%rs378, 1, 0, %p434;
	add.s16 	%rs22, %rs374, %rs378;
	and.pred  	%p436, %p434, %p435;
	selp.b32 	%r1585, 536870912, %r1583, %p436;
	shr.u32 	%r1586, %r1569, 24;
	setp.eq.s32 	%p2, %r1586, %r308;
	and.b32  	%r1587, %r1585, %r1581;
	xor.b32  	%r1588, %r1587, %r1569;
	st.local.u32 	[%rd56+4], %r1588;
	setp.eq.s32 	%p437, %r310, 2;
	mov.u32 	%r2590, %r15;
	@%p437 bra 	$L__BB1_445;

	selp.u16 	%rs379, 1, 0, %p2;
	add.s16 	%rs380, %rs22, %rs379;
	and.b16  	%rs381, %rs380, 255;
	and.b16  	%rs382, %rs22, 255;
	setp.eq.s16 	%p438, %rs382, %rs353;
	and.pred  	%p439, %p2, %p438;
	selp.b32 	%r1589, 32, 0, %p439;
	ld.local.u32 	%r1590, [%rd56+8];
	and.b32  	%r1591, %r1590, 1077952576;
	shr.u32 	%r1592, %r1591, 1;
	and.b32  	%r1593, %r1590, -2139062144;
	shr.u32 	%r1594, %r1593, 2;
	xor.b32  	%r1595, %r1594, 1061109567;
	and.b32  	%r1596, %r1590, 522133279;
	add.s32 	%r1597, %r1596, 522133279;
	mov.u32 	%r1598, 989526778;
	sub.s32 	%r1599, %r1598, %r1596;
	and.b32  	%r1600, %r1599, %r1592;
	and.b32  	%r1601, %r1600, %r1597;
	and.b32  	%r1602, %r1601, %r1595;
	cvt.u16.u32 	%rs384, %r1590;
	and.b16  	%rs385, %rs384, 255;
	setp.eq.s16 	%p440, %rs385, %rs348;
	selp.u16 	%rs387, 1, 0, %p440;
	add.s16 	%rs388, %rs380, %rs387;
	and.b16  	%rs389, %rs388, 255;
	setp.eq.s16 	%p441, %rs381, %rs353;
	and.pred  	%p442, %p441, %p440;
	selp.b32 	%r1603, 8192, %r1589, %p442;
	shr.u16 	%rs390, %rs384, 8;
	setp.eq.s16 	%p443, %rs390, %rs348;
	setp.eq.s16 	%p444, %rs389, %rs353;
	selp.u16 	%rs391, 1, 0, %p443;
	add.s16 	%rs392, %rs388, %rs391;
	and.b16  	%rs393, %rs392, 255;
	and.pred  	%p445, %p443, %p444;
	selp.b32 	%r1604, 2097152, %r1603, %p445;
	shr.u32 	%r1605, %r1590, 16;
	cvt.u16.u32 	%rs394, %r1605;
	and.b16  	%rs395, %rs394, 255;
	setp.eq.s16 	%p446, %rs395, %rs348;
	setp.eq.s16 	%p447, %rs393, %rs353;
	and.pred  	%p448, %p446, %p447;
	selp.b32 	%r1606, 536870912, %r1604, %p448;
	and.b32  	%r1607, %r1606, %r1602;
	xor.b32  	%r1608, %r1607, %r1590;
	st.local.u32 	[%rd56+8], %r1608;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_260:
	setp.lt.s32 	%p205, %r15, 1;
	mov.u32 	%r2590, 0;
	@%p205 bra 	$L__BB1_281;
	bra.uni 	$L__BB1_261;

$L__BB1_281:
	setp.le.s32 	%p218, %r15, %r2590;
	@%p218 bra 	$L__BB1_445;

	sub.s32 	%r1077, %r15, %r2590;
	and.b32  	%r126, %r1077, 3;
	setp.eq.s32 	%p219, %r126, 0;
	mov.u32 	%r2513, %r2590;
	@%p219 bra 	$L__BB1_286;

	cvt.s64.s32 	%rd472, %r2590;
	add.s64 	%rd36, %rd1, %rd472;
	mov.u16 	%rs139, 0;
	st.local.u8 	[%rd36], %rs139;
	add.s32 	%r2513, %r2590, 1;
	setp.eq.s32 	%p220, %r126, 1;
	@%p220 bra 	$L__BB1_286;

	st.local.u8 	[%rd36+1], %rs139;
	add.s32 	%r2513, %r2590, 2;
	setp.eq.s32 	%p221, %r126, 2;
	@%p221 bra 	$L__BB1_286;

	mov.u16 	%rs141, 0;
	st.local.u8 	[%rd36+2], %rs141;
	add.s32 	%r2513, %r2590, 3;

$L__BB1_286:
	not.b32 	%r1078, %r2590;
	add.s32 	%r1079, %r15, %r1078;
	setp.lt.u32 	%p222, %r1079, 3;
	@%p222 bra 	$L__BB1_445;

$L__BB1_287:
	cvt.s64.s32 	%rd473, %r2513;
	add.s64 	%rd474, %rd1, %rd473;
	mov.u16 	%rs142, 0;
	st.local.u8 	[%rd474], %rs142;
	st.local.u8 	[%rd474+1], %rs142;
	st.local.u8 	[%rd474+2], %rs142;
	st.local.u8 	[%rd474+3], %rs142;
	add.s32 	%r2513, %r2513, 4;
	setp.lt.s32 	%p223, %r2513, %r15;
	@%p223 bra 	$L__BB1_287;
	bra.uni 	$L__BB1_445;

$L__BB1_223:
	setp.lt.s32 	%p169, %r15, 2;
	mov.u32 	%r2590, %r15;
	@%p169 bra 	$L__BB1_445;

	ld.local.v2.u8 	{%rs107, %rs108}, [%rd1];
	st.local.v2.u8 	[%rd1], {%rs108, %rs107};
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_437:
	setp.lt.s32 	%p474, %r15, 1;
	mov.u32 	%r2590, %r15;
	@%p474 bra 	$L__BB1_445;

	add.s32 	%r2070, %r15, -1;
	shr.u32 	%r2071, %r2070, 2;
	add.s32 	%r353, %r2071, 1;
	and.b32  	%r354, %r353, 3;
	setp.lt.u32 	%p475, %r2070, 12;
	mov.u32 	%r2589, 0;
	@%p475 bra 	$L__BB1_441;

	sub.s32 	%r2588, %r353, %r354;
	mov.u32 	%r2589, 0;

$L__BB1_440:
	mul.wide.s32 	%rd672, %r2589, 4;
	add.s64 	%rd673, %rd1, %rd672;
	ld.local.u32 	%r2073, [%rd673];
	and.b32  	%r2074, %r2073, 1077952576;
	shr.u32 	%r2075, %r2074, 1;
	and.b32  	%r2076, %r2073, -2139062144;
	shr.u32 	%r2077, %r2076, 2;
	xor.b32  	%r2078, %r2077, 1061109567;
	and.b32  	%r2079, %r2073, 522133279;
	add.s32 	%r2080, %r2079, 522133279;
	mov.u32 	%r2081, 989526778;
	sub.s32 	%r2082, %r2081, %r2079;
	and.b32  	%r2083, %r2082, %r2075;
	and.b32  	%r2084, %r2083, %r2080;
	and.b32  	%r2085, %r2084, %r2078;
	or.b32  	%r2086, %r2085, %r2073;
	st.local.u32 	[%rd673], %r2086;
	ld.local.u32 	%r2087, [%rd673+4];
	and.b32  	%r2088, %r2087, 1077952576;
	shr.u32 	%r2089, %r2088, 1;
	and.b32  	%r2090, %r2087, -2139062144;
	shr.u32 	%r2091, %r2090, 2;
	xor.b32  	%r2092, %r2091, 1061109567;
	and.b32  	%r2093, %r2087, 522133279;
	add.s32 	%r2094, %r2093, 522133279;
	sub.s32 	%r2095, %r2081, %r2093;
	and.b32  	%r2096, %r2095, %r2089;
	and.b32  	%r2097, %r2096, %r2094;
	and.b32  	%r2098, %r2097, %r2092;
	or.b32  	%r2099, %r2098, %r2087;
	st.local.u32 	[%rd673+4], %r2099;
	ld.local.u32 	%r2100, [%rd673+8];
	and.b32  	%r2101, %r2100, 1077952576;
	shr.u32 	%r2102, %r2101, 1;
	and.b32  	%r2103, %r2100, -2139062144;
	shr.u32 	%r2104, %r2103, 2;
	xor.b32  	%r2105, %r2104, 1061109567;
	and.b32  	%r2106, %r2100, 522133279;
	add.s32 	%r2107, %r2106, 522133279;
	sub.s32 	%r2108, %r2081, %r2106;
	and.b32  	%r2109, %r2108, %r2102;
	and.b32  	%r2110, %r2109, %r2107;
	and.b32  	%r2111, %r2110, %r2105;
	or.b32  	%r2112, %r2111, %r2100;
	st.local.u32 	[%rd673+8], %r2112;
	ld.local.u32 	%r2113, [%rd673+12];
	and.b32  	%r2114, %r2113, 1077952576;
	shr.u32 	%r2115, %r2114, 1;
	and.b32  	%r2116, %r2113, -2139062144;
	shr.u32 	%r2117, %r2116, 2;
	xor.b32  	%r2118, %r2117, 1061109567;
	and.b32  	%r2119, %r2113, 522133279;
	add.s32 	%r2120, %r2119, 522133279;
	sub.s32 	%r2121, %r2081, %r2119;
	and.b32  	%r2122, %r2121, %r2115;
	and.b32  	%r2123, %r2122, %r2120;
	and.b32  	%r2124, %r2123, %r2118;
	or.b32  	%r2125, %r2124, %r2113;
	st.local.u32 	[%rd673+12], %r2125;
	add.s32 	%r2589, %r2589, 4;
	add.s32 	%r2588, %r2588, -4;
	setp.ne.s32 	%p476, %r2588, 0;
	@%p476 bra 	$L__BB1_440;

$L__BB1_441:
	setp.eq.s32 	%p477, %r354, 0;
	mov.u32 	%r2590, %r15;
	@%p477 bra 	$L__BB1_445;

	mul.wide.s32 	%rd674, %r2589, 4;
	add.s64 	%rd61, %rd1, %rd674;
	ld.local.u32 	%r2126, [%rd61];
	and.b32  	%r2127, %r2126, 1077952576;
	shr.u32 	%r2128, %r2127, 1;
	and.b32  	%r2129, %r2126, -2139062144;
	shr.u32 	%r2130, %r2129, 2;
	xor.b32  	%r2131, %r2130, 1061109567;
	and.b32  	%r2132, %r2126, 522133279;
	add.s32 	%r2133, %r2132, 522133279;
	mov.u32 	%r2134, 989526778;
	sub.s32 	%r2135, %r2134, %r2132;
	and.b32  	%r2136, %r2135, %r2128;
	and.b32  	%r2137, %r2136, %r2133;
	and.b32  	%r2138, %r2137, %r2131;
	or.b32  	%r2139, %r2138, %r2126;
	st.local.u32 	[%rd61], %r2139;
	setp.eq.s32 	%p478, %r354, 1;
	mov.u32 	%r2590, %r15;
	@%p478 bra 	$L__BB1_445;

	ld.local.u32 	%r2140, [%rd61+4];
	and.b32  	%r2141, %r2140, 1077952576;
	shr.u32 	%r2142, %r2141, 1;
	and.b32  	%r2143, %r2140, -2139062144;
	shr.u32 	%r2144, %r2143, 2;
	xor.b32  	%r2145, %r2144, 1061109567;
	and.b32  	%r2146, %r2140, 522133279;
	add.s32 	%r2147, %r2146, 522133279;
	sub.s32 	%r2149, %r2134, %r2146;
	and.b32  	%r2150, %r2149, %r2142;
	and.b32  	%r2151, %r2150, %r2147;
	and.b32  	%r2152, %r2151, %r2145;
	or.b32  	%r2153, %r2152, %r2140;
	st.local.u32 	[%rd61+4], %r2153;
	setp.eq.s32 	%p479, %r354, 2;
	mov.u32 	%r2590, %r15;
	@%p479 bra 	$L__BB1_445;

	ld.local.u32 	%r2154, [%rd61+8];
	and.b32  	%r2155, %r2154, 1077952576;
	shr.u32 	%r2156, %r2155, 1;
	and.b32  	%r2157, %r2154, -2139062144;
	shr.u32 	%r2158, %r2157, 2;
	xor.b32  	%r2159, %r2158, 1061109567;
	and.b32  	%r2160, %r2154, 522133279;
	add.s32 	%r2161, %r2160, 522133279;
	mov.u32 	%r2162, 989526778;
	sub.s32 	%r2163, %r2162, %r2160;
	and.b32  	%r2164, %r2163, %r2156;
	and.b32  	%r2165, %r2164, %r2161;
	and.b32  	%r2166, %r2165, %r2159;
	or.b32  	%r2167, %r2166, %r2154;
	st.local.u32 	[%rd61+8], %r2167;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_188:
	and.b32  	%r46, %r16, 255;
	setp.lt.s32 	%p129, %r15, %r46;
	mov.u32 	%r2590, %r15;
	@%p129 bra 	$L__BB1_445;

	add.s32 	%r47, %r46, %r15;
	setp.gt.s32 	%p130, %r47, 255;
	mov.u32 	%r2590, %r15;
	@%p130 bra 	$L__BB1_445;

	setp.eq.s32 	%p131, %r46, 0;
	mov.u32 	%r2590, %r47;
	@%p131 bra 	$L__BB1_445;

	sub.s32 	%r48, %r15, %r46;
	and.b32  	%r49, %r16, 3;
	add.s32 	%r1013, %r46, -1;
	setp.lt.u32 	%p132, %r1013, 3;
	mov.u32 	%r2488, 0;
	@%p132 bra 	$L__BB1_202;

	sub.s32 	%r2487, %r46, %r49;
	mov.u32 	%r2488, 0;

$L__BB1_193:
	add.s32 	%r1015, %r48, %r2488;
	cvt.s64.s32 	%rd433, %r1015;
	add.s64 	%rd22, %rd1, %rd433;
	add.s32 	%r1016, %r2488, %r15;
	setp.gt.s32 	%p133, %r1016, 254;
	cvt.s64.s32 	%rd434, %r1016;
	add.s64 	%rd23, %rd1, %rd434;
	@%p133 bra 	$L__BB1_195;

	ld.local.u8 	%rs78, [%rd22];
	st.local.u8 	[%rd23], %rs78;

$L__BB1_195:
	add.s32 	%r1018, %r1016, 1;
	setp.gt.s32 	%p134, %r1018, 254;
	@%p134 bra 	$L__BB1_197;

	ld.local.u8 	%rs79, [%rd22+1];
	st.local.u8 	[%rd23+1], %rs79;

$L__BB1_197:
	add.s32 	%r1020, %r1016, 2;
	setp.gt.s32 	%p135, %r1020, 254;
	@%p135 bra 	$L__BB1_199;

	ld.local.u8 	%rs80, [%rd22+2];
	st.local.u8 	[%rd23+2], %rs80;

$L__BB1_199:
	add.s32 	%r1022, %r1016, 3;
	setp.gt.s32 	%p136, %r1022, 254;
	@%p136 bra 	$L__BB1_201;

	ld.local.u8 	%rs81, [%rd22+3];
	st.local.u8 	[%rd23+3], %rs81;

$L__BB1_201:
	add.s32 	%r2488, %r2488, 4;
	add.s32 	%r2487, %r2487, -4;
	setp.ne.s32 	%p137, %r2487, 0;
	@%p137 bra 	$L__BB1_193;

$L__BB1_202:
	setp.eq.s32 	%p138, %r49, 0;
	mov.u32 	%r2590, %r47;
	@%p138 bra 	$L__BB1_445;

	add.s32 	%r1023, %r48, %r2488;
	cvt.s64.s32 	%rd435, %r1023;
	add.s64 	%rd24, %rd1, %rd435;
	add.s32 	%r1024, %r2488, %r15;
	setp.gt.s32 	%p139, %r1024, 254;
	cvt.s64.s32 	%rd436, %r1024;
	add.s64 	%rd25, %rd1, %rd436;
	@%p139 bra 	$L__BB1_205;

	ld.local.u8 	%rs82, [%rd24];
	st.local.u8 	[%rd25], %rs82;

$L__BB1_205:
	setp.eq.s32 	%p140, %r49, 1;
	mov.u32 	%r2590, %r47;
	@%p140 bra 	$L__BB1_445;

	add.s32 	%r1026, %r1024, 1;
	setp.gt.s32 	%p141, %r1026, 254;
	@%p141 bra 	$L__BB1_208;

	ld.local.u8 	%rs83, [%rd24+1];
	st.local.u8 	[%rd25+1], %rs83;

$L__BB1_208:
	setp.eq.s32 	%p142, %r49, 2;
	mov.u32 	%r2590, %r47;
	@%p142 bra 	$L__BB1_445;

	add.s32 	%r1028, %r1024, 2;
	setp.gt.s32 	%p143, %r1028, 254;
	mov.u32 	%r2590, %r47;
	@%p143 bra 	$L__BB1_445;

	ld.local.u8 	%rs84, [%rd24+2];
	st.local.u8 	[%rd25+2], %rs84;
	mov.u32 	%r2590, %r47;
	bra.uni 	$L__BB1_445;

$L__BB1_225:
	and.b32  	%r78, %r16, 255;
	add.s32 	%r79, %r78, %r15;
	setp.gt.s32 	%p177, %r79, 255;
	setp.eq.s32 	%p178, %r15, 0;
	or.pred  	%p179, %p178, %p177;
	mov.u32 	%r2590, %r15;
	@%p179 bra 	$L__BB1_445;

	ld.local.u8 	%rs4, [%rd19+-1];
	setp.eq.s32 	%p180, %r78, 0;
	mov.u32 	%r2590, %r79;
	@%p180 bra 	$L__BB1_445;

	add.s32 	%r1051, %r78, -1;
	and.b32  	%r80, %r16, 3;
	setp.lt.u32 	%p181, %r1051, 3;
	mov.u32 	%r2496, 0;
	@%p181 bra 	$L__BB1_238;

	sub.s32 	%r2495, %r78, %r80;
	mov.u32 	%r2496, 0;

$L__BB1_229:
	add.s32 	%r1053, %r2496, %r15;
	setp.gt.s32 	%p182, %r1053, 254;
	cvt.s64.s32 	%rd452, %r1053;
	add.s64 	%rd30, %rd1, %rd452;
	@%p182 bra 	$L__BB1_231;

	st.local.u8 	[%rd30], %rs4;

$L__BB1_231:
	add.s32 	%r1055, %r1053, 1;
	setp.gt.s32 	%p183, %r1055, 254;
	@%p183 bra 	$L__BB1_233;

	st.local.u8 	[%rd30+1], %rs4;

$L__BB1_233:
	add.s32 	%r1057, %r1053, 2;
	setp.gt.s32 	%p184, %r1057, 254;
	@%p184 bra 	$L__BB1_235;

	st.local.u8 	[%rd30+2], %rs4;

$L__BB1_235:
	add.s32 	%r1059, %r1053, 3;
	setp.gt.s32 	%p185, %r1059, 254;
	@%p185 bra 	$L__BB1_237;

	st.local.u8 	[%rd30+3], %rs4;

$L__BB1_237:
	add.s32 	%r2496, %r2496, 4;
	add.s32 	%r2495, %r2495, -4;
	setp.ne.s32 	%p186, %r2495, 0;
	@%p186 bra 	$L__BB1_229;

$L__BB1_238:
	setp.eq.s32 	%p187, %r80, 0;
	mov.u32 	%r2590, %r79;
	@%p187 bra 	$L__BB1_445;

	add.s32 	%r1060, %r2496, %r15;
	setp.gt.s32 	%p188, %r1060, 254;
	cvt.s64.s32 	%rd453, %r1060;
	add.s64 	%rd31, %rd1, %rd453;
	@%p188 bra 	$L__BB1_241;

	st.local.u8 	[%rd31], %rs4;

$L__BB1_241:
	setp.eq.s32 	%p189, %r80, 1;
	mov.u32 	%r2590, %r79;
	@%p189 bra 	$L__BB1_445;

	add.s32 	%r1062, %r1060, 1;
	setp.gt.s32 	%p190, %r1062, 254;
	@%p190 bra 	$L__BB1_244;

	st.local.u8 	[%rd31+1], %rs4;

$L__BB1_244:
	setp.eq.s32 	%p191, %r80, 2;
	mov.u32 	%r2590, %r79;
	@%p191 bra 	$L__BB1_445;

	add.s32 	%r1064, %r1060, 2;
	setp.gt.s32 	%p192, %r1064, 254;
	mov.u32 	%r2590, %r79;
	@%p192 bra 	$L__BB1_445;

	st.local.u8 	[%rd31+2], %rs4;
	mov.u32 	%r2590, %r79;
	bra.uni 	$L__BB1_445;

$L__BB1_247:
	and.b32  	%r87, %r16, 255;
	add.s32 	%r88, %r87, %r15;
	setp.gt.s32 	%p193, %r88, 255;
	setp.eq.s32 	%p194, %r15, 0;
	or.pred  	%p195, %p194, %p193;
	mov.u32 	%r2590, %r15;
	@%p195 bra 	$L__BB1_445;

	setp.eq.s32 	%p196, %r87, 0;
	mov.u32 	%r2590, %r88;
	@%p196 bra 	$L__BB1_445;

	ld.local.u8 	%rs5, [%rd1];
	not.b32 	%r89, %r15;
	add.s32 	%r90, %r15, 2;
	mov.u32 	%r2497, 0;

$L__BB1_250:
	sub.s32 	%r1066, %r89, %r2497;
	max.s32 	%r1067, %r1066, -2;
	add.s32 	%r1068, %r90, %r2497;
	add.s32 	%r92, %r1067, %r1068;
	add.s32 	%r93, %r2497, %r15;
	setp.gt.s32 	%p197, %r93, 254;
	@%p197 bra 	$L__BB1_259;

	setp.lt.s32 	%p198, %r93, 1;
	@%p198 bra 	$L__BB1_258;

	and.b32  	%r94, %r92, 3;
	setp.eq.s32 	%p199, %r94, 0;
	mov.u32 	%r2498, %r93;
	@%p199 bra 	$L__BB1_256;

	add.s32 	%r2498, %r93, -1;
	cvt.s64.s32 	%rd454, %r93;
	add.s64 	%rd32, %rd1, %rd454;
	ld.local.u8 	%rs125, [%rd32+-1];
	st.local.u8 	[%rd32], %rs125;
	setp.eq.s32 	%p200, %r94, 1;
	@%p200 bra 	$L__BB1_256;

	add.s32 	%r2498, %r93, -2;
	ld.local.u8 	%rs126, [%rd32+-2];
	st.local.u8 	[%rd32+-1], %rs126;
	setp.eq.s32 	%p201, %r94, 2;
	@%p201 bra 	$L__BB1_256;

	add.s32 	%r2498, %r93, -3;
	ld.local.u8 	%rs127, [%rd32+-3];
	st.local.u8 	[%rd32+-2], %rs127;

$L__BB1_256:
	add.s32 	%r1069, %r92, -1;
	setp.lt.u32 	%p202, %r1069, 3;
	@%p202 bra 	$L__BB1_258;

$L__BB1_257:
	cvt.s64.s32 	%rd455, %r2498;
	add.s64 	%rd456, %rd1, %rd455;
	ld.local.u8 	%rs128, [%rd456+-1];
	st.local.u8 	[%rd456], %rs128;
	ld.local.u8 	%rs129, [%rd456+-2];
	st.local.u8 	[%rd456+-1], %rs129;
	ld.local.u8 	%rs130, [%rd456+-3];
	st.local.u8 	[%rd456+-2], %rs130;
	add.s32 	%r100, %r2498, -4;
	ld.local.u8 	%rs131, [%rd456+-4];
	st.local.u8 	[%rd456+-3], %rs131;
	setp.gt.s32 	%p203, %r2498, 4;
	mov.u32 	%r2498, %r100;
	@%p203 bra 	$L__BB1_257;

$L__BB1_258:
	st.local.u8 	[%rd1], %rs5;

$L__BB1_259:
	add.s32 	%r2497, %r2497, 1;
	setp.lt.u32 	%p204, %r2497, %r87;
	mov.u32 	%r2590, %r88;
	@%p204 bra 	$L__BB1_250;
	bra.uni 	$L__BB1_445;

$L__BB1_345:
	setp.lt.s32 	%p308, %r15, 2;
	mov.u32 	%r2590, %r15;
	@%p308 bra 	$L__BB1_445;

	not.b32 	%r1132, %r15;
	max.s32 	%r225, %r1132, -3;
	add.s32 	%r1133, %r15, %r225;
	add.s32 	%r1134, %r1133, 2;
	and.b32  	%r226, %r1134, 3;
	setp.eq.s32 	%p309, %r226, 0;
	mov.u32 	%r2541, %r15;
	@%p309 bra 	$L__BB1_350;

	add.s32 	%r2541, %r15, -1;
	ld.local.u8 	%rs219, [%rd1];
	ld.local.u8 	%rs220, [%rd19+-1];
	st.local.u8 	[%rd1], %rs220;
	st.local.u8 	[%rd19+-1], %rs219;
	setp.eq.s32 	%p310, %r226, 1;
	@%p310 bra 	$L__BB1_350;

	add.s32 	%r2541, %r15, -2;
	ld.local.u8 	%rs221, [%rd1];
	ld.local.u8 	%rs222, [%rd19+-2];
	st.local.u8 	[%rd1], %rs222;
	st.local.u8 	[%rd19+-2], %rs221;
	setp.eq.s32 	%p311, %r226, 2;
	@%p311 bra 	$L__BB1_350;

	add.s32 	%r2541, %r15, -3;
	ld.local.u8 	%rs223, [%rd1];
	ld.local.u8 	%rs224, [%rd19+-3];
	st.local.u8 	[%rd1], %rs224;
	st.local.u8 	[%rd19+-3], %rs223;

$L__BB1_350:
	add.s32 	%r1136, %r1133, 1;
	setp.lt.u32 	%p312, %r1136, 3;
	mov.u32 	%r2590, %r15;
	@%p312 bra 	$L__BB1_445;

$L__BB1_351:
	ld.local.u8 	%rs225, [%rd1];
	cvt.s64.s32 	%rd520, %r2541;
	add.s64 	%rd521, %rd1, %rd520;
	ld.local.u8 	%rs226, [%rd521+-1];
	st.local.u8 	[%rd1], %rs226;
	st.local.u8 	[%rd521+-1], %rs225;
	ld.local.u8 	%rs227, [%rd1];
	ld.local.u8 	%rs228, [%rd521+-2];
	st.local.u8 	[%rd1], %rs228;
	st.local.u8 	[%rd521+-2], %rs227;
	ld.local.u8 	%rs229, [%rd1];
	ld.local.u8 	%rs230, [%rd521+-3];
	st.local.u8 	[%rd1], %rs230;
	st.local.u8 	[%rd521+-3], %rs229;
	add.s32 	%r232, %r2541, -4;
	ld.local.u8 	%rs231, [%rd1];
	ld.local.u8 	%rs232, [%rd521+-4];
	st.local.u8 	[%rd1], %rs232;
	st.local.u8 	[%rd521+-4], %rs231;
	setp.gt.s32 	%p313, %r2541, 5;
	mov.u32 	%r2541, %r232;
	mov.u32 	%r2590, %r15;
	@%p313 bra 	$L__BB1_351;
	bra.uni 	$L__BB1_445;

$L__BB1_352:
	setp.gt.s32 	%p321, %r15, 254;
	mov.u32 	%r2590, %r15;
	@%p321 bra 	$L__BB1_445;

	add.s32 	%r2590, %r15, 1;
	st.local.u8 	[%rd19], %rs1;
	bra.uni 	$L__BB1_445;

$L__BB1_335:
	setp.eq.s32 	%p287, %r15, 0;
	mov.u32 	%r2590, 0;
	@%p287 bra 	$L__BB1_445;

	add.s32 	%r199, %r15, 255;
	and.b32  	%r200, %r199, 255;
	setp.le.s32 	%p288, %r15, %r200;
	mov.u32 	%r2590, %r15;
	@%p288 bra 	$L__BB1_445;

	add.s32 	%r2590, %r15, -1;
	setp.ge.s32 	%p289, %r200, %r2590;
	@%p289 bra 	$L__BB1_344;

	not.b32 	%r1122, %r199;
	add.s32 	%r1123, %r15, %r1122;
	and.b32  	%r202, %r1123, 3;
	setp.eq.s32 	%p290, %r202, 0;
	mov.u32 	%r2533, %r200;
	@%p290 bra 	$L__BB1_342;

	add.s32 	%r2533, %r200, 1;
	cvt.u64.u32 	%rd511, %r200;
	add.s64 	%rd43, %rd1, %rd511;
	ld.local.u8 	%rs198, [%rd43+1];
	st.local.u8 	[%rd43], %rs198;
	setp.eq.s32 	%p291, %r202, 1;
	@%p291 bra 	$L__BB1_342;

	add.s32 	%r2533, %r200, 2;
	ld.local.u8 	%rs199, [%rd43+2];
	st.local.u8 	[%rd43+1], %rs199;
	setp.eq.s32 	%p292, %r202, 2;
	@%p292 bra 	$L__BB1_342;

	add.s32 	%r2533, %r200, 3;
	ld.local.u8 	%rs200, [%rd43+3];
	st.local.u8 	[%rd43+2], %rs200;

$L__BB1_342:
	add.s32 	%r1124, %r15, -2;
	sub.s32 	%r1125, %r1124, %r200;
	setp.lt.u32 	%p293, %r1125, 3;
	@%p293 bra 	$L__BB1_344;

$L__BB1_343:
	cvt.s64.s32 	%rd512, %r2533;
	add.s64 	%rd513, %rd1, %rd512;
	ld.local.u8 	%rs201, [%rd513+1];
	st.local.u8 	[%rd513], %rs201;
	ld.local.u8 	%rs202, [%rd513+2];
	st.local.u8 	[%rd513+1], %rs202;
	ld.local.u8 	%rs203, [%rd513+3];
	st.local.u8 	[%rd513+2], %rs203;
	ld.local.u8 	%rs204, [%rd513+4];
	st.local.u8 	[%rd513+3], %rs204;
	add.s32 	%r2533, %r2533, 4;
	setp.lt.s32 	%p294, %r2533, %r2590;
	@%p294 bra 	$L__BB1_343;

$L__BB1_344:
	mov.u16 	%rs205, 0;
	st.local.u8 	[%rd19+-1], %rs205;
	bra.uni 	$L__BB1_445;

$L__BB1_326:
	setp.ge.s32 	%p280, %r18, %r15;
	mov.u32 	%r2590, %r15;
	@%p280 bra 	$L__BB1_445;

	add.s32 	%r2590, %r15, -1;
	setp.ge.s32 	%p281, %r18, %r2590;
	@%p281 bra 	$L__BB1_334;

	not.b32 	%r1117, %r16;
	add.s32 	%r1118, %r15, %r1117;
	and.b32  	%r192, %r1118, 3;
	setp.eq.s32 	%p282, %r192, 0;
	mov.u32 	%r2531, %r18;
	@%p282 bra 	$L__BB1_332;

	add.s32 	%r2531, %r18, 1;
	ld.local.u8 	%rs190, [%rd17+1];
	st.local.u8 	[%rd17], %rs190;
	setp.eq.s32 	%p283, %r192, 1;
	@%p283 bra 	$L__BB1_332;

	add.s32 	%r2531, %r18, 2;
	ld.local.u8 	%rs191, [%rd17+2];
	st.local.u8 	[%rd17+1], %rs191;
	setp.eq.s32 	%p284, %r192, 2;
	@%p284 bra 	$L__BB1_332;

	add.s32 	%r2531, %r18, 3;
	ld.local.u8 	%rs192, [%rd17+3];
	st.local.u8 	[%rd17+2], %rs192;

$L__BB1_332:
	add.s32 	%r1119, %r15, -2;
	sub.s32 	%r1120, %r1119, %r18;
	setp.lt.u32 	%p285, %r1120, 3;
	@%p285 bra 	$L__BB1_334;

$L__BB1_333:
	cvt.s64.s32 	%rd509, %r2531;
	add.s64 	%rd510, %rd1, %rd509;
	ld.local.u8 	%rs193, [%rd510+1];
	st.local.u8 	[%rd510], %rs193;
	ld.local.u8 	%rs194, [%rd510+2];
	st.local.u8 	[%rd510+1], %rs194;
	ld.local.u8 	%rs195, [%rd510+3];
	st.local.u8 	[%rd510+2], %rs195;
	ld.local.u8 	%rs196, [%rd510+4];
	st.local.u8 	[%rd510+3], %rs196;
	add.s32 	%r2531, %r2531, 4;
	setp.lt.s32 	%p286, %r2531, %r2590;
	@%p286 bra 	$L__BB1_333;

$L__BB1_334:
	mov.u16 	%rs197, 0;
	st.local.u8 	[%rd19+-1], %rs197;
	bra.uni 	$L__BB1_445;

$L__BB1_377:
	and.b32  	%r265, %r16, 255;
	mad.lo.s32 	%r266, %r265, %r15, %r15;
	setp.gt.s32 	%p338, %r266, 255;
	mov.u32 	%r2590, %r15;
	@%p338 bra 	$L__BB1_445;

	setp.eq.s32 	%p339, %r265, 0;
	mov.u32 	%r2590, %r266;
	@%p339 bra 	$L__BB1_445;

	add.s32 	%r267, %r15, -1;
	and.b32  	%r268, %r15, 3;
	sub.s32 	%r269, %r15, %r268;
	mov.u32 	%r2553, 0;
	mov.u32 	%r2561, %r15;

$L__BB1_380:
	setp.lt.s32 	%p340, %r15, 1;
	@%p340 bra 	$L__BB1_388;

	setp.lt.u32 	%p341, %r267, 3;
	mov.u32 	%r2559, 0;
	mov.u32 	%r2558, %r2561;
	@%p341 bra 	$L__BB1_384;

	mov.u32 	%r2559, 0;
	mov.u32 	%r2558, %r2561;
	mov.u32 	%r2557, %r269;

$L__BB1_383:
	cvt.s64.s32 	%rd586, %r2559;
	add.s64 	%rd587, %rd1, %rd586;
	ld.local.u8 	%rs254, [%rd587];
	cvt.s64.s32 	%rd588, %r2558;
	add.s64 	%rd589, %rd1, %rd588;
	st.local.u8 	[%rd589], %rs254;
	ld.local.u8 	%rs255, [%rd587+1];
	st.local.u8 	[%rd589+1], %rs255;
	ld.local.u8 	%rs256, [%rd587+2];
	st.local.u8 	[%rd589+2], %rs256;
	ld.local.u8 	%rs257, [%rd587+3];
	st.local.u8 	[%rd589+3], %rs257;
	add.s32 	%r2558, %r2558, 4;
	add.s32 	%r2559, %r2559, 4;
	add.s32 	%r2557, %r2557, -4;
	setp.ne.s32 	%p342, %r2557, 0;
	@%p342 bra 	$L__BB1_383;

$L__BB1_384:
	setp.eq.s32 	%p343, %r268, 0;
	mov.u32 	%r2561, %r2558;
	@%p343 bra 	$L__BB1_388;

	setp.eq.s32 	%p344, %r268, 1;
	cvt.s64.s32 	%rd590, %r2559;
	add.s64 	%rd50, %rd1, %rd590;
	ld.local.u8 	%rs258, [%rd50];
	cvt.s64.s32 	%rd591, %r2558;
	add.s64 	%rd51, %rd1, %rd591;
	st.local.u8 	[%rd51], %rs258;
	add.s32 	%r2561, %r2558, 1;
	@%p344 bra 	$L__BB1_388;

	setp.eq.s32 	%p345, %r268, 2;
	ld.local.u8 	%rs259, [%rd50+1];
	st.local.u8 	[%rd51+1], %rs259;
	add.s32 	%r2561, %r2558, 2;
	@%p345 bra 	$L__BB1_388;

	ld.local.u8 	%rs260, [%rd50+2];
	st.local.u8 	[%rd51+2], %rs260;
	add.s32 	%r2561, %r2558, 3;

$L__BB1_388:
	add.s32 	%r2553, %r2553, 1;
	setp.lt.u32 	%p346, %r2553, %r265;
	mov.u32 	%r2590, %r266;
	@%p346 bra 	$L__BB1_380;
	bra.uni 	$L__BB1_445;

$L__BB1_211:
	and.b32  	%r1034, %r16, 255;
	setp.ge.s32 	%p161, %r1034, %r15;
	mov.u32 	%r2590, %r15;
	@%p161 bra 	$L__BB1_445;

	ld.local.u8 	%rs95, [%rd17];
	add.s16 	%rs96, %rs95, -1;
	st.local.u8 	[%rd17], %rs96;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_354:
	shl.b32 	%r243, %r15, 1;
	setp.gt.s32 	%p322, %r15, 127;
	mov.u32 	%r2590, %r15;
	@%p322 bra 	$L__BB1_445;

	setp.lt.s32 	%p323, %r15, 4;
	mov.u32 	%r2549, 0;
	@%p323 bra 	$L__BB1_363;

	add.s32 	%r1144, %r15, -4;
	shr.u32 	%r1145, %r1144, 2;
	add.s32 	%r244, %r1145, 1;
	and.b32  	%r245, %r244, 3;
	setp.lt.u32 	%p324, %r1144, 12;
	mov.u32 	%r2547, 0;
	@%p324 bra 	$L__BB1_359;

	sub.s32 	%r2546, %r244, %r245;
	shl.b32 	%r1147, %r15, 3;
	and.b32  	%r1148, %r1147, 24;
	cvt.u64.u32 	%rd46, %r1148;
	mov.u32 	%r2547, 0;

$L__BB1_358:
	add.s32 	%r1149, %r2547, %r15;
	shr.s32 	%r1150, %r1149, 31;
	shr.u32 	%r1151, %r1150, 30;
	add.s32 	%r1152, %r1149, %r1151;
	shr.s32 	%r1153, %r1152, 2;
	cvt.u64.u32 	%rd524, %r2547;
	add.s64 	%rd525, %rd1, %rd524;
	ld.local.u32 	%r1154, [%rd525+4];
	ld.local.u32 	%r1155, [%rd525];
	mov.b64 	%rd526, {%r1155, %r1154};
	and.b64  	%rd527, %rd526, 4294967295;
	cvt.u32.u64 	%r1156, %rd46;
	shl.b64 	%rd528, %rd527, %r1156;
	mov.b64 	{%r1157, %r1158}, %rd528;
	mul.wide.s32 	%rd529, %r1153, 4;
	add.s64 	%rd530, %rd1, %rd529;
	ld.local.u32 	%r1159, [%rd530];
	or.b32  	%r1160, %r1157, %r1159;
	st.local.u32 	[%rd530], %r1160;
	ld.local.u32 	%r1161, [%rd530+4];
	or.b32  	%r1162, %r1158, %r1161;
	st.local.u32 	[%rd530+4], %r1162;
	add.s32 	%r1163, %r1149, 4;
	shr.s32 	%r1164, %r1163, 31;
	shr.u32 	%r1165, %r1164, 30;
	add.s32 	%r1166, %r1163, %r1165;
	shr.s32 	%r1167, %r1166, 2;
	ld.local.u32 	%r1168, [%rd525+8];
	ld.local.u32 	%r1169, [%rd525+4];
	mov.b64 	%rd531, {%r1169, %r1168};
	and.b64  	%rd532, %rd531, 4294967295;
	shl.b64 	%rd533, %rd532, %r1156;
	mov.b64 	{%r1170, %r1171}, %rd533;
	mul.wide.s32 	%rd534, %r1167, 4;
	add.s64 	%rd535, %rd1, %rd534;
	ld.local.u32 	%r1172, [%rd535];
	or.b32  	%r1173, %r1170, %r1172;
	st.local.u32 	[%rd535], %r1173;
	ld.local.u32 	%r1174, [%rd535+4];
	or.b32  	%r1175, %r1171, %r1174;
	st.local.u32 	[%rd535+4], %r1175;
	add.s32 	%r1176, %r1149, 8;
	shr.s32 	%r1177, %r1176, 31;
	shr.u32 	%r1178, %r1177, 30;
	add.s32 	%r1179, %r1176, %r1178;
	shr.s32 	%r1180, %r1179, 2;
	ld.local.u32 	%r1181, [%rd525+12];
	ld.local.u32 	%r1182, [%rd525+8];
	mov.b64 	%rd536, {%r1182, %r1181};
	and.b64  	%rd537, %rd536, 4294967295;
	shl.b64 	%rd538, %rd537, %r1156;
	mov.b64 	{%r1183, %r1184}, %rd538;
	mul.wide.s32 	%rd539, %r1180, 4;
	add.s64 	%rd540, %rd1, %rd539;
	ld.local.u32 	%r1185, [%rd540];
	or.b32  	%r1186, %r1183, %r1185;
	st.local.u32 	[%rd540], %r1186;
	ld.local.u32 	%r1187, [%rd540+4];
	or.b32  	%r1188, %r1184, %r1187;
	st.local.u32 	[%rd540+4], %r1188;
	add.s32 	%r1189, %r1149, 12;
	shr.s32 	%r1190, %r1189, 31;
	shr.u32 	%r1191, %r1190, 30;
	add.s32 	%r1192, %r1189, %r1191;
	shr.s32 	%r1193, %r1192, 2;
	ld.local.u32 	%r1194, [%rd525+16];
	ld.local.u32 	%r1195, [%rd525+12];
	mov.b64 	%rd541, {%r1195, %r1194};
	and.b64  	%rd542, %rd541, 4294967295;
	shl.b64 	%rd543, %rd542, %r1156;
	mov.b64 	{%r1196, %r1197}, %rd543;
	mul.wide.s32 	%rd544, %r1193, 4;
	add.s64 	%rd545, %rd1, %rd544;
	ld.local.u32 	%r1198, [%rd545];
	or.b32  	%r1199, %r1196, %r1198;
	st.local.u32 	[%rd545], %r1199;
	ld.local.u32 	%r1200, [%rd545+4];
	or.b32  	%r1201, %r1197, %r1200;
	st.local.u32 	[%rd545+4], %r1201;
	add.s32 	%r2547, %r2547, 16;
	add.s32 	%r2546, %r2546, -4;
	setp.ne.s32 	%p325, %r2546, 0;
	@%p325 bra 	$L__BB1_358;

$L__BB1_359:
	setp.eq.s32 	%p326, %r245, 0;
	mov.u32 	%r2549, %r2547;
	@%p326 bra 	$L__BB1_363;

	add.s32 	%r1202, %r2547, %r15;
	shr.s32 	%r1203, %r1202, 31;
	shr.u32 	%r1204, %r1203, 30;
	add.s32 	%r1205, %r1202, %r1204;
	shr.s32 	%r1206, %r1205, 2;
	shl.b32 	%r1207, %r1202, 3;
	and.b32  	%r1208, %r1207, 24;
	cvt.u64.u32 	%rd546, %r2547;
	add.s64 	%rd547, %rd1, %rd546;
	ld.local.u32 	%r1209, [%rd547+4];
	ld.local.u32 	%r1210, [%rd547];
	mov.b64 	%rd548, {%r1210, %r1209};
	and.b64  	%rd549, %rd548, 4294967295;
	shl.b64 	%rd550, %rd549, %r1208;
	mov.b64 	{%r1211, %r1212}, %rd550;
	mul.wide.s32 	%rd551, %r1206, 4;
	add.s64 	%rd552, %rd1, %rd551;
	ld.local.u32 	%r1213, [%rd552];
	or.b32  	%r1214, %r1211, %r1213;
	st.local.u32 	[%rd552], %r1214;
	ld.local.u32 	%r1215, [%rd552+4];
	or.b32  	%r1216, %r1212, %r1215;
	st.local.u32 	[%rd552+4], %r1216;
	add.s32 	%r2549, %r2547, 4;
	setp.eq.s32 	%p327, %r245, 1;
	@%p327 bra 	$L__BB1_363;

	add.s32 	%r1217, %r2549, %r15;
	shr.s32 	%r1218, %r1217, 31;
	shr.u32 	%r1219, %r1218, 30;
	add.s32 	%r1220, %r1217, %r1219;
	shr.s32 	%r1221, %r1220, 2;
	shl.b32 	%r1222, %r1217, 3;
	and.b32  	%r1223, %r1222, 24;
	cvt.u64.u32 	%rd553, %r2549;
	add.s64 	%rd554, %rd1, %rd553;
	ld.local.u32 	%r1224, [%rd554+4];
	ld.local.u32 	%r1225, [%rd554];
	mov.b64 	%rd555, {%r1225, %r1224};
	and.b64  	%rd556, %rd555, 4294967295;
	shl.b64 	%rd557, %rd556, %r1223;
	mov.b64 	{%r1226, %r1227}, %rd557;
	mul.wide.s32 	%rd558, %r1221, 4;
	add.s64 	%rd559, %rd1, %rd558;
	ld.local.u32 	%r1228, [%rd559];
	or.b32  	%r1229, %r1226, %r1228;
	st.local.u32 	[%rd559], %r1229;
	ld.local.u32 	%r1230, [%rd559+4];
	or.b32  	%r1231, %r1227, %r1230;
	st.local.u32 	[%rd559+4], %r1231;
	add.s32 	%r2549, %r2547, 8;
	setp.eq.s32 	%p328, %r245, 2;
	@%p328 bra 	$L__BB1_363;

	add.s32 	%r1232, %r2549, %r15;
	shr.s32 	%r1233, %r1232, 31;
	shr.u32 	%r1234, %r1233, 30;
	add.s32 	%r1235, %r1232, %r1234;
	shr.s32 	%r1236, %r1235, 2;
	shl.b32 	%r1237, %r1232, 3;
	and.b32  	%r1238, %r1237, 24;
	cvt.u64.u32 	%rd560, %r2549;
	add.s64 	%rd561, %rd1, %rd560;
	ld.local.u32 	%r1239, [%rd561+4];
	ld.local.u32 	%r1240, [%rd561];
	mov.b64 	%rd562, {%r1240, %r1239};
	and.b64  	%rd563, %rd562, 4294967295;
	shl.b64 	%rd564, %rd563, %r1238;
	mov.b64 	{%r1241, %r1242}, %rd564;
	mul.wide.s32 	%rd565, %r1236, 4;
	add.s64 	%rd566, %rd1, %rd565;
	ld.local.u32 	%r1243, [%rd566];
	or.b32  	%r1244, %r1241, %r1243;
	st.local.u32 	[%rd566], %r1244;
	ld.local.u32 	%r1245, [%rd566+4];
	or.b32  	%r1246, %r1242, %r1245;
	st.local.u32 	[%rd566+4], %r1246;
	add.s32 	%r2549, %r2547, 12;

$L__BB1_363:
	cvt.u64.u32 	%rd567, %r2549;
	add.s64 	%rd47, %rd1, %rd567;
	sub.s32 	%r1247, %r15, %r2549;
	setp.eq.s32 	%p329, %r1247, 3;
	@%p329 bra 	$L__BB1_368;

	setp.eq.s32 	%p330, %r1247, 2;
	@%p330 bra 	$L__BB1_367;

	setp.ne.s32 	%p331, %r1247, 1;
	@%p331 bra 	$L__BB1_369;

	add.s32 	%r1248, %r2549, %r15;
	shr.s32 	%r1249, %r1248, 31;
	shr.u32 	%r1250, %r1249, 30;
	add.s32 	%r1251, %r1248, %r1250;
	shr.s32 	%r1252, %r1251, 2;
	shl.b32 	%r1253, %r1248, 3;
	and.b32  	%r1254, %r1253, 24;
	ld.local.u8 	%r1255, [%rd47];
	shl.b32 	%r1256, %r1255, %r1254;
	mul.wide.s32 	%rd568, %r1252, 4;
	add.s64 	%rd569, %rd1, %rd568;
	ld.local.u32 	%r1257, [%rd569];
	or.b32  	%r1258, %r1256, %r1257;
	st.local.u32 	[%rd569], %r1258;
	bra.uni 	$L__BB1_369;

$L__BB1_215:
	and.b32  	%r1036, %r16, 255;
	setp.ge.s32 	%p163, %r1036, %r15;
	mov.u32 	%r2590, %r15;
	@%p163 bra 	$L__BB1_445;

	ld.local.u8 	%rs99, [%rd17];
	shr.u16 	%rs100, %rs99, 1;
	st.local.u8 	[%rd17], %rs100;
	mov.u32 	%r2590, %r15;
	bra.uni 	$L__BB1_445;

$L__BB1_261:
	add.s32 	%r1074, %r15, -1;
	and.b32  	%r102, %r15, 3;
	setp.lt.u32 	%p206, %r1074, 3;
	mov.u32 	%r2508, 0;
	mov.u32 	%r2590, %r2508;
	@%p206 bra 	$L__BB1_272;

	sub.s32 	%r2502, %r15, %r102;
	mov.u32 	%r2508, 0;
	mov.u64 	%rd4555, %rd1;

$L__BB1_263:
	ld.local.u8 	%rs6, [%rd4555];
	and.b16  	%rs132, %rs1, 255;
	setp.eq.s16 	%p207, %rs6, %rs132;
	@%p207 bra 	$L__BB1_265;

	cvt.s64.s32 	%rd457, %r2590;
	add.s64 	%rd458, %rd1, %rd457;
	st.local.u8 	[%rd458], %rs6;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_265:
	ld.local.u8 	%rs7, [%rd4555+1];
	setp.eq.s16 	%p208, %rs7, %rs132;
	@%p208 bra 	$L__BB1_267;

	cvt.s64.s32 	%rd459, %r2590;
	add.s64 	%rd460, %rd1, %rd459;
	st.local.u8 	[%rd460], %rs7;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_267:
	ld.local.u8 	%rs8, [%rd4555+2];
	setp.eq.s16 	%p209, %rs8, %rs132;
	@%p209 bra 	$L__BB1_269;

	cvt.s64.s32 	%rd461, %r2590;
	add.s64 	%rd462, %rd1, %rd461;
	st.local.u8 	[%rd462], %rs8;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_269:
	ld.local.u8 	%rs9, [%rd4555+3];
	setp.eq.s16 	%p210, %rs9, %rs132;
	@%p210 bra 	$L__BB1_271;

	cvt.s64.s32 	%rd463, %r2590;
	add.s64 	%rd464, %rd1, %rd463;
	st.local.u8 	[%rd464], %rs9;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_271:
	add.s64 	%rd4555, %rd4555, 4;
	add.s32 	%r2508, %r2508, 4;
	add.s32 	%r2502, %r2502, -4;
	setp.ne.s32 	%p211, %r2502, 0;
	@%p211 bra 	$L__BB1_263;

$L__BB1_272:
	setp.eq.s32 	%p212, %r102, 0;
	@%p212 bra 	$L__BB1_281;

	cvt.s64.s32 	%rd465, %r2508;
	add.s64 	%rd35, %rd1, %rd465;
	ld.local.u8 	%rs10, [%rd35];
	and.b16  	%rs136, %rs1, 255;
	setp.eq.s16 	%p213, %rs10, %rs136;
	@%p213 bra 	$L__BB1_275;

	cvt.s64.s32 	%rd466, %r2590;
	add.s64 	%rd467, %rd1, %rd466;
	st.local.u8 	[%rd467], %rs10;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_275:
	setp.eq.s32 	%p214, %r102, 1;
	@%p214 bra 	$L__BB1_281;

	ld.local.u8 	%rs11, [%rd35+1];
	setp.eq.s16 	%p215, %rs11, %rs136;
	@%p215 bra 	$L__BB1_278;

	cvt.s64.s32 	%rd468, %r2590;
	add.s64 	%rd469, %rd1, %rd468;
	st.local.u8 	[%rd469], %rs11;
	add.s32 	%r2590, %r2590, 1;

$L__BB1_278:
	setp.eq.s32 	%p216, %r102, 2;
	@%p216 bra 	$L__BB1_281;

	ld.local.u8 	%rs12, [%rd35+2];
	setp.eq.s16 	%p217, %rs12, %rs136;
	@%p217 bra 	$L__BB1_281;

	cvt.s64.s32 	%rd470, %r2590;
	add.s64 	%rd471, %rd1, %rd470;
	st.local.u8 	[%rd471], %rs12;
	add.s32 	%r2590, %r2590, 1;
	bra.uni 	$L__BB1_281;

$L__BB1_403:
	add.s32 	%r1437, %r2566, %r15;
	shr.s32 	%r1438, %r1437, 31;
	shr.u32 	%r1439, %r1438, 30;
	add.s32 	%r1440, %r1437, %r1439;
	shr.s32 	%r1441, %r1440, 2;
	shl.b32 	%r1442, %r1437, 3;
	and.b32  	%r1443, %r1442, 24;
	ld.local.u32 	%r1444, [%rd53+4];
	ld.local.u32 	%r1445, [%rd53];
	mov.b64 	%rd643, {%r1445, %r1444};
	and.b64  	%rd644, %rd643, 16777215;
	shl.b64 	%rd645, %rd644, %r1443;
	mov.b64 	{%r1446, %r1447}, %rd645;
	mul.wide.s32 	%rd646, %r1441, 4;
	add.s64 	%rd647, %rd1, %rd646;
	ld.local.u32 	%r1448, [%rd647];
	or.b32  	%r1449, %r1446, %r1448;
	st.local.u32 	[%rd647], %r1449;
	ld.local.u32 	%r1450, [%rd647+4];
	or.b32  	%r1451, %r1447, %r1450;
	st.local.u32 	[%rd647+4], %r1451;
	bra.uni 	$L__BB1_445;

$L__BB1_402:
	add.s32 	%r1422, %r2566, %r15;
	shr.s32 	%r1423, %r1422, 31;
	shr.u32 	%r1424, %r1423, 30;
	add.s32 	%r1425, %r1422, %r1424;
	shr.s32 	%r1426, %r1425, 2;
	shl.b32 	%r1427, %r1422, 3;
	and.b32  	%r1428, %r1427, 24;
	ld.local.u32 	%r1429, [%rd53+4];
	ld.local.u32 	%r1430, [%rd53];
	mov.b64 	%rd638, {%r1430, %r1429};
	and.b64  	%rd639, %rd638, 65535;
	shl.b64 	%rd640, %rd639, %r1428;
	mov.b64 	{%r1431, %r1432}, %rd640;
	mul.wide.s32 	%rd641, %r1426, 4;
	add.s64 	%rd642, %rd1, %rd641;
	ld.local.u32 	%r1433, [%rd642];
	or.b32  	%r1434, %r1431, %r1433;
	st.local.u32 	[%rd642], %r1434;
	ld.local.u32 	%r1435, [%rd642+4];
	or.b32  	%r1436, %r1432, %r1435;
	st.local.u32 	[%rd642+4], %r1436;
	bra.uni 	$L__BB1_445;

$L__BB1_368:
	add.s32 	%r1274, %r2549, %r15;
	shr.s32 	%r1275, %r1274, 31;
	shr.u32 	%r1276, %r1275, 30;
	add.s32 	%r1277, %r1274, %r1276;
	shr.s32 	%r1278, %r1277, 2;
	shl.b32 	%r1279, %r1274, 3;
	and.b32  	%r1280, %r1279, 24;
	ld.local.u32 	%r1281, [%rd47+4];
	ld.local.u32 	%r1282, [%rd47];
	mov.b64 	%rd575, {%r1282, %r1281};
	and.b64  	%rd576, %rd575, 16777215;
	shl.b64 	%rd577, %rd576, %r1280;
	mov.b64 	{%r1283, %r1284}, %rd577;
	mul.wide.s32 	%rd578, %r1278, 4;
	add.s64 	%rd579, %rd1, %rd578;
	ld.local.u32 	%r1285, [%rd579];
	or.b32  	%r1286, %r1283, %r1285;
	st.local.u32 	[%rd579], %r1286;
	ld.local.u32 	%r1287, [%rd579+4];
	or.b32  	%r1288, %r1284, %r1287;
	st.local.u32 	[%rd579+4], %r1288;
	bra.uni 	$L__BB1_369;

$L__BB1_367:
	add.s32 	%r1259, %r2549, %r15;
	shr.s32 	%r1260, %r1259, 31;
	shr.u32 	%r1261, %r1260, 30;
	add.s32 	%r1262, %r1259, %r1261;
	shr.s32 	%r1263, %r1262, 2;
	shl.b32 	%r1264, %r1259, 3;
	and.b32  	%r1265, %r1264, 24;
	ld.local.u32 	%r1266, [%rd47+4];
	ld.local.u32 	%r1267, [%rd47];
	mov.b64 	%rd570, {%r1267, %r1266};
	and.b64  	%rd571, %rd570, 65535;
	shl.b64 	%rd572, %rd571, %r1265;
	mov.b64 	{%r1268, %r1269}, %rd572;
	mul.wide.s32 	%rd573, %r1263, 4;
	add.s64 	%rd574, %rd1, %rd573;
	ld.local.u32 	%r1270, [%rd574];
	or.b32  	%r1271, %r1268, %r1270;
	st.local.u32 	[%rd574], %r1271;
	ld.local.u32 	%r1272, [%rd574+4];
	or.b32  	%r1273, %r1269, %r1272;
	st.local.u32 	[%rd574+4], %r1273;

$L__BB1_369:
	shr.u32 	%r1289, %r15, 31;
	add.s32 	%r1290, %r15, %r1289;
	shr.s32 	%r257, %r1290, 1;
	setp.lt.s32 	%p332, %r15, 2;
	mov.u32 	%r2590, %r243;
	@%p332 bra 	$L__BB1_445;

	add.s32 	%r1292, %r257, -1;
	and.b32  	%r258, %r257, 3;
	setp.lt.u32 	%p333, %r1292, 3;
	mov.u32 	%r2552, 0;
	@%p333 bra 	$L__BB1_373;

	sub.s32 	%r2551, %r257, %r258;
	mov.u32 	%r2552, 0;

$L__BB1_372:
	not.b32 	%r1294, %r2552;
	add.s32 	%r1295, %r243, %r1294;
	add.s32 	%r1296, %r2552, %r15;
	cvt.s64.s32 	%rd580, %r1296;
	add.s64 	%rd581, %rd1, %rd580;
	ld.local.u8 	%rs240, [%rd581];
	cvt.s64.s32 	%rd582, %r1295;
	add.s64 	%rd583, %rd1, %rd582;
	ld.local.u8 	%rs241, [%rd583];
	st.local.u8 	[%rd581], %rs241;
	st.local.u8 	[%rd583], %rs240;
	ld.local.u8 	%rs242, [%rd581+1];
	ld.local.u8 	%rs243, [%rd583+-1];
	st.local.u8 	[%rd581+1], %rs243;
	st.local.u8 	[%rd583+-1], %rs242;
	ld.local.u8 	%rs244, [%rd581+2];
	ld.local.u8 	%rs245, [%rd583+-2];
	st.local.u8 	[%rd581+2], %rs245;
	st.local.u8 	[%rd583+-2], %rs244;
	ld.local.u8 	%rs246, [%rd581+3];
	ld.local.u8 	%rs247, [%rd583+-3];
	st.local.u8 	[%rd581+3], %rs247;
	st.local.u8 	[%rd583+-3], %rs246;
	add.s32 	%r2552, %r2552, 4;
	add.s32 	%r2551, %r2551, -4;
	setp.ne.s32 	%p334, %r2551, 0;
	@%p334 bra 	$L__BB1_372;

$L__BB1_373:
	setp.eq.s32 	%p335, %r258, 0;
	mov.u32 	%r2590, %r243;
	@%p335 bra 	$L__BB1_445;

	not.b32 	%r1297, %r2552;
	add.s32 	%r1298, %r243, %r1297;
	add.s32 	%r1299, %r2552, %r15;
	cvt.s64.s32 	%rd584, %r1299;
	add.s64 	%rd48, %rd1, %rd584;
	ld.local.u8 	%rs248, [%rd48];
	cvt.s64.s32 	%rd585, %r1298;
	add.s64 	%rd49, %rd1, %rd585;
	ld.local.u8 	%rs249, [%rd49];
	st.local.u8 	[%rd48], %rs249;
	st.local.u8 	[%rd49], %rs248;
	setp.eq.s32 	%p336, %r258, 1;
	mov.u32 	%r2590, %r243;
	@%p336 bra 	$L__BB1_445;

	ld.local.u8 	%rs250, [%rd48+1];
	ld.local.u8 	%rs251, [%rd49+-1];
	st.local.u8 	[%rd48+1], %rs251;
	st.local.u8 	[%rd49+-1], %rs250;
	setp.eq.s32 	%p337, %r258, 2;
	mov.u32 	%r2590, %r243;
	@%p337 bra 	$L__BB1_445;

	ld.local.u8 	%rs252, [%rd48+2];
	ld.local.u8 	%rs253, [%rd49+-2];
	st.local.u8 	[%rd48+2], %rs253;
	st.local.u8 	[%rd49+-2], %rs252;
	mov.u32 	%r2590, %r243;

$L__BB1_445:
	add.s32 	%r2474, %r2474, 1;
	shl.b64 	%rd675, %rd15, 7;
	add.s64 	%rd676, %rd399, %rd675;
	mul.wide.u32 	%rd677, %r2474, 4;
	add.s64 	%rd678, %rd676, %rd677;
	ld.const.u32 	%r2473, [%rd678];
	setp.ne.s32 	%p480, %r2473, 0;
	@%p480 bra 	$L__BB1_9;

$L__BB1_446:
	st.local.u32 	[%rd1+256], %r2590;
	mov.u32 	%r2595, 0;
	mov.u64 	%rd4596, 7640891576956012808;
	mov.u64 	%rd4595, -4942790177534073029;
	mov.u64 	%rd4594, 4354685564936845355;
	mov.u64 	%rd4593, -6534734903238641935;
	mov.u64 	%rd4592, 5840696475078001361;
	mov.u64 	%rd4591, -7276294671716946913;
	mov.u64 	%rd4590, 2270897969802886507;
	mov.u64 	%rd4589, 6620516959819538809;
	mov.u32 	%r2593, %r2595;
	bra.uni 	$L__BB1_447;

$L__BB1_468:
	add.s32 	%r2595, %r2595, 128;
	add.s64 	%rd4589, %rd4668, %rd4589;
	add.s64 	%rd4596, %rd4661, %rd4596;
	add.s64 	%rd4595, %rd4662, %rd4595;
	add.s64 	%rd4594, %rd4663, %rd4594;
	add.s64 	%rd4593, %rd4664, %rd4593;
	add.s64 	%rd4592, %rd4665, %rd4592;
	add.s64 	%rd4591, %rd4666, %rd4591;
	add.s64 	%rd4590, %rd4667, %rd4590;
	add.s32 	%r2593, %r2593, 32;

$L__BB1_447:
	add.s32 	%r2466, %r2590, -128;
	mul.wide.s32 	%rd687, %r2593, 4;
	add.s64 	%rd688, %rd1, %rd687;
	ld.local.u32 	%r368, [%rd688];
	ld.local.u32 	%r369, [%rd688+4];
	ld.local.u32 	%r370, [%rd688+8];
	ld.local.u32 	%r371, [%rd688+12];
	ld.local.u32 	%r372, [%rd688+16];
	ld.local.u32 	%r373, [%rd688+20];
	ld.local.u32 	%r374, [%rd688+24];
	ld.local.u32 	%r375, [%rd688+28];
	ld.local.u32 	%r376, [%rd688+32];
	ld.local.u32 	%r377, [%rd688+36];
	ld.local.u32 	%r378, [%rd688+40];
	ld.local.u32 	%r379, [%rd688+44];
	ld.local.u32 	%r380, [%rd688+48];
	ld.local.u32 	%r381, [%rd688+52];
	ld.local.u32 	%r382, [%rd688+56];
	ld.local.u32 	%r383, [%rd688+60];
	ld.local.u32 	%r384, [%rd688+64];
	ld.local.u32 	%r385, [%rd688+68];
	ld.local.u32 	%r386, [%rd688+72];
	ld.local.u32 	%r387, [%rd688+76];
	ld.local.u32 	%r388, [%rd688+80];
	ld.local.u32 	%r389, [%rd688+84];
	ld.local.u32 	%r390, [%rd688+88];
	ld.local.u32 	%r391, [%rd688+92];
	ld.local.u32 	%r392, [%rd688+96];
	ld.local.u32 	%r393, [%rd688+100];
	ld.local.u32 	%r394, [%rd688+104];
	ld.local.u32 	%r395, [%rd688+108];
	ld.local.u32 	%r396, [%rd688+112];
	ld.local.u32 	%r397, [%rd688+116];
	ld.local.u32 	%r398, [%rd688+120];
	ld.local.u32 	%r399, [%rd688+124];
	setp.lt.s32 	%p481, %r2595, %r2466;
	@%p481 bra 	$L__BB1_466;
	bra.uni 	$L__BB1_448;

$L__BB1_466:
	// begin inline asm
	prmt.b32 %r2401, %r368, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2403, %r369, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4669, {%r2403, %r2401};
	// begin inline asm
	prmt.b32 %r2405, %r370, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2407, %r371, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4670, {%r2407, %r2405};
	// begin inline asm
	prmt.b32 %r2409, %r372, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2411, %r373, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4671, {%r2411, %r2409};
	// begin inline asm
	prmt.b32 %r2413, %r374, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2415, %r375, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4672, {%r2415, %r2413};
	// begin inline asm
	prmt.b32 %r2417, %r376, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2419, %r377, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4673, {%r2419, %r2417};
	// begin inline asm
	prmt.b32 %r2421, %r378, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2423, %r379, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4674, {%r2423, %r2421};
	// begin inline asm
	prmt.b32 %r2425, %r380, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2427, %r381, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4675, {%r2427, %r2425};
	// begin inline asm
	prmt.b32 %r2429, %r382, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2431, %r383, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4676, {%r2431, %r2429};
	// begin inline asm
	prmt.b32 %r2433, %r384, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2435, %r385, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4660, {%r2435, %r2433};
	// begin inline asm
	prmt.b32 %r2437, %r386, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2439, %r387, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4659, {%r2439, %r2437};
	// begin inline asm
	prmt.b32 %r2441, %r388, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2443, %r389, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4658, {%r2443, %r2441};
	// begin inline asm
	prmt.b32 %r2445, %r390, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2447, %r391, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4657, {%r2447, %r2445};
	// begin inline asm
	prmt.b32 %r2449, %r392, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2451, %r393, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4656, {%r2451, %r2449};
	// begin inline asm
	prmt.b32 %r2453, %r394, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2455, %r395, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4655, {%r2455, %r2453};
	// begin inline asm
	prmt.b32 %r2457, %r396, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2459, %r397, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4654, {%r2459, %r2457};
	// begin inline asm
	prmt.b32 %r2461, %r398, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2463, %r399, 0, 0x0123;
	// end inline asm
	mov.b64 	%rd4653, {%r2463, %r2461};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 46;
	shr.b64 	%rhs, %rd4592, 18;
	add.u64 	%rd3584, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 50;
	shr.b64 	%rhs, %rd4592, 14;
	add.u64 	%rd3585, %lhs, %rhs;
	}
	xor.b64  	%rd3586, %rd3585, %rd3584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 23;
	shr.b64 	%rhs, %rd4592, 41;
	add.u64 	%rd3587, %lhs, %rhs;
	}
	xor.b64  	%rd3588, %rd3586, %rd3587;
	xor.b64  	%rd3589, %rd4591, %rd4590;
	and.b64  	%rd3590, %rd4592, %rd3589;
	xor.b64  	%rd3591, %rd3590, %rd4590;
	add.s64 	%rd3592, %rd4589, %rd3591;
	add.s64 	%rd3593, %rd3592, %rd3588;
	add.s64 	%rd3594, %rd3593, %rd4669;
	add.s64 	%rd3595, %rd3594, 4794697086780616226;
	add.s64 	%rd3596, %rd3595, %rd4593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 30;
	shr.b64 	%rhs, %rd4596, 34;
	add.u64 	%rd3597, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 36;
	shr.b64 	%rhs, %rd4596, 28;
	add.u64 	%rd3598, %lhs, %rhs;
	}
	xor.b64  	%rd3599, %rd3598, %rd3597;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 25;
	shr.b64 	%rhs, %rd4596, 39;
	add.u64 	%rd3600, %lhs, %rhs;
	}
	xor.b64  	%rd3601, %rd3599, %rd3600;
	xor.b64  	%rd3602, %rd4596, %rd4595;
	and.b64  	%rd3603, %rd3602, %rd4594;
	and.b64  	%rd3604, %rd4596, %rd4595;
	or.b64  	%rd3605, %rd3603, %rd3604;
	add.s64 	%rd3606, %rd3605, %rd3601;
	add.s64 	%rd3607, %rd3606, %rd3595;
	add.s64 	%rd3608, %rd4590, %rd4670;
	xor.b64  	%rd3609, %rd4592, %rd4591;
	and.b64  	%rd3610, %rd3596, %rd3609;
	xor.b64  	%rd3611, %rd3610, %rd4591;
	add.s64 	%rd3612, %rd3608, %rd3611;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 50;
	shr.b64 	%rhs, %rd3596, 14;
	add.u64 	%rd3613, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 46;
	shr.b64 	%rhs, %rd3596, 18;
	add.u64 	%rd3614, %lhs, %rhs;
	}
	xor.b64  	%rd3615, %rd3613, %rd3614;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3596, 23;
	shr.b64 	%rhs, %rd3596, 41;
	add.u64 	%rd3616, %lhs, %rhs;
	}
	xor.b64  	%rd3617, %rd3615, %rd3616;
	add.s64 	%rd3618, %rd3612, %rd3617;
	add.s64 	%rd3619, %rd3618, 8158064640168781261;
	add.s64 	%rd3620, %rd3619, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3607, 36;
	shr.b64 	%rhs, %rd3607, 28;
	add.u64 	%rd3621, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3607, 30;
	shr.b64 	%rhs, %rd3607, 34;
	add.u64 	%rd3622, %lhs, %rhs;
	}
	xor.b64  	%rd3623, %rd3621, %rd3622;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3607, 25;
	shr.b64 	%rhs, %rd3607, 39;
	add.u64 	%rd3624, %lhs, %rhs;
	}
	xor.b64  	%rd3625, %rd3623, %rd3624;
	and.b64  	%rd3626, %rd3607, %rd4596;
	xor.b64  	%rd3627, %rd3607, %rd4596;
	and.b64  	%rd3628, %rd3627, %rd4595;
	or.b64  	%rd3629, %rd3628, %rd3626;
	add.s64 	%rd3630, %rd3629, %rd3625;
	add.s64 	%rd3631, %rd3630, %rd3619;
	add.s64 	%rd3632, %rd4591, %rd4671;
	xor.b64  	%rd3633, %rd3596, %rd4592;
	and.b64  	%rd3634, %rd3620, %rd3633;
	xor.b64  	%rd3635, %rd3634, %rd4592;
	add.s64 	%rd3636, %rd3632, %rd3635;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 50;
	shr.b64 	%rhs, %rd3620, 14;
	add.u64 	%rd3637, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 46;
	shr.b64 	%rhs, %rd3620, 18;
	add.u64 	%rd3638, %lhs, %rhs;
	}
	xor.b64  	%rd3639, %rd3637, %rd3638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3620, 23;
	shr.b64 	%rhs, %rd3620, 41;
	add.u64 	%rd3640, %lhs, %rhs;
	}
	xor.b64  	%rd3641, %rd3639, %rd3640;
	add.s64 	%rd3642, %rd3636, %rd3641;
	add.s64 	%rd3643, %rd3642, -5349999486874862801;
	add.s64 	%rd3644, %rd3643, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3631, 36;
	shr.b64 	%rhs, %rd3631, 28;
	add.u64 	%rd3645, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3631, 30;
	shr.b64 	%rhs, %rd3631, 34;
	add.u64 	%rd3646, %lhs, %rhs;
	}
	xor.b64  	%rd3647, %rd3645, %rd3646;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3631, 25;
	shr.b64 	%rhs, %rd3631, 39;
	add.u64 	%rd3648, %lhs, %rhs;
	}
	xor.b64  	%rd3649, %rd3647, %rd3648;
	and.b64  	%rd3650, %rd3631, %rd3607;
	xor.b64  	%rd3651, %rd3631, %rd3607;
	and.b64  	%rd3652, %rd3651, %rd4596;
	or.b64  	%rd3653, %rd3652, %rd3650;
	add.s64 	%rd3654, %rd3653, %rd3649;
	add.s64 	%rd3655, %rd3654, %rd3643;
	add.s64 	%rd3656, %rd4592, %rd4672;
	xor.b64  	%rd3657, %rd3620, %rd3596;
	and.b64  	%rd3658, %rd3644, %rd3657;
	xor.b64  	%rd3659, %rd3658, %rd3596;
	add.s64 	%rd3660, %rd3656, %rd3659;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 50;
	shr.b64 	%rhs, %rd3644, 14;
	add.u64 	%rd3661, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 46;
	shr.b64 	%rhs, %rd3644, 18;
	add.u64 	%rd3662, %lhs, %rhs;
	}
	xor.b64  	%rd3663, %rd3661, %rd3662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3644, 23;
	shr.b64 	%rhs, %rd3644, 41;
	add.u64 	%rd3664, %lhs, %rhs;
	}
	xor.b64  	%rd3665, %rd3663, %rd3664;
	add.s64 	%rd3666, %rd3660, %rd3665;
	add.s64 	%rd3667, %rd3666, -1606136188198331460;
	add.s64 	%rd3668, %rd3667, %rd4596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3655, 36;
	shr.b64 	%rhs, %rd3655, 28;
	add.u64 	%rd3669, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3655, 30;
	shr.b64 	%rhs, %rd3655, 34;
	add.u64 	%rd3670, %lhs, %rhs;
	}
	xor.b64  	%rd3671, %rd3669, %rd3670;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3655, 25;
	shr.b64 	%rhs, %rd3655, 39;
	add.u64 	%rd3672, %lhs, %rhs;
	}
	xor.b64  	%rd3673, %rd3671, %rd3672;
	and.b64  	%rd3674, %rd3655, %rd3631;
	xor.b64  	%rd3675, %rd3655, %rd3631;
	and.b64  	%rd3676, %rd3675, %rd3607;
	or.b64  	%rd3677, %rd3676, %rd3674;
	add.s64 	%rd3678, %rd3677, %rd3673;
	add.s64 	%rd3679, %rd3678, %rd3667;
	add.s64 	%rd3680, %rd3596, %rd4673;
	xor.b64  	%rd3681, %rd3644, %rd3620;
	and.b64  	%rd3682, %rd3668, %rd3681;
	xor.b64  	%rd3683, %rd3682, %rd3620;
	add.s64 	%rd3684, %rd3680, %rd3683;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 50;
	shr.b64 	%rhs, %rd3668, 14;
	add.u64 	%rd3685, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 46;
	shr.b64 	%rhs, %rd3668, 18;
	add.u64 	%rd3686, %lhs, %rhs;
	}
	xor.b64  	%rd3687, %rd3685, %rd3686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3668, 23;
	shr.b64 	%rhs, %rd3668, 41;
	add.u64 	%rd3688, %lhs, %rhs;
	}
	xor.b64  	%rd3689, %rd3687, %rd3688;
	add.s64 	%rd3690, %rd3684, %rd3689;
	add.s64 	%rd3691, %rd3690, 4131703408338449720;
	add.s64 	%rd3692, %rd3691, %rd3607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3679, 36;
	shr.b64 	%rhs, %rd3679, 28;
	add.u64 	%rd3693, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3679, 30;
	shr.b64 	%rhs, %rd3679, 34;
	add.u64 	%rd3694, %lhs, %rhs;
	}
	xor.b64  	%rd3695, %rd3693, %rd3694;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3679, 25;
	shr.b64 	%rhs, %rd3679, 39;
	add.u64 	%rd3696, %lhs, %rhs;
	}
	xor.b64  	%rd3697, %rd3695, %rd3696;
	and.b64  	%rd3698, %rd3679, %rd3655;
	xor.b64  	%rd3699, %rd3679, %rd3655;
	and.b64  	%rd3700, %rd3699, %rd3631;
	or.b64  	%rd3701, %rd3700, %rd3698;
	add.s64 	%rd3702, %rd3701, %rd3697;
	add.s64 	%rd3703, %rd3702, %rd3691;
	add.s64 	%rd3704, %rd3620, %rd4674;
	xor.b64  	%rd3705, %rd3668, %rd3644;
	and.b64  	%rd3706, %rd3692, %rd3705;
	xor.b64  	%rd3707, %rd3706, %rd3644;
	add.s64 	%rd3708, %rd3704, %rd3707;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 50;
	shr.b64 	%rhs, %rd3692, 14;
	add.u64 	%rd3709, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 46;
	shr.b64 	%rhs, %rd3692, 18;
	add.u64 	%rd3710, %lhs, %rhs;
	}
	xor.b64  	%rd3711, %rd3709, %rd3710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3692, 23;
	shr.b64 	%rhs, %rd3692, 41;
	add.u64 	%rd3712, %lhs, %rhs;
	}
	xor.b64  	%rd3713, %rd3711, %rd3712;
	add.s64 	%rd3714, %rd3708, %rd3713;
	add.s64 	%rd3715, %rd3714, 6480981068601479193;
	add.s64 	%rd3716, %rd3715, %rd3631;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3703, 36;
	shr.b64 	%rhs, %rd3703, 28;
	add.u64 	%rd3717, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3703, 30;
	shr.b64 	%rhs, %rd3703, 34;
	add.u64 	%rd3718, %lhs, %rhs;
	}
	xor.b64  	%rd3719, %rd3717, %rd3718;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3703, 25;
	shr.b64 	%rhs, %rd3703, 39;
	add.u64 	%rd3720, %lhs, %rhs;
	}
	xor.b64  	%rd3721, %rd3719, %rd3720;
	and.b64  	%rd3722, %rd3703, %rd3679;
	xor.b64  	%rd3723, %rd3703, %rd3679;
	and.b64  	%rd3724, %rd3723, %rd3655;
	or.b64  	%rd3725, %rd3724, %rd3722;
	add.s64 	%rd3726, %rd3725, %rd3721;
	add.s64 	%rd3727, %rd3726, %rd3715;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 50;
	shr.b64 	%rhs, %rd3716, 14;
	add.u64 	%rd3728, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 46;
	shr.b64 	%rhs, %rd3716, 18;
	add.u64 	%rd3729, %lhs, %rhs;
	}
	xor.b64  	%rd3730, %rd3728, %rd3729;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3716, 23;
	shr.b64 	%rhs, %rd3716, 41;
	add.u64 	%rd3731, %lhs, %rhs;
	}
	xor.b64  	%rd3732, %rd3730, %rd3731;
	xor.b64  	%rd3733, %rd3692, %rd3668;
	and.b64  	%rd3734, %rd3716, %rd3733;
	xor.b64  	%rd3735, %rd3734, %rd3668;
	add.s64 	%rd3736, %rd4675, %rd3644;
	add.s64 	%rd3737, %rd3736, %rd3735;
	add.s64 	%rd3738, %rd3737, %rd3732;
	add.s64 	%rd3739, %rd3738, -7908458776815382629;
	add.s64 	%rd3740, %rd3739, %rd3655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3727, 36;
	shr.b64 	%rhs, %rd3727, 28;
	add.u64 	%rd3741, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3727, 30;
	shr.b64 	%rhs, %rd3727, 34;
	add.u64 	%rd3742, %lhs, %rhs;
	}
	xor.b64  	%rd3743, %rd3741, %rd3742;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3727, 25;
	shr.b64 	%rhs, %rd3727, 39;
	add.u64 	%rd3744, %lhs, %rhs;
	}
	xor.b64  	%rd3745, %rd3743, %rd3744;
	and.b64  	%rd3746, %rd3727, %rd3703;
	xor.b64  	%rd3747, %rd3727, %rd3703;
	and.b64  	%rd3748, %rd3747, %rd3679;
	or.b64  	%rd3749, %rd3748, %rd3746;
	add.s64 	%rd3750, %rd3749, %rd3745;
	add.s64 	%rd3751, %rd3750, %rd3739;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 50;
	shr.b64 	%rhs, %rd3740, 14;
	add.u64 	%rd3752, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 46;
	shr.b64 	%rhs, %rd3740, 18;
	add.u64 	%rd3753, %lhs, %rhs;
	}
	xor.b64  	%rd3754, %rd3752, %rd3753;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3740, 23;
	shr.b64 	%rhs, %rd3740, 41;
	add.u64 	%rd3755, %lhs, %rhs;
	}
	xor.b64  	%rd3756, %rd3754, %rd3755;
	xor.b64  	%rd3757, %rd3716, %rd3692;
	and.b64  	%rd3758, %rd3740, %rd3757;
	xor.b64  	%rd3759, %rd3758, %rd3692;
	add.s64 	%rd3760, %rd4676, %rd3668;
	add.s64 	%rd3761, %rd3760, %rd3759;
	add.s64 	%rd3762, %rd3761, %rd3756;
	add.s64 	%rd3763, %rd3762, -6116909921290321640;
	add.s64 	%rd3764, %rd3763, %rd3679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3751, 36;
	shr.b64 	%rhs, %rd3751, 28;
	add.u64 	%rd3765, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3751, 30;
	shr.b64 	%rhs, %rd3751, 34;
	add.u64 	%rd3766, %lhs, %rhs;
	}
	xor.b64  	%rd3767, %rd3765, %rd3766;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3751, 25;
	shr.b64 	%rhs, %rd3751, 39;
	add.u64 	%rd3768, %lhs, %rhs;
	}
	xor.b64  	%rd3769, %rd3767, %rd3768;
	and.b64  	%rd3770, %rd3751, %rd3727;
	xor.b64  	%rd3771, %rd3751, %rd3727;
	and.b64  	%rd3772, %rd3771, %rd3703;
	or.b64  	%rd3773, %rd3772, %rd3770;
	add.s64 	%rd3774, %rd3773, %rd3769;
	add.s64 	%rd3775, %rd3774, %rd3763;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 50;
	shr.b64 	%rhs, %rd3764, 14;
	add.u64 	%rd3776, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 46;
	shr.b64 	%rhs, %rd3764, 18;
	add.u64 	%rd3777, %lhs, %rhs;
	}
	xor.b64  	%rd3778, %rd3776, %rd3777;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3764, 23;
	shr.b64 	%rhs, %rd3764, 41;
	add.u64 	%rd3779, %lhs, %rhs;
	}
	xor.b64  	%rd3780, %rd3778, %rd3779;
	xor.b64  	%rd3781, %rd3740, %rd3716;
	and.b64  	%rd3782, %rd3764, %rd3781;
	xor.b64  	%rd3783, %rd3782, %rd3716;
	add.s64 	%rd3784, %rd4660, %rd3692;
	add.s64 	%rd3785, %rd3784, %rd3783;
	add.s64 	%rd3786, %rd3785, %rd3780;
	add.s64 	%rd3787, %rd3786, -2880145864133508542;
	add.s64 	%rd3788, %rd3787, %rd3703;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3775, 36;
	shr.b64 	%rhs, %rd3775, 28;
	add.u64 	%rd3789, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3775, 30;
	shr.b64 	%rhs, %rd3775, 34;
	add.u64 	%rd3790, %lhs, %rhs;
	}
	xor.b64  	%rd3791, %rd3789, %rd3790;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3775, 25;
	shr.b64 	%rhs, %rd3775, 39;
	add.u64 	%rd3792, %lhs, %rhs;
	}
	xor.b64  	%rd3793, %rd3791, %rd3792;
	and.b64  	%rd3794, %rd3775, %rd3751;
	xor.b64  	%rd3795, %rd3775, %rd3751;
	and.b64  	%rd3796, %rd3795, %rd3727;
	or.b64  	%rd3797, %rd3796, %rd3794;
	add.s64 	%rd3798, %rd3797, %rd3793;
	add.s64 	%rd3799, %rd3798, %rd3787;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 50;
	shr.b64 	%rhs, %rd3788, 14;
	add.u64 	%rd3800, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 46;
	shr.b64 	%rhs, %rd3788, 18;
	add.u64 	%rd3801, %lhs, %rhs;
	}
	xor.b64  	%rd3802, %rd3800, %rd3801;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3788, 23;
	shr.b64 	%rhs, %rd3788, 41;
	add.u64 	%rd3803, %lhs, %rhs;
	}
	xor.b64  	%rd3804, %rd3802, %rd3803;
	xor.b64  	%rd3805, %rd3764, %rd3740;
	and.b64  	%rd3806, %rd3788, %rd3805;
	xor.b64  	%rd3807, %rd3806, %rd3740;
	add.s64 	%rd3808, %rd4659, %rd3716;
	add.s64 	%rd3809, %rd3808, %rd3807;
	add.s64 	%rd3810, %rd3809, %rd3804;
	add.s64 	%rd3811, %rd3810, 1334009975649890238;
	add.s64 	%rd3812, %rd3811, %rd3727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3799, 36;
	shr.b64 	%rhs, %rd3799, 28;
	add.u64 	%rd3813, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3799, 30;
	shr.b64 	%rhs, %rd3799, 34;
	add.u64 	%rd3814, %lhs, %rhs;
	}
	xor.b64  	%rd3815, %rd3813, %rd3814;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3799, 25;
	shr.b64 	%rhs, %rd3799, 39;
	add.u64 	%rd3816, %lhs, %rhs;
	}
	xor.b64  	%rd3817, %rd3815, %rd3816;
	and.b64  	%rd3818, %rd3799, %rd3775;
	xor.b64  	%rd3819, %rd3799, %rd3775;
	and.b64  	%rd3820, %rd3819, %rd3751;
	or.b64  	%rd3821, %rd3820, %rd3818;
	add.s64 	%rd3822, %rd3821, %rd3817;
	add.s64 	%rd3823, %rd3822, %rd3811;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 50;
	shr.b64 	%rhs, %rd3812, 14;
	add.u64 	%rd3824, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 46;
	shr.b64 	%rhs, %rd3812, 18;
	add.u64 	%rd3825, %lhs, %rhs;
	}
	xor.b64  	%rd3826, %rd3824, %rd3825;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3812, 23;
	shr.b64 	%rhs, %rd3812, 41;
	add.u64 	%rd3827, %lhs, %rhs;
	}
	xor.b64  	%rd3828, %rd3826, %rd3827;
	xor.b64  	%rd3829, %rd3788, %rd3764;
	and.b64  	%rd3830, %rd3812, %rd3829;
	xor.b64  	%rd3831, %rd3830, %rd3764;
	add.s64 	%rd3832, %rd4658, %rd3740;
	add.s64 	%rd3833, %rd3832, %rd3831;
	add.s64 	%rd3834, %rd3833, %rd3828;
	add.s64 	%rd3835, %rd3834, 2608012711638119052;
	add.s64 	%rd3836, %rd3835, %rd3751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3823, 36;
	shr.b64 	%rhs, %rd3823, 28;
	add.u64 	%rd3837, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3823, 30;
	shr.b64 	%rhs, %rd3823, 34;
	add.u64 	%rd3838, %lhs, %rhs;
	}
	xor.b64  	%rd3839, %rd3837, %rd3838;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3823, 25;
	shr.b64 	%rhs, %rd3823, 39;
	add.u64 	%rd3840, %lhs, %rhs;
	}
	xor.b64  	%rd3841, %rd3839, %rd3840;
	and.b64  	%rd3842, %rd3823, %rd3799;
	xor.b64  	%rd3843, %rd3823, %rd3799;
	and.b64  	%rd3844, %rd3843, %rd3775;
	or.b64  	%rd3845, %rd3844, %rd3842;
	add.s64 	%rd3846, %rd3845, %rd3841;
	add.s64 	%rd3847, %rd3846, %rd3835;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 50;
	shr.b64 	%rhs, %rd3836, 14;
	add.u64 	%rd3848, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 46;
	shr.b64 	%rhs, %rd3836, 18;
	add.u64 	%rd3849, %lhs, %rhs;
	}
	xor.b64  	%rd3850, %rd3848, %rd3849;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3836, 23;
	shr.b64 	%rhs, %rd3836, 41;
	add.u64 	%rd3851, %lhs, %rhs;
	}
	xor.b64  	%rd3852, %rd3850, %rd3851;
	xor.b64  	%rd3853, %rd3812, %rd3788;
	and.b64  	%rd3854, %rd3836, %rd3853;
	xor.b64  	%rd3855, %rd3854, %rd3788;
	add.s64 	%rd3856, %rd4657, %rd3764;
	add.s64 	%rd3857, %rd3856, %rd3855;
	add.s64 	%rd3858, %rd3857, %rd3852;
	add.s64 	%rd3859, %rd3858, 6128411473006802146;
	add.s64 	%rd3860, %rd3859, %rd3775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3847, 36;
	shr.b64 	%rhs, %rd3847, 28;
	add.u64 	%rd3861, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3847, 30;
	shr.b64 	%rhs, %rd3847, 34;
	add.u64 	%rd3862, %lhs, %rhs;
	}
	xor.b64  	%rd3863, %rd3861, %rd3862;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3847, 25;
	shr.b64 	%rhs, %rd3847, 39;
	add.u64 	%rd3864, %lhs, %rhs;
	}
	xor.b64  	%rd3865, %rd3863, %rd3864;
	and.b64  	%rd3866, %rd3847, %rd3823;
	xor.b64  	%rd3867, %rd3847, %rd3823;
	and.b64  	%rd3868, %rd3867, %rd3799;
	or.b64  	%rd3869, %rd3868, %rd3866;
	add.s64 	%rd3870, %rd3869, %rd3865;
	add.s64 	%rd3871, %rd3870, %rd3859;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3860, 50;
	shr.b64 	%rhs, %rd3860, 14;
	add.u64 	%rd3872, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3860, 46;
	shr.b64 	%rhs, %rd3860, 18;
	add.u64 	%rd3873, %lhs, %rhs;
	}
	xor.b64  	%rd3874, %rd3872, %rd3873;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3860, 23;
	shr.b64 	%rhs, %rd3860, 41;
	add.u64 	%rd3875, %lhs, %rhs;
	}
	xor.b64  	%rd3876, %rd3874, %rd3875;
	xor.b64  	%rd3877, %rd3836, %rd3812;
	and.b64  	%rd3878, %rd3860, %rd3877;
	xor.b64  	%rd3879, %rd3878, %rd3812;
	add.s64 	%rd3880, %rd4656, %rd3788;
	add.s64 	%rd3881, %rd3880, %rd3879;
	add.s64 	%rd3882, %rd3881, %rd3876;
	add.s64 	%rd3883, %rd3882, 8268148722764581231;
	add.s64 	%rd4668, %rd3883, %rd3799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3871, 36;
	shr.b64 	%rhs, %rd3871, 28;
	add.u64 	%rd3884, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3871, 30;
	shr.b64 	%rhs, %rd3871, 34;
	add.u64 	%rd3885, %lhs, %rhs;
	}
	xor.b64  	%rd3886, %rd3884, %rd3885;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3871, 25;
	shr.b64 	%rhs, %rd3871, 39;
	add.u64 	%rd3887, %lhs, %rhs;
	}
	xor.b64  	%rd3888, %rd3886, %rd3887;
	and.b64  	%rd3889, %rd3871, %rd3847;
	xor.b64  	%rd3890, %rd3871, %rd3847;
	and.b64  	%rd3891, %rd3890, %rd3823;
	or.b64  	%rd3892, %rd3891, %rd3889;
	add.s64 	%rd3893, %rd3892, %rd3888;
	add.s64 	%rd4664, %rd3893, %rd3883;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 50;
	shr.b64 	%rhs, %rd4668, 14;
	add.u64 	%rd3894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 46;
	shr.b64 	%rhs, %rd4668, 18;
	add.u64 	%rd3895, %lhs, %rhs;
	}
	xor.b64  	%rd3896, %rd3894, %rd3895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 23;
	shr.b64 	%rhs, %rd4668, 41;
	add.u64 	%rd3897, %lhs, %rhs;
	}
	xor.b64  	%rd3898, %rd3896, %rd3897;
	xor.b64  	%rd3899, %rd3860, %rd3836;
	and.b64  	%rd3900, %rd4668, %rd3899;
	xor.b64  	%rd3901, %rd3900, %rd3836;
	add.s64 	%rd3902, %rd4655, %rd3812;
	add.s64 	%rd3903, %rd3902, %rd3901;
	add.s64 	%rd3904, %rd3903, %rd3898;
	add.s64 	%rd3905, %rd3904, -9160688886553864527;
	add.s64 	%rd4667, %rd3905, %rd3823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 36;
	shr.b64 	%rhs, %rd4664, 28;
	add.u64 	%rd3906, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 30;
	shr.b64 	%rhs, %rd4664, 34;
	add.u64 	%rd3907, %lhs, %rhs;
	}
	xor.b64  	%rd3908, %rd3906, %rd3907;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 25;
	shr.b64 	%rhs, %rd4664, 39;
	add.u64 	%rd3909, %lhs, %rhs;
	}
	xor.b64  	%rd3910, %rd3908, %rd3909;
	and.b64  	%rd3911, %rd4664, %rd3871;
	xor.b64  	%rd3912, %rd4664, %rd3871;
	and.b64  	%rd3913, %rd3912, %rd3847;
	or.b64  	%rd3914, %rd3913, %rd3911;
	add.s64 	%rd3915, %rd3914, %rd3910;
	add.s64 	%rd4663, %rd3915, %rd3905;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 50;
	shr.b64 	%rhs, %rd4667, 14;
	add.u64 	%rd3916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 46;
	shr.b64 	%rhs, %rd4667, 18;
	add.u64 	%rd3917, %lhs, %rhs;
	}
	xor.b64  	%rd3918, %rd3916, %rd3917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 23;
	shr.b64 	%rhs, %rd4667, 41;
	add.u64 	%rd3919, %lhs, %rhs;
	}
	xor.b64  	%rd3920, %rd3918, %rd3919;
	xor.b64  	%rd3921, %rd4668, %rd3860;
	and.b64  	%rd3922, %rd4667, %rd3921;
	xor.b64  	%rd3923, %rd3922, %rd3860;
	add.s64 	%rd3924, %rd4654, %rd3836;
	add.s64 	%rd3925, %rd3924, %rd3923;
	add.s64 	%rd3926, %rd3925, %rd3920;
	add.s64 	%rd3927, %rd3926, -7215885187991268811;
	add.s64 	%rd4666, %rd3927, %rd3847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 36;
	shr.b64 	%rhs, %rd4663, 28;
	add.u64 	%rd3928, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 30;
	shr.b64 	%rhs, %rd4663, 34;
	add.u64 	%rd3929, %lhs, %rhs;
	}
	xor.b64  	%rd3930, %rd3928, %rd3929;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 25;
	shr.b64 	%rhs, %rd4663, 39;
	add.u64 	%rd3931, %lhs, %rhs;
	}
	xor.b64  	%rd3932, %rd3930, %rd3931;
	and.b64  	%rd3933, %rd4663, %rd4664;
	xor.b64  	%rd3934, %rd4663, %rd4664;
	and.b64  	%rd3935, %rd3934, %rd3871;
	or.b64  	%rd3936, %rd3935, %rd3933;
	add.s64 	%rd3937, %rd3936, %rd3932;
	add.s64 	%rd4662, %rd3937, %rd3927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 50;
	shr.b64 	%rhs, %rd4666, 14;
	add.u64 	%rd3938, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 46;
	shr.b64 	%rhs, %rd4666, 18;
	add.u64 	%rd3939, %lhs, %rhs;
	}
	xor.b64  	%rd3940, %rd3938, %rd3939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 23;
	shr.b64 	%rhs, %rd4666, 41;
	add.u64 	%rd3941, %lhs, %rhs;
	}
	xor.b64  	%rd3942, %rd3940, %rd3941;
	xor.b64  	%rd3943, %rd4667, %rd4668;
	and.b64  	%rd3944, %rd4666, %rd3943;
	xor.b64  	%rd3945, %rd3944, %rd4668;
	add.s64 	%rd3946, %rd4653, %rd3860;
	add.s64 	%rd3947, %rd3946, %rd3945;
	add.s64 	%rd3948, %rd3947, %rd3942;
	add.s64 	%rd3949, %rd3948, -4495734319001033068;
	add.s64 	%rd4665, %rd3949, %rd3871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 36;
	shr.b64 	%rhs, %rd4662, 28;
	add.u64 	%rd3950, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 30;
	shr.b64 	%rhs, %rd4662, 34;
	add.u64 	%rd3951, %lhs, %rhs;
	}
	xor.b64  	%rd3952, %rd3950, %rd3951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 25;
	shr.b64 	%rhs, %rd4662, 39;
	add.u64 	%rd3953, %lhs, %rhs;
	}
	xor.b64  	%rd3954, %rd3952, %rd3953;
	and.b64  	%rd3955, %rd4662, %rd4663;
	xor.b64  	%rd3956, %rd4662, %rd4663;
	and.b64  	%rd3957, %rd3956, %rd4664;
	or.b64  	%rd3958, %rd3957, %rd3955;
	add.s64 	%rd3959, %rd3958, %rd3954;
	add.s64 	%rd4661, %rd3959, %rd3949;
	mov.u32 	%r2660, 16;

$L__BB1_467:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 3;
	shr.b64 	%rhs, %rd4654, 61;
	add.u64 	%rd3960, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 45;
	shr.b64 	%rhs, %rd4654, 19;
	add.u64 	%rd3961, %lhs, %rhs;
	}
	xor.b64  	%rd3962, %rd3961, %rd3960;
	shr.u64 	%rd3963, %rd4654, 6;
	xor.b64  	%rd3964, %rd3962, %rd3963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 56;
	shr.b64 	%rhs, %rd4670, 8;
	add.u64 	%rd3965, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 63;
	shr.b64 	%rhs, %rd4670, 1;
	add.u64 	%rd3966, %lhs, %rhs;
	}
	xor.b64  	%rd3967, %rd3966, %rd3965;
	shr.u64 	%rd3968, %rd4670, 7;
	xor.b64  	%rd3969, %rd3967, %rd3968;
	add.s64 	%rd3970, %rd3969, %rd4669;
	add.s64 	%rd3971, %rd3970, %rd4659;
	add.s64 	%rd4669, %rd3971, %rd3964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 3;
	shr.b64 	%rhs, %rd4653, 61;
	add.u64 	%rd3972, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 45;
	shr.b64 	%rhs, %rd4653, 19;
	add.u64 	%rd3973, %lhs, %rhs;
	}
	xor.b64  	%rd3974, %rd3973, %rd3972;
	shr.u64 	%rd3975, %rd4653, 6;
	xor.b64  	%rd3976, %rd3974, %rd3975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 56;
	shr.b64 	%rhs, %rd4671, 8;
	add.u64 	%rd3977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 63;
	shr.b64 	%rhs, %rd4671, 1;
	add.u64 	%rd3978, %lhs, %rhs;
	}
	xor.b64  	%rd3979, %rd3978, %rd3977;
	shr.u64 	%rd3980, %rd4671, 7;
	xor.b64  	%rd3981, %rd3979, %rd3980;
	add.s64 	%rd3982, %rd3981, %rd4670;
	add.s64 	%rd3983, %rd3982, %rd4658;
	add.s64 	%rd4670, %rd3983, %rd3976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 45;
	shr.b64 	%rhs, %rd4669, 19;
	add.u64 	%rd3984, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 3;
	shr.b64 	%rhs, %rd4669, 61;
	add.u64 	%rd3985, %lhs, %rhs;
	}
	xor.b64  	%rd3986, %rd3984, %rd3985;
	shr.u64 	%rd3987, %rd4669, 6;
	xor.b64  	%rd3988, %rd3986, %rd3987;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 56;
	shr.b64 	%rhs, %rd4672, 8;
	add.u64 	%rd3989, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 63;
	shr.b64 	%rhs, %rd4672, 1;
	add.u64 	%rd3990, %lhs, %rhs;
	}
	xor.b64  	%rd3991, %rd3990, %rd3989;
	shr.u64 	%rd3992, %rd4672, 7;
	xor.b64  	%rd3993, %rd3991, %rd3992;
	add.s64 	%rd3994, %rd3993, %rd4671;
	add.s64 	%rd3995, %rd3994, %rd4657;
	add.s64 	%rd4671, %rd3995, %rd3988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 45;
	shr.b64 	%rhs, %rd4670, 19;
	add.u64 	%rd3996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4670, 3;
	shr.b64 	%rhs, %rd4670, 61;
	add.u64 	%rd3997, %lhs, %rhs;
	}
	xor.b64  	%rd3998, %rd3996, %rd3997;
	shr.u64 	%rd3999, %rd4670, 6;
	xor.b64  	%rd4000, %rd3998, %rd3999;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 56;
	shr.b64 	%rhs, %rd4673, 8;
	add.u64 	%rd4001, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 63;
	shr.b64 	%rhs, %rd4673, 1;
	add.u64 	%rd4002, %lhs, %rhs;
	}
	xor.b64  	%rd4003, %rd4002, %rd4001;
	shr.u64 	%rd4004, %rd4673, 7;
	xor.b64  	%rd4005, %rd4003, %rd4004;
	add.s64 	%rd4006, %rd4005, %rd4672;
	add.s64 	%rd4007, %rd4006, %rd4656;
	add.s64 	%rd4672, %rd4007, %rd4000;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 45;
	shr.b64 	%rhs, %rd4671, 19;
	add.u64 	%rd4008, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4671, 3;
	shr.b64 	%rhs, %rd4671, 61;
	add.u64 	%rd4009, %lhs, %rhs;
	}
	xor.b64  	%rd4010, %rd4008, %rd4009;
	shr.u64 	%rd4011, %rd4671, 6;
	xor.b64  	%rd4012, %rd4010, %rd4011;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 56;
	shr.b64 	%rhs, %rd4674, 8;
	add.u64 	%rd4013, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 63;
	shr.b64 	%rhs, %rd4674, 1;
	add.u64 	%rd4014, %lhs, %rhs;
	}
	xor.b64  	%rd4015, %rd4014, %rd4013;
	shr.u64 	%rd4016, %rd4674, 7;
	xor.b64  	%rd4017, %rd4015, %rd4016;
	add.s64 	%rd4018, %rd4017, %rd4673;
	add.s64 	%rd4019, %rd4018, %rd4655;
	add.s64 	%rd4673, %rd4019, %rd4012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 45;
	shr.b64 	%rhs, %rd4672, 19;
	add.u64 	%rd4020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4672, 3;
	shr.b64 	%rhs, %rd4672, 61;
	add.u64 	%rd4021, %lhs, %rhs;
	}
	xor.b64  	%rd4022, %rd4020, %rd4021;
	shr.u64 	%rd4023, %rd4672, 6;
	xor.b64  	%rd4024, %rd4022, %rd4023;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 56;
	shr.b64 	%rhs, %rd4675, 8;
	add.u64 	%rd4025, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 63;
	shr.b64 	%rhs, %rd4675, 1;
	add.u64 	%rd4026, %lhs, %rhs;
	}
	xor.b64  	%rd4027, %rd4026, %rd4025;
	shr.u64 	%rd4028, %rd4675, 7;
	xor.b64  	%rd4029, %rd4027, %rd4028;
	add.s64 	%rd4030, %rd4029, %rd4674;
	add.s64 	%rd4031, %rd4030, %rd4654;
	add.s64 	%rd4674, %rd4031, %rd4024;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 45;
	shr.b64 	%rhs, %rd4673, 19;
	add.u64 	%rd4032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4673, 3;
	shr.b64 	%rhs, %rd4673, 61;
	add.u64 	%rd4033, %lhs, %rhs;
	}
	xor.b64  	%rd4034, %rd4032, %rd4033;
	shr.u64 	%rd4035, %rd4673, 6;
	xor.b64  	%rd4036, %rd4034, %rd4035;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 56;
	shr.b64 	%rhs, %rd4676, 8;
	add.u64 	%rd4037, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 63;
	shr.b64 	%rhs, %rd4676, 1;
	add.u64 	%rd4038, %lhs, %rhs;
	}
	xor.b64  	%rd4039, %rd4038, %rd4037;
	shr.u64 	%rd4040, %rd4676, 7;
	xor.b64  	%rd4041, %rd4039, %rd4040;
	add.s64 	%rd4042, %rd4041, %rd4675;
	add.s64 	%rd4043, %rd4042, %rd4653;
	add.s64 	%rd4675, %rd4043, %rd4036;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 45;
	shr.b64 	%rhs, %rd4674, 19;
	add.u64 	%rd4044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4674, 3;
	shr.b64 	%rhs, %rd4674, 61;
	add.u64 	%rd4045, %lhs, %rhs;
	}
	xor.b64  	%rd4046, %rd4044, %rd4045;
	shr.u64 	%rd4047, %rd4674, 6;
	xor.b64  	%rd4048, %rd4046, %rd4047;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 56;
	shr.b64 	%rhs, %rd4660, 8;
	add.u64 	%rd4049, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 63;
	shr.b64 	%rhs, %rd4660, 1;
	add.u64 	%rd4050, %lhs, %rhs;
	}
	xor.b64  	%rd4051, %rd4050, %rd4049;
	shr.u64 	%rd4052, %rd4660, 7;
	xor.b64  	%rd4053, %rd4051, %rd4052;
	add.s64 	%rd4054, %rd4053, %rd4676;
	add.s64 	%rd4055, %rd4054, %rd4669;
	add.s64 	%rd4676, %rd4055, %rd4048;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 45;
	shr.b64 	%rhs, %rd4675, 19;
	add.u64 	%rd4056, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4675, 3;
	shr.b64 	%rhs, %rd4675, 61;
	add.u64 	%rd4057, %lhs, %rhs;
	}
	xor.b64  	%rd4058, %rd4056, %rd4057;
	shr.u64 	%rd4059, %rd4675, 6;
	xor.b64  	%rd4060, %rd4058, %rd4059;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4659, 56;
	shr.b64 	%rhs, %rd4659, 8;
	add.u64 	%rd4061, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4659, 63;
	shr.b64 	%rhs, %rd4659, 1;
	add.u64 	%rd4062, %lhs, %rhs;
	}
	xor.b64  	%rd4063, %rd4062, %rd4061;
	shr.u64 	%rd4064, %rd4659, 7;
	xor.b64  	%rd4065, %rd4063, %rd4064;
	add.s64 	%rd4066, %rd4065, %rd4660;
	add.s64 	%rd4067, %rd4066, %rd4670;
	add.s64 	%rd4660, %rd4067, %rd4060;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 45;
	shr.b64 	%rhs, %rd4676, 19;
	add.u64 	%rd4068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4676, 3;
	shr.b64 	%rhs, %rd4676, 61;
	add.u64 	%rd4069, %lhs, %rhs;
	}
	xor.b64  	%rd4070, %rd4068, %rd4069;
	shr.u64 	%rd4071, %rd4676, 6;
	xor.b64  	%rd4072, %rd4070, %rd4071;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4658, 56;
	shr.b64 	%rhs, %rd4658, 8;
	add.u64 	%rd4073, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4658, 63;
	shr.b64 	%rhs, %rd4658, 1;
	add.u64 	%rd4074, %lhs, %rhs;
	}
	xor.b64  	%rd4075, %rd4074, %rd4073;
	shr.u64 	%rd4076, %rd4658, 7;
	xor.b64  	%rd4077, %rd4075, %rd4076;
	add.s64 	%rd4078, %rd4077, %rd4659;
	add.s64 	%rd4079, %rd4078, %rd4671;
	add.s64 	%rd4659, %rd4079, %rd4072;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 45;
	shr.b64 	%rhs, %rd4660, 19;
	add.u64 	%rd4080, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4660, 3;
	shr.b64 	%rhs, %rd4660, 61;
	add.u64 	%rd4081, %lhs, %rhs;
	}
	xor.b64  	%rd4082, %rd4080, %rd4081;
	shr.u64 	%rd4083, %rd4660, 6;
	xor.b64  	%rd4084, %rd4082, %rd4083;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 56;
	shr.b64 	%rhs, %rd4657, 8;
	add.u64 	%rd4085, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 63;
	shr.b64 	%rhs, %rd4657, 1;
	add.u64 	%rd4086, %lhs, %rhs;
	}
	xor.b64  	%rd4087, %rd4086, %rd4085;
	shr.u64 	%rd4088, %rd4657, 7;
	xor.b64  	%rd4089, %rd4087, %rd4088;
	add.s64 	%rd4090, %rd4089, %rd4658;
	add.s64 	%rd4091, %rd4090, %rd4672;
	add.s64 	%rd4658, %rd4091, %rd4084;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4659, 45;
	shr.b64 	%rhs, %rd4659, 19;
	add.u64 	%rd4092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4659, 3;
	shr.b64 	%rhs, %rd4659, 61;
	add.u64 	%rd4093, %lhs, %rhs;
	}
	xor.b64  	%rd4094, %rd4092, %rd4093;
	shr.u64 	%rd4095, %rd4659, 6;
	xor.b64  	%rd4096, %rd4094, %rd4095;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 56;
	shr.b64 	%rhs, %rd4656, 8;
	add.u64 	%rd4097, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 63;
	shr.b64 	%rhs, %rd4656, 1;
	add.u64 	%rd4098, %lhs, %rhs;
	}
	xor.b64  	%rd4099, %rd4098, %rd4097;
	shr.u64 	%rd4100, %rd4656, 7;
	xor.b64  	%rd4101, %rd4099, %rd4100;
	add.s64 	%rd4102, %rd4101, %rd4657;
	add.s64 	%rd4103, %rd4102, %rd4673;
	add.s64 	%rd4657, %rd4103, %rd4096;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4658, 45;
	shr.b64 	%rhs, %rd4658, 19;
	add.u64 	%rd4104, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4658, 3;
	shr.b64 	%rhs, %rd4658, 61;
	add.u64 	%rd4105, %lhs, %rhs;
	}
	xor.b64  	%rd4106, %rd4104, %rd4105;
	shr.u64 	%rd4107, %rd4658, 6;
	xor.b64  	%rd4108, %rd4106, %rd4107;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 56;
	shr.b64 	%rhs, %rd4655, 8;
	add.u64 	%rd4109, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 63;
	shr.b64 	%rhs, %rd4655, 1;
	add.u64 	%rd4110, %lhs, %rhs;
	}
	xor.b64  	%rd4111, %rd4110, %rd4109;
	shr.u64 	%rd4112, %rd4655, 7;
	xor.b64  	%rd4113, %rd4111, %rd4112;
	add.s64 	%rd4114, %rd4113, %rd4656;
	add.s64 	%rd4115, %rd4114, %rd4674;
	add.s64 	%rd4656, %rd4115, %rd4108;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 45;
	shr.b64 	%rhs, %rd4657, 19;
	add.u64 	%rd4116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4657, 3;
	shr.b64 	%rhs, %rd4657, 61;
	add.u64 	%rd4117, %lhs, %rhs;
	}
	xor.b64  	%rd4118, %rd4116, %rd4117;
	shr.u64 	%rd4119, %rd4657, 6;
	xor.b64  	%rd4120, %rd4118, %rd4119;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 56;
	shr.b64 	%rhs, %rd4654, 8;
	add.u64 	%rd4121, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4654, 63;
	shr.b64 	%rhs, %rd4654, 1;
	add.u64 	%rd4122, %lhs, %rhs;
	}
	xor.b64  	%rd4123, %rd4122, %rd4121;
	shr.u64 	%rd4124, %rd4654, 7;
	xor.b64  	%rd4125, %rd4123, %rd4124;
	add.s64 	%rd4126, %rd4125, %rd4655;
	add.s64 	%rd4127, %rd4126, %rd4675;
	add.s64 	%rd4655, %rd4127, %rd4120;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 45;
	shr.b64 	%rhs, %rd4656, 19;
	add.u64 	%rd4128, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4656, 3;
	shr.b64 	%rhs, %rd4656, 61;
	add.u64 	%rd4129, %lhs, %rhs;
	}
	xor.b64  	%rd4130, %rd4128, %rd4129;
	shr.u64 	%rd4131, %rd4656, 6;
	xor.b64  	%rd4132, %rd4130, %rd4131;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 56;
	shr.b64 	%rhs, %rd4653, 8;
	add.u64 	%rd4133, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4653, 63;
	shr.b64 	%rhs, %rd4653, 1;
	add.u64 	%rd4134, %lhs, %rhs;
	}
	xor.b64  	%rd4135, %rd4134, %rd4133;
	shr.u64 	%rd4136, %rd4653, 7;
	xor.b64  	%rd4137, %rd4135, %rd4136;
	add.s64 	%rd4138, %rd4137, %rd4654;
	add.s64 	%rd4139, %rd4138, %rd4676;
	add.s64 	%rd4654, %rd4139, %rd4132;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 45;
	shr.b64 	%rhs, %rd4655, 19;
	add.u64 	%rd4140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4655, 3;
	shr.b64 	%rhs, %rd4655, 61;
	add.u64 	%rd4141, %lhs, %rhs;
	}
	xor.b64  	%rd4142, %rd4140, %rd4141;
	shr.u64 	%rd4143, %rd4655, 6;
	xor.b64  	%rd4144, %rd4142, %rd4143;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 63;
	shr.b64 	%rhs, %rd4669, 1;
	add.u64 	%rd4145, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4669, 56;
	shr.b64 	%rhs, %rd4669, 8;
	add.u64 	%rd4146, %lhs, %rhs;
	}
	xor.b64  	%rd4147, %rd4145, %rd4146;
	shr.u64 	%rd4148, %rd4669, 7;
	xor.b64  	%rd4149, %rd4147, %rd4148;
	add.s64 	%rd4150, %rd4149, %rd4653;
	add.s64 	%rd4151, %rd4150, %rd4660;
	add.s64 	%rd4653, %rd4151, %rd4144;
	mul.wide.s32 	%rd4152, %r2660, 8;
	mov.u64 	%rd4153, k_sha512;
	add.s64 	%rd4154, %rd4153, %rd4152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4665, 46;
	shr.b64 	%rhs, %rd4665, 18;
	add.u64 	%rd4155, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4665, 50;
	shr.b64 	%rhs, %rd4665, 14;
	add.u64 	%rd4156, %lhs, %rhs;
	}
	xor.b64  	%rd4157, %rd4156, %rd4155;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4665, 23;
	shr.b64 	%rhs, %rd4665, 41;
	add.u64 	%rd4158, %lhs, %rhs;
	}
	xor.b64  	%rd4159, %rd4157, %rd4158;
	xor.b64  	%rd4160, %rd4666, %rd4667;
	and.b64  	%rd4161, %rd4665, %rd4160;
	xor.b64  	%rd4162, %rd4161, %rd4667;
	add.s64 	%rd4163, %rd4162, %rd4668;
	add.s64 	%rd4164, %rd4163, %rd4159;
	add.s64 	%rd4165, %rd4164, %rd4669;
	ld.const.u64 	%rd4166, [%rd4154];
	add.s64 	%rd4167, %rd4165, %rd4166;
	add.s64 	%rd4168, %rd4167, %rd4664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4661, 30;
	shr.b64 	%rhs, %rd4661, 34;
	add.u64 	%rd4169, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4661, 36;
	shr.b64 	%rhs, %rd4661, 28;
	add.u64 	%rd4170, %lhs, %rhs;
	}
	xor.b64  	%rd4171, %rd4170, %rd4169;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4661, 25;
	shr.b64 	%rhs, %rd4661, 39;
	add.u64 	%rd4172, %lhs, %rhs;
	}
	xor.b64  	%rd4173, %rd4171, %rd4172;
	xor.b64  	%rd4174, %rd4661, %rd4662;
	and.b64  	%rd4175, %rd4174, %rd4663;
	and.b64  	%rd4176, %rd4661, %rd4662;
	or.b64  	%rd4177, %rd4175, %rd4176;
	add.s64 	%rd4178, %rd4177, %rd4173;
	add.s64 	%rd4179, %rd4178, %rd4167;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 50;
	shr.b64 	%rhs, %rd4168, 14;
	add.u64 	%rd4180, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 46;
	shr.b64 	%rhs, %rd4168, 18;
	add.u64 	%rd4181, %lhs, %rhs;
	}
	xor.b64  	%rd4182, %rd4180, %rd4181;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4168, 23;
	shr.b64 	%rhs, %rd4168, 41;
	add.u64 	%rd4183, %lhs, %rhs;
	}
	xor.b64  	%rd4184, %rd4182, %rd4183;
	xor.b64  	%rd4185, %rd4665, %rd4666;
	and.b64  	%rd4186, %rd4168, %rd4185;
	xor.b64  	%rd4187, %rd4186, %rd4666;
	add.s64 	%rd4188, %rd4670, %rd4667;
	ld.const.u64 	%rd4189, [%rd4154+8];
	add.s64 	%rd4190, %rd4188, %rd4189;
	add.s64 	%rd4191, %rd4190, %rd4187;
	add.s64 	%rd4192, %rd4191, %rd4184;
	add.s64 	%rd4193, %rd4192, %rd4663;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 36;
	shr.b64 	%rhs, %rd4179, 28;
	add.u64 	%rd4194, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 30;
	shr.b64 	%rhs, %rd4179, 34;
	add.u64 	%rd4195, %lhs, %rhs;
	}
	xor.b64  	%rd4196, %rd4194, %rd4195;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4179, 25;
	shr.b64 	%rhs, %rd4179, 39;
	add.u64 	%rd4197, %lhs, %rhs;
	}
	xor.b64  	%rd4198, %rd4196, %rd4197;
	and.b64  	%rd4199, %rd4179, %rd4661;
	xor.b64  	%rd4200, %rd4179, %rd4661;
	and.b64  	%rd4201, %rd4200, %rd4662;
	or.b64  	%rd4202, %rd4201, %rd4199;
	add.s64 	%rd4203, %rd4202, %rd4198;
	add.s64 	%rd4204, %rd4203, %rd4192;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4193, 50;
	shr.b64 	%rhs, %rd4193, 14;
	add.u64 	%rd4205, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4193, 46;
	shr.b64 	%rhs, %rd4193, 18;
	add.u64 	%rd4206, %lhs, %rhs;
	}
	xor.b64  	%rd4207, %rd4205, %rd4206;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4193, 23;
	shr.b64 	%rhs, %rd4193, 41;
	add.u64 	%rd4208, %lhs, %rhs;
	}
	xor.b64  	%rd4209, %rd4207, %rd4208;
	xor.b64  	%rd4210, %rd4168, %rd4665;
	and.b64  	%rd4211, %rd4193, %rd4210;
	xor.b64  	%rd4212, %rd4211, %rd4665;
	add.s64 	%rd4213, %rd4671, %rd4666;
	ld.const.u64 	%rd4214, [%rd4154+16];
	add.s64 	%rd4215, %rd4213, %rd4214;
	add.s64 	%rd4216, %rd4215, %rd4212;
	add.s64 	%rd4217, %rd4216, %rd4209;
	add.s64 	%rd4218, %rd4217, %rd4662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4204, 36;
	shr.b64 	%rhs, %rd4204, 28;
	add.u64 	%rd4219, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4204, 30;
	shr.b64 	%rhs, %rd4204, 34;
	add.u64 	%rd4220, %lhs, %rhs;
	}
	xor.b64  	%rd4221, %rd4219, %rd4220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4204, 25;
	shr.b64 	%rhs, %rd4204, 39;
	add.u64 	%rd4222, %lhs, %rhs;
	}
	xor.b64  	%rd4223, %rd4221, %rd4222;
	and.b64  	%rd4224, %rd4204, %rd4179;
	xor.b64  	%rd4225, %rd4204, %rd4179;
	and.b64  	%rd4226, %rd4225, %rd4661;
	or.b64  	%rd4227, %rd4226, %rd4224;
	add.s64 	%rd4228, %rd4227, %rd4223;
	add.s64 	%rd4229, %rd4228, %rd4217;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 50;
	shr.b64 	%rhs, %rd4218, 14;
	add.u64 	%rd4230, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 46;
	shr.b64 	%rhs, %rd4218, 18;
	add.u64 	%rd4231, %lhs, %rhs;
	}
	xor.b64  	%rd4232, %rd4230, %rd4231;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4218, 23;
	shr.b64 	%rhs, %rd4218, 41;
	add.u64 	%rd4233, %lhs, %rhs;
	}
	xor.b64  	%rd4234, %rd4232, %rd4233;
	xor.b64  	%rd4235, %rd4193, %rd4168;
	and.b64  	%rd4236, %rd4218, %rd4235;
	xor.b64  	%rd4237, %rd4236, %rd4168;
	add.s64 	%rd4238, %rd4672, %rd4665;
	ld.const.u64 	%rd4239, [%rd4154+24];
	add.s64 	%rd4240, %rd4238, %rd4239;
	add.s64 	%rd4241, %rd4240, %rd4237;
	add.s64 	%rd4242, %rd4241, %rd4234;
	add.s64 	%rd4243, %rd4242, %rd4661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 36;
	shr.b64 	%rhs, %rd4229, 28;
	add.u64 	%rd4244, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 30;
	shr.b64 	%rhs, %rd4229, 34;
	add.u64 	%rd4245, %lhs, %rhs;
	}
	xor.b64  	%rd4246, %rd4244, %rd4245;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4229, 25;
	shr.b64 	%rhs, %rd4229, 39;
	add.u64 	%rd4247, %lhs, %rhs;
	}
	xor.b64  	%rd4248, %rd4246, %rd4247;
	and.b64  	%rd4249, %rd4229, %rd4204;
	xor.b64  	%rd4250, %rd4229, %rd4204;
	and.b64  	%rd4251, %rd4250, %rd4179;
	or.b64  	%rd4252, %rd4251, %rd4249;
	add.s64 	%rd4253, %rd4252, %rd4248;
	add.s64 	%rd4254, %rd4253, %rd4242;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4243, 50;
	shr.b64 	%rhs, %rd4243, 14;
	add.u64 	%rd4255, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4243, 46;
	shr.b64 	%rhs, %rd4243, 18;
	add.u64 	%rd4256, %lhs, %rhs;
	}
	xor.b64  	%rd4257, %rd4255, %rd4256;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4243, 23;
	shr.b64 	%rhs, %rd4243, 41;
	add.u64 	%rd4258, %lhs, %rhs;
	}
	xor.b64  	%rd4259, %rd4257, %rd4258;
	xor.b64  	%rd4260, %rd4218, %rd4193;
	and.b64  	%rd4261, %rd4243, %rd4260;
	xor.b64  	%rd4262, %rd4261, %rd4193;
	ld.const.u64 	%rd4263, [%rd4154+32];
	add.s64 	%rd4264, %rd4263, %rd4673;
	add.s64 	%rd4265, %rd4264, %rd4168;
	add.s64 	%rd4266, %rd4265, %rd4262;
	add.s64 	%rd4267, %rd4266, %rd4259;
	add.s64 	%rd4268, %rd4267, %rd4179;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4254, 36;
	shr.b64 	%rhs, %rd4254, 28;
	add.u64 	%rd4269, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4254, 30;
	shr.b64 	%rhs, %rd4254, 34;
	add.u64 	%rd4270, %lhs, %rhs;
	}
	xor.b64  	%rd4271, %rd4269, %rd4270;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4254, 25;
	shr.b64 	%rhs, %rd4254, 39;
	add.u64 	%rd4272, %lhs, %rhs;
	}
	xor.b64  	%rd4273, %rd4271, %rd4272;
	and.b64  	%rd4274, %rd4254, %rd4229;
	xor.b64  	%rd4275, %rd4254, %rd4229;
	and.b64  	%rd4276, %rd4275, %rd4204;
	or.b64  	%rd4277, %rd4276, %rd4274;
	add.s64 	%rd4278, %rd4277, %rd4273;
	add.s64 	%rd4279, %rd4278, %rd4267;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4268, 50;
	shr.b64 	%rhs, %rd4268, 14;
	add.u64 	%rd4280, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4268, 46;
	shr.b64 	%rhs, %rd4268, 18;
	add.u64 	%rd4281, %lhs, %rhs;
	}
	xor.b64  	%rd4282, %rd4280, %rd4281;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4268, 23;
	shr.b64 	%rhs, %rd4268, 41;
	add.u64 	%rd4283, %lhs, %rhs;
	}
	xor.b64  	%rd4284, %rd4282, %rd4283;
	xor.b64  	%rd4285, %rd4243, %rd4218;
	and.b64  	%rd4286, %rd4268, %rd4285;
	xor.b64  	%rd4287, %rd4286, %rd4218;
	ld.const.u64 	%rd4288, [%rd4154+40];
	add.s64 	%rd4289, %rd4288, %rd4674;
	add.s64 	%rd4290, %rd4289, %rd4193;
	add.s64 	%rd4291, %rd4290, %rd4287;
	add.s64 	%rd4292, %rd4291, %rd4284;
	add.s64 	%rd4293, %rd4292, %rd4204;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4279, 36;
	shr.b64 	%rhs, %rd4279, 28;
	add.u64 	%rd4294, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4279, 30;
	shr.b64 	%rhs, %rd4279, 34;
	add.u64 	%rd4295, %lhs, %rhs;
	}
	xor.b64  	%rd4296, %rd4294, %rd4295;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4279, 25;
	shr.b64 	%rhs, %rd4279, 39;
	add.u64 	%rd4297, %lhs, %rhs;
	}
	xor.b64  	%rd4298, %rd4296, %rd4297;
	and.b64  	%rd4299, %rd4279, %rd4254;
	xor.b64  	%rd4300, %rd4279, %rd4254;
	and.b64  	%rd4301, %rd4300, %rd4229;
	or.b64  	%rd4302, %rd4301, %rd4299;
	add.s64 	%rd4303, %rd4302, %rd4298;
	add.s64 	%rd4304, %rd4303, %rd4292;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4293, 50;
	shr.b64 	%rhs, %rd4293, 14;
	add.u64 	%rd4305, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4293, 46;
	shr.b64 	%rhs, %rd4293, 18;
	add.u64 	%rd4306, %lhs, %rhs;
	}
	xor.b64  	%rd4307, %rd4305, %rd4306;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4293, 23;
	shr.b64 	%rhs, %rd4293, 41;
	add.u64 	%rd4308, %lhs, %rhs;
	}
	xor.b64  	%rd4309, %rd4307, %rd4308;
	xor.b64  	%rd4310, %rd4268, %rd4243;
	and.b64  	%rd4311, %rd4293, %rd4310;
	xor.b64  	%rd4312, %rd4311, %rd4243;
	ld.const.u64 	%rd4313, [%rd4154+48];
	add.s64 	%rd4314, %rd4313, %rd4675;
	add.s64 	%rd4315, %rd4314, %rd4218;
	add.s64 	%rd4316, %rd4315, %rd4312;
	add.s64 	%rd4317, %rd4316, %rd4309;
	add.s64 	%rd4318, %rd4317, %rd4229;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4304, 36;
	shr.b64 	%rhs, %rd4304, 28;
	add.u64 	%rd4319, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4304, 30;
	shr.b64 	%rhs, %rd4304, 34;
	add.u64 	%rd4320, %lhs, %rhs;
	}
	xor.b64  	%rd4321, %rd4319, %rd4320;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4304, 25;
	shr.b64 	%rhs, %rd4304, 39;
	add.u64 	%rd4322, %lhs, %rhs;
	}
	xor.b64  	%rd4323, %rd4321, %rd4322;
	and.b64  	%rd4324, %rd4304, %rd4279;
	xor.b64  	%rd4325, %rd4304, %rd4279;
	and.b64  	%rd4326, %rd4325, %rd4254;
	or.b64  	%rd4327, %rd4326, %rd4324;
	add.s64 	%rd4328, %rd4327, %rd4323;
	add.s64 	%rd4329, %rd4328, %rd4317;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4318, 50;
	shr.b64 	%rhs, %rd4318, 14;
	add.u64 	%rd4330, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4318, 46;
	shr.b64 	%rhs, %rd4318, 18;
	add.u64 	%rd4331, %lhs, %rhs;
	}
	xor.b64  	%rd4332, %rd4330, %rd4331;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4318, 23;
	shr.b64 	%rhs, %rd4318, 41;
	add.u64 	%rd4333, %lhs, %rhs;
	}
	xor.b64  	%rd4334, %rd4332, %rd4333;
	xor.b64  	%rd4335, %rd4293, %rd4268;
	and.b64  	%rd4336, %rd4318, %rd4335;
	xor.b64  	%rd4337, %rd4336, %rd4268;
	ld.const.u64 	%rd4338, [%rd4154+56];
	add.s64 	%rd4339, %rd4338, %rd4676;
	add.s64 	%rd4340, %rd4339, %rd4243;
	add.s64 	%rd4341, %rd4340, %rd4337;
	add.s64 	%rd4342, %rd4341, %rd4334;
	add.s64 	%rd4343, %rd4342, %rd4254;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4329, 36;
	shr.b64 	%rhs, %rd4329, 28;
	add.u64 	%rd4344, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4329, 30;
	shr.b64 	%rhs, %rd4329, 34;
	add.u64 	%rd4345, %lhs, %rhs;
	}
	xor.b64  	%rd4346, %rd4344, %rd4345;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4329, 25;
	shr.b64 	%rhs, %rd4329, 39;
	add.u64 	%rd4347, %lhs, %rhs;
	}
	xor.b64  	%rd4348, %rd4346, %rd4347;
	and.b64  	%rd4349, %rd4329, %rd4304;
	xor.b64  	%rd4350, %rd4329, %rd4304;
	and.b64  	%rd4351, %rd4350, %rd4279;
	or.b64  	%rd4352, %rd4351, %rd4349;
	add.s64 	%rd4353, %rd4352, %rd4348;
	add.s64 	%rd4354, %rd4353, %rd4342;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4343, 50;
	shr.b64 	%rhs, %rd4343, 14;
	add.u64 	%rd4355, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4343, 46;
	shr.b64 	%rhs, %rd4343, 18;
	add.u64 	%rd4356, %lhs, %rhs;
	}
	xor.b64  	%rd4357, %rd4355, %rd4356;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4343, 23;
	shr.b64 	%rhs, %rd4343, 41;
	add.u64 	%rd4358, %lhs, %rhs;
	}
	xor.b64  	%rd4359, %rd4357, %rd4358;
	xor.b64  	%rd4360, %rd4318, %rd4293;
	and.b64  	%rd4361, %rd4343, %rd4360;
	xor.b64  	%rd4362, %rd4361, %rd4293;
	ld.const.u64 	%rd4363, [%rd4154+64];
	add.s64 	%rd4364, %rd4363, %rd4660;
	add.s64 	%rd4365, %rd4364, %rd4268;
	add.s64 	%rd4366, %rd4365, %rd4362;
	add.s64 	%rd4367, %rd4366, %rd4359;
	add.s64 	%rd4368, %rd4367, %rd4279;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4354, 36;
	shr.b64 	%rhs, %rd4354, 28;
	add.u64 	%rd4369, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4354, 30;
	shr.b64 	%rhs, %rd4354, 34;
	add.u64 	%rd4370, %lhs, %rhs;
	}
	xor.b64  	%rd4371, %rd4369, %rd4370;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4354, 25;
	shr.b64 	%rhs, %rd4354, 39;
	add.u64 	%rd4372, %lhs, %rhs;
	}
	xor.b64  	%rd4373, %rd4371, %rd4372;
	and.b64  	%rd4374, %rd4354, %rd4329;
	xor.b64  	%rd4375, %rd4354, %rd4329;
	and.b64  	%rd4376, %rd4375, %rd4304;
	or.b64  	%rd4377, %rd4376, %rd4374;
	add.s64 	%rd4378, %rd4377, %rd4373;
	add.s64 	%rd4379, %rd4378, %rd4367;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4368, 50;
	shr.b64 	%rhs, %rd4368, 14;
	add.u64 	%rd4380, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4368, 46;
	shr.b64 	%rhs, %rd4368, 18;
	add.u64 	%rd4381, %lhs, %rhs;
	}
	xor.b64  	%rd4382, %rd4380, %rd4381;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4368, 23;
	shr.b64 	%rhs, %rd4368, 41;
	add.u64 	%rd4383, %lhs, %rhs;
	}
	xor.b64  	%rd4384, %rd4382, %rd4383;
	xor.b64  	%rd4385, %rd4343, %rd4318;
	and.b64  	%rd4386, %rd4368, %rd4385;
	xor.b64  	%rd4387, %rd4386, %rd4318;
	ld.const.u64 	%rd4388, [%rd4154+72];
	add.s64 	%rd4389, %rd4388, %rd4659;
	add.s64 	%rd4390, %rd4389, %rd4293;
	add.s64 	%rd4391, %rd4390, %rd4387;
	add.s64 	%rd4392, %rd4391, %rd4384;
	add.s64 	%rd4393, %rd4392, %rd4304;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4379, 36;
	shr.b64 	%rhs, %rd4379, 28;
	add.u64 	%rd4394, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4379, 30;
	shr.b64 	%rhs, %rd4379, 34;
	add.u64 	%rd4395, %lhs, %rhs;
	}
	xor.b64  	%rd4396, %rd4394, %rd4395;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4379, 25;
	shr.b64 	%rhs, %rd4379, 39;
	add.u64 	%rd4397, %lhs, %rhs;
	}
	xor.b64  	%rd4398, %rd4396, %rd4397;
	and.b64  	%rd4399, %rd4379, %rd4354;
	xor.b64  	%rd4400, %rd4379, %rd4354;
	and.b64  	%rd4401, %rd4400, %rd4329;
	or.b64  	%rd4402, %rd4401, %rd4399;
	add.s64 	%rd4403, %rd4402, %rd4398;
	add.s64 	%rd4404, %rd4403, %rd4392;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 50;
	shr.b64 	%rhs, %rd4393, 14;
	add.u64 	%rd4405, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 46;
	shr.b64 	%rhs, %rd4393, 18;
	add.u64 	%rd4406, %lhs, %rhs;
	}
	xor.b64  	%rd4407, %rd4405, %rd4406;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4393, 23;
	shr.b64 	%rhs, %rd4393, 41;
	add.u64 	%rd4408, %lhs, %rhs;
	}
	xor.b64  	%rd4409, %rd4407, %rd4408;
	xor.b64  	%rd4410, %rd4368, %rd4343;
	and.b64  	%rd4411, %rd4393, %rd4410;
	xor.b64  	%rd4412, %rd4411, %rd4343;
	ld.const.u64 	%rd4413, [%rd4154+80];
	add.s64 	%rd4414, %rd4413, %rd4658;
	add.s64 	%rd4415, %rd4414, %rd4318;
	add.s64 	%rd4416, %rd4415, %rd4412;
	add.s64 	%rd4417, %rd4416, %rd4409;
	add.s64 	%rd4418, %rd4417, %rd4329;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 36;
	shr.b64 	%rhs, %rd4404, 28;
	add.u64 	%rd4419, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 30;
	shr.b64 	%rhs, %rd4404, 34;
	add.u64 	%rd4420, %lhs, %rhs;
	}
	xor.b64  	%rd4421, %rd4419, %rd4420;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4404, 25;
	shr.b64 	%rhs, %rd4404, 39;
	add.u64 	%rd4422, %lhs, %rhs;
	}
	xor.b64  	%rd4423, %rd4421, %rd4422;
	and.b64  	%rd4424, %rd4404, %rd4379;
	xor.b64  	%rd4425, %rd4404, %rd4379;
	and.b64  	%rd4426, %rd4425, %rd4354;
	or.b64  	%rd4427, %rd4426, %rd4424;
	add.s64 	%rd4428, %rd4427, %rd4423;
	add.s64 	%rd4429, %rd4428, %rd4417;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4418, 50;
	shr.b64 	%rhs, %rd4418, 14;
	add.u64 	%rd4430, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4418, 46;
	shr.b64 	%rhs, %rd4418, 18;
	add.u64 	%rd4431, %lhs, %rhs;
	}
	xor.b64  	%rd4432, %rd4430, %rd4431;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4418, 23;
	shr.b64 	%rhs, %rd4418, 41;
	add.u64 	%rd4433, %lhs, %rhs;
	}
	xor.b64  	%rd4434, %rd4432, %rd4433;
	xor.b64  	%rd4435, %rd4393, %rd4368;
	and.b64  	%rd4436, %rd4418, %rd4435;
	xor.b64  	%rd4437, %rd4436, %rd4368;
	ld.const.u64 	%rd4438, [%rd4154+88];
	add.s64 	%rd4439, %rd4438, %rd4657;
	add.s64 	%rd4440, %rd4439, %rd4343;
	add.s64 	%rd4441, %rd4440, %rd4437;
	add.s64 	%rd4442, %rd4441, %rd4434;
	add.s64 	%rd4443, %rd4442, %rd4354;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4429, 36;
	shr.b64 	%rhs, %rd4429, 28;
	add.u64 	%rd4444, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4429, 30;
	shr.b64 	%rhs, %rd4429, 34;
	add.u64 	%rd4445, %lhs, %rhs;
	}
	xor.b64  	%rd4446, %rd4444, %rd4445;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4429, 25;
	shr.b64 	%rhs, %rd4429, 39;
	add.u64 	%rd4447, %lhs, %rhs;
	}
	xor.b64  	%rd4448, %rd4446, %rd4447;
	and.b64  	%rd4449, %rd4429, %rd4404;
	xor.b64  	%rd4450, %rd4429, %rd4404;
	and.b64  	%rd4451, %rd4450, %rd4379;
	or.b64  	%rd4452, %rd4451, %rd4449;
	add.s64 	%rd4453, %rd4452, %rd4448;
	add.s64 	%rd4454, %rd4453, %rd4442;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4443, 50;
	shr.b64 	%rhs, %rd4443, 14;
	add.u64 	%rd4455, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4443, 46;
	shr.b64 	%rhs, %rd4443, 18;
	add.u64 	%rd4456, %lhs, %rhs;
	}
	xor.b64  	%rd4457, %rd4455, %rd4456;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4443, 23;
	shr.b64 	%rhs, %rd4443, 41;
	add.u64 	%rd4458, %lhs, %rhs;
	}
	xor.b64  	%rd4459, %rd4457, %rd4458;
	xor.b64  	%rd4460, %rd4418, %rd4393;
	and.b64  	%rd4461, %rd4443, %rd4460;
	xor.b64  	%rd4462, %rd4461, %rd4393;
	ld.const.u64 	%rd4463, [%rd4154+96];
	add.s64 	%rd4464, %rd4463, %rd4656;
	add.s64 	%rd4465, %rd4464, %rd4368;
	add.s64 	%rd4466, %rd4465, %rd4462;
	add.s64 	%rd4467, %rd4466, %rd4459;
	add.s64 	%rd4668, %rd4467, %rd4379;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 36;
	shr.b64 	%rhs, %rd4454, 28;
	add.u64 	%rd4468, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 30;
	shr.b64 	%rhs, %rd4454, 34;
	add.u64 	%rd4469, %lhs, %rhs;
	}
	xor.b64  	%rd4470, %rd4468, %rd4469;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4454, 25;
	shr.b64 	%rhs, %rd4454, 39;
	add.u64 	%rd4471, %lhs, %rhs;
	}
	xor.b64  	%rd4472, %rd4470, %rd4471;
	and.b64  	%rd4473, %rd4454, %rd4429;
	xor.b64  	%rd4474, %rd4454, %rd4429;
	and.b64  	%rd4475, %rd4474, %rd4404;
	or.b64  	%rd4476, %rd4475, %rd4473;
	add.s64 	%rd4477, %rd4476, %rd4472;
	add.s64 	%rd4664, %rd4477, %rd4467;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 50;
	shr.b64 	%rhs, %rd4668, 14;
	add.u64 	%rd4478, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 46;
	shr.b64 	%rhs, %rd4668, 18;
	add.u64 	%rd4479, %lhs, %rhs;
	}
	xor.b64  	%rd4480, %rd4478, %rd4479;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4668, 23;
	shr.b64 	%rhs, %rd4668, 41;
	add.u64 	%rd4481, %lhs, %rhs;
	}
	xor.b64  	%rd4482, %rd4480, %rd4481;
	xor.b64  	%rd4483, %rd4443, %rd4418;
	and.b64  	%rd4484, %rd4668, %rd4483;
	xor.b64  	%rd4485, %rd4484, %rd4418;
	ld.const.u64 	%rd4486, [%rd4154+104];
	add.s64 	%rd4487, %rd4486, %rd4655;
	add.s64 	%rd4488, %rd4487, %rd4393;
	add.s64 	%rd4489, %rd4488, %rd4485;
	add.s64 	%rd4490, %rd4489, %rd4482;
	add.s64 	%rd4667, %rd4490, %rd4404;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 36;
	shr.b64 	%rhs, %rd4664, 28;
	add.u64 	%rd4491, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 30;
	shr.b64 	%rhs, %rd4664, 34;
	add.u64 	%rd4492, %lhs, %rhs;
	}
	xor.b64  	%rd4493, %rd4491, %rd4492;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4664, 25;
	shr.b64 	%rhs, %rd4664, 39;
	add.u64 	%rd4494, %lhs, %rhs;
	}
	xor.b64  	%rd4495, %rd4493, %rd4494;
	and.b64  	%rd4496, %rd4664, %rd4454;
	xor.b64  	%rd4497, %rd4664, %rd4454;
	and.b64  	%rd4498, %rd4497, %rd4429;
	or.b64  	%rd4499, %rd4498, %rd4496;
	add.s64 	%rd4500, %rd4499, %rd4495;
	add.s64 	%rd4663, %rd4500, %rd4490;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 50;
	shr.b64 	%rhs, %rd4667, 14;
	add.u64 	%rd4501, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 46;
	shr.b64 	%rhs, %rd4667, 18;
	add.u64 	%rd4502, %lhs, %rhs;
	}
	xor.b64  	%rd4503, %rd4501, %rd4502;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4667, 23;
	shr.b64 	%rhs, %rd4667, 41;
	add.u64 	%rd4504, %lhs, %rhs;
	}
	xor.b64  	%rd4505, %rd4503, %rd4504;
	xor.b64  	%rd4506, %rd4668, %rd4443;
	and.b64  	%rd4507, %rd4667, %rd4506;
	xor.b64  	%rd4508, %rd4507, %rd4443;
	ld.const.u64 	%rd4509, [%rd4154+112];
	add.s64 	%rd4510, %rd4509, %rd4654;
	add.s64 	%rd4511, %rd4510, %rd4418;
	add.s64 	%rd4512, %rd4511, %rd4508;
	add.s64 	%rd4513, %rd4512, %rd4505;
	add.s64 	%rd4666, %rd4513, %rd4429;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 36;
	shr.b64 	%rhs, %rd4663, 28;
	add.u64 	%rd4514, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 30;
	shr.b64 	%rhs, %rd4663, 34;
	add.u64 	%rd4515, %lhs, %rhs;
	}
	xor.b64  	%rd4516, %rd4514, %rd4515;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4663, 25;
	shr.b64 	%rhs, %rd4663, 39;
	add.u64 	%rd4517, %lhs, %rhs;
	}
	xor.b64  	%rd4518, %rd4516, %rd4517;
	and.b64  	%rd4519, %rd4663, %rd4664;
	xor.b64  	%rd4520, %rd4663, %rd4664;
	and.b64  	%rd4521, %rd4520, %rd4454;
	or.b64  	%rd4522, %rd4521, %rd4519;
	add.s64 	%rd4523, %rd4522, %rd4518;
	add.s64 	%rd4662, %rd4523, %rd4513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 50;
	shr.b64 	%rhs, %rd4666, 14;
	add.u64 	%rd4524, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 46;
	shr.b64 	%rhs, %rd4666, 18;
	add.u64 	%rd4525, %lhs, %rhs;
	}
	xor.b64  	%rd4526, %rd4524, %rd4525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4666, 23;
	shr.b64 	%rhs, %rd4666, 41;
	add.u64 	%rd4527, %lhs, %rhs;
	}
	xor.b64  	%rd4528, %rd4526, %rd4527;
	xor.b64  	%rd4529, %rd4667, %rd4668;
	and.b64  	%rd4530, %rd4666, %rd4529;
	xor.b64  	%rd4531, %rd4530, %rd4668;
	ld.const.u64 	%rd4532, [%rd4154+120];
	add.s64 	%rd4533, %rd4532, %rd4653;
	add.s64 	%rd4534, %rd4533, %rd4443;
	add.s64 	%rd4535, %rd4534, %rd4531;
	add.s64 	%rd4536, %rd4535, %rd4528;
	add.s64 	%rd4665, %rd4536, %rd4454;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 36;
	shr.b64 	%rhs, %rd4662, 28;
	add.u64 	%rd4537, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 30;
	shr.b64 	%rhs, %rd4662, 34;
	add.u64 	%rd4538, %lhs, %rhs;
	}
	xor.b64  	%rd4539, %rd4537, %rd4538;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4662, 25;
	shr.b64 	%rhs, %rd4662, 39;
	add.u64 	%rd4540, %lhs, %rhs;
	}
	xor.b64  	%rd4541, %rd4539, %rd4540;
	and.b64  	%rd4542, %rd4662, %rd4663;
	xor.b64  	%rd4543, %rd4662, %rd4663;
	and.b64  	%rd4544, %rd4543, %rd4664;
	or.b64  	%rd4545, %rd4544, %rd4542;
	add.s64 	%rd4546, %rd4545, %rd4541;
	add.s64 	%rd4661, %rd4546, %rd4536;
	add.s32 	%r2660, %r2660, 16;
	setp.lt.u32 	%p510, %r2660, 80;
	@%p510 bra 	$L__BB1_467;
	bra.uni 	$L__BB1_468;

$L__BB1_448:
	// begin inline asm
	prmt.b32 %r2170, %r368, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2172, %r369, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2174, %r370, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2176, %r371, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2178, %r372, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2180, %r373, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2182, %r374, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2184, %r375, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2186, %r376, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2188, %r377, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2190, %r378, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2192, %r379, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2194, %r380, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2196, %r381, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2198, %r382, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2200, %r383, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2202, %r384, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2204, %r385, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2206, %r386, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2208, %r387, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2210, %r388, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2212, %r389, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2214, %r390, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2216, %r391, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2218, %r392, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2220, %r393, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2222, %r394, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2224, %r395, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2226, %r396, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2228, %r397, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2230, %r398, 0, 0x0123;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2232, %r399, 0, 0x0123;
	// end inline asm
	sub.s32 	%r432, %r2590, %r2595;
	setp.eq.s32 	%p482, %r432, 0;
	mov.u32 	%r2596, 0;
	mov.u32 	%r2597, %r2596;
	mov.u32 	%r2598, %r2596;
	mov.u32 	%r2599, %r2596;
	mov.u32 	%r2600, %r2596;
	mov.u32 	%r2601, %r2596;
	mov.u32 	%r2602, %r2596;
	mov.u32 	%r2603, %r2596;
	mov.u32 	%r2604, %r2596;
	mov.u32 	%r2605, %r2596;
	mov.u32 	%r2606, %r2596;
	mov.u32 	%r2607, %r2596;
	mov.u32 	%r2608, %r2596;
	mov.u32 	%r2609, %r2596;
	mov.u32 	%r2610, %r2596;
	mov.u32 	%r2611, %r2596;
	mov.u32 	%r2612, %r2596;
	mov.u32 	%r2613, %r2596;
	mov.u32 	%r2614, %r2596;
	mov.u32 	%r2615, %r2596;
	mov.u32 	%r2616, %r2596;
	mov.u32 	%r2617, %r2596;
	mov.u32 	%r2618, %r2596;
	mov.u32 	%r2619, %r2596;
	mov.u32 	%r2620, %r2596;
	mov.u32 	%r2621, %r2596;
	mov.u32 	%r2622, %r2596;
	mov.u32 	%r2623, %r2596;
	mov.u32 	%r2624, %r2596;
	mov.u32 	%r2625, %r2596;
	mov.u32 	%r2626, %r2596;
	mov.u32 	%r2627, %r2596;
	@%p482 bra 	$L__BB1_453;

	add.s32 	%r2595, %r432, %r2595;
	setp.ne.s32 	%p483, %r432, 128;
	mov.u32 	%r2596, %r2232;
	mov.u32 	%r2597, %r2230;
	mov.u32 	%r2598, %r2228;
	mov.u32 	%r2599, %r2226;
	mov.u32 	%r2600, %r2224;
	mov.u32 	%r2601, %r2222;
	mov.u32 	%r2602, %r2220;
	mov.u32 	%r2603, %r2218;
	mov.u32 	%r2604, %r2216;
	mov.u32 	%r2605, %r2214;
	mov.u32 	%r2606, %r2212;
	mov.u32 	%r2607, %r2210;
	mov.u32 	%r2608, %r2208;
	mov.u32 	%r2609, %r2206;
	mov.u32 	%r2610, %r2204;
	mov.u32 	%r2611, %r2202;
	mov.u32 	%r2612, %r2200;
	mov.u32 	%r2613, %r2198;
	mov.u32 	%r2614, %r2196;
	mov.u32 	%r2615, %r2194;
	mov.u32 	%r2616, %r2192;
	mov.u32 	%r2617, %r2190;
	mov.u32 	%r2618, %r2188;
	mov.u32 	%r2619, %r2186;
	mov.u32 	%r2620, %r2184;
	mov.u32 	%r2621, %r2182;
	mov.u32 	%r2622, %r2180;
	mov.u32 	%r2623, %r2178;
	mov.u32 	%r2624, %r2176;
	mov.u32 	%r2625, %r2174;
	mov.u32 	%r2626, %r2172;
	mov.u32 	%r2627, %r2170;
	@%p483 bra 	$L__BB1_453;

	mov.b64 	%rd4581, {%r2172, %r2170};
	mov.b64 	%rd4582, {%r2176, %r2174};
	mov.b64 	%rd4583, {%r2180, %r2178};
	mov.b64 	%rd4584, {%r2184, %r2182};
	mov.b64 	%rd4585, {%r2188, %r2186};
	mov.b64 	%rd4586, {%r2192, %r2190};
	mov.b64 	%rd4587, {%r2196, %r2194};
	mov.b64 	%rd4588, {%r2200, %r2198};
	mov.b64 	%rd4572, {%r2204, %r2202};
	mov.b64 	%rd4571, {%r2208, %r2206};
	mov.b64 	%rd4570, {%r2212, %r2210};
	mov.b64 	%rd4569, {%r2216, %r2214};
	mov.b64 	%rd4568, {%r2220, %r2218};
	mov.b64 	%rd4567, {%r2224, %r2222};
	mov.b64 	%rd4566, {%r2228, %r2226};
	mov.b64 	%rd4565, {%r2232, %r2230};
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 46;
	shr.b64 	%rhs, %rd4592, 18;
	add.u64 	%rd689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 50;
	shr.b64 	%rhs, %rd4592, 14;
	add.u64 	%rd690, %lhs, %rhs;
	}
	xor.b64  	%rd691, %rd690, %rd689;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 23;
	shr.b64 	%rhs, %rd4592, 41;
	add.u64 	%rd692, %lhs, %rhs;
	}
	xor.b64  	%rd693, %rd691, %rd692;
	xor.b64  	%rd694, %rd4591, %rd4590;
	and.b64  	%rd695, %rd694, %rd4592;
	xor.b64  	%rd696, %rd695, %rd4590;
	add.s64 	%rd697, %rd4589, %rd696;
	add.s64 	%rd698, %rd697, %rd693;
	add.s64 	%rd699, %rd698, %rd4581;
	add.s64 	%rd700, %rd699, 4794697086780616226;
	add.s64 	%rd701, %rd700, %rd4593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 30;
	shr.b64 	%rhs, %rd4596, 34;
	add.u64 	%rd702, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 36;
	shr.b64 	%rhs, %rd4596, 28;
	add.u64 	%rd703, %lhs, %rhs;
	}
	xor.b64  	%rd704, %rd703, %rd702;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 25;
	shr.b64 	%rhs, %rd4596, 39;
	add.u64 	%rd705, %lhs, %rhs;
	}
	xor.b64  	%rd706, %rd704, %rd705;
	xor.b64  	%rd707, %rd4596, %rd4595;
	and.b64  	%rd708, %rd707, %rd4594;
	and.b64  	%rd709, %rd4596, %rd4595;
	or.b64  	%rd710, %rd708, %rd709;
	add.s64 	%rd711, %rd710, %rd706;
	add.s64 	%rd712, %rd711, %rd700;
	add.s64 	%rd713, %rd4590, %rd4582;
	xor.b64  	%rd714, %rd4592, %rd4591;
	and.b64  	%rd715, %rd701, %rd714;
	xor.b64  	%rd716, %rd715, %rd4591;
	add.s64 	%rd717, %rd713, %rd716;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd701, 50;
	shr.b64 	%rhs, %rd701, 14;
	add.u64 	%rd718, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd701, 46;
	shr.b64 	%rhs, %rd701, 18;
	add.u64 	%rd719, %lhs, %rhs;
	}
	xor.b64  	%rd720, %rd718, %rd719;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd701, 23;
	shr.b64 	%rhs, %rd701, 41;
	add.u64 	%rd721, %lhs, %rhs;
	}
	xor.b64  	%rd722, %rd720, %rd721;
	add.s64 	%rd723, %rd717, %rd722;
	add.s64 	%rd724, %rd723, 8158064640168781261;
	add.s64 	%rd725, %rd724, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd712, 36;
	shr.b64 	%rhs, %rd712, 28;
	add.u64 	%rd726, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd712, 30;
	shr.b64 	%rhs, %rd712, 34;
	add.u64 	%rd727, %lhs, %rhs;
	}
	xor.b64  	%rd728, %rd726, %rd727;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd712, 25;
	shr.b64 	%rhs, %rd712, 39;
	add.u64 	%rd729, %lhs, %rhs;
	}
	xor.b64  	%rd730, %rd728, %rd729;
	and.b64  	%rd731, %rd712, %rd4596;
	xor.b64  	%rd732, %rd712, %rd4596;
	and.b64  	%rd733, %rd732, %rd4595;
	or.b64  	%rd734, %rd733, %rd731;
	add.s64 	%rd735, %rd734, %rd730;
	add.s64 	%rd736, %rd735, %rd724;
	add.s64 	%rd737, %rd4591, %rd4583;
	xor.b64  	%rd738, %rd701, %rd4592;
	and.b64  	%rd739, %rd725, %rd738;
	xor.b64  	%rd740, %rd739, %rd4592;
	add.s64 	%rd741, %rd737, %rd740;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd725, 50;
	shr.b64 	%rhs, %rd725, 14;
	add.u64 	%rd742, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd725, 46;
	shr.b64 	%rhs, %rd725, 18;
	add.u64 	%rd743, %lhs, %rhs;
	}
	xor.b64  	%rd744, %rd742, %rd743;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd725, 23;
	shr.b64 	%rhs, %rd725, 41;
	add.u64 	%rd745, %lhs, %rhs;
	}
	xor.b64  	%rd746, %rd744, %rd745;
	add.s64 	%rd747, %rd741, %rd746;
	add.s64 	%rd748, %rd747, -5349999486874862801;
	add.s64 	%rd749, %rd748, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd736, 36;
	shr.b64 	%rhs, %rd736, 28;
	add.u64 	%rd750, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd736, 30;
	shr.b64 	%rhs, %rd736, 34;
	add.u64 	%rd751, %lhs, %rhs;
	}
	xor.b64  	%rd752, %rd750, %rd751;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd736, 25;
	shr.b64 	%rhs, %rd736, 39;
	add.u64 	%rd753, %lhs, %rhs;
	}
	xor.b64  	%rd754, %rd752, %rd753;
	and.b64  	%rd755, %rd736, %rd712;
	xor.b64  	%rd756, %rd736, %rd712;
	and.b64  	%rd757, %rd756, %rd4596;
	or.b64  	%rd758, %rd757, %rd755;
	add.s64 	%rd759, %rd758, %rd754;
	add.s64 	%rd760, %rd759, %rd748;
	add.s64 	%rd761, %rd4592, %rd4584;
	xor.b64  	%rd762, %rd725, %rd701;
	and.b64  	%rd763, %rd749, %rd762;
	xor.b64  	%rd764, %rd763, %rd701;
	add.s64 	%rd765, %rd761, %rd764;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd749, 50;
	shr.b64 	%rhs, %rd749, 14;
	add.u64 	%rd766, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd749, 46;
	shr.b64 	%rhs, %rd749, 18;
	add.u64 	%rd767, %lhs, %rhs;
	}
	xor.b64  	%rd768, %rd766, %rd767;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd749, 23;
	shr.b64 	%rhs, %rd749, 41;
	add.u64 	%rd769, %lhs, %rhs;
	}
	xor.b64  	%rd770, %rd768, %rd769;
	add.s64 	%rd771, %rd765, %rd770;
	add.s64 	%rd772, %rd771, -1606136188198331460;
	add.s64 	%rd773, %rd772, %rd4596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd760, 36;
	shr.b64 	%rhs, %rd760, 28;
	add.u64 	%rd774, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd760, 30;
	shr.b64 	%rhs, %rd760, 34;
	add.u64 	%rd775, %lhs, %rhs;
	}
	xor.b64  	%rd776, %rd774, %rd775;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd760, 25;
	shr.b64 	%rhs, %rd760, 39;
	add.u64 	%rd777, %lhs, %rhs;
	}
	xor.b64  	%rd778, %rd776, %rd777;
	and.b64  	%rd779, %rd760, %rd736;
	xor.b64  	%rd780, %rd760, %rd736;
	and.b64  	%rd781, %rd780, %rd712;
	or.b64  	%rd782, %rd781, %rd779;
	add.s64 	%rd783, %rd782, %rd778;
	add.s64 	%rd784, %rd783, %rd772;
	add.s64 	%rd785, %rd701, %rd4585;
	xor.b64  	%rd786, %rd749, %rd725;
	and.b64  	%rd787, %rd773, %rd786;
	xor.b64  	%rd788, %rd787, %rd725;
	add.s64 	%rd789, %rd785, %rd788;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd773, 50;
	shr.b64 	%rhs, %rd773, 14;
	add.u64 	%rd790, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd773, 46;
	shr.b64 	%rhs, %rd773, 18;
	add.u64 	%rd791, %lhs, %rhs;
	}
	xor.b64  	%rd792, %rd790, %rd791;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd773, 23;
	shr.b64 	%rhs, %rd773, 41;
	add.u64 	%rd793, %lhs, %rhs;
	}
	xor.b64  	%rd794, %rd792, %rd793;
	add.s64 	%rd795, %rd789, %rd794;
	add.s64 	%rd796, %rd795, 4131703408338449720;
	add.s64 	%rd797, %rd796, %rd712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd784, 36;
	shr.b64 	%rhs, %rd784, 28;
	add.u64 	%rd798, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd784, 30;
	shr.b64 	%rhs, %rd784, 34;
	add.u64 	%rd799, %lhs, %rhs;
	}
	xor.b64  	%rd800, %rd798, %rd799;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd784, 25;
	shr.b64 	%rhs, %rd784, 39;
	add.u64 	%rd801, %lhs, %rhs;
	}
	xor.b64  	%rd802, %rd800, %rd801;
	and.b64  	%rd803, %rd784, %rd760;
	xor.b64  	%rd804, %rd784, %rd760;
	and.b64  	%rd805, %rd804, %rd736;
	or.b64  	%rd806, %rd805, %rd803;
	add.s64 	%rd807, %rd806, %rd802;
	add.s64 	%rd808, %rd807, %rd796;
	add.s64 	%rd809, %rd725, %rd4586;
	xor.b64  	%rd810, %rd773, %rd749;
	and.b64  	%rd811, %rd797, %rd810;
	xor.b64  	%rd812, %rd811, %rd749;
	add.s64 	%rd813, %rd809, %rd812;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd797, 50;
	shr.b64 	%rhs, %rd797, 14;
	add.u64 	%rd814, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd797, 46;
	shr.b64 	%rhs, %rd797, 18;
	add.u64 	%rd815, %lhs, %rhs;
	}
	xor.b64  	%rd816, %rd814, %rd815;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd797, 23;
	shr.b64 	%rhs, %rd797, 41;
	add.u64 	%rd817, %lhs, %rhs;
	}
	xor.b64  	%rd818, %rd816, %rd817;
	add.s64 	%rd819, %rd813, %rd818;
	add.s64 	%rd820, %rd819, 6480981068601479193;
	add.s64 	%rd821, %rd820, %rd736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd808, 36;
	shr.b64 	%rhs, %rd808, 28;
	add.u64 	%rd822, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd808, 30;
	shr.b64 	%rhs, %rd808, 34;
	add.u64 	%rd823, %lhs, %rhs;
	}
	xor.b64  	%rd824, %rd822, %rd823;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd808, 25;
	shr.b64 	%rhs, %rd808, 39;
	add.u64 	%rd825, %lhs, %rhs;
	}
	xor.b64  	%rd826, %rd824, %rd825;
	and.b64  	%rd827, %rd808, %rd784;
	xor.b64  	%rd828, %rd808, %rd784;
	and.b64  	%rd829, %rd828, %rd760;
	or.b64  	%rd830, %rd829, %rd827;
	add.s64 	%rd831, %rd830, %rd826;
	add.s64 	%rd832, %rd831, %rd820;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd821, 50;
	shr.b64 	%rhs, %rd821, 14;
	add.u64 	%rd833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd821, 46;
	shr.b64 	%rhs, %rd821, 18;
	add.u64 	%rd834, %lhs, %rhs;
	}
	xor.b64  	%rd835, %rd833, %rd834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd821, 23;
	shr.b64 	%rhs, %rd821, 41;
	add.u64 	%rd836, %lhs, %rhs;
	}
	xor.b64  	%rd837, %rd835, %rd836;
	xor.b64  	%rd838, %rd797, %rd773;
	and.b64  	%rd839, %rd821, %rd838;
	xor.b64  	%rd840, %rd839, %rd773;
	add.s64 	%rd841, %rd4587, %rd749;
	add.s64 	%rd842, %rd841, %rd840;
	add.s64 	%rd843, %rd842, %rd837;
	add.s64 	%rd844, %rd843, -7908458776815382629;
	add.s64 	%rd845, %rd844, %rd760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd832, 36;
	shr.b64 	%rhs, %rd832, 28;
	add.u64 	%rd846, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd832, 30;
	shr.b64 	%rhs, %rd832, 34;
	add.u64 	%rd847, %lhs, %rhs;
	}
	xor.b64  	%rd848, %rd846, %rd847;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd832, 25;
	shr.b64 	%rhs, %rd832, 39;
	add.u64 	%rd849, %lhs, %rhs;
	}
	xor.b64  	%rd850, %rd848, %rd849;
	and.b64  	%rd851, %rd832, %rd808;
	xor.b64  	%rd852, %rd832, %rd808;
	and.b64  	%rd853, %rd852, %rd784;
	or.b64  	%rd854, %rd853, %rd851;
	add.s64 	%rd855, %rd854, %rd850;
	add.s64 	%rd856, %rd855, %rd844;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd845, 50;
	shr.b64 	%rhs, %rd845, 14;
	add.u64 	%rd857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd845, 46;
	shr.b64 	%rhs, %rd845, 18;
	add.u64 	%rd858, %lhs, %rhs;
	}
	xor.b64  	%rd859, %rd857, %rd858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd845, 23;
	shr.b64 	%rhs, %rd845, 41;
	add.u64 	%rd860, %lhs, %rhs;
	}
	xor.b64  	%rd861, %rd859, %rd860;
	xor.b64  	%rd862, %rd821, %rd797;
	and.b64  	%rd863, %rd845, %rd862;
	xor.b64  	%rd864, %rd863, %rd797;
	add.s64 	%rd865, %rd4588, %rd773;
	add.s64 	%rd866, %rd865, %rd864;
	add.s64 	%rd867, %rd866, %rd861;
	add.s64 	%rd868, %rd867, -6116909921290321640;
	add.s64 	%rd869, %rd868, %rd784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd856, 36;
	shr.b64 	%rhs, %rd856, 28;
	add.u64 	%rd870, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd856, 30;
	shr.b64 	%rhs, %rd856, 34;
	add.u64 	%rd871, %lhs, %rhs;
	}
	xor.b64  	%rd872, %rd870, %rd871;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd856, 25;
	shr.b64 	%rhs, %rd856, 39;
	add.u64 	%rd873, %lhs, %rhs;
	}
	xor.b64  	%rd874, %rd872, %rd873;
	and.b64  	%rd875, %rd856, %rd832;
	xor.b64  	%rd876, %rd856, %rd832;
	and.b64  	%rd877, %rd876, %rd808;
	or.b64  	%rd878, %rd877, %rd875;
	add.s64 	%rd879, %rd878, %rd874;
	add.s64 	%rd880, %rd879, %rd868;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd869, 50;
	shr.b64 	%rhs, %rd869, 14;
	add.u64 	%rd881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd869, 46;
	shr.b64 	%rhs, %rd869, 18;
	add.u64 	%rd882, %lhs, %rhs;
	}
	xor.b64  	%rd883, %rd881, %rd882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd869, 23;
	shr.b64 	%rhs, %rd869, 41;
	add.u64 	%rd884, %lhs, %rhs;
	}
	xor.b64  	%rd885, %rd883, %rd884;
	xor.b64  	%rd886, %rd845, %rd821;
	and.b64  	%rd887, %rd869, %rd886;
	xor.b64  	%rd888, %rd887, %rd821;
	add.s64 	%rd889, %rd4572, %rd797;
	add.s64 	%rd890, %rd889, %rd888;
	add.s64 	%rd891, %rd890, %rd885;
	add.s64 	%rd892, %rd891, -2880145864133508542;
	add.s64 	%rd893, %rd892, %rd808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd880, 36;
	shr.b64 	%rhs, %rd880, 28;
	add.u64 	%rd894, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd880, 30;
	shr.b64 	%rhs, %rd880, 34;
	add.u64 	%rd895, %lhs, %rhs;
	}
	xor.b64  	%rd896, %rd894, %rd895;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd880, 25;
	shr.b64 	%rhs, %rd880, 39;
	add.u64 	%rd897, %lhs, %rhs;
	}
	xor.b64  	%rd898, %rd896, %rd897;
	and.b64  	%rd899, %rd880, %rd856;
	xor.b64  	%rd900, %rd880, %rd856;
	and.b64  	%rd901, %rd900, %rd832;
	or.b64  	%rd902, %rd901, %rd899;
	add.s64 	%rd903, %rd902, %rd898;
	add.s64 	%rd904, %rd903, %rd892;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd893, 50;
	shr.b64 	%rhs, %rd893, 14;
	add.u64 	%rd905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd893, 46;
	shr.b64 	%rhs, %rd893, 18;
	add.u64 	%rd906, %lhs, %rhs;
	}
	xor.b64  	%rd907, %rd905, %rd906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd893, 23;
	shr.b64 	%rhs, %rd893, 41;
	add.u64 	%rd908, %lhs, %rhs;
	}
	xor.b64  	%rd909, %rd907, %rd908;
	xor.b64  	%rd910, %rd869, %rd845;
	and.b64  	%rd911, %rd893, %rd910;
	xor.b64  	%rd912, %rd911, %rd845;
	add.s64 	%rd913, %rd4571, %rd821;
	add.s64 	%rd914, %rd913, %rd912;
	add.s64 	%rd915, %rd914, %rd909;
	add.s64 	%rd916, %rd915, 1334009975649890238;
	add.s64 	%rd917, %rd916, %rd832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd904, 36;
	shr.b64 	%rhs, %rd904, 28;
	add.u64 	%rd918, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd904, 30;
	shr.b64 	%rhs, %rd904, 34;
	add.u64 	%rd919, %lhs, %rhs;
	}
	xor.b64  	%rd920, %rd918, %rd919;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd904, 25;
	shr.b64 	%rhs, %rd904, 39;
	add.u64 	%rd921, %lhs, %rhs;
	}
	xor.b64  	%rd922, %rd920, %rd921;
	and.b64  	%rd923, %rd904, %rd880;
	xor.b64  	%rd924, %rd904, %rd880;
	and.b64  	%rd925, %rd924, %rd856;
	or.b64  	%rd926, %rd925, %rd923;
	add.s64 	%rd927, %rd926, %rd922;
	add.s64 	%rd928, %rd927, %rd916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd917, 50;
	shr.b64 	%rhs, %rd917, 14;
	add.u64 	%rd929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd917, 46;
	shr.b64 	%rhs, %rd917, 18;
	add.u64 	%rd930, %lhs, %rhs;
	}
	xor.b64  	%rd931, %rd929, %rd930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd917, 23;
	shr.b64 	%rhs, %rd917, 41;
	add.u64 	%rd932, %lhs, %rhs;
	}
	xor.b64  	%rd933, %rd931, %rd932;
	xor.b64  	%rd934, %rd893, %rd869;
	and.b64  	%rd935, %rd917, %rd934;
	xor.b64  	%rd936, %rd935, %rd869;
	add.s64 	%rd937, %rd4570, %rd845;
	add.s64 	%rd938, %rd937, %rd936;
	add.s64 	%rd939, %rd938, %rd933;
	add.s64 	%rd940, %rd939, 2608012711638119052;
	add.s64 	%rd941, %rd940, %rd856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd928, 36;
	shr.b64 	%rhs, %rd928, 28;
	add.u64 	%rd942, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd928, 30;
	shr.b64 	%rhs, %rd928, 34;
	add.u64 	%rd943, %lhs, %rhs;
	}
	xor.b64  	%rd944, %rd942, %rd943;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd928, 25;
	shr.b64 	%rhs, %rd928, 39;
	add.u64 	%rd945, %lhs, %rhs;
	}
	xor.b64  	%rd946, %rd944, %rd945;
	and.b64  	%rd947, %rd928, %rd904;
	xor.b64  	%rd948, %rd928, %rd904;
	and.b64  	%rd949, %rd948, %rd880;
	or.b64  	%rd950, %rd949, %rd947;
	add.s64 	%rd951, %rd950, %rd946;
	add.s64 	%rd952, %rd951, %rd940;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd941, 50;
	shr.b64 	%rhs, %rd941, 14;
	add.u64 	%rd953, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd941, 46;
	shr.b64 	%rhs, %rd941, 18;
	add.u64 	%rd954, %lhs, %rhs;
	}
	xor.b64  	%rd955, %rd953, %rd954;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd941, 23;
	shr.b64 	%rhs, %rd941, 41;
	add.u64 	%rd956, %lhs, %rhs;
	}
	xor.b64  	%rd957, %rd955, %rd956;
	xor.b64  	%rd958, %rd917, %rd893;
	and.b64  	%rd959, %rd941, %rd958;
	xor.b64  	%rd960, %rd959, %rd893;
	add.s64 	%rd961, %rd4569, %rd869;
	add.s64 	%rd962, %rd961, %rd960;
	add.s64 	%rd963, %rd962, %rd957;
	add.s64 	%rd964, %rd963, 6128411473006802146;
	add.s64 	%rd965, %rd964, %rd880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd952, 36;
	shr.b64 	%rhs, %rd952, 28;
	add.u64 	%rd966, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd952, 30;
	shr.b64 	%rhs, %rd952, 34;
	add.u64 	%rd967, %lhs, %rhs;
	}
	xor.b64  	%rd968, %rd966, %rd967;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd952, 25;
	shr.b64 	%rhs, %rd952, 39;
	add.u64 	%rd969, %lhs, %rhs;
	}
	xor.b64  	%rd970, %rd968, %rd969;
	and.b64  	%rd971, %rd952, %rd928;
	xor.b64  	%rd972, %rd952, %rd928;
	and.b64  	%rd973, %rd972, %rd904;
	or.b64  	%rd974, %rd973, %rd971;
	add.s64 	%rd975, %rd974, %rd970;
	add.s64 	%rd976, %rd975, %rd964;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd965, 50;
	shr.b64 	%rhs, %rd965, 14;
	add.u64 	%rd977, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd965, 46;
	shr.b64 	%rhs, %rd965, 18;
	add.u64 	%rd978, %lhs, %rhs;
	}
	xor.b64  	%rd979, %rd977, %rd978;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd965, 23;
	shr.b64 	%rhs, %rd965, 41;
	add.u64 	%rd980, %lhs, %rhs;
	}
	xor.b64  	%rd981, %rd979, %rd980;
	xor.b64  	%rd982, %rd941, %rd917;
	and.b64  	%rd983, %rd965, %rd982;
	xor.b64  	%rd984, %rd983, %rd917;
	add.s64 	%rd985, %rd4568, %rd893;
	add.s64 	%rd986, %rd985, %rd984;
	add.s64 	%rd987, %rd986, %rd981;
	add.s64 	%rd988, %rd987, 8268148722764581231;
	add.s64 	%rd4580, %rd988, %rd904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd976, 36;
	shr.b64 	%rhs, %rd976, 28;
	add.u64 	%rd989, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd976, 30;
	shr.b64 	%rhs, %rd976, 34;
	add.u64 	%rd990, %lhs, %rhs;
	}
	xor.b64  	%rd991, %rd989, %rd990;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd976, 25;
	shr.b64 	%rhs, %rd976, 39;
	add.u64 	%rd992, %lhs, %rhs;
	}
	xor.b64  	%rd993, %rd991, %rd992;
	and.b64  	%rd994, %rd976, %rd952;
	xor.b64  	%rd995, %rd976, %rd952;
	and.b64  	%rd996, %rd995, %rd928;
	or.b64  	%rd997, %rd996, %rd994;
	add.s64 	%rd998, %rd997, %rd993;
	add.s64 	%rd4576, %rd998, %rd988;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 50;
	shr.b64 	%rhs, %rd4580, 14;
	add.u64 	%rd999, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 46;
	shr.b64 	%rhs, %rd4580, 18;
	add.u64 	%rd1000, %lhs, %rhs;
	}
	xor.b64  	%rd1001, %rd999, %rd1000;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 23;
	shr.b64 	%rhs, %rd4580, 41;
	add.u64 	%rd1002, %lhs, %rhs;
	}
	xor.b64  	%rd1003, %rd1001, %rd1002;
	xor.b64  	%rd1004, %rd965, %rd941;
	and.b64  	%rd1005, %rd4580, %rd1004;
	xor.b64  	%rd1006, %rd1005, %rd941;
	add.s64 	%rd1007, %rd4567, %rd917;
	add.s64 	%rd1008, %rd1007, %rd1006;
	add.s64 	%rd1009, %rd1008, %rd1003;
	add.s64 	%rd1010, %rd1009, -9160688886553864527;
	add.s64 	%rd4579, %rd1010, %rd928;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 36;
	shr.b64 	%rhs, %rd4576, 28;
	add.u64 	%rd1011, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 30;
	shr.b64 	%rhs, %rd4576, 34;
	add.u64 	%rd1012, %lhs, %rhs;
	}
	xor.b64  	%rd1013, %rd1011, %rd1012;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 25;
	shr.b64 	%rhs, %rd4576, 39;
	add.u64 	%rd1014, %lhs, %rhs;
	}
	xor.b64  	%rd1015, %rd1013, %rd1014;
	and.b64  	%rd1016, %rd4576, %rd976;
	xor.b64  	%rd1017, %rd4576, %rd976;
	and.b64  	%rd1018, %rd1017, %rd952;
	or.b64  	%rd1019, %rd1018, %rd1016;
	add.s64 	%rd1020, %rd1019, %rd1015;
	add.s64 	%rd4575, %rd1020, %rd1010;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 50;
	shr.b64 	%rhs, %rd4579, 14;
	add.u64 	%rd1021, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 46;
	shr.b64 	%rhs, %rd4579, 18;
	add.u64 	%rd1022, %lhs, %rhs;
	}
	xor.b64  	%rd1023, %rd1021, %rd1022;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 23;
	shr.b64 	%rhs, %rd4579, 41;
	add.u64 	%rd1024, %lhs, %rhs;
	}
	xor.b64  	%rd1025, %rd1023, %rd1024;
	xor.b64  	%rd1026, %rd4580, %rd965;
	and.b64  	%rd1027, %rd4579, %rd1026;
	xor.b64  	%rd1028, %rd1027, %rd965;
	add.s64 	%rd1029, %rd4566, %rd941;
	add.s64 	%rd1030, %rd1029, %rd1028;
	add.s64 	%rd1031, %rd1030, %rd1025;
	add.s64 	%rd1032, %rd1031, -7215885187991268811;
	add.s64 	%rd4578, %rd1032, %rd952;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 36;
	shr.b64 	%rhs, %rd4575, 28;
	add.u64 	%rd1033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 30;
	shr.b64 	%rhs, %rd4575, 34;
	add.u64 	%rd1034, %lhs, %rhs;
	}
	xor.b64  	%rd1035, %rd1033, %rd1034;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 25;
	shr.b64 	%rhs, %rd4575, 39;
	add.u64 	%rd1036, %lhs, %rhs;
	}
	xor.b64  	%rd1037, %rd1035, %rd1036;
	and.b64  	%rd1038, %rd4575, %rd4576;
	xor.b64  	%rd1039, %rd4575, %rd4576;
	and.b64  	%rd1040, %rd1039, %rd976;
	or.b64  	%rd1041, %rd1040, %rd1038;
	add.s64 	%rd1042, %rd1041, %rd1037;
	add.s64 	%rd4574, %rd1042, %rd1032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 50;
	shr.b64 	%rhs, %rd4578, 14;
	add.u64 	%rd1043, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 46;
	shr.b64 	%rhs, %rd4578, 18;
	add.u64 	%rd1044, %lhs, %rhs;
	}
	xor.b64  	%rd1045, %rd1043, %rd1044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 23;
	shr.b64 	%rhs, %rd4578, 41;
	add.u64 	%rd1046, %lhs, %rhs;
	}
	xor.b64  	%rd1047, %rd1045, %rd1046;
	xor.b64  	%rd1048, %rd4579, %rd4580;
	and.b64  	%rd1049, %rd4578, %rd1048;
	xor.b64  	%rd1050, %rd1049, %rd4580;
	add.s64 	%rd1051, %rd4565, %rd965;
	add.s64 	%rd1052, %rd1051, %rd1050;
	add.s64 	%rd1053, %rd1052, %rd1047;
	add.s64 	%rd1054, %rd1053, -4495734319001033068;
	add.s64 	%rd4577, %rd1054, %rd976;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 36;
	shr.b64 	%rhs, %rd4574, 28;
	add.u64 	%rd1055, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 30;
	shr.b64 	%rhs, %rd4574, 34;
	add.u64 	%rd1056, %lhs, %rhs;
	}
	xor.b64  	%rd1057, %rd1055, %rd1056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 25;
	shr.b64 	%rhs, %rd4574, 39;
	add.u64 	%rd1058, %lhs, %rhs;
	}
	xor.b64  	%rd1059, %rd1057, %rd1058;
	and.b64  	%rd1060, %rd4574, %rd4575;
	xor.b64  	%rd1061, %rd4574, %rd4575;
	and.b64  	%rd1062, %rd1061, %rd4576;
	or.b64  	%rd1063, %rd1062, %rd1060;
	add.s64 	%rd1064, %rd1063, %rd1059;
	add.s64 	%rd4573, %rd1064, %rd1054;
	mov.u32 	%r2594, 16;

$L__BB1_451:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4566, 3;
	shr.b64 	%rhs, %rd4566, 61;
	add.u64 	%rd1065, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4566, 45;
	shr.b64 	%rhs, %rd4566, 19;
	add.u64 	%rd1066, %lhs, %rhs;
	}
	xor.b64  	%rd1067, %rd1066, %rd1065;
	shr.u64 	%rd1068, %rd4566, 6;
	xor.b64  	%rd1069, %rd1067, %rd1068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4582, 56;
	shr.b64 	%rhs, %rd4582, 8;
	add.u64 	%rd1070, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4582, 63;
	shr.b64 	%rhs, %rd4582, 1;
	add.u64 	%rd1071, %lhs, %rhs;
	}
	xor.b64  	%rd1072, %rd1071, %rd1070;
	shr.u64 	%rd1073, %rd4582, 7;
	xor.b64  	%rd1074, %rd1072, %rd1073;
	add.s64 	%rd1075, %rd4571, %rd1069;
	add.s64 	%rd1076, %rd1075, %rd4581;
	add.s64 	%rd4581, %rd1076, %rd1074;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4565, 3;
	shr.b64 	%rhs, %rd4565, 61;
	add.u64 	%rd1077, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4565, 45;
	shr.b64 	%rhs, %rd4565, 19;
	add.u64 	%rd1078, %lhs, %rhs;
	}
	xor.b64  	%rd1079, %rd1078, %rd1077;
	shr.u64 	%rd1080, %rd4565, 6;
	xor.b64  	%rd1081, %rd1079, %rd1080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4583, 56;
	shr.b64 	%rhs, %rd4583, 8;
	add.u64 	%rd1082, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4583, 63;
	shr.b64 	%rhs, %rd4583, 1;
	add.u64 	%rd1083, %lhs, %rhs;
	}
	xor.b64  	%rd1084, %rd1083, %rd1082;
	shr.u64 	%rd1085, %rd4583, 7;
	xor.b64  	%rd1086, %rd1084, %rd1085;
	add.s64 	%rd1087, %rd4570, %rd1081;
	add.s64 	%rd1088, %rd1087, %rd4582;
	add.s64 	%rd4582, %rd1088, %rd1086;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4581, 45;
	shr.b64 	%rhs, %rd4581, 19;
	add.u64 	%rd1089, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4581, 3;
	shr.b64 	%rhs, %rd4581, 61;
	add.u64 	%rd1090, %lhs, %rhs;
	}
	xor.b64  	%rd1091, %rd1089, %rd1090;
	shr.u64 	%rd1092, %rd4581, 6;
	xor.b64  	%rd1093, %rd1091, %rd1092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 56;
	shr.b64 	%rhs, %rd4584, 8;
	add.u64 	%rd1094, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 63;
	shr.b64 	%rhs, %rd4584, 1;
	add.u64 	%rd1095, %lhs, %rhs;
	}
	xor.b64  	%rd1096, %rd1095, %rd1094;
	shr.u64 	%rd1097, %rd4584, 7;
	xor.b64  	%rd1098, %rd1096, %rd1097;
	add.s64 	%rd1099, %rd4583, %rd4569;
	add.s64 	%rd1100, %rd1099, %rd1098;
	add.s64 	%rd4583, %rd1100, %rd1093;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4582, 45;
	shr.b64 	%rhs, %rd4582, 19;
	add.u64 	%rd1101, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4582, 3;
	shr.b64 	%rhs, %rd4582, 61;
	add.u64 	%rd1102, %lhs, %rhs;
	}
	xor.b64  	%rd1103, %rd1101, %rd1102;
	shr.u64 	%rd1104, %rd4582, 6;
	xor.b64  	%rd1105, %rd1103, %rd1104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4585, 56;
	shr.b64 	%rhs, %rd4585, 8;
	add.u64 	%rd1106, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4585, 63;
	shr.b64 	%rhs, %rd4585, 1;
	add.u64 	%rd1107, %lhs, %rhs;
	}
	xor.b64  	%rd1108, %rd1107, %rd1106;
	shr.u64 	%rd1109, %rd4585, 7;
	xor.b64  	%rd1110, %rd1108, %rd1109;
	add.s64 	%rd1111, %rd4584, %rd4568;
	add.s64 	%rd1112, %rd1111, %rd1110;
	add.s64 	%rd4584, %rd1112, %rd1105;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4583, 45;
	shr.b64 	%rhs, %rd4583, 19;
	add.u64 	%rd1113, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4583, 3;
	shr.b64 	%rhs, %rd4583, 61;
	add.u64 	%rd1114, %lhs, %rhs;
	}
	xor.b64  	%rd1115, %rd1113, %rd1114;
	shr.u64 	%rd1116, %rd4583, 6;
	xor.b64  	%rd1117, %rd1115, %rd1116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4586, 56;
	shr.b64 	%rhs, %rd4586, 8;
	add.u64 	%rd1118, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4586, 63;
	shr.b64 	%rhs, %rd4586, 1;
	add.u64 	%rd1119, %lhs, %rhs;
	}
	xor.b64  	%rd1120, %rd1119, %rd1118;
	shr.u64 	%rd1121, %rd4586, 7;
	xor.b64  	%rd1122, %rd1120, %rd1121;
	add.s64 	%rd1123, %rd4585, %rd4567;
	add.s64 	%rd1124, %rd1123, %rd1122;
	add.s64 	%rd4585, %rd1124, %rd1117;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 45;
	shr.b64 	%rhs, %rd4584, 19;
	add.u64 	%rd1125, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4584, 3;
	shr.b64 	%rhs, %rd4584, 61;
	add.u64 	%rd1126, %lhs, %rhs;
	}
	xor.b64  	%rd1127, %rd1125, %rd1126;
	shr.u64 	%rd1128, %rd4584, 6;
	xor.b64  	%rd1129, %rd1127, %rd1128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4587, 56;
	shr.b64 	%rhs, %rd4587, 8;
	add.u64 	%rd1130, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4587, 63;
	shr.b64 	%rhs, %rd4587, 1;
	add.u64 	%rd1131, %lhs, %rhs;
	}
	xor.b64  	%rd1132, %rd1131, %rd1130;
	shr.u64 	%rd1133, %rd4587, 7;
	xor.b64  	%rd1134, %rd1132, %rd1133;
	add.s64 	%rd1135, %rd4586, %rd4566;
	add.s64 	%rd1136, %rd1135, %rd1134;
	add.s64 	%rd4586, %rd1136, %rd1129;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4585, 45;
	shr.b64 	%rhs, %rd4585, 19;
	add.u64 	%rd1137, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4585, 3;
	shr.b64 	%rhs, %rd4585, 61;
	add.u64 	%rd1138, %lhs, %rhs;
	}
	xor.b64  	%rd1139, %rd1137, %rd1138;
	shr.u64 	%rd1140, %rd4585, 6;
	xor.b64  	%rd1141, %rd1139, %rd1140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4588, 56;
	shr.b64 	%rhs, %rd4588, 8;
	add.u64 	%rd1142, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4588, 63;
	shr.b64 	%rhs, %rd4588, 1;
	add.u64 	%rd1143, %lhs, %rhs;
	}
	xor.b64  	%rd1144, %rd1143, %rd1142;
	shr.u64 	%rd1145, %rd4588, 7;
	xor.b64  	%rd1146, %rd1144, %rd1145;
	add.s64 	%rd1147, %rd4587, %rd4565;
	add.s64 	%rd1148, %rd1147, %rd1146;
	add.s64 	%rd4587, %rd1148, %rd1141;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4586, 45;
	shr.b64 	%rhs, %rd4586, 19;
	add.u64 	%rd1149, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4586, 3;
	shr.b64 	%rhs, %rd4586, 61;
	add.u64 	%rd1150, %lhs, %rhs;
	}
	xor.b64  	%rd1151, %rd1149, %rd1150;
	shr.u64 	%rd1152, %rd4586, 6;
	xor.b64  	%rd1153, %rd1151, %rd1152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4572, 56;
	shr.b64 	%rhs, %rd4572, 8;
	add.u64 	%rd1154, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4572, 63;
	shr.b64 	%rhs, %rd4572, 1;
	add.u64 	%rd1155, %lhs, %rhs;
	}
	xor.b64  	%rd1156, %rd1155, %rd1154;
	shr.u64 	%rd1157, %rd4572, 7;
	xor.b64  	%rd1158, %rd1156, %rd1157;
	add.s64 	%rd1159, %rd4588, %rd1158;
	add.s64 	%rd1160, %rd1159, %rd4581;
	add.s64 	%rd4588, %rd1160, %rd1153;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4587, 45;
	shr.b64 	%rhs, %rd4587, 19;
	add.u64 	%rd1161, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4587, 3;
	shr.b64 	%rhs, %rd4587, 61;
	add.u64 	%rd1162, %lhs, %rhs;
	}
	xor.b64  	%rd1163, %rd1161, %rd1162;
	shr.u64 	%rd1164, %rd4587, 6;
	xor.b64  	%rd1165, %rd1163, %rd1164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 56;
	shr.b64 	%rhs, %rd4571, 8;
	add.u64 	%rd1166, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 63;
	shr.b64 	%rhs, %rd4571, 1;
	add.u64 	%rd1167, %lhs, %rhs;
	}
	xor.b64  	%rd1168, %rd1167, %rd1166;
	shr.u64 	%rd1169, %rd4571, 7;
	xor.b64  	%rd1170, %rd1168, %rd1169;
	add.s64 	%rd1171, %rd1170, %rd4572;
	add.s64 	%rd1172, %rd1171, %rd4582;
	add.s64 	%rd4572, %rd1172, %rd1165;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4588, 45;
	shr.b64 	%rhs, %rd4588, 19;
	add.u64 	%rd1173, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4588, 3;
	shr.b64 	%rhs, %rd4588, 61;
	add.u64 	%rd1174, %lhs, %rhs;
	}
	xor.b64  	%rd1175, %rd1173, %rd1174;
	shr.u64 	%rd1176, %rd4588, 6;
	xor.b64  	%rd1177, %rd1175, %rd1176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4570, 56;
	shr.b64 	%rhs, %rd4570, 8;
	add.u64 	%rd1178, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4570, 63;
	shr.b64 	%rhs, %rd4570, 1;
	add.u64 	%rd1179, %lhs, %rhs;
	}
	xor.b64  	%rd1180, %rd1179, %rd1178;
	shr.u64 	%rd1181, %rd4570, 7;
	xor.b64  	%rd1182, %rd1180, %rd1181;
	add.s64 	%rd1183, %rd1182, %rd4571;
	add.s64 	%rd1184, %rd1183, %rd4583;
	add.s64 	%rd4571, %rd1184, %rd1177;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4572, 45;
	shr.b64 	%rhs, %rd4572, 19;
	add.u64 	%rd1185, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4572, 3;
	shr.b64 	%rhs, %rd4572, 61;
	add.u64 	%rd1186, %lhs, %rhs;
	}
	xor.b64  	%rd1187, %rd1185, %rd1186;
	shr.u64 	%rd1188, %rd4572, 6;
	xor.b64  	%rd1189, %rd1187, %rd1188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4569, 56;
	shr.b64 	%rhs, %rd4569, 8;
	add.u64 	%rd1190, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4569, 63;
	shr.b64 	%rhs, %rd4569, 1;
	add.u64 	%rd1191, %lhs, %rhs;
	}
	xor.b64  	%rd1192, %rd1191, %rd1190;
	shr.u64 	%rd1193, %rd4569, 7;
	xor.b64  	%rd1194, %rd1192, %rd1193;
	add.s64 	%rd1195, %rd1194, %rd4570;
	add.s64 	%rd1196, %rd1195, %rd4584;
	add.s64 	%rd4570, %rd1196, %rd1189;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 45;
	shr.b64 	%rhs, %rd4571, 19;
	add.u64 	%rd1197, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4571, 3;
	shr.b64 	%rhs, %rd4571, 61;
	add.u64 	%rd1198, %lhs, %rhs;
	}
	xor.b64  	%rd1199, %rd1197, %rd1198;
	shr.u64 	%rd1200, %rd4571, 6;
	xor.b64  	%rd1201, %rd1199, %rd1200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4568, 56;
	shr.b64 	%rhs, %rd4568, 8;
	add.u64 	%rd1202, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4568, 63;
	shr.b64 	%rhs, %rd4568, 1;
	add.u64 	%rd1203, %lhs, %rhs;
	}
	xor.b64  	%rd1204, %rd1203, %rd1202;
	shr.u64 	%rd1205, %rd4568, 7;
	xor.b64  	%rd1206, %rd1204, %rd1205;
	add.s64 	%rd1207, %rd1206, %rd4569;
	add.s64 	%rd1208, %rd1207, %rd4585;
	add.s64 	%rd4569, %rd1208, %rd1201;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4570, 45;
	shr.b64 	%rhs, %rd4570, 19;
	add.u64 	%rd1209, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4570, 3;
	shr.b64 	%rhs, %rd4570, 61;
	add.u64 	%rd1210, %lhs, %rhs;
	}
	xor.b64  	%rd1211, %rd1209, %rd1210;
	shr.u64 	%rd1212, %rd4570, 6;
	xor.b64  	%rd1213, %rd1211, %rd1212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4567, 56;
	shr.b64 	%rhs, %rd4567, 8;
	add.u64 	%rd1214, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4567, 63;
	shr.b64 	%rhs, %rd4567, 1;
	add.u64 	%rd1215, %lhs, %rhs;
	}
	xor.b64  	%rd1216, %rd1215, %rd1214;
	shr.u64 	%rd1217, %rd4567, 7;
	xor.b64  	%rd1218, %rd1216, %rd1217;
	add.s64 	%rd1219, %rd1218, %rd4568;
	add.s64 	%rd1220, %rd1219, %rd4586;
	add.s64 	%rd4568, %rd1220, %rd1213;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4569, 45;
	shr.b64 	%rhs, %rd4569, 19;
	add.u64 	%rd1221, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4569, 3;
	shr.b64 	%rhs, %rd4569, 61;
	add.u64 	%rd1222, %lhs, %rhs;
	}
	xor.b64  	%rd1223, %rd1221, %rd1222;
	shr.u64 	%rd1224, %rd4569, 6;
	xor.b64  	%rd1225, %rd1223, %rd1224;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4566, 56;
	shr.b64 	%rhs, %rd4566, 8;
	add.u64 	%rd1226, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4566, 63;
	shr.b64 	%rhs, %rd4566, 1;
	add.u64 	%rd1227, %lhs, %rhs;
	}
	xor.b64  	%rd1228, %rd1227, %rd1226;
	shr.u64 	%rd1229, %rd4566, 7;
	xor.b64  	%rd1230, %rd1228, %rd1229;
	add.s64 	%rd1231, %rd1230, %rd4567;
	add.s64 	%rd1232, %rd1231, %rd4587;
	add.s64 	%rd4567, %rd1232, %rd1225;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4568, 45;
	shr.b64 	%rhs, %rd4568, 19;
	add.u64 	%rd1233, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4568, 3;
	shr.b64 	%rhs, %rd4568, 61;
	add.u64 	%rd1234, %lhs, %rhs;
	}
	xor.b64  	%rd1235, %rd1233, %rd1234;
	shr.u64 	%rd1236, %rd4568, 6;
	xor.b64  	%rd1237, %rd1235, %rd1236;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4565, 56;
	shr.b64 	%rhs, %rd4565, 8;
	add.u64 	%rd1238, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4565, 63;
	shr.b64 	%rhs, %rd4565, 1;
	add.u64 	%rd1239, %lhs, %rhs;
	}
	xor.b64  	%rd1240, %rd1239, %rd1238;
	shr.u64 	%rd1241, %rd4565, 7;
	xor.b64  	%rd1242, %rd1240, %rd1241;
	add.s64 	%rd1243, %rd1242, %rd4566;
	add.s64 	%rd1244, %rd1243, %rd4588;
	add.s64 	%rd4566, %rd1244, %rd1237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4567, 45;
	shr.b64 	%rhs, %rd4567, 19;
	add.u64 	%rd1245, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4567, 3;
	shr.b64 	%rhs, %rd4567, 61;
	add.u64 	%rd1246, %lhs, %rhs;
	}
	xor.b64  	%rd1247, %rd1245, %rd1246;
	shr.u64 	%rd1248, %rd4567, 6;
	xor.b64  	%rd1249, %rd1247, %rd1248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4581, 63;
	shr.b64 	%rhs, %rd4581, 1;
	add.u64 	%rd1250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4581, 56;
	shr.b64 	%rhs, %rd4581, 8;
	add.u64 	%rd1251, %lhs, %rhs;
	}
	xor.b64  	%rd1252, %rd1250, %rd1251;
	shr.u64 	%rd1253, %rd4581, 7;
	xor.b64  	%rd1254, %rd1252, %rd1253;
	add.s64 	%rd1255, %rd1254, %rd4565;
	add.s64 	%rd1256, %rd1255, %rd4572;
	add.s64 	%rd4565, %rd1256, %rd1249;
	mul.wide.s32 	%rd1257, %r2594, 8;
	mov.u64 	%rd1258, k_sha512;
	add.s64 	%rd1259, %rd1258, %rd1257;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 46;
	shr.b64 	%rhs, %rd4577, 18;
	add.u64 	%rd1260, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 50;
	shr.b64 	%rhs, %rd4577, 14;
	add.u64 	%rd1261, %lhs, %rhs;
	}
	xor.b64  	%rd1262, %rd1261, %rd1260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4577, 23;
	shr.b64 	%rhs, %rd4577, 41;
	add.u64 	%rd1263, %lhs, %rhs;
	}
	xor.b64  	%rd1264, %rd1262, %rd1263;
	xor.b64  	%rd1265, %rd4579, %rd4578;
	and.b64  	%rd1266, %rd1265, %rd4577;
	xor.b64  	%rd1267, %rd1266, %rd4579;
	add.s64 	%rd1268, %rd1264, %rd4580;
	add.s64 	%rd1269, %rd1268, %rd1267;
	add.s64 	%rd1270, %rd1269, %rd4581;
	ld.const.u64 	%rd1271, [%rd1259];
	add.s64 	%rd1272, %rd1270, %rd1271;
	add.s64 	%rd1273, %rd1272, %rd4576;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4573, 30;
	shr.b64 	%rhs, %rd4573, 34;
	add.u64 	%rd1274, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4573, 36;
	shr.b64 	%rhs, %rd4573, 28;
	add.u64 	%rd1275, %lhs, %rhs;
	}
	xor.b64  	%rd1276, %rd1275, %rd1274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4573, 25;
	shr.b64 	%rhs, %rd4573, 39;
	add.u64 	%rd1277, %lhs, %rhs;
	}
	xor.b64  	%rd1278, %rd1276, %rd1277;
	xor.b64  	%rd1279, %rd4574, %rd4573;
	and.b64  	%rd1280, %rd1279, %rd4575;
	and.b64  	%rd1281, %rd4574, %rd4573;
	or.b64  	%rd1282, %rd1280, %rd1281;
	add.s64 	%rd1283, %rd1282, %rd1278;
	add.s64 	%rd1284, %rd1283, %rd1272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 50;
	shr.b64 	%rhs, %rd1273, 14;
	add.u64 	%rd1285, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 46;
	shr.b64 	%rhs, %rd1273, 18;
	add.u64 	%rd1286, %lhs, %rhs;
	}
	xor.b64  	%rd1287, %rd1285, %rd1286;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1273, 23;
	shr.b64 	%rhs, %rd1273, 41;
	add.u64 	%rd1288, %lhs, %rhs;
	}
	xor.b64  	%rd1289, %rd1287, %rd1288;
	xor.b64  	%rd1290, %rd4578, %rd4577;
	and.b64  	%rd1291, %rd1273, %rd1290;
	xor.b64  	%rd1292, %rd1291, %rd4578;
	add.s64 	%rd1293, %rd4582, %rd4579;
	ld.const.u64 	%rd1294, [%rd1259+8];
	add.s64 	%rd1295, %rd1293, %rd1294;
	add.s64 	%rd1296, %rd1295, %rd1292;
	add.s64 	%rd1297, %rd1296, %rd1289;
	add.s64 	%rd1298, %rd1297, %rd4575;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 36;
	shr.b64 	%rhs, %rd1284, 28;
	add.u64 	%rd1299, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 30;
	shr.b64 	%rhs, %rd1284, 34;
	add.u64 	%rd1300, %lhs, %rhs;
	}
	xor.b64  	%rd1301, %rd1299, %rd1300;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1284, 25;
	shr.b64 	%rhs, %rd1284, 39;
	add.u64 	%rd1302, %lhs, %rhs;
	}
	xor.b64  	%rd1303, %rd1301, %rd1302;
	and.b64  	%rd1304, %rd1284, %rd4573;
	xor.b64  	%rd1305, %rd1284, %rd4573;
	and.b64  	%rd1306, %rd1305, %rd4574;
	or.b64  	%rd1307, %rd1306, %rd1304;
	add.s64 	%rd1308, %rd1307, %rd1303;
	add.s64 	%rd1309, %rd1308, %rd1297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 50;
	shr.b64 	%rhs, %rd1298, 14;
	add.u64 	%rd1310, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 46;
	shr.b64 	%rhs, %rd1298, 18;
	add.u64 	%rd1311, %lhs, %rhs;
	}
	xor.b64  	%rd1312, %rd1310, %rd1311;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1298, 23;
	shr.b64 	%rhs, %rd1298, 41;
	add.u64 	%rd1313, %lhs, %rhs;
	}
	xor.b64  	%rd1314, %rd1312, %rd1313;
	xor.b64  	%rd1315, %rd1273, %rd4577;
	and.b64  	%rd1316, %rd1298, %rd1315;
	xor.b64  	%rd1317, %rd1316, %rd4577;
	ld.const.u64 	%rd1318, [%rd1259+16];
	add.s64 	%rd1319, %rd1318, %rd4578;
	add.s64 	%rd1320, %rd1319, %rd4583;
	add.s64 	%rd1321, %rd1320, %rd1317;
	add.s64 	%rd1322, %rd1321, %rd1314;
	add.s64 	%rd1323, %rd1322, %rd4574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1309, 36;
	shr.b64 	%rhs, %rd1309, 28;
	add.u64 	%rd1324, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1309, 30;
	shr.b64 	%rhs, %rd1309, 34;
	add.u64 	%rd1325, %lhs, %rhs;
	}
	xor.b64  	%rd1326, %rd1324, %rd1325;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1309, 25;
	shr.b64 	%rhs, %rd1309, 39;
	add.u64 	%rd1327, %lhs, %rhs;
	}
	xor.b64  	%rd1328, %rd1326, %rd1327;
	and.b64  	%rd1329, %rd1309, %rd1284;
	xor.b64  	%rd1330, %rd1309, %rd1284;
	and.b64  	%rd1331, %rd1330, %rd4573;
	or.b64  	%rd1332, %rd1331, %rd1329;
	add.s64 	%rd1333, %rd1332, %rd1328;
	add.s64 	%rd1334, %rd1333, %rd1322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 50;
	shr.b64 	%rhs, %rd1323, 14;
	add.u64 	%rd1335, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 46;
	shr.b64 	%rhs, %rd1323, 18;
	add.u64 	%rd1336, %lhs, %rhs;
	}
	xor.b64  	%rd1337, %rd1335, %rd1336;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1323, 23;
	shr.b64 	%rhs, %rd1323, 41;
	add.u64 	%rd1338, %lhs, %rhs;
	}
	xor.b64  	%rd1339, %rd1337, %rd1338;
	xor.b64  	%rd1340, %rd1298, %rd1273;
	and.b64  	%rd1341, %rd1323, %rd1340;
	xor.b64  	%rd1342, %rd1341, %rd1273;
	ld.const.u64 	%rd1343, [%rd1259+24];
	add.s64 	%rd1344, %rd1343, %rd4577;
	add.s64 	%rd1345, %rd1344, %rd4584;
	add.s64 	%rd1346, %rd1345, %rd1342;
	add.s64 	%rd1347, %rd1346, %rd1339;
	add.s64 	%rd1348, %rd1347, %rd4573;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1334, 36;
	shr.b64 	%rhs, %rd1334, 28;
	add.u64 	%rd1349, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1334, 30;
	shr.b64 	%rhs, %rd1334, 34;
	add.u64 	%rd1350, %lhs, %rhs;
	}
	xor.b64  	%rd1351, %rd1349, %rd1350;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1334, 25;
	shr.b64 	%rhs, %rd1334, 39;
	add.u64 	%rd1352, %lhs, %rhs;
	}
	xor.b64  	%rd1353, %rd1351, %rd1352;
	and.b64  	%rd1354, %rd1334, %rd1309;
	xor.b64  	%rd1355, %rd1334, %rd1309;
	and.b64  	%rd1356, %rd1355, %rd1284;
	or.b64  	%rd1357, %rd1356, %rd1354;
	add.s64 	%rd1358, %rd1357, %rd1353;
	add.s64 	%rd1359, %rd1358, %rd1347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1348, 50;
	shr.b64 	%rhs, %rd1348, 14;
	add.u64 	%rd1360, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1348, 46;
	shr.b64 	%rhs, %rd1348, 18;
	add.u64 	%rd1361, %lhs, %rhs;
	}
	xor.b64  	%rd1362, %rd1360, %rd1361;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1348, 23;
	shr.b64 	%rhs, %rd1348, 41;
	add.u64 	%rd1363, %lhs, %rhs;
	}
	xor.b64  	%rd1364, %rd1362, %rd1363;
	xor.b64  	%rd1365, %rd1323, %rd1298;
	and.b64  	%rd1366, %rd1348, %rd1365;
	xor.b64  	%rd1367, %rd1366, %rd1298;
	ld.const.u64 	%rd1368, [%rd1259+32];
	add.s64 	%rd1369, %rd1368, %rd1273;
	add.s64 	%rd1370, %rd1369, %rd4585;
	add.s64 	%rd1371, %rd1370, %rd1367;
	add.s64 	%rd1372, %rd1371, %rd1364;
	add.s64 	%rd1373, %rd1372, %rd1284;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 36;
	shr.b64 	%rhs, %rd1359, 28;
	add.u64 	%rd1374, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 30;
	shr.b64 	%rhs, %rd1359, 34;
	add.u64 	%rd1375, %lhs, %rhs;
	}
	xor.b64  	%rd1376, %rd1374, %rd1375;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1359, 25;
	shr.b64 	%rhs, %rd1359, 39;
	add.u64 	%rd1377, %lhs, %rhs;
	}
	xor.b64  	%rd1378, %rd1376, %rd1377;
	and.b64  	%rd1379, %rd1359, %rd1334;
	xor.b64  	%rd1380, %rd1359, %rd1334;
	and.b64  	%rd1381, %rd1380, %rd1309;
	or.b64  	%rd1382, %rd1381, %rd1379;
	add.s64 	%rd1383, %rd1382, %rd1378;
	add.s64 	%rd1384, %rd1383, %rd1372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 50;
	shr.b64 	%rhs, %rd1373, 14;
	add.u64 	%rd1385, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 46;
	shr.b64 	%rhs, %rd1373, 18;
	add.u64 	%rd1386, %lhs, %rhs;
	}
	xor.b64  	%rd1387, %rd1385, %rd1386;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1373, 23;
	shr.b64 	%rhs, %rd1373, 41;
	add.u64 	%rd1388, %lhs, %rhs;
	}
	xor.b64  	%rd1389, %rd1387, %rd1388;
	xor.b64  	%rd1390, %rd1348, %rd1323;
	and.b64  	%rd1391, %rd1373, %rd1390;
	xor.b64  	%rd1392, %rd1391, %rd1323;
	ld.const.u64 	%rd1393, [%rd1259+40];
	add.s64 	%rd1394, %rd1298, %rd1393;
	add.s64 	%rd1395, %rd1394, %rd4586;
	add.s64 	%rd1396, %rd1395, %rd1392;
	add.s64 	%rd1397, %rd1396, %rd1389;
	add.s64 	%rd1398, %rd1397, %rd1309;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 36;
	shr.b64 	%rhs, %rd1384, 28;
	add.u64 	%rd1399, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 30;
	shr.b64 	%rhs, %rd1384, 34;
	add.u64 	%rd1400, %lhs, %rhs;
	}
	xor.b64  	%rd1401, %rd1399, %rd1400;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1384, 25;
	shr.b64 	%rhs, %rd1384, 39;
	add.u64 	%rd1402, %lhs, %rhs;
	}
	xor.b64  	%rd1403, %rd1401, %rd1402;
	and.b64  	%rd1404, %rd1384, %rd1359;
	xor.b64  	%rd1405, %rd1384, %rd1359;
	and.b64  	%rd1406, %rd1405, %rd1334;
	or.b64  	%rd1407, %rd1406, %rd1404;
	add.s64 	%rd1408, %rd1407, %rd1403;
	add.s64 	%rd1409, %rd1408, %rd1397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 50;
	shr.b64 	%rhs, %rd1398, 14;
	add.u64 	%rd1410, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 46;
	shr.b64 	%rhs, %rd1398, 18;
	add.u64 	%rd1411, %lhs, %rhs;
	}
	xor.b64  	%rd1412, %rd1410, %rd1411;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1398, 23;
	shr.b64 	%rhs, %rd1398, 41;
	add.u64 	%rd1413, %lhs, %rhs;
	}
	xor.b64  	%rd1414, %rd1412, %rd1413;
	xor.b64  	%rd1415, %rd1373, %rd1348;
	and.b64  	%rd1416, %rd1398, %rd1415;
	xor.b64  	%rd1417, %rd1416, %rd1348;
	ld.const.u64 	%rd1418, [%rd1259+48];
	add.s64 	%rd1419, %rd4587, %rd1418;
	add.s64 	%rd1420, %rd1419, %rd1323;
	add.s64 	%rd1421, %rd1420, %rd1417;
	add.s64 	%rd1422, %rd1421, %rd1414;
	add.s64 	%rd1423, %rd1422, %rd1334;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 36;
	shr.b64 	%rhs, %rd1409, 28;
	add.u64 	%rd1424, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 30;
	shr.b64 	%rhs, %rd1409, 34;
	add.u64 	%rd1425, %lhs, %rhs;
	}
	xor.b64  	%rd1426, %rd1424, %rd1425;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1409, 25;
	shr.b64 	%rhs, %rd1409, 39;
	add.u64 	%rd1427, %lhs, %rhs;
	}
	xor.b64  	%rd1428, %rd1426, %rd1427;
	and.b64  	%rd1429, %rd1409, %rd1384;
	xor.b64  	%rd1430, %rd1409, %rd1384;
	and.b64  	%rd1431, %rd1430, %rd1359;
	or.b64  	%rd1432, %rd1431, %rd1429;
	add.s64 	%rd1433, %rd1432, %rd1428;
	add.s64 	%rd1434, %rd1433, %rd1422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1423, 50;
	shr.b64 	%rhs, %rd1423, 14;
	add.u64 	%rd1435, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1423, 46;
	shr.b64 	%rhs, %rd1423, 18;
	add.u64 	%rd1436, %lhs, %rhs;
	}
	xor.b64  	%rd1437, %rd1435, %rd1436;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1423, 23;
	shr.b64 	%rhs, %rd1423, 41;
	add.u64 	%rd1438, %lhs, %rhs;
	}
	xor.b64  	%rd1439, %rd1437, %rd1438;
	xor.b64  	%rd1440, %rd1398, %rd1373;
	and.b64  	%rd1441, %rd1423, %rd1440;
	xor.b64  	%rd1442, %rd1441, %rd1373;
	ld.const.u64 	%rd1443, [%rd1259+56];
	add.s64 	%rd1444, %rd4588, %rd1443;
	add.s64 	%rd1445, %rd1444, %rd1348;
	add.s64 	%rd1446, %rd1445, %rd1442;
	add.s64 	%rd1447, %rd1446, %rd1439;
	add.s64 	%rd1448, %rd1447, %rd1359;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 36;
	shr.b64 	%rhs, %rd1434, 28;
	add.u64 	%rd1449, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 30;
	shr.b64 	%rhs, %rd1434, 34;
	add.u64 	%rd1450, %lhs, %rhs;
	}
	xor.b64  	%rd1451, %rd1449, %rd1450;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1434, 25;
	shr.b64 	%rhs, %rd1434, 39;
	add.u64 	%rd1452, %lhs, %rhs;
	}
	xor.b64  	%rd1453, %rd1451, %rd1452;
	and.b64  	%rd1454, %rd1434, %rd1409;
	xor.b64  	%rd1455, %rd1434, %rd1409;
	and.b64  	%rd1456, %rd1455, %rd1384;
	or.b64  	%rd1457, %rd1456, %rd1454;
	add.s64 	%rd1458, %rd1457, %rd1453;
	add.s64 	%rd1459, %rd1458, %rd1447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1448, 50;
	shr.b64 	%rhs, %rd1448, 14;
	add.u64 	%rd1460, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1448, 46;
	shr.b64 	%rhs, %rd1448, 18;
	add.u64 	%rd1461, %lhs, %rhs;
	}
	xor.b64  	%rd1462, %rd1460, %rd1461;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1448, 23;
	shr.b64 	%rhs, %rd1448, 41;
	add.u64 	%rd1463, %lhs, %rhs;
	}
	xor.b64  	%rd1464, %rd1462, %rd1463;
	xor.b64  	%rd1465, %rd1423, %rd1398;
	and.b64  	%rd1466, %rd1448, %rd1465;
	xor.b64  	%rd1467, %rd1466, %rd1398;
	ld.const.u64 	%rd1468, [%rd1259+64];
	add.s64 	%rd1469, %rd4572, %rd1468;
	add.s64 	%rd1470, %rd1469, %rd1373;
	add.s64 	%rd1471, %rd1470, %rd1467;
	add.s64 	%rd1472, %rd1471, %rd1464;
	add.s64 	%rd1473, %rd1472, %rd1384;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1459, 36;
	shr.b64 	%rhs, %rd1459, 28;
	add.u64 	%rd1474, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1459, 30;
	shr.b64 	%rhs, %rd1459, 34;
	add.u64 	%rd1475, %lhs, %rhs;
	}
	xor.b64  	%rd1476, %rd1474, %rd1475;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1459, 25;
	shr.b64 	%rhs, %rd1459, 39;
	add.u64 	%rd1477, %lhs, %rhs;
	}
	xor.b64  	%rd1478, %rd1476, %rd1477;
	and.b64  	%rd1479, %rd1459, %rd1434;
	xor.b64  	%rd1480, %rd1459, %rd1434;
	and.b64  	%rd1481, %rd1480, %rd1409;
	or.b64  	%rd1482, %rd1481, %rd1479;
	add.s64 	%rd1483, %rd1482, %rd1478;
	add.s64 	%rd1484, %rd1483, %rd1472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1473, 50;
	shr.b64 	%rhs, %rd1473, 14;
	add.u64 	%rd1485, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1473, 46;
	shr.b64 	%rhs, %rd1473, 18;
	add.u64 	%rd1486, %lhs, %rhs;
	}
	xor.b64  	%rd1487, %rd1485, %rd1486;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1473, 23;
	shr.b64 	%rhs, %rd1473, 41;
	add.u64 	%rd1488, %lhs, %rhs;
	}
	xor.b64  	%rd1489, %rd1487, %rd1488;
	xor.b64  	%rd1490, %rd1448, %rd1423;
	and.b64  	%rd1491, %rd1473, %rd1490;
	xor.b64  	%rd1492, %rd1491, %rd1423;
	ld.const.u64 	%rd1493, [%rd1259+72];
	add.s64 	%rd1494, %rd4571, %rd1493;
	add.s64 	%rd1495, %rd1494, %rd1398;
	add.s64 	%rd1496, %rd1495, %rd1492;
	add.s64 	%rd1497, %rd1496, %rd1489;
	add.s64 	%rd1498, %rd1497, %rd1409;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1484, 36;
	shr.b64 	%rhs, %rd1484, 28;
	add.u64 	%rd1499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1484, 30;
	shr.b64 	%rhs, %rd1484, 34;
	add.u64 	%rd1500, %lhs, %rhs;
	}
	xor.b64  	%rd1501, %rd1499, %rd1500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1484, 25;
	shr.b64 	%rhs, %rd1484, 39;
	add.u64 	%rd1502, %lhs, %rhs;
	}
	xor.b64  	%rd1503, %rd1501, %rd1502;
	and.b64  	%rd1504, %rd1484, %rd1459;
	xor.b64  	%rd1505, %rd1484, %rd1459;
	and.b64  	%rd1506, %rd1505, %rd1434;
	or.b64  	%rd1507, %rd1506, %rd1504;
	add.s64 	%rd1508, %rd1507, %rd1503;
	add.s64 	%rd1509, %rd1508, %rd1497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1498, 50;
	shr.b64 	%rhs, %rd1498, 14;
	add.u64 	%rd1510, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1498, 46;
	shr.b64 	%rhs, %rd1498, 18;
	add.u64 	%rd1511, %lhs, %rhs;
	}
	xor.b64  	%rd1512, %rd1510, %rd1511;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1498, 23;
	shr.b64 	%rhs, %rd1498, 41;
	add.u64 	%rd1513, %lhs, %rhs;
	}
	xor.b64  	%rd1514, %rd1512, %rd1513;
	xor.b64  	%rd1515, %rd1473, %rd1448;
	and.b64  	%rd1516, %rd1498, %rd1515;
	xor.b64  	%rd1517, %rd1516, %rd1448;
	ld.const.u64 	%rd1518, [%rd1259+80];
	add.s64 	%rd1519, %rd4570, %rd1518;
	add.s64 	%rd1520, %rd1519, %rd1423;
	add.s64 	%rd1521, %rd1520, %rd1517;
	add.s64 	%rd1522, %rd1521, %rd1514;
	add.s64 	%rd1523, %rd1522, %rd1434;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1509, 36;
	shr.b64 	%rhs, %rd1509, 28;
	add.u64 	%rd1524, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1509, 30;
	shr.b64 	%rhs, %rd1509, 34;
	add.u64 	%rd1525, %lhs, %rhs;
	}
	xor.b64  	%rd1526, %rd1524, %rd1525;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1509, 25;
	shr.b64 	%rhs, %rd1509, 39;
	add.u64 	%rd1527, %lhs, %rhs;
	}
	xor.b64  	%rd1528, %rd1526, %rd1527;
	and.b64  	%rd1529, %rd1509, %rd1484;
	xor.b64  	%rd1530, %rd1509, %rd1484;
	and.b64  	%rd1531, %rd1530, %rd1459;
	or.b64  	%rd1532, %rd1531, %rd1529;
	add.s64 	%rd1533, %rd1532, %rd1528;
	add.s64 	%rd1534, %rd1533, %rd1522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1523, 50;
	shr.b64 	%rhs, %rd1523, 14;
	add.u64 	%rd1535, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1523, 46;
	shr.b64 	%rhs, %rd1523, 18;
	add.u64 	%rd1536, %lhs, %rhs;
	}
	xor.b64  	%rd1537, %rd1535, %rd1536;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1523, 23;
	shr.b64 	%rhs, %rd1523, 41;
	add.u64 	%rd1538, %lhs, %rhs;
	}
	xor.b64  	%rd1539, %rd1537, %rd1538;
	xor.b64  	%rd1540, %rd1498, %rd1473;
	and.b64  	%rd1541, %rd1523, %rd1540;
	xor.b64  	%rd1542, %rd1541, %rd1473;
	ld.const.u64 	%rd1543, [%rd1259+88];
	add.s64 	%rd1544, %rd4569, %rd1543;
	add.s64 	%rd1545, %rd1544, %rd1448;
	add.s64 	%rd1546, %rd1545, %rd1542;
	add.s64 	%rd1547, %rd1546, %rd1539;
	add.s64 	%rd1548, %rd1547, %rd1459;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1534, 36;
	shr.b64 	%rhs, %rd1534, 28;
	add.u64 	%rd1549, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1534, 30;
	shr.b64 	%rhs, %rd1534, 34;
	add.u64 	%rd1550, %lhs, %rhs;
	}
	xor.b64  	%rd1551, %rd1549, %rd1550;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1534, 25;
	shr.b64 	%rhs, %rd1534, 39;
	add.u64 	%rd1552, %lhs, %rhs;
	}
	xor.b64  	%rd1553, %rd1551, %rd1552;
	and.b64  	%rd1554, %rd1534, %rd1509;
	xor.b64  	%rd1555, %rd1534, %rd1509;
	and.b64  	%rd1556, %rd1555, %rd1484;
	or.b64  	%rd1557, %rd1556, %rd1554;
	add.s64 	%rd1558, %rd1557, %rd1553;
	add.s64 	%rd1559, %rd1558, %rd1547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1548, 50;
	shr.b64 	%rhs, %rd1548, 14;
	add.u64 	%rd1560, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1548, 46;
	shr.b64 	%rhs, %rd1548, 18;
	add.u64 	%rd1561, %lhs, %rhs;
	}
	xor.b64  	%rd1562, %rd1560, %rd1561;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1548, 23;
	shr.b64 	%rhs, %rd1548, 41;
	add.u64 	%rd1563, %lhs, %rhs;
	}
	xor.b64  	%rd1564, %rd1562, %rd1563;
	xor.b64  	%rd1565, %rd1523, %rd1498;
	and.b64  	%rd1566, %rd1548, %rd1565;
	xor.b64  	%rd1567, %rd1566, %rd1498;
	ld.const.u64 	%rd1568, [%rd1259+96];
	add.s64 	%rd1569, %rd4568, %rd1568;
	add.s64 	%rd1570, %rd1569, %rd1473;
	add.s64 	%rd1571, %rd1570, %rd1567;
	add.s64 	%rd1572, %rd1571, %rd1564;
	add.s64 	%rd4580, %rd1572, %rd1484;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1559, 36;
	shr.b64 	%rhs, %rd1559, 28;
	add.u64 	%rd1573, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1559, 30;
	shr.b64 	%rhs, %rd1559, 34;
	add.u64 	%rd1574, %lhs, %rhs;
	}
	xor.b64  	%rd1575, %rd1573, %rd1574;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1559, 25;
	shr.b64 	%rhs, %rd1559, 39;
	add.u64 	%rd1576, %lhs, %rhs;
	}
	xor.b64  	%rd1577, %rd1575, %rd1576;
	and.b64  	%rd1578, %rd1559, %rd1534;
	xor.b64  	%rd1579, %rd1559, %rd1534;
	and.b64  	%rd1580, %rd1579, %rd1509;
	or.b64  	%rd1581, %rd1580, %rd1578;
	add.s64 	%rd1582, %rd1581, %rd1577;
	add.s64 	%rd4576, %rd1582, %rd1572;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 50;
	shr.b64 	%rhs, %rd4580, 14;
	add.u64 	%rd1583, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 46;
	shr.b64 	%rhs, %rd4580, 18;
	add.u64 	%rd1584, %lhs, %rhs;
	}
	xor.b64  	%rd1585, %rd1583, %rd1584;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4580, 23;
	shr.b64 	%rhs, %rd4580, 41;
	add.u64 	%rd1586, %lhs, %rhs;
	}
	xor.b64  	%rd1587, %rd1585, %rd1586;
	xor.b64  	%rd1588, %rd1548, %rd1523;
	and.b64  	%rd1589, %rd4580, %rd1588;
	xor.b64  	%rd1590, %rd1589, %rd1523;
	ld.const.u64 	%rd1591, [%rd1259+104];
	add.s64 	%rd1592, %rd4567, %rd1591;
	add.s64 	%rd1593, %rd1592, %rd1498;
	add.s64 	%rd1594, %rd1593, %rd1590;
	add.s64 	%rd1595, %rd1594, %rd1587;
	add.s64 	%rd4579, %rd1595, %rd1509;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 36;
	shr.b64 	%rhs, %rd4576, 28;
	add.u64 	%rd1596, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 30;
	shr.b64 	%rhs, %rd4576, 34;
	add.u64 	%rd1597, %lhs, %rhs;
	}
	xor.b64  	%rd1598, %rd1596, %rd1597;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4576, 25;
	shr.b64 	%rhs, %rd4576, 39;
	add.u64 	%rd1599, %lhs, %rhs;
	}
	xor.b64  	%rd1600, %rd1598, %rd1599;
	and.b64  	%rd1601, %rd4576, %rd1559;
	xor.b64  	%rd1602, %rd4576, %rd1559;
	and.b64  	%rd1603, %rd1602, %rd1534;
	or.b64  	%rd1604, %rd1603, %rd1601;
	add.s64 	%rd1605, %rd1604, %rd1600;
	add.s64 	%rd4575, %rd1605, %rd1595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 50;
	shr.b64 	%rhs, %rd4579, 14;
	add.u64 	%rd1606, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 46;
	shr.b64 	%rhs, %rd4579, 18;
	add.u64 	%rd1607, %lhs, %rhs;
	}
	xor.b64  	%rd1608, %rd1606, %rd1607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4579, 23;
	shr.b64 	%rhs, %rd4579, 41;
	add.u64 	%rd1609, %lhs, %rhs;
	}
	xor.b64  	%rd1610, %rd1608, %rd1609;
	xor.b64  	%rd1611, %rd4580, %rd1548;
	and.b64  	%rd1612, %rd4579, %rd1611;
	xor.b64  	%rd1613, %rd1612, %rd1548;
	ld.const.u64 	%rd1614, [%rd1259+112];
	add.s64 	%rd1615, %rd4566, %rd1614;
	add.s64 	%rd1616, %rd1615, %rd1523;
	add.s64 	%rd1617, %rd1616, %rd1613;
	add.s64 	%rd1618, %rd1617, %rd1610;
	add.s64 	%rd4578, %rd1618, %rd1534;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 36;
	shr.b64 	%rhs, %rd4575, 28;
	add.u64 	%rd1619, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 30;
	shr.b64 	%rhs, %rd4575, 34;
	add.u64 	%rd1620, %lhs, %rhs;
	}
	xor.b64  	%rd1621, %rd1619, %rd1620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4575, 25;
	shr.b64 	%rhs, %rd4575, 39;
	add.u64 	%rd1622, %lhs, %rhs;
	}
	xor.b64  	%rd1623, %rd1621, %rd1622;
	and.b64  	%rd1624, %rd4575, %rd4576;
	xor.b64  	%rd1625, %rd4575, %rd4576;
	and.b64  	%rd1626, %rd1625, %rd1559;
	or.b64  	%rd1627, %rd1626, %rd1624;
	add.s64 	%rd1628, %rd1627, %rd1623;
	add.s64 	%rd4574, %rd1628, %rd1618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 50;
	shr.b64 	%rhs, %rd4578, 14;
	add.u64 	%rd1629, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 46;
	shr.b64 	%rhs, %rd4578, 18;
	add.u64 	%rd1630, %lhs, %rhs;
	}
	xor.b64  	%rd1631, %rd1629, %rd1630;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4578, 23;
	shr.b64 	%rhs, %rd4578, 41;
	add.u64 	%rd1632, %lhs, %rhs;
	}
	xor.b64  	%rd1633, %rd1631, %rd1632;
	xor.b64  	%rd1634, %rd4579, %rd4580;
	and.b64  	%rd1635, %rd4578, %rd1634;
	xor.b64  	%rd1636, %rd1635, %rd4580;
	ld.const.u64 	%rd1637, [%rd1259+120];
	add.s64 	%rd1638, %rd4565, %rd1637;
	add.s64 	%rd1639, %rd1638, %rd1548;
	add.s64 	%rd1640, %rd1639, %rd1636;
	add.s64 	%rd1641, %rd1640, %rd1633;
	add.s64 	%rd4577, %rd1641, %rd1559;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 36;
	shr.b64 	%rhs, %rd4574, 28;
	add.u64 	%rd1642, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 30;
	shr.b64 	%rhs, %rd4574, 34;
	add.u64 	%rd1643, %lhs, %rhs;
	}
	xor.b64  	%rd1644, %rd1642, %rd1643;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4574, 25;
	shr.b64 	%rhs, %rd4574, 39;
	add.u64 	%rd1645, %lhs, %rhs;
	}
	xor.b64  	%rd1646, %rd1644, %rd1645;
	and.b64  	%rd1647, %rd4574, %rd4575;
	xor.b64  	%rd1648, %rd4574, %rd4575;
	and.b64  	%rd1649, %rd1648, %rd4576;
	or.b64  	%rd1650, %rd1649, %rd1647;
	add.s64 	%rd1651, %rd1650, %rd1646;
	add.s64 	%rd4573, %rd1651, %rd1641;
	add.s32 	%r2594, %r2594, 16;
	setp.lt.u32 	%p484, %r2594, 80;
	@%p484 bra 	$L__BB1_451;

	mov.u32 	%r2596, 0;
	add.s64 	%rd4596, %rd4573, %rd4596;
	add.s64 	%rd4595, %rd4574, %rd4595;
	add.s64 	%rd4594, %rd4575, %rd4594;
	add.s64 	%rd4593, %rd4576, %rd4593;
	add.s64 	%rd4592, %rd4577, %rd4592;
	add.s64 	%rd4591, %rd4578, %rd4591;
	add.s64 	%rd4590, %rd4579, %rd4590;
	add.s64 	%rd4589, %rd4580, %rd4589;
	mov.u32 	%r2597, %r2596;
	mov.u32 	%r2598, %r2596;
	mov.u32 	%r2599, %r2596;
	mov.u32 	%r2600, %r2596;
	mov.u32 	%r2601, %r2596;
	mov.u32 	%r2602, %r2596;
	mov.u32 	%r2603, %r2596;
	mov.u32 	%r2604, %r2596;
	mov.u32 	%r2605, %r2596;
	mov.u32 	%r2606, %r2596;
	mov.u32 	%r2607, %r2596;
	mov.u32 	%r2608, %r2596;
	mov.u32 	%r2609, %r2596;
	mov.u32 	%r2610, %r2596;
	mov.u32 	%r2611, %r2596;
	mov.u32 	%r2612, %r2596;
	mov.u32 	%r2613, %r2596;
	mov.u32 	%r2614, %r2596;
	mov.u32 	%r2615, %r2596;
	mov.u32 	%r2616, %r2596;
	mov.u32 	%r2617, %r2596;
	mov.u32 	%r2618, %r2596;
	mov.u32 	%r2619, %r2596;
	mov.u32 	%r2620, %r2596;
	mov.u32 	%r2621, %r2596;
	mov.u32 	%r2622, %r2596;
	mov.u32 	%r2623, %r2596;
	mov.u32 	%r2624, %r2596;
	mov.u32 	%r2625, %r2596;
	mov.u32 	%r2626, %r2596;
	mov.u32 	%r2627, %r2596;

$L__BB1_453:
	shl.b32 	%r2299, %r2595, 3;
	not.b32 	%r2300, %r2299;
	and.b32  	%r2301, %r2300, 24;
	mov.u32 	%r2302, 255;
	shl.b32 	%r2303, %r2302, %r2301;
	and.b32  	%r2304, %r2595, 12;
	setp.eq.s32 	%p485, %r2304, 0;
	selp.b32 	%r2305, %r2303, 0, %p485;
	setp.eq.s32 	%p486, %r2304, 4;
	selp.b32 	%r2306, %r2303, 0, %p486;
	setp.eq.s32 	%p487, %r2304, 8;
	selp.b32 	%r2307, %r2303, 0, %p487;
	setp.eq.s32 	%p488, %r2304, 12;
	selp.b32 	%r2308, %r2303, 0, %p488;
	and.b32  	%r2309, %r2595, 127;
	bfe.u32 	%r2310, %r2595, 4, 3;
	setp.eq.s32 	%p489, %r2310, 0;
	selp.b32 	%r2311, -2139062144, 0, %p489;
	and.b32  	%r2312, %r2305, %r2311;
	or.b32  	%r2658, %r2627, %r2312;
	and.b32  	%r2313, %r2306, %r2311;
	or.b32  	%r2657, %r2626, %r2313;
	and.b32  	%r2314, %r2307, %r2311;
	or.b32  	%r2656, %r2625, %r2314;
	and.b32  	%r2315, %r2308, %r2311;
	or.b32  	%r2655, %r2624, %r2315;
	setp.eq.s32 	%p490, %r2310, 1;
	selp.b32 	%r2316, -2139062144, 0, %p490;
	and.b32  	%r2317, %r2305, %r2316;
	or.b32  	%r2654, %r2623, %r2317;
	and.b32  	%r2318, %r2306, %r2316;
	or.b32  	%r2653, %r2622, %r2318;
	and.b32  	%r2319, %r2307, %r2316;
	or.b32  	%r2652, %r2621, %r2319;
	and.b32  	%r2320, %r2308, %r2316;
	or.b32  	%r2651, %r2620, %r2320;
	setp.eq.s32 	%p491, %r2310, 2;
	selp.b32 	%r2321, -2139062144, 0, %p491;
	and.b32  	%r2322, %r2305, %r2321;
	or.b32  	%r2650, %r2619, %r2322;
	and.b32  	%r2323, %r2306, %r2321;
	or.b32  	%r2649, %r2618, %r2323;
	and.b32  	%r2324, %r2307, %r2321;
	or.b32  	%r2648, %r2617, %r2324;
	and.b32  	%r2325, %r2308, %r2321;
	or.b32  	%r2647, %r2616, %r2325;
	setp.eq.s32 	%p492, %r2310, 3;
	selp.b32 	%r2326, -2139062144, 0, %p492;
	and.b32  	%r2327, %r2305, %r2326;
	or.b32  	%r2646, %r2615, %r2327;
	and.b32  	%r2328, %r2306, %r2326;
	or.b32  	%r2645, %r2614, %r2328;
	and.b32  	%r2329, %r2307, %r2326;
	or.b32  	%r2644, %r2613, %r2329;
	and.b32  	%r2330, %r2308, %r2326;
	or.b32  	%r2643, %r2612, %r2330;
	setp.eq.s32 	%p493, %r2310, 4;
	selp.b32 	%r2331, -2139062144, 0, %p493;
	and.b32  	%r2332, %r2305, %r2331;
	or.b32  	%r2642, %r2611, %r2332;
	and.b32  	%r2333, %r2306, %r2331;
	or.b32  	%r2641, %r2610, %r2333;
	and.b32  	%r2334, %r2307, %r2331;
	or.b32  	%r2640, %r2609, %r2334;
	and.b32  	%r2335, %r2308, %r2331;
	or.b32  	%r2639, %r2608, %r2335;
	setp.eq.s32 	%p494, %r2310, 5;
	selp.b32 	%r2336, -2139062144, 0, %p494;
	and.b32  	%r2337, %r2305, %r2336;
	or.b32  	%r2638, %r2607, %r2337;
	and.b32  	%r2338, %r2306, %r2336;
	or.b32  	%r2637, %r2606, %r2338;
	and.b32  	%r2339, %r2307, %r2336;
	or.b32  	%r2636, %r2605, %r2339;
	and.b32  	%r2340, %r2308, %r2336;
	or.b32  	%r2635, %r2604, %r2340;
	setp.eq.s32 	%p495, %r2310, 6;
	selp.b32 	%r2341, -2139062144, 0, %p495;
	and.b32  	%r2342, %r2305, %r2341;
	or.b32  	%r2634, %r2603, %r2342;
	and.b32  	%r2343, %r2306, %r2341;
	or.b32  	%r2633, %r2602, %r2343;
	and.b32  	%r2344, %r2307, %r2341;
	or.b32  	%r2632, %r2601, %r2344;
	and.b32  	%r2345, %r2308, %r2341;
	or.b32  	%r2631, %r2345, %r2600;
	setp.eq.s32 	%p496, %r2310, 7;
	selp.b32 	%r2346, -2139062144, 0, %p496;
	and.b32  	%r2347, %r2305, %r2346;
	or.b32  	%r2630, %r2347, %r2599;
	and.b32  	%r2348, %r2306, %r2346;
	or.b32  	%r2629, %r2348, %r2598;
	and.b32  	%r2349, %r2307, %r2346;
	or.b32  	%r499, %r2349, %r2597;
	and.b32  	%r2350, %r2308, %r2346;
	or.b32  	%r500, %r2350, %r2596;
	setp.lt.u32 	%p497, %r2309, 112;
	@%p497 bra 	$L__BB1_457;

	mov.b64 	%rd4613, {%r2657, %r2658};
	mov.b64 	%rd4614, {%r2655, %r2656};
	mov.b64 	%rd4615, {%r2653, %r2654};
	mov.b64 	%rd4616, {%r2651, %r2652};
	mov.b64 	%rd4617, {%r2649, %r2650};
	mov.b64 	%rd4618, {%r2647, %r2648};
	mov.b64 	%rd4619, {%r2645, %r2646};
	mov.b64 	%rd4620, {%r2643, %r2644};
	mov.b64 	%rd4604, {%r2641, %r2642};
	mov.b64 	%rd4603, {%r2639, %r2640};
	mov.b64 	%rd4602, {%r2637, %r2638};
	mov.b64 	%rd4601, {%r2635, %r2636};
	mov.b64 	%rd4600, {%r2633, %r2634};
	mov.b64 	%rd4599, {%r2631, %r2632};
	mov.b64 	%rd4598, {%r2629, %r2630};
	mov.b64 	%rd4597, {%r500, %r499};
	add.s64 	%rd1652, %rd4589, %rd4613;
	xor.b64  	%rd1653, %rd4591, %rd4590;
	and.b64  	%rd1654, %rd4592, %rd1653;
	xor.b64  	%rd1655, %rd1654, %rd4590;
	add.s64 	%rd1656, %rd1652, %rd1655;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 46;
	shr.b64 	%rhs, %rd4592, 18;
	add.u64 	%rd1657, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 50;
	shr.b64 	%rhs, %rd4592, 14;
	add.u64 	%rd1658, %lhs, %rhs;
	}
	xor.b64  	%rd1659, %rd1658, %rd1657;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 23;
	shr.b64 	%rhs, %rd4592, 41;
	add.u64 	%rd1660, %lhs, %rhs;
	}
	xor.b64  	%rd1661, %rd1659, %rd1660;
	add.s64 	%rd1662, %rd1656, %rd1661;
	add.s64 	%rd1663, %rd1662, 4794697086780616226;
	add.s64 	%rd1664, %rd1663, %rd4593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 30;
	shr.b64 	%rhs, %rd4596, 34;
	add.u64 	%rd1665, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 36;
	shr.b64 	%rhs, %rd4596, 28;
	add.u64 	%rd1666, %lhs, %rhs;
	}
	xor.b64  	%rd1667, %rd1666, %rd1665;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 25;
	shr.b64 	%rhs, %rd4596, 39;
	add.u64 	%rd1668, %lhs, %rhs;
	}
	xor.b64  	%rd1669, %rd1667, %rd1668;
	add.s64 	%rd1670, %rd1669, %rd1663;
	xor.b64  	%rd1671, %rd4596, %rd4595;
	and.b64  	%rd1672, %rd1671, %rd4594;
	and.b64  	%rd1673, %rd4596, %rd4595;
	or.b64  	%rd1674, %rd1672, %rd1673;
	add.s64 	%rd1675, %rd1670, %rd1674;
	add.s64 	%rd1676, %rd4590, %rd4614;
	xor.b64  	%rd1677, %rd4592, %rd4591;
	and.b64  	%rd1678, %rd1664, %rd1677;
	xor.b64  	%rd1679, %rd1678, %rd4591;
	add.s64 	%rd1680, %rd1676, %rd1679;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1664, 50;
	shr.b64 	%rhs, %rd1664, 14;
	add.u64 	%rd1681, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1664, 46;
	shr.b64 	%rhs, %rd1664, 18;
	add.u64 	%rd1682, %lhs, %rhs;
	}
	xor.b64  	%rd1683, %rd1681, %rd1682;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1664, 23;
	shr.b64 	%rhs, %rd1664, 41;
	add.u64 	%rd1684, %lhs, %rhs;
	}
	xor.b64  	%rd1685, %rd1683, %rd1684;
	add.s64 	%rd1686, %rd1680, %rd1685;
	add.s64 	%rd1687, %rd1686, 8158064640168781261;
	add.s64 	%rd1688, %rd1687, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 36;
	shr.b64 	%rhs, %rd1675, 28;
	add.u64 	%rd1689, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 30;
	shr.b64 	%rhs, %rd1675, 34;
	add.u64 	%rd1690, %lhs, %rhs;
	}
	xor.b64  	%rd1691, %rd1689, %rd1690;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1675, 25;
	shr.b64 	%rhs, %rd1675, 39;
	add.u64 	%rd1692, %lhs, %rhs;
	}
	xor.b64  	%rd1693, %rd1691, %rd1692;
	add.s64 	%rd1694, %rd1693, %rd1687;
	and.b64  	%rd1695, %rd1675, %rd4596;
	xor.b64  	%rd1696, %rd1675, %rd4596;
	and.b64  	%rd1697, %rd1696, %rd4595;
	or.b64  	%rd1698, %rd1697, %rd1695;
	add.s64 	%rd1699, %rd1694, %rd1698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 50;
	shr.b64 	%rhs, %rd1688, 14;
	add.u64 	%rd1700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 46;
	shr.b64 	%rhs, %rd1688, 18;
	add.u64 	%rd1701, %lhs, %rhs;
	}
	xor.b64  	%rd1702, %rd1700, %rd1701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1688, 23;
	shr.b64 	%rhs, %rd1688, 41;
	add.u64 	%rd1703, %lhs, %rhs;
	}
	xor.b64  	%rd1704, %rd1702, %rd1703;
	xor.b64  	%rd1705, %rd1664, %rd4592;
	and.b64  	%rd1706, %rd1688, %rd1705;
	xor.b64  	%rd1707, %rd1706, %rd4592;
	add.s64 	%rd1708, %rd4615, %rd4591;
	add.s64 	%rd1709, %rd1708, %rd1707;
	add.s64 	%rd1710, %rd1709, %rd1704;
	add.s64 	%rd1711, %rd1710, -5349999486874862801;
	add.s64 	%rd1712, %rd1711, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 36;
	shr.b64 	%rhs, %rd1699, 28;
	add.u64 	%rd1713, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 30;
	shr.b64 	%rhs, %rd1699, 34;
	add.u64 	%rd1714, %lhs, %rhs;
	}
	xor.b64  	%rd1715, %rd1713, %rd1714;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1699, 25;
	shr.b64 	%rhs, %rd1699, 39;
	add.u64 	%rd1716, %lhs, %rhs;
	}
	xor.b64  	%rd1717, %rd1715, %rd1716;
	add.s64 	%rd1718, %rd1711, %rd1717;
	and.b64  	%rd1719, %rd1699, %rd1675;
	xor.b64  	%rd1720, %rd1699, %rd1675;
	and.b64  	%rd1721, %rd1720, %rd4596;
	or.b64  	%rd1722, %rd1721, %rd1719;
	add.s64 	%rd1723, %rd1718, %rd1722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 50;
	shr.b64 	%rhs, %rd1712, 14;
	add.u64 	%rd1724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 46;
	shr.b64 	%rhs, %rd1712, 18;
	add.u64 	%rd1725, %lhs, %rhs;
	}
	xor.b64  	%rd1726, %rd1724, %rd1725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1712, 23;
	shr.b64 	%rhs, %rd1712, 41;
	add.u64 	%rd1727, %lhs, %rhs;
	}
	xor.b64  	%rd1728, %rd1726, %rd1727;
	xor.b64  	%rd1729, %rd1688, %rd1664;
	and.b64  	%rd1730, %rd1712, %rd1729;
	xor.b64  	%rd1731, %rd1730, %rd1664;
	add.s64 	%rd1732, %rd4616, %rd4592;
	add.s64 	%rd1733, %rd1732, %rd1731;
	add.s64 	%rd1734, %rd1733, %rd1728;
	add.s64 	%rd1735, %rd1734, -1606136188198331460;
	add.s64 	%rd1736, %rd1735, %rd4596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1723, 36;
	shr.b64 	%rhs, %rd1723, 28;
	add.u64 	%rd1737, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1723, 30;
	shr.b64 	%rhs, %rd1723, 34;
	add.u64 	%rd1738, %lhs, %rhs;
	}
	xor.b64  	%rd1739, %rd1737, %rd1738;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1723, 25;
	shr.b64 	%rhs, %rd1723, 39;
	add.u64 	%rd1740, %lhs, %rhs;
	}
	xor.b64  	%rd1741, %rd1739, %rd1740;
	and.b64  	%rd1742, %rd1723, %rd1699;
	xor.b64  	%rd1743, %rd1723, %rd1699;
	and.b64  	%rd1744, %rd1743, %rd1675;
	or.b64  	%rd1745, %rd1744, %rd1742;
	add.s64 	%rd1746, %rd1745, %rd1741;
	add.s64 	%rd1747, %rd1746, %rd1735;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1736, 50;
	shr.b64 	%rhs, %rd1736, 14;
	add.u64 	%rd1748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1736, 46;
	shr.b64 	%rhs, %rd1736, 18;
	add.u64 	%rd1749, %lhs, %rhs;
	}
	xor.b64  	%rd1750, %rd1748, %rd1749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1736, 23;
	shr.b64 	%rhs, %rd1736, 41;
	add.u64 	%rd1751, %lhs, %rhs;
	}
	xor.b64  	%rd1752, %rd1750, %rd1751;
	xor.b64  	%rd1753, %rd1712, %rd1688;
	and.b64  	%rd1754, %rd1736, %rd1753;
	xor.b64  	%rd1755, %rd1754, %rd1688;
	add.s64 	%rd1756, %rd4617, %rd1664;
	add.s64 	%rd1757, %rd1756, %rd1755;
	add.s64 	%rd1758, %rd1757, %rd1752;
	add.s64 	%rd1759, %rd1758, 4131703408338449720;
	add.s64 	%rd1760, %rd1759, %rd1675;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1747, 36;
	shr.b64 	%rhs, %rd1747, 28;
	add.u64 	%rd1761, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1747, 30;
	shr.b64 	%rhs, %rd1747, 34;
	add.u64 	%rd1762, %lhs, %rhs;
	}
	xor.b64  	%rd1763, %rd1761, %rd1762;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1747, 25;
	shr.b64 	%rhs, %rd1747, 39;
	add.u64 	%rd1764, %lhs, %rhs;
	}
	xor.b64  	%rd1765, %rd1763, %rd1764;
	and.b64  	%rd1766, %rd1747, %rd1723;
	xor.b64  	%rd1767, %rd1747, %rd1723;
	and.b64  	%rd1768, %rd1767, %rd1699;
	or.b64  	%rd1769, %rd1768, %rd1766;
	add.s64 	%rd1770, %rd1769, %rd1765;
	add.s64 	%rd1771, %rd1770, %rd1759;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1760, 50;
	shr.b64 	%rhs, %rd1760, 14;
	add.u64 	%rd1772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1760, 46;
	shr.b64 	%rhs, %rd1760, 18;
	add.u64 	%rd1773, %lhs, %rhs;
	}
	xor.b64  	%rd1774, %rd1772, %rd1773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1760, 23;
	shr.b64 	%rhs, %rd1760, 41;
	add.u64 	%rd1775, %lhs, %rhs;
	}
	xor.b64  	%rd1776, %rd1774, %rd1775;
	xor.b64  	%rd1777, %rd1736, %rd1712;
	and.b64  	%rd1778, %rd1760, %rd1777;
	xor.b64  	%rd1779, %rd1778, %rd1712;
	add.s64 	%rd1780, %rd4618, %rd1688;
	add.s64 	%rd1781, %rd1780, %rd1779;
	add.s64 	%rd1782, %rd1781, %rd1776;
	add.s64 	%rd1783, %rd1782, 6480981068601479193;
	add.s64 	%rd1784, %rd1783, %rd1699;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1771, 36;
	shr.b64 	%rhs, %rd1771, 28;
	add.u64 	%rd1785, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1771, 30;
	shr.b64 	%rhs, %rd1771, 34;
	add.u64 	%rd1786, %lhs, %rhs;
	}
	xor.b64  	%rd1787, %rd1785, %rd1786;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1771, 25;
	shr.b64 	%rhs, %rd1771, 39;
	add.u64 	%rd1788, %lhs, %rhs;
	}
	xor.b64  	%rd1789, %rd1787, %rd1788;
	and.b64  	%rd1790, %rd1771, %rd1747;
	xor.b64  	%rd1791, %rd1771, %rd1747;
	and.b64  	%rd1792, %rd1791, %rd1723;
	or.b64  	%rd1793, %rd1792, %rd1790;
	add.s64 	%rd1794, %rd1793, %rd1789;
	add.s64 	%rd1795, %rd1794, %rd1783;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1784, 50;
	shr.b64 	%rhs, %rd1784, 14;
	add.u64 	%rd1796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1784, 46;
	shr.b64 	%rhs, %rd1784, 18;
	add.u64 	%rd1797, %lhs, %rhs;
	}
	xor.b64  	%rd1798, %rd1796, %rd1797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1784, 23;
	shr.b64 	%rhs, %rd1784, 41;
	add.u64 	%rd1799, %lhs, %rhs;
	}
	xor.b64  	%rd1800, %rd1798, %rd1799;
	xor.b64  	%rd1801, %rd1760, %rd1736;
	and.b64  	%rd1802, %rd1784, %rd1801;
	xor.b64  	%rd1803, %rd1802, %rd1736;
	add.s64 	%rd1804, %rd4619, %rd1712;
	add.s64 	%rd1805, %rd1804, %rd1803;
	add.s64 	%rd1806, %rd1805, %rd1800;
	add.s64 	%rd1807, %rd1806, -7908458776815382629;
	add.s64 	%rd1808, %rd1807, %rd1723;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1795, 36;
	shr.b64 	%rhs, %rd1795, 28;
	add.u64 	%rd1809, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1795, 30;
	shr.b64 	%rhs, %rd1795, 34;
	add.u64 	%rd1810, %lhs, %rhs;
	}
	xor.b64  	%rd1811, %rd1809, %rd1810;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1795, 25;
	shr.b64 	%rhs, %rd1795, 39;
	add.u64 	%rd1812, %lhs, %rhs;
	}
	xor.b64  	%rd1813, %rd1811, %rd1812;
	and.b64  	%rd1814, %rd1795, %rd1771;
	xor.b64  	%rd1815, %rd1795, %rd1771;
	and.b64  	%rd1816, %rd1815, %rd1747;
	or.b64  	%rd1817, %rd1816, %rd1814;
	add.s64 	%rd1818, %rd1817, %rd1813;
	add.s64 	%rd1819, %rd1818, %rd1807;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1808, 50;
	shr.b64 	%rhs, %rd1808, 14;
	add.u64 	%rd1820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1808, 46;
	shr.b64 	%rhs, %rd1808, 18;
	add.u64 	%rd1821, %lhs, %rhs;
	}
	xor.b64  	%rd1822, %rd1820, %rd1821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1808, 23;
	shr.b64 	%rhs, %rd1808, 41;
	add.u64 	%rd1823, %lhs, %rhs;
	}
	xor.b64  	%rd1824, %rd1822, %rd1823;
	xor.b64  	%rd1825, %rd1784, %rd1760;
	and.b64  	%rd1826, %rd1808, %rd1825;
	xor.b64  	%rd1827, %rd1826, %rd1760;
	add.s64 	%rd1828, %rd4620, %rd1736;
	add.s64 	%rd1829, %rd1828, %rd1827;
	add.s64 	%rd1830, %rd1829, %rd1824;
	add.s64 	%rd1831, %rd1830, -6116909921290321640;
	add.s64 	%rd1832, %rd1831, %rd1747;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 36;
	shr.b64 	%rhs, %rd1819, 28;
	add.u64 	%rd1833, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 30;
	shr.b64 	%rhs, %rd1819, 34;
	add.u64 	%rd1834, %lhs, %rhs;
	}
	xor.b64  	%rd1835, %rd1833, %rd1834;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1819, 25;
	shr.b64 	%rhs, %rd1819, 39;
	add.u64 	%rd1836, %lhs, %rhs;
	}
	xor.b64  	%rd1837, %rd1835, %rd1836;
	and.b64  	%rd1838, %rd1819, %rd1795;
	xor.b64  	%rd1839, %rd1819, %rd1795;
	and.b64  	%rd1840, %rd1839, %rd1771;
	or.b64  	%rd1841, %rd1840, %rd1838;
	add.s64 	%rd1842, %rd1841, %rd1837;
	add.s64 	%rd1843, %rd1842, %rd1831;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 50;
	shr.b64 	%rhs, %rd1832, 14;
	add.u64 	%rd1844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 46;
	shr.b64 	%rhs, %rd1832, 18;
	add.u64 	%rd1845, %lhs, %rhs;
	}
	xor.b64  	%rd1846, %rd1844, %rd1845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1832, 23;
	shr.b64 	%rhs, %rd1832, 41;
	add.u64 	%rd1847, %lhs, %rhs;
	}
	xor.b64  	%rd1848, %rd1846, %rd1847;
	xor.b64  	%rd1849, %rd1808, %rd1784;
	and.b64  	%rd1850, %rd1832, %rd1849;
	xor.b64  	%rd1851, %rd1850, %rd1784;
	add.s64 	%rd1852, %rd4604, %rd1760;
	add.s64 	%rd1853, %rd1852, %rd1851;
	add.s64 	%rd1854, %rd1853, %rd1848;
	add.s64 	%rd1855, %rd1854, -2880145864133508542;
	add.s64 	%rd1856, %rd1855, %rd1771;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 36;
	shr.b64 	%rhs, %rd1843, 28;
	add.u64 	%rd1857, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 30;
	shr.b64 	%rhs, %rd1843, 34;
	add.u64 	%rd1858, %lhs, %rhs;
	}
	xor.b64  	%rd1859, %rd1857, %rd1858;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1843, 25;
	shr.b64 	%rhs, %rd1843, 39;
	add.u64 	%rd1860, %lhs, %rhs;
	}
	xor.b64  	%rd1861, %rd1859, %rd1860;
	and.b64  	%rd1862, %rd1843, %rd1819;
	xor.b64  	%rd1863, %rd1843, %rd1819;
	and.b64  	%rd1864, %rd1863, %rd1795;
	or.b64  	%rd1865, %rd1864, %rd1862;
	add.s64 	%rd1866, %rd1865, %rd1861;
	add.s64 	%rd1867, %rd1866, %rd1855;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 50;
	shr.b64 	%rhs, %rd1856, 14;
	add.u64 	%rd1868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 46;
	shr.b64 	%rhs, %rd1856, 18;
	add.u64 	%rd1869, %lhs, %rhs;
	}
	xor.b64  	%rd1870, %rd1868, %rd1869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1856, 23;
	shr.b64 	%rhs, %rd1856, 41;
	add.u64 	%rd1871, %lhs, %rhs;
	}
	xor.b64  	%rd1872, %rd1870, %rd1871;
	xor.b64  	%rd1873, %rd1832, %rd1808;
	and.b64  	%rd1874, %rd1856, %rd1873;
	xor.b64  	%rd1875, %rd1874, %rd1808;
	add.s64 	%rd1876, %rd4603, %rd1784;
	add.s64 	%rd1877, %rd1876, %rd1875;
	add.s64 	%rd1878, %rd1877, %rd1872;
	add.s64 	%rd1879, %rd1878, 1334009975649890238;
	add.s64 	%rd1880, %rd1879, %rd1795;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 36;
	shr.b64 	%rhs, %rd1867, 28;
	add.u64 	%rd1881, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 30;
	shr.b64 	%rhs, %rd1867, 34;
	add.u64 	%rd1882, %lhs, %rhs;
	}
	xor.b64  	%rd1883, %rd1881, %rd1882;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1867, 25;
	shr.b64 	%rhs, %rd1867, 39;
	add.u64 	%rd1884, %lhs, %rhs;
	}
	xor.b64  	%rd1885, %rd1883, %rd1884;
	and.b64  	%rd1886, %rd1867, %rd1843;
	xor.b64  	%rd1887, %rd1867, %rd1843;
	and.b64  	%rd1888, %rd1887, %rd1819;
	or.b64  	%rd1889, %rd1888, %rd1886;
	add.s64 	%rd1890, %rd1889, %rd1885;
	add.s64 	%rd1891, %rd1890, %rd1879;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 50;
	shr.b64 	%rhs, %rd1880, 14;
	add.u64 	%rd1892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 46;
	shr.b64 	%rhs, %rd1880, 18;
	add.u64 	%rd1893, %lhs, %rhs;
	}
	xor.b64  	%rd1894, %rd1892, %rd1893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1880, 23;
	shr.b64 	%rhs, %rd1880, 41;
	add.u64 	%rd1895, %lhs, %rhs;
	}
	xor.b64  	%rd1896, %rd1894, %rd1895;
	xor.b64  	%rd1897, %rd1856, %rd1832;
	and.b64  	%rd1898, %rd1880, %rd1897;
	xor.b64  	%rd1899, %rd1898, %rd1832;
	add.s64 	%rd1900, %rd4602, %rd1808;
	add.s64 	%rd1901, %rd1900, %rd1899;
	add.s64 	%rd1902, %rd1901, %rd1896;
	add.s64 	%rd1903, %rd1902, 2608012711638119052;
	add.s64 	%rd1904, %rd1903, %rd1819;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 36;
	shr.b64 	%rhs, %rd1891, 28;
	add.u64 	%rd1905, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 30;
	shr.b64 	%rhs, %rd1891, 34;
	add.u64 	%rd1906, %lhs, %rhs;
	}
	xor.b64  	%rd1907, %rd1905, %rd1906;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1891, 25;
	shr.b64 	%rhs, %rd1891, 39;
	add.u64 	%rd1908, %lhs, %rhs;
	}
	xor.b64  	%rd1909, %rd1907, %rd1908;
	and.b64  	%rd1910, %rd1891, %rd1867;
	xor.b64  	%rd1911, %rd1891, %rd1867;
	and.b64  	%rd1912, %rd1911, %rd1843;
	or.b64  	%rd1913, %rd1912, %rd1910;
	add.s64 	%rd1914, %rd1913, %rd1909;
	add.s64 	%rd1915, %rd1914, %rd1903;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 50;
	shr.b64 	%rhs, %rd1904, 14;
	add.u64 	%rd1916, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 46;
	shr.b64 	%rhs, %rd1904, 18;
	add.u64 	%rd1917, %lhs, %rhs;
	}
	xor.b64  	%rd1918, %rd1916, %rd1917;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1904, 23;
	shr.b64 	%rhs, %rd1904, 41;
	add.u64 	%rd1919, %lhs, %rhs;
	}
	xor.b64  	%rd1920, %rd1918, %rd1919;
	xor.b64  	%rd1921, %rd1880, %rd1856;
	and.b64  	%rd1922, %rd1904, %rd1921;
	xor.b64  	%rd1923, %rd1922, %rd1856;
	add.s64 	%rd1924, %rd4601, %rd1832;
	add.s64 	%rd1925, %rd1924, %rd1923;
	add.s64 	%rd1926, %rd1925, %rd1920;
	add.s64 	%rd1927, %rd1926, 6128411473006802146;
	add.s64 	%rd1928, %rd1927, %rd1843;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 36;
	shr.b64 	%rhs, %rd1915, 28;
	add.u64 	%rd1929, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 30;
	shr.b64 	%rhs, %rd1915, 34;
	add.u64 	%rd1930, %lhs, %rhs;
	}
	xor.b64  	%rd1931, %rd1929, %rd1930;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1915, 25;
	shr.b64 	%rhs, %rd1915, 39;
	add.u64 	%rd1932, %lhs, %rhs;
	}
	xor.b64  	%rd1933, %rd1931, %rd1932;
	and.b64  	%rd1934, %rd1915, %rd1891;
	xor.b64  	%rd1935, %rd1915, %rd1891;
	and.b64  	%rd1936, %rd1935, %rd1867;
	or.b64  	%rd1937, %rd1936, %rd1934;
	add.s64 	%rd1938, %rd1937, %rd1933;
	add.s64 	%rd1939, %rd1938, %rd1927;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 50;
	shr.b64 	%rhs, %rd1928, 14;
	add.u64 	%rd1940, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 46;
	shr.b64 	%rhs, %rd1928, 18;
	add.u64 	%rd1941, %lhs, %rhs;
	}
	xor.b64  	%rd1942, %rd1940, %rd1941;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1928, 23;
	shr.b64 	%rhs, %rd1928, 41;
	add.u64 	%rd1943, %lhs, %rhs;
	}
	xor.b64  	%rd1944, %rd1942, %rd1943;
	xor.b64  	%rd1945, %rd1904, %rd1880;
	and.b64  	%rd1946, %rd1928, %rd1945;
	xor.b64  	%rd1947, %rd1946, %rd1880;
	add.s64 	%rd1948, %rd4600, %rd1856;
	add.s64 	%rd1949, %rd1948, %rd1947;
	add.s64 	%rd1950, %rd1949, %rd1944;
	add.s64 	%rd1951, %rd1950, 8268148722764581231;
	add.s64 	%rd4612, %rd1951, %rd1867;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 36;
	shr.b64 	%rhs, %rd1939, 28;
	add.u64 	%rd1952, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 30;
	shr.b64 	%rhs, %rd1939, 34;
	add.u64 	%rd1953, %lhs, %rhs;
	}
	xor.b64  	%rd1954, %rd1952, %rd1953;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd1939, 25;
	shr.b64 	%rhs, %rd1939, 39;
	add.u64 	%rd1955, %lhs, %rhs;
	}
	xor.b64  	%rd1956, %rd1954, %rd1955;
	and.b64  	%rd1957, %rd1939, %rd1915;
	xor.b64  	%rd1958, %rd1939, %rd1915;
	and.b64  	%rd1959, %rd1958, %rd1891;
	or.b64  	%rd1960, %rd1959, %rd1957;
	add.s64 	%rd1961, %rd1960, %rd1956;
	add.s64 	%rd4608, %rd1961, %rd1951;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 50;
	shr.b64 	%rhs, %rd4612, 14;
	add.u64 	%rd1962, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 46;
	shr.b64 	%rhs, %rd4612, 18;
	add.u64 	%rd1963, %lhs, %rhs;
	}
	xor.b64  	%rd1964, %rd1962, %rd1963;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 23;
	shr.b64 	%rhs, %rd4612, 41;
	add.u64 	%rd1965, %lhs, %rhs;
	}
	xor.b64  	%rd1966, %rd1964, %rd1965;
	xor.b64  	%rd1967, %rd1928, %rd1904;
	and.b64  	%rd1968, %rd4612, %rd1967;
	xor.b64  	%rd1969, %rd1968, %rd1904;
	add.s64 	%rd1970, %rd4599, %rd1880;
	add.s64 	%rd1971, %rd1970, %rd1969;
	add.s64 	%rd1972, %rd1971, %rd1966;
	add.s64 	%rd1973, %rd1972, -9160688886553864527;
	add.s64 	%rd4611, %rd1973, %rd1891;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 36;
	shr.b64 	%rhs, %rd4608, 28;
	add.u64 	%rd1974, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 30;
	shr.b64 	%rhs, %rd4608, 34;
	add.u64 	%rd1975, %lhs, %rhs;
	}
	xor.b64  	%rd1976, %rd1974, %rd1975;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 25;
	shr.b64 	%rhs, %rd4608, 39;
	add.u64 	%rd1977, %lhs, %rhs;
	}
	xor.b64  	%rd1978, %rd1976, %rd1977;
	and.b64  	%rd1979, %rd4608, %rd1939;
	xor.b64  	%rd1980, %rd4608, %rd1939;
	and.b64  	%rd1981, %rd1980, %rd1915;
	or.b64  	%rd1982, %rd1981, %rd1979;
	add.s64 	%rd1983, %rd1982, %rd1978;
	add.s64 	%rd4607, %rd1983, %rd1973;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 50;
	shr.b64 	%rhs, %rd4611, 14;
	add.u64 	%rd1984, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 46;
	shr.b64 	%rhs, %rd4611, 18;
	add.u64 	%rd1985, %lhs, %rhs;
	}
	xor.b64  	%rd1986, %rd1984, %rd1985;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 23;
	shr.b64 	%rhs, %rd4611, 41;
	add.u64 	%rd1987, %lhs, %rhs;
	}
	xor.b64  	%rd1988, %rd1986, %rd1987;
	xor.b64  	%rd1989, %rd4612, %rd1928;
	and.b64  	%rd1990, %rd4611, %rd1989;
	xor.b64  	%rd1991, %rd1990, %rd1928;
	add.s64 	%rd1992, %rd4598, %rd1904;
	add.s64 	%rd1993, %rd1992, %rd1991;
	add.s64 	%rd1994, %rd1993, %rd1988;
	add.s64 	%rd1995, %rd1994, -7215885187991268811;
	add.s64 	%rd4610, %rd1995, %rd1915;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 36;
	shr.b64 	%rhs, %rd4607, 28;
	add.u64 	%rd1996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 30;
	shr.b64 	%rhs, %rd4607, 34;
	add.u64 	%rd1997, %lhs, %rhs;
	}
	xor.b64  	%rd1998, %rd1996, %rd1997;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 25;
	shr.b64 	%rhs, %rd4607, 39;
	add.u64 	%rd1999, %lhs, %rhs;
	}
	xor.b64  	%rd2000, %rd1998, %rd1999;
	and.b64  	%rd2001, %rd4607, %rd4608;
	xor.b64  	%rd2002, %rd4607, %rd4608;
	and.b64  	%rd2003, %rd2002, %rd1939;
	or.b64  	%rd2004, %rd2003, %rd2001;
	add.s64 	%rd2005, %rd2004, %rd2000;
	add.s64 	%rd4606, %rd2005, %rd1995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 50;
	shr.b64 	%rhs, %rd4610, 14;
	add.u64 	%rd2006, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 46;
	shr.b64 	%rhs, %rd4610, 18;
	add.u64 	%rd2007, %lhs, %rhs;
	}
	xor.b64  	%rd2008, %rd2006, %rd2007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 23;
	shr.b64 	%rhs, %rd4610, 41;
	add.u64 	%rd2009, %lhs, %rhs;
	}
	xor.b64  	%rd2010, %rd2008, %rd2009;
	xor.b64  	%rd2011, %rd4611, %rd4612;
	and.b64  	%rd2012, %rd4610, %rd2011;
	xor.b64  	%rd2013, %rd2012, %rd4612;
	add.s64 	%rd2014, %rd4597, %rd1928;
	add.s64 	%rd2015, %rd2014, %rd2013;
	add.s64 	%rd2016, %rd2015, %rd2010;
	add.s64 	%rd2017, %rd2016, -4495734319001033068;
	add.s64 	%rd4609, %rd2017, %rd1939;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 36;
	shr.b64 	%rhs, %rd4606, 28;
	add.u64 	%rd2018, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 30;
	shr.b64 	%rhs, %rd4606, 34;
	add.u64 	%rd2019, %lhs, %rhs;
	}
	xor.b64  	%rd2020, %rd2018, %rd2019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 25;
	shr.b64 	%rhs, %rd4606, 39;
	add.u64 	%rd2021, %lhs, %rhs;
	}
	xor.b64  	%rd2022, %rd2020, %rd2021;
	and.b64  	%rd2023, %rd4606, %rd4607;
	xor.b64  	%rd2024, %rd4606, %rd4607;
	and.b64  	%rd2025, %rd2024, %rd4608;
	or.b64  	%rd2026, %rd2025, %rd2023;
	add.s64 	%rd2027, %rd2026, %rd2022;
	add.s64 	%rd4605, %rd2027, %rd2017;
	mov.u32 	%r2628, 16;

$L__BB1_455:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4598, 3;
	shr.b64 	%rhs, %rd4598, 61;
	add.u64 	%rd2028, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4598, 45;
	shr.b64 	%rhs, %rd4598, 19;
	add.u64 	%rd2029, %lhs, %rhs;
	}
	xor.b64  	%rd2030, %rd2029, %rd2028;
	shr.u64 	%rd2031, %rd4598, 6;
	xor.b64  	%rd2032, %rd2030, %rd2031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 56;
	shr.b64 	%rhs, %rd4614, 8;
	add.u64 	%rd2033, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 63;
	shr.b64 	%rhs, %rd4614, 1;
	add.u64 	%rd2034, %lhs, %rhs;
	}
	xor.b64  	%rd2035, %rd2034, %rd2033;
	shr.u64 	%rd2036, %rd4614, 7;
	xor.b64  	%rd2037, %rd2035, %rd2036;
	add.s64 	%rd2038, %rd2037, %rd4613;
	add.s64 	%rd2039, %rd2038, %rd4603;
	add.s64 	%rd4613, %rd2039, %rd2032;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 3;
	shr.b64 	%rhs, %rd4597, 61;
	add.u64 	%rd2040, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 45;
	shr.b64 	%rhs, %rd4597, 19;
	add.u64 	%rd2041, %lhs, %rhs;
	}
	xor.b64  	%rd2042, %rd2041, %rd2040;
	shr.u64 	%rd2043, %rd4597, 6;
	xor.b64  	%rd2044, %rd2042, %rd2043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 56;
	shr.b64 	%rhs, %rd4615, 8;
	add.u64 	%rd2045, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 63;
	shr.b64 	%rhs, %rd4615, 1;
	add.u64 	%rd2046, %lhs, %rhs;
	}
	xor.b64  	%rd2047, %rd2046, %rd2045;
	shr.u64 	%rd2048, %rd4615, 7;
	xor.b64  	%rd2049, %rd2047, %rd2048;
	add.s64 	%rd2050, %rd2049, %rd4614;
	add.s64 	%rd2051, %rd2050, %rd4602;
	add.s64 	%rd4614, %rd2051, %rd2044;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 45;
	shr.b64 	%rhs, %rd4613, 19;
	add.u64 	%rd2052, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 3;
	shr.b64 	%rhs, %rd4613, 61;
	add.u64 	%rd2053, %lhs, %rhs;
	}
	xor.b64  	%rd2054, %rd2052, %rd2053;
	shr.u64 	%rd2055, %rd4613, 6;
	xor.b64  	%rd2056, %rd2054, %rd2055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 56;
	shr.b64 	%rhs, %rd4616, 8;
	add.u64 	%rd2057, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 63;
	shr.b64 	%rhs, %rd4616, 1;
	add.u64 	%rd2058, %lhs, %rhs;
	}
	xor.b64  	%rd2059, %rd2058, %rd2057;
	shr.u64 	%rd2060, %rd4616, 7;
	xor.b64  	%rd2061, %rd2059, %rd2060;
	add.s64 	%rd2062, %rd2061, %rd4615;
	add.s64 	%rd2063, %rd2062, %rd4601;
	add.s64 	%rd4615, %rd2063, %rd2056;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 45;
	shr.b64 	%rhs, %rd4614, 19;
	add.u64 	%rd2064, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4614, 3;
	shr.b64 	%rhs, %rd4614, 61;
	add.u64 	%rd2065, %lhs, %rhs;
	}
	xor.b64  	%rd2066, %rd2064, %rd2065;
	shr.u64 	%rd2067, %rd4614, 6;
	xor.b64  	%rd2068, %rd2066, %rd2067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 56;
	shr.b64 	%rhs, %rd4617, 8;
	add.u64 	%rd2069, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 63;
	shr.b64 	%rhs, %rd4617, 1;
	add.u64 	%rd2070, %lhs, %rhs;
	}
	xor.b64  	%rd2071, %rd2070, %rd2069;
	shr.u64 	%rd2072, %rd4617, 7;
	xor.b64  	%rd2073, %rd2071, %rd2072;
	add.s64 	%rd2074, %rd2073, %rd4616;
	add.s64 	%rd2075, %rd2074, %rd4600;
	add.s64 	%rd4616, %rd2075, %rd2068;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 45;
	shr.b64 	%rhs, %rd4615, 19;
	add.u64 	%rd2076, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4615, 3;
	shr.b64 	%rhs, %rd4615, 61;
	add.u64 	%rd2077, %lhs, %rhs;
	}
	xor.b64  	%rd2078, %rd2076, %rd2077;
	shr.u64 	%rd2079, %rd4615, 6;
	xor.b64  	%rd2080, %rd2078, %rd2079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 56;
	shr.b64 	%rhs, %rd4618, 8;
	add.u64 	%rd2081, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 63;
	shr.b64 	%rhs, %rd4618, 1;
	add.u64 	%rd2082, %lhs, %rhs;
	}
	xor.b64  	%rd2083, %rd2082, %rd2081;
	shr.u64 	%rd2084, %rd4618, 7;
	xor.b64  	%rd2085, %rd2083, %rd2084;
	add.s64 	%rd2086, %rd2085, %rd4617;
	add.s64 	%rd2087, %rd2086, %rd4599;
	add.s64 	%rd4617, %rd2087, %rd2080;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 45;
	shr.b64 	%rhs, %rd4616, 19;
	add.u64 	%rd2088, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4616, 3;
	shr.b64 	%rhs, %rd4616, 61;
	add.u64 	%rd2089, %lhs, %rhs;
	}
	xor.b64  	%rd2090, %rd2088, %rd2089;
	shr.u64 	%rd2091, %rd4616, 6;
	xor.b64  	%rd2092, %rd2090, %rd2091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 56;
	shr.b64 	%rhs, %rd4619, 8;
	add.u64 	%rd2093, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 63;
	shr.b64 	%rhs, %rd4619, 1;
	add.u64 	%rd2094, %lhs, %rhs;
	}
	xor.b64  	%rd2095, %rd2094, %rd2093;
	shr.u64 	%rd2096, %rd4619, 7;
	xor.b64  	%rd2097, %rd2095, %rd2096;
	add.s64 	%rd2098, %rd2097, %rd4618;
	add.s64 	%rd2099, %rd2098, %rd4598;
	add.s64 	%rd4618, %rd2099, %rd2092;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 45;
	shr.b64 	%rhs, %rd4617, 19;
	add.u64 	%rd2100, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4617, 3;
	shr.b64 	%rhs, %rd4617, 61;
	add.u64 	%rd2101, %lhs, %rhs;
	}
	xor.b64  	%rd2102, %rd2100, %rd2101;
	shr.u64 	%rd2103, %rd4617, 6;
	xor.b64  	%rd2104, %rd2102, %rd2103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 56;
	shr.b64 	%rhs, %rd4620, 8;
	add.u64 	%rd2105, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 63;
	shr.b64 	%rhs, %rd4620, 1;
	add.u64 	%rd2106, %lhs, %rhs;
	}
	xor.b64  	%rd2107, %rd2106, %rd2105;
	shr.u64 	%rd2108, %rd4620, 7;
	xor.b64  	%rd2109, %rd2107, %rd2108;
	add.s64 	%rd2110, %rd2109, %rd4619;
	add.s64 	%rd2111, %rd2110, %rd4597;
	add.s64 	%rd4619, %rd2111, %rd2104;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 45;
	shr.b64 	%rhs, %rd4618, 19;
	add.u64 	%rd2112, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4618, 3;
	shr.b64 	%rhs, %rd4618, 61;
	add.u64 	%rd2113, %lhs, %rhs;
	}
	xor.b64  	%rd2114, %rd2112, %rd2113;
	shr.u64 	%rd2115, %rd4618, 6;
	xor.b64  	%rd2116, %rd2114, %rd2115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 56;
	shr.b64 	%rhs, %rd4604, 8;
	add.u64 	%rd2117, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 63;
	shr.b64 	%rhs, %rd4604, 1;
	add.u64 	%rd2118, %lhs, %rhs;
	}
	xor.b64  	%rd2119, %rd2118, %rd2117;
	shr.u64 	%rd2120, %rd4604, 7;
	xor.b64  	%rd2121, %rd2119, %rd2120;
	add.s64 	%rd2122, %rd2121, %rd4620;
	add.s64 	%rd2123, %rd2122, %rd4613;
	add.s64 	%rd4620, %rd2123, %rd2116;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 45;
	shr.b64 	%rhs, %rd4619, 19;
	add.u64 	%rd2124, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4619, 3;
	shr.b64 	%rhs, %rd4619, 61;
	add.u64 	%rd2125, %lhs, %rhs;
	}
	xor.b64  	%rd2126, %rd2124, %rd2125;
	shr.u64 	%rd2127, %rd4619, 6;
	xor.b64  	%rd2128, %rd2126, %rd2127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 56;
	shr.b64 	%rhs, %rd4603, 8;
	add.u64 	%rd2129, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 63;
	shr.b64 	%rhs, %rd4603, 1;
	add.u64 	%rd2130, %lhs, %rhs;
	}
	xor.b64  	%rd2131, %rd2130, %rd2129;
	shr.u64 	%rd2132, %rd4603, 7;
	xor.b64  	%rd2133, %rd2131, %rd2132;
	add.s64 	%rd2134, %rd2133, %rd4604;
	add.s64 	%rd2135, %rd2134, %rd4614;
	add.s64 	%rd4604, %rd2135, %rd2128;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 45;
	shr.b64 	%rhs, %rd4620, 19;
	add.u64 	%rd2136, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4620, 3;
	shr.b64 	%rhs, %rd4620, 61;
	add.u64 	%rd2137, %lhs, %rhs;
	}
	xor.b64  	%rd2138, %rd2136, %rd2137;
	shr.u64 	%rd2139, %rd4620, 6;
	xor.b64  	%rd2140, %rd2138, %rd2139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 56;
	shr.b64 	%rhs, %rd4602, 8;
	add.u64 	%rd2141, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 63;
	shr.b64 	%rhs, %rd4602, 1;
	add.u64 	%rd2142, %lhs, %rhs;
	}
	xor.b64  	%rd2143, %rd2142, %rd2141;
	shr.u64 	%rd2144, %rd4602, 7;
	xor.b64  	%rd2145, %rd2143, %rd2144;
	add.s64 	%rd2146, %rd2145, %rd4603;
	add.s64 	%rd2147, %rd2146, %rd4615;
	add.s64 	%rd4603, %rd2147, %rd2140;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 45;
	shr.b64 	%rhs, %rd4604, 19;
	add.u64 	%rd2148, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4604, 3;
	shr.b64 	%rhs, %rd4604, 61;
	add.u64 	%rd2149, %lhs, %rhs;
	}
	xor.b64  	%rd2150, %rd2148, %rd2149;
	shr.u64 	%rd2151, %rd4604, 6;
	xor.b64  	%rd2152, %rd2150, %rd2151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4601, 56;
	shr.b64 	%rhs, %rd4601, 8;
	add.u64 	%rd2153, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4601, 63;
	shr.b64 	%rhs, %rd4601, 1;
	add.u64 	%rd2154, %lhs, %rhs;
	}
	xor.b64  	%rd2155, %rd2154, %rd2153;
	shr.u64 	%rd2156, %rd4601, 7;
	xor.b64  	%rd2157, %rd2155, %rd2156;
	add.s64 	%rd2158, %rd2157, %rd4602;
	add.s64 	%rd2159, %rd2158, %rd4616;
	add.s64 	%rd4602, %rd2159, %rd2152;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 45;
	shr.b64 	%rhs, %rd4603, 19;
	add.u64 	%rd2160, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4603, 3;
	shr.b64 	%rhs, %rd4603, 61;
	add.u64 	%rd2161, %lhs, %rhs;
	}
	xor.b64  	%rd2162, %rd2160, %rd2161;
	shr.u64 	%rd2163, %rd4603, 6;
	xor.b64  	%rd2164, %rd2162, %rd2163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4600, 56;
	shr.b64 	%rhs, %rd4600, 8;
	add.u64 	%rd2165, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4600, 63;
	shr.b64 	%rhs, %rd4600, 1;
	add.u64 	%rd2166, %lhs, %rhs;
	}
	xor.b64  	%rd2167, %rd2166, %rd2165;
	shr.u64 	%rd2168, %rd4600, 7;
	xor.b64  	%rd2169, %rd2167, %rd2168;
	add.s64 	%rd2170, %rd2169, %rd4601;
	add.s64 	%rd2171, %rd2170, %rd4617;
	add.s64 	%rd4601, %rd2171, %rd2164;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 45;
	shr.b64 	%rhs, %rd4602, 19;
	add.u64 	%rd2172, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4602, 3;
	shr.b64 	%rhs, %rd4602, 61;
	add.u64 	%rd2173, %lhs, %rhs;
	}
	xor.b64  	%rd2174, %rd2172, %rd2173;
	shr.u64 	%rd2175, %rd4602, 6;
	xor.b64  	%rd2176, %rd2174, %rd2175;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4599, 56;
	shr.b64 	%rhs, %rd4599, 8;
	add.u64 	%rd2177, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4599, 63;
	shr.b64 	%rhs, %rd4599, 1;
	add.u64 	%rd2178, %lhs, %rhs;
	}
	xor.b64  	%rd2179, %rd2178, %rd2177;
	shr.u64 	%rd2180, %rd4599, 7;
	xor.b64  	%rd2181, %rd2179, %rd2180;
	add.s64 	%rd2182, %rd2181, %rd4600;
	add.s64 	%rd2183, %rd2182, %rd4618;
	add.s64 	%rd4600, %rd2183, %rd2176;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4601, 45;
	shr.b64 	%rhs, %rd4601, 19;
	add.u64 	%rd2184, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4601, 3;
	shr.b64 	%rhs, %rd4601, 61;
	add.u64 	%rd2185, %lhs, %rhs;
	}
	xor.b64  	%rd2186, %rd2184, %rd2185;
	shr.u64 	%rd2187, %rd4601, 6;
	xor.b64  	%rd2188, %rd2186, %rd2187;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4598, 56;
	shr.b64 	%rhs, %rd4598, 8;
	add.u64 	%rd2189, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4598, 63;
	shr.b64 	%rhs, %rd4598, 1;
	add.u64 	%rd2190, %lhs, %rhs;
	}
	xor.b64  	%rd2191, %rd2190, %rd2189;
	shr.u64 	%rd2192, %rd4598, 7;
	xor.b64  	%rd2193, %rd2191, %rd2192;
	add.s64 	%rd2194, %rd2193, %rd4599;
	add.s64 	%rd2195, %rd2194, %rd4619;
	add.s64 	%rd4599, %rd2195, %rd2188;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4600, 45;
	shr.b64 	%rhs, %rd4600, 19;
	add.u64 	%rd2196, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4600, 3;
	shr.b64 	%rhs, %rd4600, 61;
	add.u64 	%rd2197, %lhs, %rhs;
	}
	xor.b64  	%rd2198, %rd2196, %rd2197;
	shr.u64 	%rd2199, %rd4600, 6;
	xor.b64  	%rd2200, %rd2198, %rd2199;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 56;
	shr.b64 	%rhs, %rd4597, 8;
	add.u64 	%rd2201, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4597, 63;
	shr.b64 	%rhs, %rd4597, 1;
	add.u64 	%rd2202, %lhs, %rhs;
	}
	xor.b64  	%rd2203, %rd2202, %rd2201;
	shr.u64 	%rd2204, %rd4597, 7;
	xor.b64  	%rd2205, %rd2203, %rd2204;
	add.s64 	%rd2206, %rd2205, %rd4598;
	add.s64 	%rd2207, %rd2206, %rd4620;
	add.s64 	%rd4598, %rd2207, %rd2200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4599, 45;
	shr.b64 	%rhs, %rd4599, 19;
	add.u64 	%rd2208, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4599, 3;
	shr.b64 	%rhs, %rd4599, 61;
	add.u64 	%rd2209, %lhs, %rhs;
	}
	xor.b64  	%rd2210, %rd2208, %rd2209;
	shr.u64 	%rd2211, %rd4599, 6;
	xor.b64  	%rd2212, %rd2210, %rd2211;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 63;
	shr.b64 	%rhs, %rd4613, 1;
	add.u64 	%rd2213, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4613, 56;
	shr.b64 	%rhs, %rd4613, 8;
	add.u64 	%rd2214, %lhs, %rhs;
	}
	xor.b64  	%rd2215, %rd2213, %rd2214;
	shr.u64 	%rd2216, %rd4613, 7;
	xor.b64  	%rd2217, %rd2215, %rd2216;
	add.s64 	%rd2218, %rd2217, %rd4597;
	add.s64 	%rd2219, %rd2218, %rd4604;
	add.s64 	%rd4597, %rd2219, %rd2212;
	mul.wide.s32 	%rd2220, %r2628, 8;
	mov.u64 	%rd2221, k_sha512;
	add.s64 	%rd2222, %rd2221, %rd2220;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 46;
	shr.b64 	%rhs, %rd4609, 18;
	add.u64 	%rd2223, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 50;
	shr.b64 	%rhs, %rd4609, 14;
	add.u64 	%rd2224, %lhs, %rhs;
	}
	xor.b64  	%rd2225, %rd2224, %rd2223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4609, 23;
	shr.b64 	%rhs, %rd4609, 41;
	add.u64 	%rd2226, %lhs, %rhs;
	}
	xor.b64  	%rd2227, %rd2225, %rd2226;
	xor.b64  	%rd2228, %rd4610, %rd4611;
	and.b64  	%rd2229, %rd4609, %rd2228;
	xor.b64  	%rd2230, %rd2229, %rd4611;
	add.s64 	%rd2231, %rd2230, %rd4612;
	add.s64 	%rd2232, %rd2231, %rd2227;
	add.s64 	%rd2233, %rd2232, %rd4613;
	ld.const.u64 	%rd2234, [%rd2222];
	add.s64 	%rd2235, %rd2233, %rd2234;
	add.s64 	%rd2236, %rd2235, %rd4608;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 30;
	shr.b64 	%rhs, %rd4605, 34;
	add.u64 	%rd2237, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 36;
	shr.b64 	%rhs, %rd4605, 28;
	add.u64 	%rd2238, %lhs, %rhs;
	}
	xor.b64  	%rd2239, %rd2238, %rd2237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4605, 25;
	shr.b64 	%rhs, %rd4605, 39;
	add.u64 	%rd2240, %lhs, %rhs;
	}
	xor.b64  	%rd2241, %rd2239, %rd2240;
	xor.b64  	%rd2242, %rd4605, %rd4606;
	and.b64  	%rd2243, %rd2242, %rd4607;
	and.b64  	%rd2244, %rd4605, %rd4606;
	or.b64  	%rd2245, %rd2243, %rd2244;
	add.s64 	%rd2246, %rd2245, %rd2241;
	add.s64 	%rd2247, %rd2246, %rd2235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2236, 50;
	shr.b64 	%rhs, %rd2236, 14;
	add.u64 	%rd2248, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2236, 46;
	shr.b64 	%rhs, %rd2236, 18;
	add.u64 	%rd2249, %lhs, %rhs;
	}
	xor.b64  	%rd2250, %rd2248, %rd2249;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2236, 23;
	shr.b64 	%rhs, %rd2236, 41;
	add.u64 	%rd2251, %lhs, %rhs;
	}
	xor.b64  	%rd2252, %rd2250, %rd2251;
	xor.b64  	%rd2253, %rd4609, %rd4610;
	and.b64  	%rd2254, %rd2236, %rd2253;
	xor.b64  	%rd2255, %rd2254, %rd4610;
	add.s64 	%rd2256, %rd4614, %rd4611;
	ld.const.u64 	%rd2257, [%rd2222+8];
	add.s64 	%rd2258, %rd2256, %rd2257;
	add.s64 	%rd2259, %rd2258, %rd2255;
	add.s64 	%rd2260, %rd2259, %rd2252;
	add.s64 	%rd2261, %rd2260, %rd4607;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2247, 36;
	shr.b64 	%rhs, %rd2247, 28;
	add.u64 	%rd2262, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2247, 30;
	shr.b64 	%rhs, %rd2247, 34;
	add.u64 	%rd2263, %lhs, %rhs;
	}
	xor.b64  	%rd2264, %rd2262, %rd2263;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2247, 25;
	shr.b64 	%rhs, %rd2247, 39;
	add.u64 	%rd2265, %lhs, %rhs;
	}
	xor.b64  	%rd2266, %rd2264, %rd2265;
	and.b64  	%rd2267, %rd2247, %rd4605;
	xor.b64  	%rd2268, %rd2247, %rd4605;
	and.b64  	%rd2269, %rd2268, %rd4606;
	or.b64  	%rd2270, %rd2269, %rd2267;
	add.s64 	%rd2271, %rd2270, %rd2266;
	add.s64 	%rd2272, %rd2271, %rd2260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2261, 50;
	shr.b64 	%rhs, %rd2261, 14;
	add.u64 	%rd2273, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2261, 46;
	shr.b64 	%rhs, %rd2261, 18;
	add.u64 	%rd2274, %lhs, %rhs;
	}
	xor.b64  	%rd2275, %rd2273, %rd2274;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2261, 23;
	shr.b64 	%rhs, %rd2261, 41;
	add.u64 	%rd2276, %lhs, %rhs;
	}
	xor.b64  	%rd2277, %rd2275, %rd2276;
	xor.b64  	%rd2278, %rd2236, %rd4609;
	and.b64  	%rd2279, %rd2261, %rd2278;
	xor.b64  	%rd2280, %rd2279, %rd4609;
	add.s64 	%rd2281, %rd4615, %rd4610;
	ld.const.u64 	%rd2282, [%rd2222+16];
	add.s64 	%rd2283, %rd2281, %rd2282;
	add.s64 	%rd2284, %rd2283, %rd2280;
	add.s64 	%rd2285, %rd2284, %rd2277;
	add.s64 	%rd2286, %rd2285, %rd4606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2272, 36;
	shr.b64 	%rhs, %rd2272, 28;
	add.u64 	%rd2287, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2272, 30;
	shr.b64 	%rhs, %rd2272, 34;
	add.u64 	%rd2288, %lhs, %rhs;
	}
	xor.b64  	%rd2289, %rd2287, %rd2288;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2272, 25;
	shr.b64 	%rhs, %rd2272, 39;
	add.u64 	%rd2290, %lhs, %rhs;
	}
	xor.b64  	%rd2291, %rd2289, %rd2290;
	and.b64  	%rd2292, %rd2272, %rd2247;
	xor.b64  	%rd2293, %rd2272, %rd2247;
	and.b64  	%rd2294, %rd2293, %rd4605;
	or.b64  	%rd2295, %rd2294, %rd2292;
	add.s64 	%rd2296, %rd2295, %rd2291;
	add.s64 	%rd2297, %rd2296, %rd2285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2286, 50;
	shr.b64 	%rhs, %rd2286, 14;
	add.u64 	%rd2298, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2286, 46;
	shr.b64 	%rhs, %rd2286, 18;
	add.u64 	%rd2299, %lhs, %rhs;
	}
	xor.b64  	%rd2300, %rd2298, %rd2299;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2286, 23;
	shr.b64 	%rhs, %rd2286, 41;
	add.u64 	%rd2301, %lhs, %rhs;
	}
	xor.b64  	%rd2302, %rd2300, %rd2301;
	xor.b64  	%rd2303, %rd2261, %rd2236;
	and.b64  	%rd2304, %rd2286, %rd2303;
	xor.b64  	%rd2305, %rd2304, %rd2236;
	add.s64 	%rd2306, %rd4616, %rd4609;
	ld.const.u64 	%rd2307, [%rd2222+24];
	add.s64 	%rd2308, %rd2306, %rd2307;
	add.s64 	%rd2309, %rd2308, %rd2305;
	add.s64 	%rd2310, %rd2309, %rd2302;
	add.s64 	%rd2311, %rd2310, %rd4605;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2297, 36;
	shr.b64 	%rhs, %rd2297, 28;
	add.u64 	%rd2312, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2297, 30;
	shr.b64 	%rhs, %rd2297, 34;
	add.u64 	%rd2313, %lhs, %rhs;
	}
	xor.b64  	%rd2314, %rd2312, %rd2313;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2297, 25;
	shr.b64 	%rhs, %rd2297, 39;
	add.u64 	%rd2315, %lhs, %rhs;
	}
	xor.b64  	%rd2316, %rd2314, %rd2315;
	and.b64  	%rd2317, %rd2297, %rd2272;
	xor.b64  	%rd2318, %rd2297, %rd2272;
	and.b64  	%rd2319, %rd2318, %rd2247;
	or.b64  	%rd2320, %rd2319, %rd2317;
	add.s64 	%rd2321, %rd2320, %rd2316;
	add.s64 	%rd2322, %rd2321, %rd2310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2311, 50;
	shr.b64 	%rhs, %rd2311, 14;
	add.u64 	%rd2323, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2311, 46;
	shr.b64 	%rhs, %rd2311, 18;
	add.u64 	%rd2324, %lhs, %rhs;
	}
	xor.b64  	%rd2325, %rd2323, %rd2324;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2311, 23;
	shr.b64 	%rhs, %rd2311, 41;
	add.u64 	%rd2326, %lhs, %rhs;
	}
	xor.b64  	%rd2327, %rd2325, %rd2326;
	xor.b64  	%rd2328, %rd2286, %rd2261;
	and.b64  	%rd2329, %rd2311, %rd2328;
	xor.b64  	%rd2330, %rd2329, %rd2261;
	ld.const.u64 	%rd2331, [%rd2222+32];
	add.s64 	%rd2332, %rd2331, %rd4617;
	add.s64 	%rd2333, %rd2332, %rd2236;
	add.s64 	%rd2334, %rd2333, %rd2330;
	add.s64 	%rd2335, %rd2334, %rd2327;
	add.s64 	%rd2336, %rd2335, %rd2247;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2322, 36;
	shr.b64 	%rhs, %rd2322, 28;
	add.u64 	%rd2337, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2322, 30;
	shr.b64 	%rhs, %rd2322, 34;
	add.u64 	%rd2338, %lhs, %rhs;
	}
	xor.b64  	%rd2339, %rd2337, %rd2338;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2322, 25;
	shr.b64 	%rhs, %rd2322, 39;
	add.u64 	%rd2340, %lhs, %rhs;
	}
	xor.b64  	%rd2341, %rd2339, %rd2340;
	and.b64  	%rd2342, %rd2322, %rd2297;
	xor.b64  	%rd2343, %rd2322, %rd2297;
	and.b64  	%rd2344, %rd2343, %rd2272;
	or.b64  	%rd2345, %rd2344, %rd2342;
	add.s64 	%rd2346, %rd2345, %rd2341;
	add.s64 	%rd2347, %rd2346, %rd2335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2336, 50;
	shr.b64 	%rhs, %rd2336, 14;
	add.u64 	%rd2348, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2336, 46;
	shr.b64 	%rhs, %rd2336, 18;
	add.u64 	%rd2349, %lhs, %rhs;
	}
	xor.b64  	%rd2350, %rd2348, %rd2349;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2336, 23;
	shr.b64 	%rhs, %rd2336, 41;
	add.u64 	%rd2351, %lhs, %rhs;
	}
	xor.b64  	%rd2352, %rd2350, %rd2351;
	xor.b64  	%rd2353, %rd2311, %rd2286;
	and.b64  	%rd2354, %rd2336, %rd2353;
	xor.b64  	%rd2355, %rd2354, %rd2286;
	ld.const.u64 	%rd2356, [%rd2222+40];
	add.s64 	%rd2357, %rd2356, %rd4618;
	add.s64 	%rd2358, %rd2357, %rd2261;
	add.s64 	%rd2359, %rd2358, %rd2355;
	add.s64 	%rd2360, %rd2359, %rd2352;
	add.s64 	%rd2361, %rd2360, %rd2272;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2347, 36;
	shr.b64 	%rhs, %rd2347, 28;
	add.u64 	%rd2362, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2347, 30;
	shr.b64 	%rhs, %rd2347, 34;
	add.u64 	%rd2363, %lhs, %rhs;
	}
	xor.b64  	%rd2364, %rd2362, %rd2363;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2347, 25;
	shr.b64 	%rhs, %rd2347, 39;
	add.u64 	%rd2365, %lhs, %rhs;
	}
	xor.b64  	%rd2366, %rd2364, %rd2365;
	and.b64  	%rd2367, %rd2347, %rd2322;
	xor.b64  	%rd2368, %rd2347, %rd2322;
	and.b64  	%rd2369, %rd2368, %rd2297;
	or.b64  	%rd2370, %rd2369, %rd2367;
	add.s64 	%rd2371, %rd2370, %rd2366;
	add.s64 	%rd2372, %rd2371, %rd2360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 50;
	shr.b64 	%rhs, %rd2361, 14;
	add.u64 	%rd2373, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 46;
	shr.b64 	%rhs, %rd2361, 18;
	add.u64 	%rd2374, %lhs, %rhs;
	}
	xor.b64  	%rd2375, %rd2373, %rd2374;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2361, 23;
	shr.b64 	%rhs, %rd2361, 41;
	add.u64 	%rd2376, %lhs, %rhs;
	}
	xor.b64  	%rd2377, %rd2375, %rd2376;
	xor.b64  	%rd2378, %rd2336, %rd2311;
	and.b64  	%rd2379, %rd2361, %rd2378;
	xor.b64  	%rd2380, %rd2379, %rd2311;
	ld.const.u64 	%rd2381, [%rd2222+48];
	add.s64 	%rd2382, %rd2381, %rd4619;
	add.s64 	%rd2383, %rd2382, %rd2286;
	add.s64 	%rd2384, %rd2383, %rd2380;
	add.s64 	%rd2385, %rd2384, %rd2377;
	add.s64 	%rd2386, %rd2385, %rd2297;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 36;
	shr.b64 	%rhs, %rd2372, 28;
	add.u64 	%rd2387, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 30;
	shr.b64 	%rhs, %rd2372, 34;
	add.u64 	%rd2388, %lhs, %rhs;
	}
	xor.b64  	%rd2389, %rd2387, %rd2388;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2372, 25;
	shr.b64 	%rhs, %rd2372, 39;
	add.u64 	%rd2390, %lhs, %rhs;
	}
	xor.b64  	%rd2391, %rd2389, %rd2390;
	and.b64  	%rd2392, %rd2372, %rd2347;
	xor.b64  	%rd2393, %rd2372, %rd2347;
	and.b64  	%rd2394, %rd2393, %rd2322;
	or.b64  	%rd2395, %rd2394, %rd2392;
	add.s64 	%rd2396, %rd2395, %rd2391;
	add.s64 	%rd2397, %rd2396, %rd2385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2386, 50;
	shr.b64 	%rhs, %rd2386, 14;
	add.u64 	%rd2398, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2386, 46;
	shr.b64 	%rhs, %rd2386, 18;
	add.u64 	%rd2399, %lhs, %rhs;
	}
	xor.b64  	%rd2400, %rd2398, %rd2399;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2386, 23;
	shr.b64 	%rhs, %rd2386, 41;
	add.u64 	%rd2401, %lhs, %rhs;
	}
	xor.b64  	%rd2402, %rd2400, %rd2401;
	xor.b64  	%rd2403, %rd2361, %rd2336;
	and.b64  	%rd2404, %rd2386, %rd2403;
	xor.b64  	%rd2405, %rd2404, %rd2336;
	ld.const.u64 	%rd2406, [%rd2222+56];
	add.s64 	%rd2407, %rd2406, %rd4620;
	add.s64 	%rd2408, %rd2407, %rd2311;
	add.s64 	%rd2409, %rd2408, %rd2405;
	add.s64 	%rd2410, %rd2409, %rd2402;
	add.s64 	%rd2411, %rd2410, %rd2322;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2397, 36;
	shr.b64 	%rhs, %rd2397, 28;
	add.u64 	%rd2412, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2397, 30;
	shr.b64 	%rhs, %rd2397, 34;
	add.u64 	%rd2413, %lhs, %rhs;
	}
	xor.b64  	%rd2414, %rd2412, %rd2413;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2397, 25;
	shr.b64 	%rhs, %rd2397, 39;
	add.u64 	%rd2415, %lhs, %rhs;
	}
	xor.b64  	%rd2416, %rd2414, %rd2415;
	and.b64  	%rd2417, %rd2397, %rd2372;
	xor.b64  	%rd2418, %rd2397, %rd2372;
	and.b64  	%rd2419, %rd2418, %rd2347;
	or.b64  	%rd2420, %rd2419, %rd2417;
	add.s64 	%rd2421, %rd2420, %rd2416;
	add.s64 	%rd2422, %rd2421, %rd2410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2411, 50;
	shr.b64 	%rhs, %rd2411, 14;
	add.u64 	%rd2423, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2411, 46;
	shr.b64 	%rhs, %rd2411, 18;
	add.u64 	%rd2424, %lhs, %rhs;
	}
	xor.b64  	%rd2425, %rd2423, %rd2424;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2411, 23;
	shr.b64 	%rhs, %rd2411, 41;
	add.u64 	%rd2426, %lhs, %rhs;
	}
	xor.b64  	%rd2427, %rd2425, %rd2426;
	xor.b64  	%rd2428, %rd2386, %rd2361;
	and.b64  	%rd2429, %rd2411, %rd2428;
	xor.b64  	%rd2430, %rd2429, %rd2361;
	ld.const.u64 	%rd2431, [%rd2222+64];
	add.s64 	%rd2432, %rd2431, %rd4604;
	add.s64 	%rd2433, %rd2432, %rd2336;
	add.s64 	%rd2434, %rd2433, %rd2430;
	add.s64 	%rd2435, %rd2434, %rd2427;
	add.s64 	%rd2436, %rd2435, %rd2347;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2422, 36;
	shr.b64 	%rhs, %rd2422, 28;
	add.u64 	%rd2437, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2422, 30;
	shr.b64 	%rhs, %rd2422, 34;
	add.u64 	%rd2438, %lhs, %rhs;
	}
	xor.b64  	%rd2439, %rd2437, %rd2438;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2422, 25;
	shr.b64 	%rhs, %rd2422, 39;
	add.u64 	%rd2440, %lhs, %rhs;
	}
	xor.b64  	%rd2441, %rd2439, %rd2440;
	and.b64  	%rd2442, %rd2422, %rd2397;
	xor.b64  	%rd2443, %rd2422, %rd2397;
	and.b64  	%rd2444, %rd2443, %rd2372;
	or.b64  	%rd2445, %rd2444, %rd2442;
	add.s64 	%rd2446, %rd2445, %rd2441;
	add.s64 	%rd2447, %rd2446, %rd2435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2436, 50;
	shr.b64 	%rhs, %rd2436, 14;
	add.u64 	%rd2448, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2436, 46;
	shr.b64 	%rhs, %rd2436, 18;
	add.u64 	%rd2449, %lhs, %rhs;
	}
	xor.b64  	%rd2450, %rd2448, %rd2449;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2436, 23;
	shr.b64 	%rhs, %rd2436, 41;
	add.u64 	%rd2451, %lhs, %rhs;
	}
	xor.b64  	%rd2452, %rd2450, %rd2451;
	xor.b64  	%rd2453, %rd2411, %rd2386;
	and.b64  	%rd2454, %rd2436, %rd2453;
	xor.b64  	%rd2455, %rd2454, %rd2386;
	ld.const.u64 	%rd2456, [%rd2222+72];
	add.s64 	%rd2457, %rd2456, %rd4603;
	add.s64 	%rd2458, %rd2457, %rd2361;
	add.s64 	%rd2459, %rd2458, %rd2455;
	add.s64 	%rd2460, %rd2459, %rd2452;
	add.s64 	%rd2461, %rd2460, %rd2372;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 36;
	shr.b64 	%rhs, %rd2447, 28;
	add.u64 	%rd2462, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 30;
	shr.b64 	%rhs, %rd2447, 34;
	add.u64 	%rd2463, %lhs, %rhs;
	}
	xor.b64  	%rd2464, %rd2462, %rd2463;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2447, 25;
	shr.b64 	%rhs, %rd2447, 39;
	add.u64 	%rd2465, %lhs, %rhs;
	}
	xor.b64  	%rd2466, %rd2464, %rd2465;
	and.b64  	%rd2467, %rd2447, %rd2422;
	xor.b64  	%rd2468, %rd2447, %rd2422;
	and.b64  	%rd2469, %rd2468, %rd2397;
	or.b64  	%rd2470, %rd2469, %rd2467;
	add.s64 	%rd2471, %rd2470, %rd2466;
	add.s64 	%rd2472, %rd2471, %rd2460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2461, 50;
	shr.b64 	%rhs, %rd2461, 14;
	add.u64 	%rd2473, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2461, 46;
	shr.b64 	%rhs, %rd2461, 18;
	add.u64 	%rd2474, %lhs, %rhs;
	}
	xor.b64  	%rd2475, %rd2473, %rd2474;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2461, 23;
	shr.b64 	%rhs, %rd2461, 41;
	add.u64 	%rd2476, %lhs, %rhs;
	}
	xor.b64  	%rd2477, %rd2475, %rd2476;
	xor.b64  	%rd2478, %rd2436, %rd2411;
	and.b64  	%rd2479, %rd2461, %rd2478;
	xor.b64  	%rd2480, %rd2479, %rd2411;
	ld.const.u64 	%rd2481, [%rd2222+80];
	add.s64 	%rd2482, %rd2481, %rd4602;
	add.s64 	%rd2483, %rd2482, %rd2386;
	add.s64 	%rd2484, %rd2483, %rd2480;
	add.s64 	%rd2485, %rd2484, %rd2477;
	add.s64 	%rd2486, %rd2485, %rd2397;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 36;
	shr.b64 	%rhs, %rd2472, 28;
	add.u64 	%rd2487, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 30;
	shr.b64 	%rhs, %rd2472, 34;
	add.u64 	%rd2488, %lhs, %rhs;
	}
	xor.b64  	%rd2489, %rd2487, %rd2488;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2472, 25;
	shr.b64 	%rhs, %rd2472, 39;
	add.u64 	%rd2490, %lhs, %rhs;
	}
	xor.b64  	%rd2491, %rd2489, %rd2490;
	and.b64  	%rd2492, %rd2472, %rd2447;
	xor.b64  	%rd2493, %rd2472, %rd2447;
	and.b64  	%rd2494, %rd2493, %rd2422;
	or.b64  	%rd2495, %rd2494, %rd2492;
	add.s64 	%rd2496, %rd2495, %rd2491;
	add.s64 	%rd2497, %rd2496, %rd2485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2486, 50;
	shr.b64 	%rhs, %rd2486, 14;
	add.u64 	%rd2498, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2486, 46;
	shr.b64 	%rhs, %rd2486, 18;
	add.u64 	%rd2499, %lhs, %rhs;
	}
	xor.b64  	%rd2500, %rd2498, %rd2499;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2486, 23;
	shr.b64 	%rhs, %rd2486, 41;
	add.u64 	%rd2501, %lhs, %rhs;
	}
	xor.b64  	%rd2502, %rd2500, %rd2501;
	xor.b64  	%rd2503, %rd2461, %rd2436;
	and.b64  	%rd2504, %rd2486, %rd2503;
	xor.b64  	%rd2505, %rd2504, %rd2436;
	ld.const.u64 	%rd2506, [%rd2222+88];
	add.s64 	%rd2507, %rd2506, %rd4601;
	add.s64 	%rd2508, %rd2507, %rd2411;
	add.s64 	%rd2509, %rd2508, %rd2505;
	add.s64 	%rd2510, %rd2509, %rd2502;
	add.s64 	%rd2511, %rd2510, %rd2422;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2497, 36;
	shr.b64 	%rhs, %rd2497, 28;
	add.u64 	%rd2512, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2497, 30;
	shr.b64 	%rhs, %rd2497, 34;
	add.u64 	%rd2513, %lhs, %rhs;
	}
	xor.b64  	%rd2514, %rd2512, %rd2513;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2497, 25;
	shr.b64 	%rhs, %rd2497, 39;
	add.u64 	%rd2515, %lhs, %rhs;
	}
	xor.b64  	%rd2516, %rd2514, %rd2515;
	and.b64  	%rd2517, %rd2497, %rd2472;
	xor.b64  	%rd2518, %rd2497, %rd2472;
	and.b64  	%rd2519, %rd2518, %rd2447;
	or.b64  	%rd2520, %rd2519, %rd2517;
	add.s64 	%rd2521, %rd2520, %rd2516;
	add.s64 	%rd2522, %rd2521, %rd2510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2511, 50;
	shr.b64 	%rhs, %rd2511, 14;
	add.u64 	%rd2523, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2511, 46;
	shr.b64 	%rhs, %rd2511, 18;
	add.u64 	%rd2524, %lhs, %rhs;
	}
	xor.b64  	%rd2525, %rd2523, %rd2524;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2511, 23;
	shr.b64 	%rhs, %rd2511, 41;
	add.u64 	%rd2526, %lhs, %rhs;
	}
	xor.b64  	%rd2527, %rd2525, %rd2526;
	xor.b64  	%rd2528, %rd2486, %rd2461;
	and.b64  	%rd2529, %rd2511, %rd2528;
	xor.b64  	%rd2530, %rd2529, %rd2461;
	ld.const.u64 	%rd2531, [%rd2222+96];
	add.s64 	%rd2532, %rd2531, %rd4600;
	add.s64 	%rd2533, %rd2532, %rd2436;
	add.s64 	%rd2534, %rd2533, %rd2530;
	add.s64 	%rd2535, %rd2534, %rd2527;
	add.s64 	%rd4612, %rd2535, %rd2447;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2522, 36;
	shr.b64 	%rhs, %rd2522, 28;
	add.u64 	%rd2536, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2522, 30;
	shr.b64 	%rhs, %rd2522, 34;
	add.u64 	%rd2537, %lhs, %rhs;
	}
	xor.b64  	%rd2538, %rd2536, %rd2537;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2522, 25;
	shr.b64 	%rhs, %rd2522, 39;
	add.u64 	%rd2539, %lhs, %rhs;
	}
	xor.b64  	%rd2540, %rd2538, %rd2539;
	and.b64  	%rd2541, %rd2522, %rd2497;
	xor.b64  	%rd2542, %rd2522, %rd2497;
	and.b64  	%rd2543, %rd2542, %rd2472;
	or.b64  	%rd2544, %rd2543, %rd2541;
	add.s64 	%rd2545, %rd2544, %rd2540;
	add.s64 	%rd4608, %rd2545, %rd2535;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 50;
	shr.b64 	%rhs, %rd4612, 14;
	add.u64 	%rd2546, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 46;
	shr.b64 	%rhs, %rd4612, 18;
	add.u64 	%rd2547, %lhs, %rhs;
	}
	xor.b64  	%rd2548, %rd2546, %rd2547;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4612, 23;
	shr.b64 	%rhs, %rd4612, 41;
	add.u64 	%rd2549, %lhs, %rhs;
	}
	xor.b64  	%rd2550, %rd2548, %rd2549;
	xor.b64  	%rd2551, %rd2511, %rd2486;
	and.b64  	%rd2552, %rd4612, %rd2551;
	xor.b64  	%rd2553, %rd2552, %rd2486;
	ld.const.u64 	%rd2554, [%rd2222+104];
	add.s64 	%rd2555, %rd2554, %rd4599;
	add.s64 	%rd2556, %rd2555, %rd2461;
	add.s64 	%rd2557, %rd2556, %rd2553;
	add.s64 	%rd2558, %rd2557, %rd2550;
	add.s64 	%rd4611, %rd2558, %rd2472;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 36;
	shr.b64 	%rhs, %rd4608, 28;
	add.u64 	%rd2559, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 30;
	shr.b64 	%rhs, %rd4608, 34;
	add.u64 	%rd2560, %lhs, %rhs;
	}
	xor.b64  	%rd2561, %rd2559, %rd2560;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4608, 25;
	shr.b64 	%rhs, %rd4608, 39;
	add.u64 	%rd2562, %lhs, %rhs;
	}
	xor.b64  	%rd2563, %rd2561, %rd2562;
	and.b64  	%rd2564, %rd4608, %rd2522;
	xor.b64  	%rd2565, %rd4608, %rd2522;
	and.b64  	%rd2566, %rd2565, %rd2497;
	or.b64  	%rd2567, %rd2566, %rd2564;
	add.s64 	%rd2568, %rd2567, %rd2563;
	add.s64 	%rd4607, %rd2568, %rd2558;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 50;
	shr.b64 	%rhs, %rd4611, 14;
	add.u64 	%rd2569, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 46;
	shr.b64 	%rhs, %rd4611, 18;
	add.u64 	%rd2570, %lhs, %rhs;
	}
	xor.b64  	%rd2571, %rd2569, %rd2570;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4611, 23;
	shr.b64 	%rhs, %rd4611, 41;
	add.u64 	%rd2572, %lhs, %rhs;
	}
	xor.b64  	%rd2573, %rd2571, %rd2572;
	xor.b64  	%rd2574, %rd4612, %rd2511;
	and.b64  	%rd2575, %rd4611, %rd2574;
	xor.b64  	%rd2576, %rd2575, %rd2511;
	ld.const.u64 	%rd2577, [%rd2222+112];
	add.s64 	%rd2578, %rd2577, %rd4598;
	add.s64 	%rd2579, %rd2578, %rd2486;
	add.s64 	%rd2580, %rd2579, %rd2576;
	add.s64 	%rd2581, %rd2580, %rd2573;
	add.s64 	%rd4610, %rd2581, %rd2497;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 36;
	shr.b64 	%rhs, %rd4607, 28;
	add.u64 	%rd2582, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 30;
	shr.b64 	%rhs, %rd4607, 34;
	add.u64 	%rd2583, %lhs, %rhs;
	}
	xor.b64  	%rd2584, %rd2582, %rd2583;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4607, 25;
	shr.b64 	%rhs, %rd4607, 39;
	add.u64 	%rd2585, %lhs, %rhs;
	}
	xor.b64  	%rd2586, %rd2584, %rd2585;
	and.b64  	%rd2587, %rd4607, %rd4608;
	xor.b64  	%rd2588, %rd4607, %rd4608;
	and.b64  	%rd2589, %rd2588, %rd2522;
	or.b64  	%rd2590, %rd2589, %rd2587;
	add.s64 	%rd2591, %rd2590, %rd2586;
	add.s64 	%rd4606, %rd2591, %rd2581;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 50;
	shr.b64 	%rhs, %rd4610, 14;
	add.u64 	%rd2592, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 46;
	shr.b64 	%rhs, %rd4610, 18;
	add.u64 	%rd2593, %lhs, %rhs;
	}
	xor.b64  	%rd2594, %rd2592, %rd2593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4610, 23;
	shr.b64 	%rhs, %rd4610, 41;
	add.u64 	%rd2595, %lhs, %rhs;
	}
	xor.b64  	%rd2596, %rd2594, %rd2595;
	xor.b64  	%rd2597, %rd4611, %rd4612;
	and.b64  	%rd2598, %rd4610, %rd2597;
	xor.b64  	%rd2599, %rd2598, %rd4612;
	ld.const.u64 	%rd2600, [%rd2222+120];
	add.s64 	%rd2601, %rd2600, %rd4597;
	add.s64 	%rd2602, %rd2601, %rd2511;
	add.s64 	%rd2603, %rd2602, %rd2599;
	add.s64 	%rd2604, %rd2603, %rd2596;
	add.s64 	%rd4609, %rd2604, %rd2522;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 36;
	shr.b64 	%rhs, %rd4606, 28;
	add.u64 	%rd2605, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 30;
	shr.b64 	%rhs, %rd4606, 34;
	add.u64 	%rd2606, %lhs, %rhs;
	}
	xor.b64  	%rd2607, %rd2605, %rd2606;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4606, 25;
	shr.b64 	%rhs, %rd4606, 39;
	add.u64 	%rd2608, %lhs, %rhs;
	}
	xor.b64  	%rd2609, %rd2607, %rd2608;
	and.b64  	%rd2610, %rd4606, %rd4607;
	xor.b64  	%rd2611, %rd4606, %rd4607;
	and.b64  	%rd2612, %rd2611, %rd4608;
	or.b64  	%rd2613, %rd2612, %rd2610;
	add.s64 	%rd2614, %rd2613, %rd2609;
	add.s64 	%rd4605, %rd2614, %rd2604;
	add.s32 	%r2628, %r2628, 16;
	setp.lt.u32 	%p498, %r2628, 80;
	@%p498 bra 	$L__BB1_455;

	add.s64 	%rd4596, %rd4605, %rd4596;
	add.s64 	%rd4595, %rd4606, %rd4595;
	add.s64 	%rd4594, %rd4607, %rd4594;
	add.s64 	%rd4593, %rd4608, %rd4593;
	add.s64 	%rd4592, %rd4609, %rd4592;
	add.s64 	%rd4591, %rd4610, %rd4591;
	add.s64 	%rd4590, %rd4611, %rd4590;
	add.s64 	%rd4589, %rd4612, %rd4589;
	mov.u32 	%r2629, 0;
	mov.u32 	%r2630, %r2629;
	mov.u32 	%r2631, %r2629;
	mov.u32 	%r2632, %r2629;
	mov.u32 	%r2633, %r2629;
	mov.u32 	%r2634, %r2629;
	mov.u32 	%r2635, %r2629;
	mov.u32 	%r2636, %r2629;
	mov.u32 	%r2637, %r2629;
	mov.u32 	%r2638, %r2629;
	mov.u32 	%r2639, %r2629;
	mov.u32 	%r2640, %r2629;
	mov.u32 	%r2641, %r2629;
	mov.u32 	%r2642, %r2629;
	mov.u32 	%r2643, %r2629;
	mov.u32 	%r2644, %r2629;
	mov.u32 	%r2645, %r2629;
	mov.u32 	%r2646, %r2629;
	mov.u32 	%r2647, %r2629;
	mov.u32 	%r2648, %r2629;
	mov.u32 	%r2649, %r2629;
	mov.u32 	%r2650, %r2629;
	mov.u32 	%r2651, %r2629;
	mov.u32 	%r2652, %r2629;
	mov.u32 	%r2653, %r2629;
	mov.u32 	%r2654, %r2629;
	mov.u32 	%r2655, %r2629;
	mov.u32 	%r2656, %r2629;
	mov.u32 	%r2657, %r2629;
	mov.u32 	%r2658, %r2629;

$L__BB1_457:
	mov.b64 	%rd4645, {%r2657, %r2658};
	mov.b64 	%rd4646, {%r2655, %r2656};
	mov.b64 	%rd4647, {%r2653, %r2654};
	mov.b64 	%rd4648, {%r2651, %r2652};
	mov.b64 	%rd4649, {%r2649, %r2650};
	mov.b64 	%rd4650, {%r2647, %r2648};
	mov.b64 	%rd4651, {%r2645, %r2646};
	mov.b64 	%rd4652, {%r2643, %r2644};
	mov.b64 	%rd4636, {%r2641, %r2642};
	mov.b64 	%rd4635, {%r2639, %r2640};
	mov.b64 	%rd4634, {%r2637, %r2638};
	mov.b64 	%rd4633, {%r2635, %r2636};
	mov.b64 	%rd4632, {%r2633, %r2634};
	mov.b64 	%rd4631, {%r2631, %r2632};
	mov.b64 	%rd4630, {%r2629, %r2630};
	mov.u32 	%r2384, 0;
	mov.b64 	%rd4629, {%r2299, %r2384};
	add.s64 	%rd2615, %rd4589, %rd4645;
	xor.b64  	%rd2616, %rd4591, %rd4590;
	and.b64  	%rd2617, %rd4592, %rd2616;
	xor.b64  	%rd2618, %rd2617, %rd4590;
	add.s64 	%rd2619, %rd2615, %rd2618;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 46;
	shr.b64 	%rhs, %rd4592, 18;
	add.u64 	%rd2620, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 50;
	shr.b64 	%rhs, %rd4592, 14;
	add.u64 	%rd2621, %lhs, %rhs;
	}
	xor.b64  	%rd2622, %rd2621, %rd2620;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4592, 23;
	shr.b64 	%rhs, %rd4592, 41;
	add.u64 	%rd2623, %lhs, %rhs;
	}
	xor.b64  	%rd2624, %rd2622, %rd2623;
	add.s64 	%rd2625, %rd2619, %rd2624;
	add.s64 	%rd2626, %rd2625, 4794697086780616226;
	add.s64 	%rd2627, %rd2626, %rd4593;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 30;
	shr.b64 	%rhs, %rd4596, 34;
	add.u64 	%rd2628, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 36;
	shr.b64 	%rhs, %rd4596, 28;
	add.u64 	%rd2629, %lhs, %rhs;
	}
	xor.b64  	%rd2630, %rd2629, %rd2628;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4596, 25;
	shr.b64 	%rhs, %rd4596, 39;
	add.u64 	%rd2631, %lhs, %rhs;
	}
	xor.b64  	%rd2632, %rd2630, %rd2631;
	add.s64 	%rd2633, %rd2632, %rd2626;
	xor.b64  	%rd2634, %rd4596, %rd4595;
	and.b64  	%rd2635, %rd2634, %rd4594;
	and.b64  	%rd2636, %rd4596, %rd4595;
	or.b64  	%rd2637, %rd2635, %rd2636;
	add.s64 	%rd2638, %rd2633, %rd2637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 50;
	shr.b64 	%rhs, %rd2627, 14;
	add.u64 	%rd2639, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 46;
	shr.b64 	%rhs, %rd2627, 18;
	add.u64 	%rd2640, %lhs, %rhs;
	}
	xor.b64  	%rd2641, %rd2639, %rd2640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2627, 23;
	shr.b64 	%rhs, %rd2627, 41;
	add.u64 	%rd2642, %lhs, %rhs;
	}
	xor.b64  	%rd2643, %rd2641, %rd2642;
	xor.b64  	%rd2644, %rd4592, %rd4591;
	and.b64  	%rd2645, %rd2627, %rd2644;
	xor.b64  	%rd2646, %rd2645, %rd4591;
	add.s64 	%rd2647, %rd4646, %rd4590;
	add.s64 	%rd2648, %rd2647, %rd2646;
	add.s64 	%rd2649, %rd2648, %rd2643;
	add.s64 	%rd2650, %rd2649, 8158064640168781261;
	add.s64 	%rd2651, %rd2650, %rd4594;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2638, 36;
	shr.b64 	%rhs, %rd2638, 28;
	add.u64 	%rd2652, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2638, 30;
	shr.b64 	%rhs, %rd2638, 34;
	add.u64 	%rd2653, %lhs, %rhs;
	}
	xor.b64  	%rd2654, %rd2652, %rd2653;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2638, 25;
	shr.b64 	%rhs, %rd2638, 39;
	add.u64 	%rd2655, %lhs, %rhs;
	}
	xor.b64  	%rd2656, %rd2654, %rd2655;
	add.s64 	%rd2657, %rd2656, %rd2650;
	and.b64  	%rd2658, %rd2638, %rd4596;
	xor.b64  	%rd2659, %rd2638, %rd4596;
	and.b64  	%rd2660, %rd2659, %rd4595;
	or.b64  	%rd2661, %rd2660, %rd2658;
	add.s64 	%rd2662, %rd2657, %rd2661;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 50;
	shr.b64 	%rhs, %rd2651, 14;
	add.u64 	%rd2663, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 46;
	shr.b64 	%rhs, %rd2651, 18;
	add.u64 	%rd2664, %lhs, %rhs;
	}
	xor.b64  	%rd2665, %rd2663, %rd2664;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2651, 23;
	shr.b64 	%rhs, %rd2651, 41;
	add.u64 	%rd2666, %lhs, %rhs;
	}
	xor.b64  	%rd2667, %rd2665, %rd2666;
	xor.b64  	%rd2668, %rd2627, %rd4592;
	and.b64  	%rd2669, %rd2651, %rd2668;
	xor.b64  	%rd2670, %rd2669, %rd4592;
	add.s64 	%rd2671, %rd4647, %rd4591;
	add.s64 	%rd2672, %rd2671, %rd2670;
	add.s64 	%rd2673, %rd2672, %rd2667;
	add.s64 	%rd2674, %rd2673, -5349999486874862801;
	add.s64 	%rd2675, %rd2674, %rd4595;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2662, 36;
	shr.b64 	%rhs, %rd2662, 28;
	add.u64 	%rd2676, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2662, 30;
	shr.b64 	%rhs, %rd2662, 34;
	add.u64 	%rd2677, %lhs, %rhs;
	}
	xor.b64  	%rd2678, %rd2676, %rd2677;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2662, 25;
	shr.b64 	%rhs, %rd2662, 39;
	add.u64 	%rd2679, %lhs, %rhs;
	}
	xor.b64  	%rd2680, %rd2678, %rd2679;
	add.s64 	%rd2681, %rd2674, %rd2680;
	and.b64  	%rd2682, %rd2662, %rd2638;
	xor.b64  	%rd2683, %rd2662, %rd2638;
	and.b64  	%rd2684, %rd2683, %rd4596;
	or.b64  	%rd2685, %rd2684, %rd2682;
	add.s64 	%rd2686, %rd2681, %rd2685;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 50;
	shr.b64 	%rhs, %rd2675, 14;
	add.u64 	%rd2687, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 46;
	shr.b64 	%rhs, %rd2675, 18;
	add.u64 	%rd2688, %lhs, %rhs;
	}
	xor.b64  	%rd2689, %rd2687, %rd2688;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2675, 23;
	shr.b64 	%rhs, %rd2675, 41;
	add.u64 	%rd2690, %lhs, %rhs;
	}
	xor.b64  	%rd2691, %rd2689, %rd2690;
	xor.b64  	%rd2692, %rd2651, %rd2627;
	and.b64  	%rd2693, %rd2675, %rd2692;
	xor.b64  	%rd2694, %rd2693, %rd2627;
	add.s64 	%rd2695, %rd4648, %rd4592;
	add.s64 	%rd2696, %rd2695, %rd2694;
	add.s64 	%rd2697, %rd2696, %rd2691;
	add.s64 	%rd2698, %rd2697, -1606136188198331460;
	add.s64 	%rd2699, %rd2698, %rd4596;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2686, 36;
	shr.b64 	%rhs, %rd2686, 28;
	add.u64 	%rd2700, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2686, 30;
	shr.b64 	%rhs, %rd2686, 34;
	add.u64 	%rd2701, %lhs, %rhs;
	}
	xor.b64  	%rd2702, %rd2700, %rd2701;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2686, 25;
	shr.b64 	%rhs, %rd2686, 39;
	add.u64 	%rd2703, %lhs, %rhs;
	}
	xor.b64  	%rd2704, %rd2702, %rd2703;
	and.b64  	%rd2705, %rd2686, %rd2662;
	xor.b64  	%rd2706, %rd2686, %rd2662;
	and.b64  	%rd2707, %rd2706, %rd2638;
	or.b64  	%rd2708, %rd2707, %rd2705;
	add.s64 	%rd2709, %rd2708, %rd2704;
	add.s64 	%rd2710, %rd2709, %rd2698;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 50;
	shr.b64 	%rhs, %rd2699, 14;
	add.u64 	%rd2711, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 46;
	shr.b64 	%rhs, %rd2699, 18;
	add.u64 	%rd2712, %lhs, %rhs;
	}
	xor.b64  	%rd2713, %rd2711, %rd2712;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2699, 23;
	shr.b64 	%rhs, %rd2699, 41;
	add.u64 	%rd2714, %lhs, %rhs;
	}
	xor.b64  	%rd2715, %rd2713, %rd2714;
	xor.b64  	%rd2716, %rd2675, %rd2651;
	and.b64  	%rd2717, %rd2699, %rd2716;
	xor.b64  	%rd2718, %rd2717, %rd2651;
	add.s64 	%rd2719, %rd4649, %rd2627;
	add.s64 	%rd2720, %rd2719, %rd2718;
	add.s64 	%rd2721, %rd2720, %rd2715;
	add.s64 	%rd2722, %rd2721, 4131703408338449720;
	add.s64 	%rd2723, %rd2722, %rd2638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2710, 36;
	shr.b64 	%rhs, %rd2710, 28;
	add.u64 	%rd2724, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2710, 30;
	shr.b64 	%rhs, %rd2710, 34;
	add.u64 	%rd2725, %lhs, %rhs;
	}
	xor.b64  	%rd2726, %rd2724, %rd2725;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2710, 25;
	shr.b64 	%rhs, %rd2710, 39;
	add.u64 	%rd2727, %lhs, %rhs;
	}
	xor.b64  	%rd2728, %rd2726, %rd2727;
	and.b64  	%rd2729, %rd2710, %rd2686;
	xor.b64  	%rd2730, %rd2710, %rd2686;
	and.b64  	%rd2731, %rd2730, %rd2662;
	or.b64  	%rd2732, %rd2731, %rd2729;
	add.s64 	%rd2733, %rd2732, %rd2728;
	add.s64 	%rd2734, %rd2733, %rd2722;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 50;
	shr.b64 	%rhs, %rd2723, 14;
	add.u64 	%rd2735, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 46;
	shr.b64 	%rhs, %rd2723, 18;
	add.u64 	%rd2736, %lhs, %rhs;
	}
	xor.b64  	%rd2737, %rd2735, %rd2736;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2723, 23;
	shr.b64 	%rhs, %rd2723, 41;
	add.u64 	%rd2738, %lhs, %rhs;
	}
	xor.b64  	%rd2739, %rd2737, %rd2738;
	xor.b64  	%rd2740, %rd2699, %rd2675;
	and.b64  	%rd2741, %rd2723, %rd2740;
	xor.b64  	%rd2742, %rd2741, %rd2675;
	add.s64 	%rd2743, %rd4650, %rd2651;
	add.s64 	%rd2744, %rd2743, %rd2742;
	add.s64 	%rd2745, %rd2744, %rd2739;
	add.s64 	%rd2746, %rd2745, 6480981068601479193;
	add.s64 	%rd2747, %rd2746, %rd2662;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2734, 36;
	shr.b64 	%rhs, %rd2734, 28;
	add.u64 	%rd2748, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2734, 30;
	shr.b64 	%rhs, %rd2734, 34;
	add.u64 	%rd2749, %lhs, %rhs;
	}
	xor.b64  	%rd2750, %rd2748, %rd2749;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2734, 25;
	shr.b64 	%rhs, %rd2734, 39;
	add.u64 	%rd2751, %lhs, %rhs;
	}
	xor.b64  	%rd2752, %rd2750, %rd2751;
	and.b64  	%rd2753, %rd2734, %rd2710;
	xor.b64  	%rd2754, %rd2734, %rd2710;
	and.b64  	%rd2755, %rd2754, %rd2686;
	or.b64  	%rd2756, %rd2755, %rd2753;
	add.s64 	%rd2757, %rd2756, %rd2752;
	add.s64 	%rd2758, %rd2757, %rd2746;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 50;
	shr.b64 	%rhs, %rd2747, 14;
	add.u64 	%rd2759, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 46;
	shr.b64 	%rhs, %rd2747, 18;
	add.u64 	%rd2760, %lhs, %rhs;
	}
	xor.b64  	%rd2761, %rd2759, %rd2760;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2747, 23;
	shr.b64 	%rhs, %rd2747, 41;
	add.u64 	%rd2762, %lhs, %rhs;
	}
	xor.b64  	%rd2763, %rd2761, %rd2762;
	xor.b64  	%rd2764, %rd2723, %rd2699;
	and.b64  	%rd2765, %rd2747, %rd2764;
	xor.b64  	%rd2766, %rd2765, %rd2699;
	add.s64 	%rd2767, %rd4651, %rd2675;
	add.s64 	%rd2768, %rd2767, %rd2766;
	add.s64 	%rd2769, %rd2768, %rd2763;
	add.s64 	%rd2770, %rd2769, -7908458776815382629;
	add.s64 	%rd2771, %rd2770, %rd2686;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 36;
	shr.b64 	%rhs, %rd2758, 28;
	add.u64 	%rd2772, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 30;
	shr.b64 	%rhs, %rd2758, 34;
	add.u64 	%rd2773, %lhs, %rhs;
	}
	xor.b64  	%rd2774, %rd2772, %rd2773;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2758, 25;
	shr.b64 	%rhs, %rd2758, 39;
	add.u64 	%rd2775, %lhs, %rhs;
	}
	xor.b64  	%rd2776, %rd2774, %rd2775;
	and.b64  	%rd2777, %rd2758, %rd2734;
	xor.b64  	%rd2778, %rd2758, %rd2734;
	and.b64  	%rd2779, %rd2778, %rd2710;
	or.b64  	%rd2780, %rd2779, %rd2777;
	add.s64 	%rd2781, %rd2780, %rd2776;
	add.s64 	%rd2782, %rd2781, %rd2770;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 50;
	shr.b64 	%rhs, %rd2771, 14;
	add.u64 	%rd2783, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 46;
	shr.b64 	%rhs, %rd2771, 18;
	add.u64 	%rd2784, %lhs, %rhs;
	}
	xor.b64  	%rd2785, %rd2783, %rd2784;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2771, 23;
	shr.b64 	%rhs, %rd2771, 41;
	add.u64 	%rd2786, %lhs, %rhs;
	}
	xor.b64  	%rd2787, %rd2785, %rd2786;
	xor.b64  	%rd2788, %rd2747, %rd2723;
	and.b64  	%rd2789, %rd2771, %rd2788;
	xor.b64  	%rd2790, %rd2789, %rd2723;
	add.s64 	%rd2791, %rd4652, %rd2699;
	add.s64 	%rd2792, %rd2791, %rd2790;
	add.s64 	%rd2793, %rd2792, %rd2787;
	add.s64 	%rd2794, %rd2793, -6116909921290321640;
	add.s64 	%rd2795, %rd2794, %rd2710;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2782, 36;
	shr.b64 	%rhs, %rd2782, 28;
	add.u64 	%rd2796, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2782, 30;
	shr.b64 	%rhs, %rd2782, 34;
	add.u64 	%rd2797, %lhs, %rhs;
	}
	xor.b64  	%rd2798, %rd2796, %rd2797;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2782, 25;
	shr.b64 	%rhs, %rd2782, 39;
	add.u64 	%rd2799, %lhs, %rhs;
	}
	xor.b64  	%rd2800, %rd2798, %rd2799;
	and.b64  	%rd2801, %rd2782, %rd2758;
	xor.b64  	%rd2802, %rd2782, %rd2758;
	and.b64  	%rd2803, %rd2802, %rd2734;
	or.b64  	%rd2804, %rd2803, %rd2801;
	add.s64 	%rd2805, %rd2804, %rd2800;
	add.s64 	%rd2806, %rd2805, %rd2794;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 50;
	shr.b64 	%rhs, %rd2795, 14;
	add.u64 	%rd2807, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 46;
	shr.b64 	%rhs, %rd2795, 18;
	add.u64 	%rd2808, %lhs, %rhs;
	}
	xor.b64  	%rd2809, %rd2807, %rd2808;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2795, 23;
	shr.b64 	%rhs, %rd2795, 41;
	add.u64 	%rd2810, %lhs, %rhs;
	}
	xor.b64  	%rd2811, %rd2809, %rd2810;
	xor.b64  	%rd2812, %rd2771, %rd2747;
	and.b64  	%rd2813, %rd2795, %rd2812;
	xor.b64  	%rd2814, %rd2813, %rd2747;
	add.s64 	%rd2815, %rd4636, %rd2723;
	add.s64 	%rd2816, %rd2815, %rd2814;
	add.s64 	%rd2817, %rd2816, %rd2811;
	add.s64 	%rd2818, %rd2817, -2880145864133508542;
	add.s64 	%rd2819, %rd2818, %rd2734;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 36;
	shr.b64 	%rhs, %rd2806, 28;
	add.u64 	%rd2820, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 30;
	shr.b64 	%rhs, %rd2806, 34;
	add.u64 	%rd2821, %lhs, %rhs;
	}
	xor.b64  	%rd2822, %rd2820, %rd2821;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2806, 25;
	shr.b64 	%rhs, %rd2806, 39;
	add.u64 	%rd2823, %lhs, %rhs;
	}
	xor.b64  	%rd2824, %rd2822, %rd2823;
	and.b64  	%rd2825, %rd2806, %rd2782;
	xor.b64  	%rd2826, %rd2806, %rd2782;
	and.b64  	%rd2827, %rd2826, %rd2758;
	or.b64  	%rd2828, %rd2827, %rd2825;
	add.s64 	%rd2829, %rd2828, %rd2824;
	add.s64 	%rd2830, %rd2829, %rd2818;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 50;
	shr.b64 	%rhs, %rd2819, 14;
	add.u64 	%rd2831, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 46;
	shr.b64 	%rhs, %rd2819, 18;
	add.u64 	%rd2832, %lhs, %rhs;
	}
	xor.b64  	%rd2833, %rd2831, %rd2832;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2819, 23;
	shr.b64 	%rhs, %rd2819, 41;
	add.u64 	%rd2834, %lhs, %rhs;
	}
	xor.b64  	%rd2835, %rd2833, %rd2834;
	xor.b64  	%rd2836, %rd2795, %rd2771;
	and.b64  	%rd2837, %rd2819, %rd2836;
	xor.b64  	%rd2838, %rd2837, %rd2771;
	add.s64 	%rd2839, %rd4635, %rd2747;
	add.s64 	%rd2840, %rd2839, %rd2838;
	add.s64 	%rd2841, %rd2840, %rd2835;
	add.s64 	%rd2842, %rd2841, 1334009975649890238;
	add.s64 	%rd2843, %rd2842, %rd2758;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2830, 36;
	shr.b64 	%rhs, %rd2830, 28;
	add.u64 	%rd2844, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2830, 30;
	shr.b64 	%rhs, %rd2830, 34;
	add.u64 	%rd2845, %lhs, %rhs;
	}
	xor.b64  	%rd2846, %rd2844, %rd2845;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2830, 25;
	shr.b64 	%rhs, %rd2830, 39;
	add.u64 	%rd2847, %lhs, %rhs;
	}
	xor.b64  	%rd2848, %rd2846, %rd2847;
	and.b64  	%rd2849, %rd2830, %rd2806;
	xor.b64  	%rd2850, %rd2830, %rd2806;
	and.b64  	%rd2851, %rd2850, %rd2782;
	or.b64  	%rd2852, %rd2851, %rd2849;
	add.s64 	%rd2853, %rd2852, %rd2848;
	add.s64 	%rd2854, %rd2853, %rd2842;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2843, 50;
	shr.b64 	%rhs, %rd2843, 14;
	add.u64 	%rd2855, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2843, 46;
	shr.b64 	%rhs, %rd2843, 18;
	add.u64 	%rd2856, %lhs, %rhs;
	}
	xor.b64  	%rd2857, %rd2855, %rd2856;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2843, 23;
	shr.b64 	%rhs, %rd2843, 41;
	add.u64 	%rd2858, %lhs, %rhs;
	}
	xor.b64  	%rd2859, %rd2857, %rd2858;
	xor.b64  	%rd2860, %rd2819, %rd2795;
	and.b64  	%rd2861, %rd2843, %rd2860;
	xor.b64  	%rd2862, %rd2861, %rd2795;
	add.s64 	%rd2863, %rd4634, %rd2771;
	add.s64 	%rd2864, %rd2863, %rd2862;
	add.s64 	%rd2865, %rd2864, %rd2859;
	add.s64 	%rd2866, %rd2865, 2608012711638119052;
	add.s64 	%rd2867, %rd2866, %rd2782;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2854, 36;
	shr.b64 	%rhs, %rd2854, 28;
	add.u64 	%rd2868, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2854, 30;
	shr.b64 	%rhs, %rd2854, 34;
	add.u64 	%rd2869, %lhs, %rhs;
	}
	xor.b64  	%rd2870, %rd2868, %rd2869;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2854, 25;
	shr.b64 	%rhs, %rd2854, 39;
	add.u64 	%rd2871, %lhs, %rhs;
	}
	xor.b64  	%rd2872, %rd2870, %rd2871;
	and.b64  	%rd2873, %rd2854, %rd2830;
	xor.b64  	%rd2874, %rd2854, %rd2830;
	and.b64  	%rd2875, %rd2874, %rd2806;
	or.b64  	%rd2876, %rd2875, %rd2873;
	add.s64 	%rd2877, %rd2876, %rd2872;
	add.s64 	%rd2878, %rd2877, %rd2866;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2867, 50;
	shr.b64 	%rhs, %rd2867, 14;
	add.u64 	%rd2879, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2867, 46;
	shr.b64 	%rhs, %rd2867, 18;
	add.u64 	%rd2880, %lhs, %rhs;
	}
	xor.b64  	%rd2881, %rd2879, %rd2880;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2867, 23;
	shr.b64 	%rhs, %rd2867, 41;
	add.u64 	%rd2882, %lhs, %rhs;
	}
	xor.b64  	%rd2883, %rd2881, %rd2882;
	xor.b64  	%rd2884, %rd2843, %rd2819;
	and.b64  	%rd2885, %rd2867, %rd2884;
	xor.b64  	%rd2886, %rd2885, %rd2819;
	add.s64 	%rd2887, %rd4633, %rd2795;
	add.s64 	%rd2888, %rd2887, %rd2886;
	add.s64 	%rd2889, %rd2888, %rd2883;
	add.s64 	%rd2890, %rd2889, 6128411473006802146;
	add.s64 	%rd2891, %rd2890, %rd2806;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2878, 36;
	shr.b64 	%rhs, %rd2878, 28;
	add.u64 	%rd2892, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2878, 30;
	shr.b64 	%rhs, %rd2878, 34;
	add.u64 	%rd2893, %lhs, %rhs;
	}
	xor.b64  	%rd2894, %rd2892, %rd2893;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2878, 25;
	shr.b64 	%rhs, %rd2878, 39;
	add.u64 	%rd2895, %lhs, %rhs;
	}
	xor.b64  	%rd2896, %rd2894, %rd2895;
	and.b64  	%rd2897, %rd2878, %rd2854;
	xor.b64  	%rd2898, %rd2878, %rd2854;
	and.b64  	%rd2899, %rd2898, %rd2830;
	or.b64  	%rd2900, %rd2899, %rd2897;
	add.s64 	%rd2901, %rd2900, %rd2896;
	add.s64 	%rd2902, %rd2901, %rd2890;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2891, 50;
	shr.b64 	%rhs, %rd2891, 14;
	add.u64 	%rd2903, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2891, 46;
	shr.b64 	%rhs, %rd2891, 18;
	add.u64 	%rd2904, %lhs, %rhs;
	}
	xor.b64  	%rd2905, %rd2903, %rd2904;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2891, 23;
	shr.b64 	%rhs, %rd2891, 41;
	add.u64 	%rd2906, %lhs, %rhs;
	}
	xor.b64  	%rd2907, %rd2905, %rd2906;
	xor.b64  	%rd2908, %rd2867, %rd2843;
	and.b64  	%rd2909, %rd2891, %rd2908;
	xor.b64  	%rd2910, %rd2909, %rd2843;
	add.s64 	%rd2911, %rd4632, %rd2819;
	add.s64 	%rd2912, %rd2911, %rd2910;
	add.s64 	%rd2913, %rd2912, %rd2907;
	add.s64 	%rd2914, %rd2913, 8268148722764581231;
	add.s64 	%rd4644, %rd2914, %rd2830;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2902, 36;
	shr.b64 	%rhs, %rd2902, 28;
	add.u64 	%rd2915, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2902, 30;
	shr.b64 	%rhs, %rd2902, 34;
	add.u64 	%rd2916, %lhs, %rhs;
	}
	xor.b64  	%rd2917, %rd2915, %rd2916;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd2902, 25;
	shr.b64 	%rhs, %rd2902, 39;
	add.u64 	%rd2918, %lhs, %rhs;
	}
	xor.b64  	%rd2919, %rd2917, %rd2918;
	and.b64  	%rd2920, %rd2902, %rd2878;
	xor.b64  	%rd2921, %rd2902, %rd2878;
	and.b64  	%rd2922, %rd2921, %rd2854;
	or.b64  	%rd2923, %rd2922, %rd2920;
	add.s64 	%rd2924, %rd2923, %rd2919;
	add.s64 	%rd4640, %rd2924, %rd2914;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 50;
	shr.b64 	%rhs, %rd4644, 14;
	add.u64 	%rd2925, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 46;
	shr.b64 	%rhs, %rd4644, 18;
	add.u64 	%rd2926, %lhs, %rhs;
	}
	xor.b64  	%rd2927, %rd2925, %rd2926;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 23;
	shr.b64 	%rhs, %rd4644, 41;
	add.u64 	%rd2928, %lhs, %rhs;
	}
	xor.b64  	%rd2929, %rd2927, %rd2928;
	xor.b64  	%rd2930, %rd2891, %rd2867;
	and.b64  	%rd2931, %rd4644, %rd2930;
	xor.b64  	%rd2932, %rd2931, %rd2867;
	add.s64 	%rd2933, %rd4631, %rd2843;
	add.s64 	%rd2934, %rd2933, %rd2932;
	add.s64 	%rd2935, %rd2934, %rd2929;
	add.s64 	%rd2936, %rd2935, -9160688886553864527;
	add.s64 	%rd4643, %rd2936, %rd2854;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 36;
	shr.b64 	%rhs, %rd4640, 28;
	add.u64 	%rd2937, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 30;
	shr.b64 	%rhs, %rd4640, 34;
	add.u64 	%rd2938, %lhs, %rhs;
	}
	xor.b64  	%rd2939, %rd2937, %rd2938;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 25;
	shr.b64 	%rhs, %rd4640, 39;
	add.u64 	%rd2940, %lhs, %rhs;
	}
	xor.b64  	%rd2941, %rd2939, %rd2940;
	and.b64  	%rd2942, %rd4640, %rd2902;
	xor.b64  	%rd2943, %rd4640, %rd2902;
	and.b64  	%rd2944, %rd2943, %rd2878;
	or.b64  	%rd2945, %rd2944, %rd2942;
	add.s64 	%rd2946, %rd2945, %rd2941;
	add.s64 	%rd4639, %rd2946, %rd2936;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 50;
	shr.b64 	%rhs, %rd4643, 14;
	add.u64 	%rd2947, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 46;
	shr.b64 	%rhs, %rd4643, 18;
	add.u64 	%rd2948, %lhs, %rhs;
	}
	xor.b64  	%rd2949, %rd2947, %rd2948;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 23;
	shr.b64 	%rhs, %rd4643, 41;
	add.u64 	%rd2950, %lhs, %rhs;
	}
	xor.b64  	%rd2951, %rd2949, %rd2950;
	xor.b64  	%rd2952, %rd4644, %rd2891;
	and.b64  	%rd2953, %rd4643, %rd2952;
	xor.b64  	%rd2954, %rd2953, %rd2891;
	add.s64 	%rd2955, %rd4630, %rd2867;
	add.s64 	%rd2956, %rd2955, %rd2954;
	add.s64 	%rd2957, %rd2956, %rd2951;
	add.s64 	%rd2958, %rd2957, -7215885187991268811;
	add.s64 	%rd4642, %rd2958, %rd2878;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 36;
	shr.b64 	%rhs, %rd4639, 28;
	add.u64 	%rd2959, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 30;
	shr.b64 	%rhs, %rd4639, 34;
	add.u64 	%rd2960, %lhs, %rhs;
	}
	xor.b64  	%rd2961, %rd2959, %rd2960;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 25;
	shr.b64 	%rhs, %rd4639, 39;
	add.u64 	%rd2962, %lhs, %rhs;
	}
	xor.b64  	%rd2963, %rd2961, %rd2962;
	and.b64  	%rd2964, %rd4639, %rd4640;
	xor.b64  	%rd2965, %rd4639, %rd4640;
	and.b64  	%rd2966, %rd2965, %rd2902;
	or.b64  	%rd2967, %rd2966, %rd2964;
	add.s64 	%rd2968, %rd2967, %rd2963;
	add.s64 	%rd4638, %rd2968, %rd2958;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 50;
	shr.b64 	%rhs, %rd4642, 14;
	add.u64 	%rd2969, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 46;
	shr.b64 	%rhs, %rd4642, 18;
	add.u64 	%rd2970, %lhs, %rhs;
	}
	xor.b64  	%rd2971, %rd2969, %rd2970;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 23;
	shr.b64 	%rhs, %rd4642, 41;
	add.u64 	%rd2972, %lhs, %rhs;
	}
	xor.b64  	%rd2973, %rd2971, %rd2972;
	xor.b64  	%rd2974, %rd4643, %rd4644;
	and.b64  	%rd2975, %rd4642, %rd2974;
	xor.b64  	%rd2976, %rd2975, %rd4644;
	add.s64 	%rd2977, %rd4629, %rd2891;
	add.s64 	%rd2978, %rd2977, %rd2976;
	add.s64 	%rd2979, %rd2978, %rd2973;
	add.s64 	%rd2980, %rd2979, -4495734319001033068;
	add.s64 	%rd4641, %rd2980, %rd2902;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 36;
	shr.b64 	%rhs, %rd4638, 28;
	add.u64 	%rd2981, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 30;
	shr.b64 	%rhs, %rd4638, 34;
	add.u64 	%rd2982, %lhs, %rhs;
	}
	xor.b64  	%rd2983, %rd2981, %rd2982;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 25;
	shr.b64 	%rhs, %rd4638, 39;
	add.u64 	%rd2984, %lhs, %rhs;
	}
	xor.b64  	%rd2985, %rd2983, %rd2984;
	and.b64  	%rd2986, %rd4638, %rd4639;
	xor.b64  	%rd2987, %rd4638, %rd4639;
	and.b64  	%rd2988, %rd2987, %rd4640;
	or.b64  	%rd2989, %rd2988, %rd2986;
	add.s64 	%rd2990, %rd2989, %rd2985;
	add.s64 	%rd4637, %rd2990, %rd2980;
	mov.u32 	%r2659, 16;

$L__BB1_458:
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4630, 3;
	shr.b64 	%rhs, %rd4630, 61;
	add.u64 	%rd2991, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4630, 45;
	shr.b64 	%rhs, %rd4630, 19;
	add.u64 	%rd2992, %lhs, %rhs;
	}
	xor.b64  	%rd2993, %rd2992, %rd2991;
	shr.u64 	%rd2994, %rd4630, 6;
	xor.b64  	%rd2995, %rd2993, %rd2994;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 56;
	shr.b64 	%rhs, %rd4646, 8;
	add.u64 	%rd2996, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 63;
	shr.b64 	%rhs, %rd4646, 1;
	add.u64 	%rd2997, %lhs, %rhs;
	}
	xor.b64  	%rd2998, %rd2997, %rd2996;
	shr.u64 	%rd2999, %rd4646, 7;
	xor.b64  	%rd3000, %rd2998, %rd2999;
	add.s64 	%rd3001, %rd3000, %rd4645;
	add.s64 	%rd3002, %rd3001, %rd4635;
	add.s64 	%rd4645, %rd3002, %rd2995;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 3;
	shr.b64 	%rhs, %rd4629, 61;
	add.u64 	%rd3003, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 45;
	shr.b64 	%rhs, %rd4629, 19;
	add.u64 	%rd3004, %lhs, %rhs;
	}
	xor.b64  	%rd3005, %rd3004, %rd3003;
	shr.u64 	%rd3006, %rd4629, 6;
	xor.b64  	%rd3007, %rd3005, %rd3006;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 56;
	shr.b64 	%rhs, %rd4647, 8;
	add.u64 	%rd3008, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 63;
	shr.b64 	%rhs, %rd4647, 1;
	add.u64 	%rd3009, %lhs, %rhs;
	}
	xor.b64  	%rd3010, %rd3009, %rd3008;
	shr.u64 	%rd3011, %rd4647, 7;
	xor.b64  	%rd3012, %rd3010, %rd3011;
	add.s64 	%rd3013, %rd3012, %rd4646;
	add.s64 	%rd3014, %rd3013, %rd4634;
	add.s64 	%rd4646, %rd3014, %rd3007;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 45;
	shr.b64 	%rhs, %rd4645, 19;
	add.u64 	%rd3015, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 3;
	shr.b64 	%rhs, %rd4645, 61;
	add.u64 	%rd3016, %lhs, %rhs;
	}
	xor.b64  	%rd3017, %rd3015, %rd3016;
	shr.u64 	%rd3018, %rd4645, 6;
	xor.b64  	%rd3019, %rd3017, %rd3018;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 56;
	shr.b64 	%rhs, %rd4648, 8;
	add.u64 	%rd3020, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 63;
	shr.b64 	%rhs, %rd4648, 1;
	add.u64 	%rd3021, %lhs, %rhs;
	}
	xor.b64  	%rd3022, %rd3021, %rd3020;
	shr.u64 	%rd3023, %rd4648, 7;
	xor.b64  	%rd3024, %rd3022, %rd3023;
	add.s64 	%rd3025, %rd3024, %rd4647;
	add.s64 	%rd3026, %rd3025, %rd4633;
	add.s64 	%rd4647, %rd3026, %rd3019;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 45;
	shr.b64 	%rhs, %rd4646, 19;
	add.u64 	%rd3027, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4646, 3;
	shr.b64 	%rhs, %rd4646, 61;
	add.u64 	%rd3028, %lhs, %rhs;
	}
	xor.b64  	%rd3029, %rd3027, %rd3028;
	shr.u64 	%rd3030, %rd4646, 6;
	xor.b64  	%rd3031, %rd3029, %rd3030;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 56;
	shr.b64 	%rhs, %rd4649, 8;
	add.u64 	%rd3032, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 63;
	shr.b64 	%rhs, %rd4649, 1;
	add.u64 	%rd3033, %lhs, %rhs;
	}
	xor.b64  	%rd3034, %rd3033, %rd3032;
	shr.u64 	%rd3035, %rd4649, 7;
	xor.b64  	%rd3036, %rd3034, %rd3035;
	add.s64 	%rd3037, %rd3036, %rd4648;
	add.s64 	%rd3038, %rd3037, %rd4632;
	add.s64 	%rd4648, %rd3038, %rd3031;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 45;
	shr.b64 	%rhs, %rd4647, 19;
	add.u64 	%rd3039, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4647, 3;
	shr.b64 	%rhs, %rd4647, 61;
	add.u64 	%rd3040, %lhs, %rhs;
	}
	xor.b64  	%rd3041, %rd3039, %rd3040;
	shr.u64 	%rd3042, %rd4647, 6;
	xor.b64  	%rd3043, %rd3041, %rd3042;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 56;
	shr.b64 	%rhs, %rd4650, 8;
	add.u64 	%rd3044, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 63;
	shr.b64 	%rhs, %rd4650, 1;
	add.u64 	%rd3045, %lhs, %rhs;
	}
	xor.b64  	%rd3046, %rd3045, %rd3044;
	shr.u64 	%rd3047, %rd4650, 7;
	xor.b64  	%rd3048, %rd3046, %rd3047;
	add.s64 	%rd3049, %rd3048, %rd4649;
	add.s64 	%rd3050, %rd3049, %rd4631;
	add.s64 	%rd4649, %rd3050, %rd3043;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 45;
	shr.b64 	%rhs, %rd4648, 19;
	add.u64 	%rd3051, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4648, 3;
	shr.b64 	%rhs, %rd4648, 61;
	add.u64 	%rd3052, %lhs, %rhs;
	}
	xor.b64  	%rd3053, %rd3051, %rd3052;
	shr.u64 	%rd3054, %rd4648, 6;
	xor.b64  	%rd3055, %rd3053, %rd3054;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 56;
	shr.b64 	%rhs, %rd4651, 8;
	add.u64 	%rd3056, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 63;
	shr.b64 	%rhs, %rd4651, 1;
	add.u64 	%rd3057, %lhs, %rhs;
	}
	xor.b64  	%rd3058, %rd3057, %rd3056;
	shr.u64 	%rd3059, %rd4651, 7;
	xor.b64  	%rd3060, %rd3058, %rd3059;
	add.s64 	%rd3061, %rd3060, %rd4650;
	add.s64 	%rd3062, %rd3061, %rd4630;
	add.s64 	%rd4650, %rd3062, %rd3055;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 45;
	shr.b64 	%rhs, %rd4649, 19;
	add.u64 	%rd3063, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4649, 3;
	shr.b64 	%rhs, %rd4649, 61;
	add.u64 	%rd3064, %lhs, %rhs;
	}
	xor.b64  	%rd3065, %rd3063, %rd3064;
	shr.u64 	%rd3066, %rd4649, 6;
	xor.b64  	%rd3067, %rd3065, %rd3066;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 56;
	shr.b64 	%rhs, %rd4652, 8;
	add.u64 	%rd3068, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 63;
	shr.b64 	%rhs, %rd4652, 1;
	add.u64 	%rd3069, %lhs, %rhs;
	}
	xor.b64  	%rd3070, %rd3069, %rd3068;
	shr.u64 	%rd3071, %rd4652, 7;
	xor.b64  	%rd3072, %rd3070, %rd3071;
	add.s64 	%rd3073, %rd3072, %rd4651;
	add.s64 	%rd3074, %rd3073, %rd4629;
	add.s64 	%rd4651, %rd3074, %rd3067;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 45;
	shr.b64 	%rhs, %rd4650, 19;
	add.u64 	%rd3075, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4650, 3;
	shr.b64 	%rhs, %rd4650, 61;
	add.u64 	%rd3076, %lhs, %rhs;
	}
	xor.b64  	%rd3077, %rd3075, %rd3076;
	shr.u64 	%rd3078, %rd4650, 6;
	xor.b64  	%rd3079, %rd3077, %rd3078;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 56;
	shr.b64 	%rhs, %rd4636, 8;
	add.u64 	%rd3080, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 63;
	shr.b64 	%rhs, %rd4636, 1;
	add.u64 	%rd3081, %lhs, %rhs;
	}
	xor.b64  	%rd3082, %rd3081, %rd3080;
	shr.u64 	%rd3083, %rd4636, 7;
	xor.b64  	%rd3084, %rd3082, %rd3083;
	add.s64 	%rd3085, %rd3084, %rd4652;
	add.s64 	%rd3086, %rd3085, %rd4645;
	add.s64 	%rd4652, %rd3086, %rd3079;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 45;
	shr.b64 	%rhs, %rd4651, 19;
	add.u64 	%rd3087, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4651, 3;
	shr.b64 	%rhs, %rd4651, 61;
	add.u64 	%rd3088, %lhs, %rhs;
	}
	xor.b64  	%rd3089, %rd3087, %rd3088;
	shr.u64 	%rd3090, %rd4651, 6;
	xor.b64  	%rd3091, %rd3089, %rd3090;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 56;
	shr.b64 	%rhs, %rd4635, 8;
	add.u64 	%rd3092, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 63;
	shr.b64 	%rhs, %rd4635, 1;
	add.u64 	%rd3093, %lhs, %rhs;
	}
	xor.b64  	%rd3094, %rd3093, %rd3092;
	shr.u64 	%rd3095, %rd4635, 7;
	xor.b64  	%rd3096, %rd3094, %rd3095;
	add.s64 	%rd3097, %rd3096, %rd4636;
	add.s64 	%rd3098, %rd3097, %rd4646;
	add.s64 	%rd4636, %rd3098, %rd3091;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 45;
	shr.b64 	%rhs, %rd4652, 19;
	add.u64 	%rd3099, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4652, 3;
	shr.b64 	%rhs, %rd4652, 61;
	add.u64 	%rd3100, %lhs, %rhs;
	}
	xor.b64  	%rd3101, %rd3099, %rd3100;
	shr.u64 	%rd3102, %rd4652, 6;
	xor.b64  	%rd3103, %rd3101, %rd3102;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 56;
	shr.b64 	%rhs, %rd4634, 8;
	add.u64 	%rd3104, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 63;
	shr.b64 	%rhs, %rd4634, 1;
	add.u64 	%rd3105, %lhs, %rhs;
	}
	xor.b64  	%rd3106, %rd3105, %rd3104;
	shr.u64 	%rd3107, %rd4634, 7;
	xor.b64  	%rd3108, %rd3106, %rd3107;
	add.s64 	%rd3109, %rd3108, %rd4635;
	add.s64 	%rd3110, %rd3109, %rd4647;
	add.s64 	%rd4635, %rd3110, %rd3103;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 45;
	shr.b64 	%rhs, %rd4636, 19;
	add.u64 	%rd3111, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4636, 3;
	shr.b64 	%rhs, %rd4636, 61;
	add.u64 	%rd3112, %lhs, %rhs;
	}
	xor.b64  	%rd3113, %rd3111, %rd3112;
	shr.u64 	%rd3114, %rd4636, 6;
	xor.b64  	%rd3115, %rd3113, %rd3114;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 56;
	shr.b64 	%rhs, %rd4633, 8;
	add.u64 	%rd3116, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 63;
	shr.b64 	%rhs, %rd4633, 1;
	add.u64 	%rd3117, %lhs, %rhs;
	}
	xor.b64  	%rd3118, %rd3117, %rd3116;
	shr.u64 	%rd3119, %rd4633, 7;
	xor.b64  	%rd3120, %rd3118, %rd3119;
	add.s64 	%rd3121, %rd3120, %rd4634;
	add.s64 	%rd3122, %rd3121, %rd4648;
	add.s64 	%rd4634, %rd3122, %rd3115;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 45;
	shr.b64 	%rhs, %rd4635, 19;
	add.u64 	%rd3123, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4635, 3;
	shr.b64 	%rhs, %rd4635, 61;
	add.u64 	%rd3124, %lhs, %rhs;
	}
	xor.b64  	%rd3125, %rd3123, %rd3124;
	shr.u64 	%rd3126, %rd4635, 6;
	xor.b64  	%rd3127, %rd3125, %rd3126;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4632, 56;
	shr.b64 	%rhs, %rd4632, 8;
	add.u64 	%rd3128, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4632, 63;
	shr.b64 	%rhs, %rd4632, 1;
	add.u64 	%rd3129, %lhs, %rhs;
	}
	xor.b64  	%rd3130, %rd3129, %rd3128;
	shr.u64 	%rd3131, %rd4632, 7;
	xor.b64  	%rd3132, %rd3130, %rd3131;
	add.s64 	%rd3133, %rd3132, %rd4633;
	add.s64 	%rd3134, %rd3133, %rd4649;
	add.s64 	%rd4633, %rd3134, %rd3127;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 45;
	shr.b64 	%rhs, %rd4634, 19;
	add.u64 	%rd3135, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4634, 3;
	shr.b64 	%rhs, %rd4634, 61;
	add.u64 	%rd3136, %lhs, %rhs;
	}
	xor.b64  	%rd3137, %rd3135, %rd3136;
	shr.u64 	%rd3138, %rd4634, 6;
	xor.b64  	%rd3139, %rd3137, %rd3138;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4631, 56;
	shr.b64 	%rhs, %rd4631, 8;
	add.u64 	%rd3140, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4631, 63;
	shr.b64 	%rhs, %rd4631, 1;
	add.u64 	%rd3141, %lhs, %rhs;
	}
	xor.b64  	%rd3142, %rd3141, %rd3140;
	shr.u64 	%rd3143, %rd4631, 7;
	xor.b64  	%rd3144, %rd3142, %rd3143;
	add.s64 	%rd3145, %rd3144, %rd4632;
	add.s64 	%rd3146, %rd3145, %rd4650;
	add.s64 	%rd4632, %rd3146, %rd3139;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 45;
	shr.b64 	%rhs, %rd4633, 19;
	add.u64 	%rd3147, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4633, 3;
	shr.b64 	%rhs, %rd4633, 61;
	add.u64 	%rd3148, %lhs, %rhs;
	}
	xor.b64  	%rd3149, %rd3147, %rd3148;
	shr.u64 	%rd3150, %rd4633, 6;
	xor.b64  	%rd3151, %rd3149, %rd3150;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4630, 56;
	shr.b64 	%rhs, %rd4630, 8;
	add.u64 	%rd3152, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4630, 63;
	shr.b64 	%rhs, %rd4630, 1;
	add.u64 	%rd3153, %lhs, %rhs;
	}
	xor.b64  	%rd3154, %rd3153, %rd3152;
	shr.u64 	%rd3155, %rd4630, 7;
	xor.b64  	%rd3156, %rd3154, %rd3155;
	add.s64 	%rd3157, %rd3156, %rd4631;
	add.s64 	%rd3158, %rd3157, %rd4651;
	add.s64 	%rd4631, %rd3158, %rd3151;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4632, 45;
	shr.b64 	%rhs, %rd4632, 19;
	add.u64 	%rd3159, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4632, 3;
	shr.b64 	%rhs, %rd4632, 61;
	add.u64 	%rd3160, %lhs, %rhs;
	}
	xor.b64  	%rd3161, %rd3159, %rd3160;
	shr.u64 	%rd3162, %rd4632, 6;
	xor.b64  	%rd3163, %rd3161, %rd3162;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 56;
	shr.b64 	%rhs, %rd4629, 8;
	add.u64 	%rd3164, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4629, 63;
	shr.b64 	%rhs, %rd4629, 1;
	add.u64 	%rd3165, %lhs, %rhs;
	}
	xor.b64  	%rd3166, %rd3165, %rd3164;
	shr.u64 	%rd3167, %rd4629, 7;
	xor.b64  	%rd3168, %rd3166, %rd3167;
	add.s64 	%rd3169, %rd3168, %rd4630;
	add.s64 	%rd3170, %rd3169, %rd4652;
	add.s64 	%rd4630, %rd3170, %rd3163;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4631, 45;
	shr.b64 	%rhs, %rd4631, 19;
	add.u64 	%rd3171, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4631, 3;
	shr.b64 	%rhs, %rd4631, 61;
	add.u64 	%rd3172, %lhs, %rhs;
	}
	xor.b64  	%rd3173, %rd3171, %rd3172;
	shr.u64 	%rd3174, %rd4631, 6;
	xor.b64  	%rd3175, %rd3173, %rd3174;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 63;
	shr.b64 	%rhs, %rd4645, 1;
	add.u64 	%rd3176, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4645, 56;
	shr.b64 	%rhs, %rd4645, 8;
	add.u64 	%rd3177, %lhs, %rhs;
	}
	xor.b64  	%rd3178, %rd3176, %rd3177;
	shr.u64 	%rd3179, %rd4645, 7;
	xor.b64  	%rd3180, %rd3178, %rd3179;
	add.s64 	%rd3181, %rd3180, %rd4629;
	add.s64 	%rd3182, %rd3181, %rd4636;
	add.s64 	%rd4629, %rd3182, %rd3175;
	mul.wide.s32 	%rd3183, %r2659, 8;
	mov.u64 	%rd3184, k_sha512;
	add.s64 	%rd3185, %rd3184, %rd3183;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 46;
	shr.b64 	%rhs, %rd4641, 18;
	add.u64 	%rd3186, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 50;
	shr.b64 	%rhs, %rd4641, 14;
	add.u64 	%rd3187, %lhs, %rhs;
	}
	xor.b64  	%rd3188, %rd3187, %rd3186;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4641, 23;
	shr.b64 	%rhs, %rd4641, 41;
	add.u64 	%rd3189, %lhs, %rhs;
	}
	xor.b64  	%rd3190, %rd3188, %rd3189;
	xor.b64  	%rd3191, %rd4642, %rd4643;
	and.b64  	%rd3192, %rd4641, %rd3191;
	xor.b64  	%rd3193, %rd3192, %rd4643;
	add.s64 	%rd3194, %rd3193, %rd4644;
	add.s64 	%rd3195, %rd3194, %rd3190;
	add.s64 	%rd3196, %rd3195, %rd4645;
	ld.const.u64 	%rd3197, [%rd3185];
	add.s64 	%rd3198, %rd3196, %rd3197;
	add.s64 	%rd3199, %rd3198, %rd4640;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 30;
	shr.b64 	%rhs, %rd4637, 34;
	add.u64 	%rd3200, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 36;
	shr.b64 	%rhs, %rd4637, 28;
	add.u64 	%rd3201, %lhs, %rhs;
	}
	xor.b64  	%rd3202, %rd3201, %rd3200;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4637, 25;
	shr.b64 	%rhs, %rd4637, 39;
	add.u64 	%rd3203, %lhs, %rhs;
	}
	xor.b64  	%rd3204, %rd3202, %rd3203;
	xor.b64  	%rd3205, %rd4637, %rd4638;
	and.b64  	%rd3206, %rd3205, %rd4639;
	and.b64  	%rd3207, %rd4637, %rd4638;
	or.b64  	%rd3208, %rd3206, %rd3207;
	add.s64 	%rd3209, %rd3208, %rd3204;
	add.s64 	%rd3210, %rd3209, %rd3198;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3199, 50;
	shr.b64 	%rhs, %rd3199, 14;
	add.u64 	%rd3211, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3199, 46;
	shr.b64 	%rhs, %rd3199, 18;
	add.u64 	%rd3212, %lhs, %rhs;
	}
	xor.b64  	%rd3213, %rd3211, %rd3212;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3199, 23;
	shr.b64 	%rhs, %rd3199, 41;
	add.u64 	%rd3214, %lhs, %rhs;
	}
	xor.b64  	%rd3215, %rd3213, %rd3214;
	xor.b64  	%rd3216, %rd4641, %rd4642;
	and.b64  	%rd3217, %rd3199, %rd3216;
	xor.b64  	%rd3218, %rd3217, %rd4642;
	add.s64 	%rd3219, %rd4646, %rd4643;
	ld.const.u64 	%rd3220, [%rd3185+8];
	add.s64 	%rd3221, %rd3219, %rd3220;
	add.s64 	%rd3222, %rd3221, %rd3218;
	add.s64 	%rd3223, %rd3222, %rd3215;
	add.s64 	%rd3224, %rd3223, %rd4639;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3210, 36;
	shr.b64 	%rhs, %rd3210, 28;
	add.u64 	%rd3225, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3210, 30;
	shr.b64 	%rhs, %rd3210, 34;
	add.u64 	%rd3226, %lhs, %rhs;
	}
	xor.b64  	%rd3227, %rd3225, %rd3226;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3210, 25;
	shr.b64 	%rhs, %rd3210, 39;
	add.u64 	%rd3228, %lhs, %rhs;
	}
	xor.b64  	%rd3229, %rd3227, %rd3228;
	and.b64  	%rd3230, %rd3210, %rd4637;
	xor.b64  	%rd3231, %rd3210, %rd4637;
	and.b64  	%rd3232, %rd3231, %rd4638;
	or.b64  	%rd3233, %rd3232, %rd3230;
	add.s64 	%rd3234, %rd3233, %rd3229;
	add.s64 	%rd3235, %rd3234, %rd3223;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 50;
	shr.b64 	%rhs, %rd3224, 14;
	add.u64 	%rd3236, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 46;
	shr.b64 	%rhs, %rd3224, 18;
	add.u64 	%rd3237, %lhs, %rhs;
	}
	xor.b64  	%rd3238, %rd3236, %rd3237;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3224, 23;
	shr.b64 	%rhs, %rd3224, 41;
	add.u64 	%rd3239, %lhs, %rhs;
	}
	xor.b64  	%rd3240, %rd3238, %rd3239;
	xor.b64  	%rd3241, %rd3199, %rd4641;
	and.b64  	%rd3242, %rd3224, %rd3241;
	xor.b64  	%rd3243, %rd3242, %rd4641;
	add.s64 	%rd3244, %rd4647, %rd4642;
	ld.const.u64 	%rd3245, [%rd3185+16];
	add.s64 	%rd3246, %rd3244, %rd3245;
	add.s64 	%rd3247, %rd3246, %rd3243;
	add.s64 	%rd3248, %rd3247, %rd3240;
	add.s64 	%rd3249, %rd3248, %rd4638;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3235, 36;
	shr.b64 	%rhs, %rd3235, 28;
	add.u64 	%rd3250, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3235, 30;
	shr.b64 	%rhs, %rd3235, 34;
	add.u64 	%rd3251, %lhs, %rhs;
	}
	xor.b64  	%rd3252, %rd3250, %rd3251;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3235, 25;
	shr.b64 	%rhs, %rd3235, 39;
	add.u64 	%rd3253, %lhs, %rhs;
	}
	xor.b64  	%rd3254, %rd3252, %rd3253;
	and.b64  	%rd3255, %rd3235, %rd3210;
	xor.b64  	%rd3256, %rd3235, %rd3210;
	and.b64  	%rd3257, %rd3256, %rd4637;
	or.b64  	%rd3258, %rd3257, %rd3255;
	add.s64 	%rd3259, %rd3258, %rd3254;
	add.s64 	%rd3260, %rd3259, %rd3248;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3249, 50;
	shr.b64 	%rhs, %rd3249, 14;
	add.u64 	%rd3261, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3249, 46;
	shr.b64 	%rhs, %rd3249, 18;
	add.u64 	%rd3262, %lhs, %rhs;
	}
	xor.b64  	%rd3263, %rd3261, %rd3262;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3249, 23;
	shr.b64 	%rhs, %rd3249, 41;
	add.u64 	%rd3264, %lhs, %rhs;
	}
	xor.b64  	%rd3265, %rd3263, %rd3264;
	xor.b64  	%rd3266, %rd3224, %rd3199;
	and.b64  	%rd3267, %rd3249, %rd3266;
	xor.b64  	%rd3268, %rd3267, %rd3199;
	add.s64 	%rd3269, %rd4648, %rd4641;
	ld.const.u64 	%rd3270, [%rd3185+24];
	add.s64 	%rd3271, %rd3269, %rd3270;
	add.s64 	%rd3272, %rd3271, %rd3268;
	add.s64 	%rd3273, %rd3272, %rd3265;
	add.s64 	%rd3274, %rd3273, %rd4637;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3260, 36;
	shr.b64 	%rhs, %rd3260, 28;
	add.u64 	%rd3275, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3260, 30;
	shr.b64 	%rhs, %rd3260, 34;
	add.u64 	%rd3276, %lhs, %rhs;
	}
	xor.b64  	%rd3277, %rd3275, %rd3276;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3260, 25;
	shr.b64 	%rhs, %rd3260, 39;
	add.u64 	%rd3278, %lhs, %rhs;
	}
	xor.b64  	%rd3279, %rd3277, %rd3278;
	and.b64  	%rd3280, %rd3260, %rd3235;
	xor.b64  	%rd3281, %rd3260, %rd3235;
	and.b64  	%rd3282, %rd3281, %rd3210;
	or.b64  	%rd3283, %rd3282, %rd3280;
	add.s64 	%rd3284, %rd3283, %rd3279;
	add.s64 	%rd3285, %rd3284, %rd3273;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 50;
	shr.b64 	%rhs, %rd3274, 14;
	add.u64 	%rd3286, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 46;
	shr.b64 	%rhs, %rd3274, 18;
	add.u64 	%rd3287, %lhs, %rhs;
	}
	xor.b64  	%rd3288, %rd3286, %rd3287;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3274, 23;
	shr.b64 	%rhs, %rd3274, 41;
	add.u64 	%rd3289, %lhs, %rhs;
	}
	xor.b64  	%rd3290, %rd3288, %rd3289;
	xor.b64  	%rd3291, %rd3249, %rd3224;
	and.b64  	%rd3292, %rd3274, %rd3291;
	xor.b64  	%rd3293, %rd3292, %rd3224;
	ld.const.u64 	%rd3294, [%rd3185+32];
	add.s64 	%rd3295, %rd3294, %rd4649;
	add.s64 	%rd3296, %rd3295, %rd3199;
	add.s64 	%rd3297, %rd3296, %rd3293;
	add.s64 	%rd3298, %rd3297, %rd3290;
	add.s64 	%rd3299, %rd3298, %rd3210;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 36;
	shr.b64 	%rhs, %rd3285, 28;
	add.u64 	%rd3300, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 30;
	shr.b64 	%rhs, %rd3285, 34;
	add.u64 	%rd3301, %lhs, %rhs;
	}
	xor.b64  	%rd3302, %rd3300, %rd3301;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3285, 25;
	shr.b64 	%rhs, %rd3285, 39;
	add.u64 	%rd3303, %lhs, %rhs;
	}
	xor.b64  	%rd3304, %rd3302, %rd3303;
	and.b64  	%rd3305, %rd3285, %rd3260;
	xor.b64  	%rd3306, %rd3285, %rd3260;
	and.b64  	%rd3307, %rd3306, %rd3235;
	or.b64  	%rd3308, %rd3307, %rd3305;
	add.s64 	%rd3309, %rd3308, %rd3304;
	add.s64 	%rd3310, %rd3309, %rd3298;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3299, 50;
	shr.b64 	%rhs, %rd3299, 14;
	add.u64 	%rd3311, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3299, 46;
	shr.b64 	%rhs, %rd3299, 18;
	add.u64 	%rd3312, %lhs, %rhs;
	}
	xor.b64  	%rd3313, %rd3311, %rd3312;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3299, 23;
	shr.b64 	%rhs, %rd3299, 41;
	add.u64 	%rd3314, %lhs, %rhs;
	}
	xor.b64  	%rd3315, %rd3313, %rd3314;
	xor.b64  	%rd3316, %rd3274, %rd3249;
	and.b64  	%rd3317, %rd3299, %rd3316;
	xor.b64  	%rd3318, %rd3317, %rd3249;
	ld.const.u64 	%rd3319, [%rd3185+40];
	add.s64 	%rd3320, %rd3319, %rd4650;
	add.s64 	%rd3321, %rd3320, %rd3224;
	add.s64 	%rd3322, %rd3321, %rd3318;
	add.s64 	%rd3323, %rd3322, %rd3315;
	add.s64 	%rd3324, %rd3323, %rd3235;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3310, 36;
	shr.b64 	%rhs, %rd3310, 28;
	add.u64 	%rd3325, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3310, 30;
	shr.b64 	%rhs, %rd3310, 34;
	add.u64 	%rd3326, %lhs, %rhs;
	}
	xor.b64  	%rd3327, %rd3325, %rd3326;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3310, 25;
	shr.b64 	%rhs, %rd3310, 39;
	add.u64 	%rd3328, %lhs, %rhs;
	}
	xor.b64  	%rd3329, %rd3327, %rd3328;
	and.b64  	%rd3330, %rd3310, %rd3285;
	xor.b64  	%rd3331, %rd3310, %rd3285;
	and.b64  	%rd3332, %rd3331, %rd3260;
	or.b64  	%rd3333, %rd3332, %rd3330;
	add.s64 	%rd3334, %rd3333, %rd3329;
	add.s64 	%rd3335, %rd3334, %rd3323;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3324, 50;
	shr.b64 	%rhs, %rd3324, 14;
	add.u64 	%rd3336, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3324, 46;
	shr.b64 	%rhs, %rd3324, 18;
	add.u64 	%rd3337, %lhs, %rhs;
	}
	xor.b64  	%rd3338, %rd3336, %rd3337;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3324, 23;
	shr.b64 	%rhs, %rd3324, 41;
	add.u64 	%rd3339, %lhs, %rhs;
	}
	xor.b64  	%rd3340, %rd3338, %rd3339;
	xor.b64  	%rd3341, %rd3299, %rd3274;
	and.b64  	%rd3342, %rd3324, %rd3341;
	xor.b64  	%rd3343, %rd3342, %rd3274;
	ld.const.u64 	%rd3344, [%rd3185+48];
	add.s64 	%rd3345, %rd3344, %rd4651;
	add.s64 	%rd3346, %rd3345, %rd3249;
	add.s64 	%rd3347, %rd3346, %rd3343;
	add.s64 	%rd3348, %rd3347, %rd3340;
	add.s64 	%rd3349, %rd3348, %rd3260;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 36;
	shr.b64 	%rhs, %rd3335, 28;
	add.u64 	%rd3350, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 30;
	shr.b64 	%rhs, %rd3335, 34;
	add.u64 	%rd3351, %lhs, %rhs;
	}
	xor.b64  	%rd3352, %rd3350, %rd3351;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3335, 25;
	shr.b64 	%rhs, %rd3335, 39;
	add.u64 	%rd3353, %lhs, %rhs;
	}
	xor.b64  	%rd3354, %rd3352, %rd3353;
	and.b64  	%rd3355, %rd3335, %rd3310;
	xor.b64  	%rd3356, %rd3335, %rd3310;
	and.b64  	%rd3357, %rd3356, %rd3285;
	or.b64  	%rd3358, %rd3357, %rd3355;
	add.s64 	%rd3359, %rd3358, %rd3354;
	add.s64 	%rd3360, %rd3359, %rd3348;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3349, 50;
	shr.b64 	%rhs, %rd3349, 14;
	add.u64 	%rd3361, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3349, 46;
	shr.b64 	%rhs, %rd3349, 18;
	add.u64 	%rd3362, %lhs, %rhs;
	}
	xor.b64  	%rd3363, %rd3361, %rd3362;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3349, 23;
	shr.b64 	%rhs, %rd3349, 41;
	add.u64 	%rd3364, %lhs, %rhs;
	}
	xor.b64  	%rd3365, %rd3363, %rd3364;
	xor.b64  	%rd3366, %rd3324, %rd3299;
	and.b64  	%rd3367, %rd3349, %rd3366;
	xor.b64  	%rd3368, %rd3367, %rd3299;
	ld.const.u64 	%rd3369, [%rd3185+56];
	add.s64 	%rd3370, %rd3369, %rd4652;
	add.s64 	%rd3371, %rd3370, %rd3274;
	add.s64 	%rd3372, %rd3371, %rd3368;
	add.s64 	%rd3373, %rd3372, %rd3365;
	add.s64 	%rd3374, %rd3373, %rd3285;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3360, 36;
	shr.b64 	%rhs, %rd3360, 28;
	add.u64 	%rd3375, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3360, 30;
	shr.b64 	%rhs, %rd3360, 34;
	add.u64 	%rd3376, %lhs, %rhs;
	}
	xor.b64  	%rd3377, %rd3375, %rd3376;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3360, 25;
	shr.b64 	%rhs, %rd3360, 39;
	add.u64 	%rd3378, %lhs, %rhs;
	}
	xor.b64  	%rd3379, %rd3377, %rd3378;
	and.b64  	%rd3380, %rd3360, %rd3335;
	xor.b64  	%rd3381, %rd3360, %rd3335;
	and.b64  	%rd3382, %rd3381, %rd3310;
	or.b64  	%rd3383, %rd3382, %rd3380;
	add.s64 	%rd3384, %rd3383, %rd3379;
	add.s64 	%rd3385, %rd3384, %rd3373;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 50;
	shr.b64 	%rhs, %rd3374, 14;
	add.u64 	%rd3386, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 46;
	shr.b64 	%rhs, %rd3374, 18;
	add.u64 	%rd3387, %lhs, %rhs;
	}
	xor.b64  	%rd3388, %rd3386, %rd3387;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3374, 23;
	shr.b64 	%rhs, %rd3374, 41;
	add.u64 	%rd3389, %lhs, %rhs;
	}
	xor.b64  	%rd3390, %rd3388, %rd3389;
	xor.b64  	%rd3391, %rd3349, %rd3324;
	and.b64  	%rd3392, %rd3374, %rd3391;
	xor.b64  	%rd3393, %rd3392, %rd3324;
	ld.const.u64 	%rd3394, [%rd3185+64];
	add.s64 	%rd3395, %rd3394, %rd4636;
	add.s64 	%rd3396, %rd3395, %rd3299;
	add.s64 	%rd3397, %rd3396, %rd3393;
	add.s64 	%rd3398, %rd3397, %rd3390;
	add.s64 	%rd3399, %rd3398, %rd3310;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3385, 36;
	shr.b64 	%rhs, %rd3385, 28;
	add.u64 	%rd3400, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3385, 30;
	shr.b64 	%rhs, %rd3385, 34;
	add.u64 	%rd3401, %lhs, %rhs;
	}
	xor.b64  	%rd3402, %rd3400, %rd3401;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3385, 25;
	shr.b64 	%rhs, %rd3385, 39;
	add.u64 	%rd3403, %lhs, %rhs;
	}
	xor.b64  	%rd3404, %rd3402, %rd3403;
	and.b64  	%rd3405, %rd3385, %rd3360;
	xor.b64  	%rd3406, %rd3385, %rd3360;
	and.b64  	%rd3407, %rd3406, %rd3335;
	or.b64  	%rd3408, %rd3407, %rd3405;
	add.s64 	%rd3409, %rd3408, %rd3404;
	add.s64 	%rd3410, %rd3409, %rd3398;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3399, 50;
	shr.b64 	%rhs, %rd3399, 14;
	add.u64 	%rd3411, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3399, 46;
	shr.b64 	%rhs, %rd3399, 18;
	add.u64 	%rd3412, %lhs, %rhs;
	}
	xor.b64  	%rd3413, %rd3411, %rd3412;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3399, 23;
	shr.b64 	%rhs, %rd3399, 41;
	add.u64 	%rd3414, %lhs, %rhs;
	}
	xor.b64  	%rd3415, %rd3413, %rd3414;
	xor.b64  	%rd3416, %rd3374, %rd3349;
	and.b64  	%rd3417, %rd3399, %rd3416;
	xor.b64  	%rd3418, %rd3417, %rd3349;
	ld.const.u64 	%rd3419, [%rd3185+72];
	add.s64 	%rd3420, %rd3419, %rd4635;
	add.s64 	%rd3421, %rd3420, %rd3324;
	add.s64 	%rd3422, %rd3421, %rd3418;
	add.s64 	%rd3423, %rd3422, %rd3415;
	add.s64 	%rd3424, %rd3423, %rd3335;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3410, 36;
	shr.b64 	%rhs, %rd3410, 28;
	add.u64 	%rd3425, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3410, 30;
	shr.b64 	%rhs, %rd3410, 34;
	add.u64 	%rd3426, %lhs, %rhs;
	}
	xor.b64  	%rd3427, %rd3425, %rd3426;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3410, 25;
	shr.b64 	%rhs, %rd3410, 39;
	add.u64 	%rd3428, %lhs, %rhs;
	}
	xor.b64  	%rd3429, %rd3427, %rd3428;
	and.b64  	%rd3430, %rd3410, %rd3385;
	xor.b64  	%rd3431, %rd3410, %rd3385;
	and.b64  	%rd3432, %rd3431, %rd3360;
	or.b64  	%rd3433, %rd3432, %rd3430;
	add.s64 	%rd3434, %rd3433, %rd3429;
	add.s64 	%rd3435, %rd3434, %rd3423;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3424, 50;
	shr.b64 	%rhs, %rd3424, 14;
	add.u64 	%rd3436, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3424, 46;
	shr.b64 	%rhs, %rd3424, 18;
	add.u64 	%rd3437, %lhs, %rhs;
	}
	xor.b64  	%rd3438, %rd3436, %rd3437;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3424, 23;
	shr.b64 	%rhs, %rd3424, 41;
	add.u64 	%rd3439, %lhs, %rhs;
	}
	xor.b64  	%rd3440, %rd3438, %rd3439;
	xor.b64  	%rd3441, %rd3399, %rd3374;
	and.b64  	%rd3442, %rd3424, %rd3441;
	xor.b64  	%rd3443, %rd3442, %rd3374;
	ld.const.u64 	%rd3444, [%rd3185+80];
	add.s64 	%rd3445, %rd3444, %rd4634;
	add.s64 	%rd3446, %rd3445, %rd3349;
	add.s64 	%rd3447, %rd3446, %rd3443;
	add.s64 	%rd3448, %rd3447, %rd3440;
	add.s64 	%rd3449, %rd3448, %rd3360;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3435, 36;
	shr.b64 	%rhs, %rd3435, 28;
	add.u64 	%rd3450, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3435, 30;
	shr.b64 	%rhs, %rd3435, 34;
	add.u64 	%rd3451, %lhs, %rhs;
	}
	xor.b64  	%rd3452, %rd3450, %rd3451;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3435, 25;
	shr.b64 	%rhs, %rd3435, 39;
	add.u64 	%rd3453, %lhs, %rhs;
	}
	xor.b64  	%rd3454, %rd3452, %rd3453;
	and.b64  	%rd3455, %rd3435, %rd3410;
	xor.b64  	%rd3456, %rd3435, %rd3410;
	and.b64  	%rd3457, %rd3456, %rd3385;
	or.b64  	%rd3458, %rd3457, %rd3455;
	add.s64 	%rd3459, %rd3458, %rd3454;
	add.s64 	%rd3460, %rd3459, %rd3448;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3449, 50;
	shr.b64 	%rhs, %rd3449, 14;
	add.u64 	%rd3461, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3449, 46;
	shr.b64 	%rhs, %rd3449, 18;
	add.u64 	%rd3462, %lhs, %rhs;
	}
	xor.b64  	%rd3463, %rd3461, %rd3462;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3449, 23;
	shr.b64 	%rhs, %rd3449, 41;
	add.u64 	%rd3464, %lhs, %rhs;
	}
	xor.b64  	%rd3465, %rd3463, %rd3464;
	xor.b64  	%rd3466, %rd3424, %rd3399;
	and.b64  	%rd3467, %rd3449, %rd3466;
	xor.b64  	%rd3468, %rd3467, %rd3399;
	ld.const.u64 	%rd3469, [%rd3185+88];
	add.s64 	%rd3470, %rd3469, %rd4633;
	add.s64 	%rd3471, %rd3470, %rd3374;
	add.s64 	%rd3472, %rd3471, %rd3468;
	add.s64 	%rd3473, %rd3472, %rd3465;
	add.s64 	%rd3474, %rd3473, %rd3385;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3460, 36;
	shr.b64 	%rhs, %rd3460, 28;
	add.u64 	%rd3475, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3460, 30;
	shr.b64 	%rhs, %rd3460, 34;
	add.u64 	%rd3476, %lhs, %rhs;
	}
	xor.b64  	%rd3477, %rd3475, %rd3476;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3460, 25;
	shr.b64 	%rhs, %rd3460, 39;
	add.u64 	%rd3478, %lhs, %rhs;
	}
	xor.b64  	%rd3479, %rd3477, %rd3478;
	and.b64  	%rd3480, %rd3460, %rd3435;
	xor.b64  	%rd3481, %rd3460, %rd3435;
	and.b64  	%rd3482, %rd3481, %rd3410;
	or.b64  	%rd3483, %rd3482, %rd3480;
	add.s64 	%rd3484, %rd3483, %rd3479;
	add.s64 	%rd3485, %rd3484, %rd3473;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3474, 50;
	shr.b64 	%rhs, %rd3474, 14;
	add.u64 	%rd3486, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3474, 46;
	shr.b64 	%rhs, %rd3474, 18;
	add.u64 	%rd3487, %lhs, %rhs;
	}
	xor.b64  	%rd3488, %rd3486, %rd3487;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3474, 23;
	shr.b64 	%rhs, %rd3474, 41;
	add.u64 	%rd3489, %lhs, %rhs;
	}
	xor.b64  	%rd3490, %rd3488, %rd3489;
	xor.b64  	%rd3491, %rd3449, %rd3424;
	and.b64  	%rd3492, %rd3474, %rd3491;
	xor.b64  	%rd3493, %rd3492, %rd3424;
	ld.const.u64 	%rd3494, [%rd3185+96];
	add.s64 	%rd3495, %rd3494, %rd4632;
	add.s64 	%rd3496, %rd3495, %rd3399;
	add.s64 	%rd3497, %rd3496, %rd3493;
	add.s64 	%rd3498, %rd3497, %rd3490;
	add.s64 	%rd4644, %rd3498, %rd3410;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3485, 36;
	shr.b64 	%rhs, %rd3485, 28;
	add.u64 	%rd3499, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3485, 30;
	shr.b64 	%rhs, %rd3485, 34;
	add.u64 	%rd3500, %lhs, %rhs;
	}
	xor.b64  	%rd3501, %rd3499, %rd3500;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd3485, 25;
	shr.b64 	%rhs, %rd3485, 39;
	add.u64 	%rd3502, %lhs, %rhs;
	}
	xor.b64  	%rd3503, %rd3501, %rd3502;
	and.b64  	%rd3504, %rd3485, %rd3460;
	xor.b64  	%rd3505, %rd3485, %rd3460;
	and.b64  	%rd3506, %rd3505, %rd3435;
	or.b64  	%rd3507, %rd3506, %rd3504;
	add.s64 	%rd3508, %rd3507, %rd3503;
	add.s64 	%rd4640, %rd3508, %rd3498;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 50;
	shr.b64 	%rhs, %rd4644, 14;
	add.u64 	%rd3509, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 46;
	shr.b64 	%rhs, %rd4644, 18;
	add.u64 	%rd3510, %lhs, %rhs;
	}
	xor.b64  	%rd3511, %rd3509, %rd3510;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4644, 23;
	shr.b64 	%rhs, %rd4644, 41;
	add.u64 	%rd3512, %lhs, %rhs;
	}
	xor.b64  	%rd3513, %rd3511, %rd3512;
	xor.b64  	%rd3514, %rd3474, %rd3449;
	and.b64  	%rd3515, %rd4644, %rd3514;
	xor.b64  	%rd3516, %rd3515, %rd3449;
	ld.const.u64 	%rd3517, [%rd3185+104];
	add.s64 	%rd3518, %rd3517, %rd4631;
	add.s64 	%rd3519, %rd3518, %rd3424;
	add.s64 	%rd3520, %rd3519, %rd3516;
	add.s64 	%rd3521, %rd3520, %rd3513;
	add.s64 	%rd4643, %rd3521, %rd3435;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 36;
	shr.b64 	%rhs, %rd4640, 28;
	add.u64 	%rd3522, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 30;
	shr.b64 	%rhs, %rd4640, 34;
	add.u64 	%rd3523, %lhs, %rhs;
	}
	xor.b64  	%rd3524, %rd3522, %rd3523;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4640, 25;
	shr.b64 	%rhs, %rd4640, 39;
	add.u64 	%rd3525, %lhs, %rhs;
	}
	xor.b64  	%rd3526, %rd3524, %rd3525;
	and.b64  	%rd3527, %rd4640, %rd3485;
	xor.b64  	%rd3528, %rd4640, %rd3485;
	and.b64  	%rd3529, %rd3528, %rd3460;
	or.b64  	%rd3530, %rd3529, %rd3527;
	add.s64 	%rd3531, %rd3530, %rd3526;
	add.s64 	%rd4639, %rd3531, %rd3521;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 50;
	shr.b64 	%rhs, %rd4643, 14;
	add.u64 	%rd3532, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 46;
	shr.b64 	%rhs, %rd4643, 18;
	add.u64 	%rd3533, %lhs, %rhs;
	}
	xor.b64  	%rd3534, %rd3532, %rd3533;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4643, 23;
	shr.b64 	%rhs, %rd4643, 41;
	add.u64 	%rd3535, %lhs, %rhs;
	}
	xor.b64  	%rd3536, %rd3534, %rd3535;
	xor.b64  	%rd3537, %rd4644, %rd3474;
	and.b64  	%rd3538, %rd4643, %rd3537;
	xor.b64  	%rd3539, %rd3538, %rd3474;
	ld.const.u64 	%rd3540, [%rd3185+112];
	add.s64 	%rd3541, %rd3540, %rd4630;
	add.s64 	%rd3542, %rd3541, %rd3449;
	add.s64 	%rd3543, %rd3542, %rd3539;
	add.s64 	%rd3544, %rd3543, %rd3536;
	add.s64 	%rd4642, %rd3544, %rd3460;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 36;
	shr.b64 	%rhs, %rd4639, 28;
	add.u64 	%rd3545, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 30;
	shr.b64 	%rhs, %rd4639, 34;
	add.u64 	%rd3546, %lhs, %rhs;
	}
	xor.b64  	%rd3547, %rd3545, %rd3546;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4639, 25;
	shr.b64 	%rhs, %rd4639, 39;
	add.u64 	%rd3548, %lhs, %rhs;
	}
	xor.b64  	%rd3549, %rd3547, %rd3548;
	and.b64  	%rd3550, %rd4639, %rd4640;
	xor.b64  	%rd3551, %rd4639, %rd4640;
	and.b64  	%rd3552, %rd3551, %rd3485;
	or.b64  	%rd3553, %rd3552, %rd3550;
	add.s64 	%rd3554, %rd3553, %rd3549;
	add.s64 	%rd4638, %rd3554, %rd3544;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 50;
	shr.b64 	%rhs, %rd4642, 14;
	add.u64 	%rd3555, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 46;
	shr.b64 	%rhs, %rd4642, 18;
	add.u64 	%rd3556, %lhs, %rhs;
	}
	xor.b64  	%rd3557, %rd3555, %rd3556;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4642, 23;
	shr.b64 	%rhs, %rd4642, 41;
	add.u64 	%rd3558, %lhs, %rhs;
	}
	xor.b64  	%rd3559, %rd3557, %rd3558;
	xor.b64  	%rd3560, %rd4643, %rd4644;
	and.b64  	%rd3561, %rd4642, %rd3560;
	xor.b64  	%rd3562, %rd3561, %rd4644;
	ld.const.u64 	%rd3563, [%rd3185+120];
	add.s64 	%rd3564, %rd3563, %rd4629;
	add.s64 	%rd3565, %rd3564, %rd3474;
	add.s64 	%rd3566, %rd3565, %rd3562;
	add.s64 	%rd3567, %rd3566, %rd3559;
	add.s64 	%rd4641, %rd3567, %rd3485;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 36;
	shr.b64 	%rhs, %rd4638, 28;
	add.u64 	%rd3568, %lhs, %rhs;
	}
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 30;
	shr.b64 	%rhs, %rd4638, 34;
	add.u64 	%rd3569, %lhs, %rhs;
	}
	xor.b64  	%rd3570, %rd3568, %rd3569;
	{
	.reg .b64 %lhs;
	.reg .b64 %rhs;
	shl.b64 	%lhs, %rd4638, 25;
	shr.b64 	%rhs, %rd4638, 39;
	add.u64 	%rd3571, %lhs, %rhs;
	}
	xor.b64  	%rd3572, %rd3570, %rd3571;
	and.b64  	%rd3573, %rd4638, %rd4639;
	xor.b64  	%rd3574, %rd4638, %rd4639;
	and.b64  	%rd3575, %rd3574, %rd4640;
	or.b64  	%rd3576, %rd3575, %rd3573;
	add.s64 	%rd3577, %rd3576, %rd3572;
	add.s64 	%rd4637, %rd3577, %rd3567;
	add.s32 	%r2659, %r2659, 16;
	setp.lt.u32 	%p499, %r2659, 80;
	@%p499 bra 	$L__BB1_458;

	add.s64 	%rd3578, %rd4640, %rd4593;
	add.s64 	%rd3579, %rd4644, %rd4589;
	mov.b64 	{%r2385, %r2386}, %rd3579;
	mov.b64 	{%r2387, %r2388}, %rd3578;
	setp.ne.s32 	%p500, %r2385, %r2;
	setp.ne.s32 	%p501, %r2386, %r3;
	or.pred  	%p502, %p500, %p501;
	setp.ne.s32 	%p503, %r2387, %r4;
	or.pred  	%p504, %p502, %p503;
	setp.ne.s32 	%p505, %r2388, %r5;
	or.pred  	%p506, %p505, %p504;
	@%p506 bra 	$L__BB1_464;

	ld.param.u64 	%rd4551, [m01700_sxx_param_16];
	ld.global.u32 	%r535, [%rd3+-24];
	mul.wide.u32 	%rd3580, %r535, 4;
	add.s64 	%rd3581, %rd4551, %rd3580;
	mov.u32 	%r2389, 1;
	st.local.u32 	[%rd4], %r2389;
	ld.local.u32 	%r2390, [%rd4];
	atom.global.add.u32 	%r2391, [%rd3581], %r2390;
	setp.ne.s32 	%p507, %r2391, 0;
	@%p507 bra 	$L__BB1_464;

	ld.global.u32 	%r536, [%rd3+-44];
	ld.global.u32 	%r2392, [%rd3+-28];
	st.local.u32 	[%rd4], %r2389;
	ld.local.u32 	%r2394, [%rd4];
	atom.global.add.u32 	%r537, [%rd403], %r2394;
	setp.lt.u32 	%p508, %r537, %r2392;
	@%p508 bra 	$L__BB1_463;
	bra.uni 	$L__BB1_462;

$L__BB1_463:
	ld.param.u64 	%rd4552, [m01700_sxx_param_14];
	mul.wide.u32 	%rd3582, %r537, 32;
	add.s64 	%rd3583, %rd4552, %rd3582;
	mov.u32 	%r2399, 0;
	st.global.v2.u32 	[%rd3583+16], {%r2399, %r535};
	st.global.u64 	[%rd3583], %rd2;
	st.global.v2.u32 	[%rd3583+8], {%r2471, %r536};
	st.global.v2.u32 	[%rd3583+24], {%r2399, %r2399};
	bra.uni 	$L__BB1_464;

$L__BB1_462:
	mov.u32 	%r2395, 1;
	st.local.u32 	[%rd4], %r2395;
	ld.local.u32 	%r2396, [%rd4];
	neg.s32 	%r2397, %r2396;
	red.global.add.u32 	[%rd403], %r2397;

$L__BB1_464:
	ld.global.u32 	%r2400, [%rd3+-32];
	add.s32 	%r2471, %r2471, 1;
	setp.lt.u32 	%p509, %r2471, %r2400;
	@%p509 bra 	$L__BB1_5;

$L__BB1_465:
	ret;

}

  