Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/teclado_ps2.vhd" in Library work.
Architecture behavioral of Entity teclado_ps2 is up to date.
Compiling vhdl file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/logica_calculadora.vhd" in Library work.
Architecture behavioral of Entity logica_calculadora is up to date.
Compiling vhdl file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/ascii_converter.vhd" in Library work.
Architecture behavioral of Entity ascii_converter is up to date.
Compiling vhdl file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/lcd_controller.vhd" in Library work.
Architecture behavioral of Entity lcd_controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <teclado_ps2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <logica_calculadora> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <ascii_converter> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <lcd_controller> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <teclado_ps2> in library <work> (Architecture <Behavioral>).
Entity <teclado_ps2> analyzed. Unit <teclado_ps2> generated.

Analyzing Entity <logica_calculadora> in library <work> (Architecture <Behavioral>).
Entity <logica_calculadora> analyzed. Unit <logica_calculadora> generated.

Analyzing Entity <ascii_converter> in library <work> (Architecture <Behavioral>).
Entity <ascii_converter> analyzed. Unit <ascii_converter> generated.

Analyzing Entity <lcd_controller> in library <work> (Architecture <Behavioral>).
Entity <lcd_controller> analyzed. Unit <lcd_controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <teclado_ps2>.
    Related source file is "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/teclado_ps2.vhd".
WARNING:Xst:646 - Signal <shift_reg<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shift_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <bit_count>.
    Found 8-bit register for signal <dado_reg>.
    Found 8-bit register for signal <previous_scan_code>.
    Found 1-bit register for signal <pronto_reg>.
    Found 3-bit register for signal <ps2_clk_sync>.
    Found 1-bit register for signal <ps2_falling_edge>.
    Found 1-bit register for signal <recebido>.
    Found 8-bit register for signal <scan_code>.
    Found 8-bit register for signal <shift_reg<8:1>>.
    Summary:
	inferred   1 Counter(s).
	inferred  38 D-type flip-flop(s).
Unit <teclado_ps2> synthesized.


Synthesizing Unit <logica_calculadora>.
    Related source file is "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/logica_calculadora.vhd".
WARNING:Xst:646 - Signal <res_int> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <erro_r>.
    Found 1-bit register for signal <neg_r>.
    Found 10-bit comparator less for signal <neg_r$cmp_lt0000> created at line 60.
    Found 1-bit register for signal <pronto_r>.
    Found 10-bit register for signal <res_abs>.
    Found 10-bit adder for signal <res_abs$addsub0000> created at line 62.
    Found 7-bit adder carry out for signal <tmp$addsub0000> created at line 48.
    Found 10x10-bit multiplier for signal <tmp$mult0000> created at line 48.
    Found 10x10-bit multiplier for signal <tmp$mult0002> created at line 51.
    Found 7-bit subtractor for signal <tmp$sub0000> created at line 51.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <logica_calculadora> synthesized.


Synthesizing Unit <ascii_converter>.
    Related source file is "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/ascii_converter.vhd".
WARNING:Xst:646 - Signal <inteiro> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/ascii_converter.vhd" line 33: The result of a 32x6-bit multiplication is partially used. Only the 32 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 32x6-bit multiplier for signal <$mult0000> created at line 33.
    Found 6-bit adder for signal <ascii2$add0000> created at line 66.
    Found 6-bit adder for signal <ascii3$add0000> created at line 67.
    Found 6-bit adder for signal <ascii5$add0000> created at line 73.
    Found 4-bit subtractor for signal <decimal>.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0000> created at line 36.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0001> created at line 37.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0002> created at line 39.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0003> created at line 41.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0004> created at line 43.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0005> created at line 45.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0006> created at line 47.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0007> created at line 49.
    Found 32-bit comparator greatequal for signal <dezena$cmp_ge0008> created at line 51.
    Found 10-bit comparator less for signal <i$cmp_gt0000> created at line 29.
    Found 4-bit subtractor for signal <unidade$share0000> created at line 36.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  10 Comparator(s).
Unit <ascii_converter> synthesized.


Synthesizing Unit <lcd_controller>.
    Related source file is "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/lcd_controller.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | estado$not0000            (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | init_0                                         |
    | Power Up State     | init_0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit 5-to-1 multiplexer for signal <$varindex0000> created at line 84.
    Found 16-bit register for signal <contador>.
    Found 16-bit subtractor for signal <contador$addsub0000> created at line 44.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <enable_reg>.
    Found 16-bit comparator greater for signal <estado$cmp_gt0000> created at line 41.
    Found 3-bit comparator less for signal <estado$cmp_lt0000> created at line 96.
    Found 1-bit register for signal <rs_reg>.
    Found 3-bit register for signal <write_index>.
    Found 3-bit adder for signal <write_index$addsub0000> created at line 97.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <lcd_controller> synthesized.


Synthesizing Unit <top>.
    Related source file is "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/top.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 30                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/top.vhd" line 149: The result of a 7x4-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "/home/ise/VirtualBox/Trabalho-2-Sistemas-Digitais/calculadora_fpga/src/top.vhd" line 132: The result of a 7x4-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 9-bit subtractor for signal <$sub0000> created at line 132.
    Found 8-bit register for signal <a1>.
    Found 8-bit register for signal <a2>.
    Found 8-bit register for signal <a3>.
    Found 8-bit register for signal <a4>.
    Found 8-bit register for signal <a5>.
    Found 1-bit register for signal <escrever_lcd>.
    Found 1-bit register for signal <iniciar_calc>.
    Found 19-bit register for signal <lcd_wait_counter>.
    Found 19-bit subtractor for signal <lcd_wait_counter$addsub0000> created at line 180.
    Found 7-bit register for signal <op1>.
    Found 7-bit adder for signal <op1$addsub0000> created at line 132.
    Found 7x4-bit multiplier for signal <op1$mult0000> created at line 132.
    Found 7-bit subtractor for signal <op1$sub0000> created at line 125.
    Found 7-bit register for signal <op2>.
    Found 7-bit adder for signal <op2$addsub0000> created at line 149.
    Found 7x4-bit multiplier for signal <op2$mult0000> created at line 149.
    Found 8-bit register for signal <operador_ascii>.
    Found 8-bit comparator greatequal for signal <state$cmp_ge0000> created at line 124.
    Found 19-bit comparator greater for signal <state$cmp_gt0000> created at line 179.
    Found 8-bit comparator lessequal for signal <state$cmp_le0000> created at line 124.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  83 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 5
 10x10-bit multiplier                                  : 2
 32x6-bit multiplier                                   : 1
 7x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 2
 7-bit adder carry out                                 : 1
 7-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 35
 1-bit register                                        : 18
 10-bit register                                       : 1
 16-bit register                                       : 1
 19-bit register                                       : 1
 3-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 10
# Comparators                                          : 16
 10-bit comparator less                                : 2
 16-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 3-bit comparator less                                 : 1
 32-bit comparator greatequal                          : 9
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 5-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 dig1        | 001
 operador    | 011
 dig2        | 010
 calcula     | 110
 escreve_lcd | 111
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <lcd_ctrl_inst/estado/FSM> on signal <estado[1:9]> with one-hot encoding.
--------------------------
 State       | Encoding
--------------------------
 init_0      | 000000001
 init_1      | 000000010
 init_2      | 000000100
 init_3      | 000001000
 set_cursor  | 000010000
 write_prep  | 000100000
 write_pulse | 001000000
 write_wait  | 010000000
 hold        | 100000000
--------------------------
INFO:Xst:2261 - The FF/Latch <dado_reg_6> in Unit <teclado_inst> is equivalent to the following FF/Latch, which will be removed : <dado_reg_7> 
WARNING:Xst:1293 - FF/Latch <dado_reg_6> has a constant value of 0 in block <teclado_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <operador_ascii_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <operador_ascii_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a4_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a5_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <top>.
	Found pipelined multiplier on signal <op2_mult0000>:
		- 1 pipeline level(s) found in a register on signal <op2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <op1_mult0000>:
		- 1 pipeline level(s) found in a register on signal <op1>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_op2_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_op1_mult0000 by adding 1 register level(s).
Unit <top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 5
 10x10-bit multiplier                                  : 2
 32x6-bit multiplier                                   : 1
 7x4-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 15
 10-bit adder                                          : 1
 16-bit subtractor                                     : 1
 19-bit subtractor                                     : 1
 3-bit adder                                           : 1
 4-bit subtractor                                      : 2
 6-bit adder                                           : 3
 7-bit adder                                           : 2
 7-bit adder carry out                                 : 1
 7-bit subtractor                                      : 3
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 163
 Flip-Flops                                            : 163
# Comparators                                          : 16
 10-bit comparator less                                : 2
 16-bit comparator greater                             : 1
 19-bit comparator greater                             : 1
 3-bit comparator less                                 : 1
 32-bit comparator greatequal                          : 9
 8-bit comparator greatequal                           : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 8-bit 5-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <dado_reg_6> has a constant value of 0 in block <teclado_ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dado_reg_7> has a constant value of 0 in block <teclado_ps2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <a2_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a2_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a2_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a1_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a3_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a3_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a3_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a4_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a4_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a5_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <a5_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <a1_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <a1_2> 
INFO:Xst:2261 - The FF/Latch <a2_1> in Unit <top> is equivalent to the following 6 FFs/Latches, which will be removed : <a2_6> <a1_6> <a3_1> <a3_6> <a4_0> <a4_6> 
INFO:Xst:2261 - The FF/Latch <a2_5> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <a1_5> <a3_5> <a4_5> <a5_4> 
INFO:Xst:2261 - The FF/Latch <a2_4> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <a3_4> <a4_1> <a4_2> <a4_3> <a5_5> 

Optimizing unit <top> ...

Optimizing unit <teclado_ps2> ...

Optimizing unit <logica_calculadora> ...

Optimizing unit <lcd_controller> ...
WARNING:Xst:1293 - FF/Latch <operador_ascii_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <operador_ascii_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <teclado_inst/ps2_clk_sync_1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 519
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 2
#      LUT2                        : 59
#      LUT2_D                      : 1
#      LUT3                        : 69
#      LUT3_D                      : 1
#      LUT4                        : 152
#      LUT4_D                      : 2
#      LUT4_L                      : 13
#      MUXCY                       : 76
#      MUXF5                       : 33
#      VCC                         : 1
#      XORCY                       : 73
# FlipFlops/Latches                : 144
#      FD                          : 2
#      FDE                         : 3
#      FDR                         : 34
#      FDRE                        : 82
#      FDRS                        : 22
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 3
#      OBUF                        : 13
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                      192  out of   5888     3%  
 Number of Slice Flip Flops:            144  out of  11776     1%  
 Number of 4 input LUTs:                336  out of  11776     2%  
    Number used as logic:               335
    Number used as Shift registers:       1
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    372     4%  
 Number of MULT18X18SIOs:                 4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 147   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.199ns (Maximum Frequency: 81.976MHz)
   Minimum input arrival time before clock: 4.116ns
   Maximum output required time after clock: 5.641ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.199ns (frequency: 81.976MHz)
  Total number of paths / destination ports: 14936 / 260
-------------------------------------------------------------------------
Delay:               12.199ns (Levels of Logic = 14)
  Source:            op1_0 (FF)
  Destination:       calculadora_inst/res_abs_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: op1_0 to calculadora_inst/res_abs_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.495   0.607  op1_0 (op1_0)
     LUT2:I0->O            1   0.561   0.000  calculadora_inst/Msub_tmp_sub0000_lut<0> (calculadora_inst/Msub_tmp_sub0000_lut<0>)
     MUXCY:S->O            1   0.523   0.000  calculadora_inst/Msub_tmp_sub0000_cy<0> (calculadora_inst/Msub_tmp_sub0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  calculadora_inst/Msub_tmp_sub0000_cy<1> (calculadora_inst/Msub_tmp_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  calculadora_inst/Msub_tmp_sub0000_cy<2> (calculadora_inst/Msub_tmp_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  calculadora_inst/Msub_tmp_sub0000_cy<3> (calculadora_inst/Msub_tmp_sub0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  calculadora_inst/Msub_tmp_sub0000_cy<4> (calculadora_inst/Msub_tmp_sub0000_cy<4>)
     MUXCY:CI->O           0   0.065   0.000  calculadora_inst/Msub_tmp_sub0000_cy<5> (calculadora_inst/Msub_tmp_sub0000_cy<5>)
     XORCY:CI->O          12   0.654   0.817  calculadora_inst/Msub_tmp_sub0000_xor<6> (calculadora_inst/tmp_sub0000<6>)
     MULT18X18SIO:A6->P8    2   3.974   0.446  calculadora_inst/Mmult_tmp_mult0002 (calculadora_inst/tmp_mult0002<8>)
     LUT2:I1->O            1   0.562   0.359  calculadora_inst/Madd_res_abs_not0000<8>_SW0 (N131)
     LUT4:I3->O            1   0.561   0.000  calculadora_inst/Madd_res_abs_not0000<8> (calculadora_inst/Madd_res_abs_not0000<8>)
     MUXCY:S->O            0   0.523   0.000  calculadora_inst/Madd_res_abs_addsub0000_cy<8> (calculadora_inst/Madd_res_abs_addsub0000_cy<8>)
     XORCY:CI->O           1   0.654   0.380  calculadora_inst/Madd_res_abs_addsub0000_xor<9> (calculadora_inst/res_abs_addsub0000<9>)
     LUT3:I2->O            1   0.561   0.000  calculadora_inst/res_abs_mux0001<9>1 (calculadora_inst/res_abs_mux0001<9>)
     FDRE:D                    0.197          calculadora_inst/res_abs_9
    ----------------------------------------
    Total                     12.199ns (9.590ns logic, 2.609ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 153 / 153
-------------------------------------------------------------------------
Offset:              4.116ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       teclado_inst/recebido (FF)
  Destination Clock: clk rising

  Data Path: reset to teclado_inst/recebido
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           140   0.824   1.210  reset_IBUF (reset_IBUF)
     LUT4:I0->O            2   0.561   0.446  teclado_inst/recebido_not000111 (teclado_inst/recebido_mux0000)
     LUT2:I1->O            1   0.562   0.357  teclado_inst/recebido_not00011 (teclado_inst/recebido_not0001)
     FDE:CE                    0.156          teclado_inst/recebido
    ----------------------------------------
    Total                      4.116ns (2.103ns logic, 2.013ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              5.641ns (Levels of Logic = 1)
  Source:            calculadora_inst/erro_r (FF)
  Destination:       erro_div_zero (PAD)
  Source Clock:      clk rising

  Data Path: calculadora_inst/erro_r to erro_div_zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.495   0.750  calculadora_inst/erro_r (calculadora_inst/erro_r)
     OBUF:I->O                 4.396          erro_div_zero_OBUF (erro_div_zero)
    ----------------------------------------
    Total                      5.641ns (4.891ns logic, 0.750ns route)
                                       (86.7% logic, 13.3% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 1.55 secs
 
--> 


Total memory usage is 632928 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    8 (   0 filtered)

