// Seed: 1327673226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  uwire id_6 = 1;
  module_0(
      id_3, id_1, id_3, id_6, id_1
  );
endmodule
module module_2 (
    output tri id_0,
    output tri id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
