// Seed: 3516684136
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  assign id_3.id_3 = 1 ? 1'b0 : 1;
  reg id_4, id_5;
  always_latch id_5 <= id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input supply1 id_6,
    output supply1 id_7,
    output wor id_8,
    input tri id_9,
    output tri1 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply1 id_16 id_20,
    input wire id_17,
    input tri id_18
);
  assign id_16 = id_12;
  module_0(
      id_20, id_1
  );
endmodule
