

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sat Oct 30 15:25:18 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
    * Project:        hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ dft*                                                     |     -|  0.04|   658692|  6.587e+06|         -|   658434|     -|  dataflow|   8 (2%)|  10 (4%)|  1536 (1%)|  2514 (4%)|    -|
    | + grp_split4_fu_62                                        |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|        -|        -|   21 (~0%)|   67 (~0%)|    -|
    |  o SplitLoop                                              |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|        -|          -|          -|    -|
    | + grp_split_fu_72                                         |     -|  0.79|      258|  2.580e+03|         -|      258|     -|        no|        -|        -|   21 (~0%)|   67 (~0%)|    -|
    |  o SplitLoop                                              |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|        -|        -|          -|          -|    -|
    | + grp_calculate_output_r_fu_82                            |     -|  0.04|   658433|  6.584e+06|         -|   658433|     -|        no|  2 (~0%)|   5 (2%)|  743 (~0%)|  1139 (2%)|    -|
    |  + grp_calculate_output_r_Pipeline_VITIS_LOOP_18_1_fu_57  |     -|  0.04|     2568|  2.568e+04|         -|     2568|     -|        no|  2 (~0%)|   5 (2%)|  655 (~0%)|  1026 (1%)|    -|
    |   o VITIS_LOOP_18_1                                       |    II|  7.30|     2566|  2.566e+04|        17|       10|   256|       yes|        -|        -|          -|          -|    -|
    |  o RLoop                                                  |     -|  7.30|   658432|  6.584e+06|      2572|        -|   256|        no|        -|        -|          -|          -|    -|
    | + grp_calculate_output_i_fu_94                            |     -|  0.04|   658433|  6.584e+06|         -|   658433|     -|        no|  2 (~0%)|   5 (2%)|  743 (~0%)|  1125 (2%)|    -|
    |  + grp_calculate_output_i_Pipeline_VITIS_LOOP_32_1_fu_57  |     -|  0.04|     2568|  2.568e+04|         -|     2568|     -|        no|  2 (~0%)|   5 (2%)|  655 (~0%)|  1012 (1%)|    -|
    |   o VITIS_LOOP_32_1                                       |    II|  7.30|     2566|  2.566e+04|        17|       10|   256|       yes|        -|        -|          -|          -|    -|
    |  o ILoop                                                  |     -|  7.30|   658432|  6.584e+06|      2572|        -|   256|        no|        -|        -|          -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| INPUT_I_address0  | 8        |
| INPUT_I_address1  | 8        |
| INPUT_I_d0        | 32       |
| INPUT_I_d1        | 32       |
| INPUT_I_q0        | 32       |
| INPUT_I_q1        | 32       |
| INPUT_R_address0  | 8        |
| INPUT_R_address1  | 8        |
| INPUT_R_d0        | 32       |
| INPUT_R_d1        | 32       |
| INPUT_R_q0        | 32       |
| INPUT_R_q1        | 32       |
| OUTPUT_I_address0 | 8        |
| OUTPUT_I_address1 | 8        |
| OUTPUT_I_d0       | 32       |
| OUTPUT_I_d1       | 32       |
| OUTPUT_I_q0       | 32       |
| OUTPUT_I_q1       | 32       |
| OUTPUT_R_address0 | 8        |
| OUTPUT_R_address1 | 8        |
| OUTPUT_R_d0       | 32       |
| OUTPUT_R_d1       | 32       |
| OUTPUT_R_q0       | 32       |
| OUTPUT_R_q1       | 32       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| INPUT_R  | in        | float*   |
| INPUT_I  | in        | float*   |
| OUTPUT_R | inout     | float*   |
| OUTPUT_I | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Name           | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| INPUT_R  | INPUT_R_address0  | port    | offset   |
| INPUT_R  | INPUT_R_ce0       | port    |          |
| INPUT_R  | INPUT_R_d0        | port    |          |
| INPUT_R  | INPUT_R_q0        | port    |          |
| INPUT_R  | INPUT_R_we0       | port    |          |
| INPUT_R  | INPUT_R_address1  | port    | offset   |
| INPUT_R  | INPUT_R_ce1       | port    |          |
| INPUT_R  | INPUT_R_d1        | port    |          |
| INPUT_R  | INPUT_R_q1        | port    |          |
| INPUT_R  | INPUT_R_we1       | port    |          |
| INPUT_I  | INPUT_I_address0  | port    | offset   |
| INPUT_I  | INPUT_I_ce0       | port    |          |
| INPUT_I  | INPUT_I_d0        | port    |          |
| INPUT_I  | INPUT_I_q0        | port    |          |
| INPUT_I  | INPUT_I_we0       | port    |          |
| INPUT_I  | INPUT_I_address1  | port    | offset   |
| INPUT_I  | INPUT_I_ce1       | port    |          |
| INPUT_I  | INPUT_I_d1        | port    |          |
| INPUT_I  | INPUT_I_q1        | port    |          |
| INPUT_I  | INPUT_I_we1       | port    |          |
| OUTPUT_R | OUTPUT_R_address0 | port    | offset   |
| OUTPUT_R | OUTPUT_R_ce0      | port    |          |
| OUTPUT_R | OUTPUT_R_d0       | port    |          |
| OUTPUT_R | OUTPUT_R_q0       | port    |          |
| OUTPUT_R | OUTPUT_R_we0      | port    |          |
| OUTPUT_R | OUTPUT_R_address1 | port    | offset   |
| OUTPUT_R | OUTPUT_R_ce1      | port    |          |
| OUTPUT_R | OUTPUT_R_d1       | port    |          |
| OUTPUT_R | OUTPUT_R_q1       | port    |          |
| OUTPUT_R | OUTPUT_R_we1      | port    |          |
| OUTPUT_I | OUTPUT_I_address0 | port    | offset   |
| OUTPUT_I | OUTPUT_I_ce0      | port    |          |
| OUTPUT_I | OUTPUT_I_d0       | port    |          |
| OUTPUT_I | OUTPUT_I_q0       | port    |          |
| OUTPUT_I | OUTPUT_I_we0      | port    |          |
| OUTPUT_I | OUTPUT_I_address1 | port    | offset   |
| OUTPUT_I | OUTPUT_I_ce1      | port    |          |
| OUTPUT_I | OUTPUT_I_d1       | port    |          |
| OUTPUT_I | OUTPUT_I_q1       | port    |          |
| OUTPUT_I | OUTPUT_I_we1      | port    |          |
+----------+-------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

