<stg><name>shuffle_TtoS_per_hash_Pipeline_VITIS_LOOP_439_2</name>


<trans_list>

<trans id="712" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shuffle_peek_emulator_BV_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %shuffle_peek_emulator_BV_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %shuffle_peek_emulator_BV_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %shuffle_peek_emulator_BV_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %shuffle_peek_emulator_BV_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_4"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %shuffle_peek_emulator_BV_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_5"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %shuffle_peek_emulator_BV_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %shuffle_peek_emulator_BV_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %shuffle_peek_emulator_BV_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %shuffle_peek_emulator_BV_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_9"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %shuffle_peek_emulator_BV_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_10"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %shuffle_peek_emulator_BV_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_11"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %shuffle_peek_emulator_BV_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %shuffle_peek_emulator_BV_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_13"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %shuffle_peek_emulator_BV_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_14"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %shuffle_peek_emulator_BV_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_15"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %shuffle_peek_emulator_BV_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %shuffle_peek_emulator_BV_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_17"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %shuffle_peek_emulator_BV_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_18"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %shuffle_peek_emulator_BV_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %shuffle_peek_emulator_BV_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_20"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %shuffle_peek_emulator_BV_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_21"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %shuffle_peek_emulator_BV_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %shuffle_peek_emulator_BV_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %shuffle_peek_emulator_BV_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_24"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %shuffle_peek_emulator_BV_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_25"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %shuffle_peek_emulator_BV_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_26"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %shuffle_peek_emulator_BV_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_27"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %shuffle_peek_emulator_BV_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %shuffle_peek_emulator_BV_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_29"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %shuffle_peek_emulator_BV_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_30"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %shuffle_peek_emulator_BV_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_BV_V_31"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %shuffle_peek_emulator_input_idx_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %shuffle_peek_emulator_input_idx_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %shuffle_peek_emulator_input_idx_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %shuffle_peek_emulator_input_idx_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %shuffle_peek_emulator_input_idx_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %shuffle_peek_emulator_input_idx_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %shuffle_peek_emulator_input_idx_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %shuffle_peek_emulator_input_idx_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %shuffle_peek_emulator_input_idx_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_8"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %shuffle_peek_emulator_input_idx_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %shuffle_peek_emulator_input_idx_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %shuffle_peek_emulator_input_idx_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %shuffle_peek_emulator_input_idx_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %shuffle_peek_emulator_input_idx_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %shuffle_peek_emulator_input_idx_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %shuffle_peek_emulator_input_idx_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %shuffle_peek_emulator_input_idx_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %shuffle_peek_emulator_input_idx_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_17"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %shuffle_peek_emulator_input_idx_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %shuffle_peek_emulator_input_idx_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %shuffle_peek_emulator_input_idx_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_20"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %shuffle_peek_emulator_input_idx_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_21"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %shuffle_peek_emulator_input_idx_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_22"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %shuffle_peek_emulator_input_idx_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_23"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %shuffle_peek_emulator_input_idx_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_24"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %shuffle_peek_emulator_input_idx_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_25"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %shuffle_peek_emulator_input_idx_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_26"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %shuffle_peek_emulator_input_idx_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_27"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %shuffle_peek_emulator_input_idx_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %shuffle_peek_emulator_input_idx_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %shuffle_peek_emulator_input_idx_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_30"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %shuffle_peek_emulator_input_idx_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_input_idx_V_31"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:71 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:72 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:74 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:78 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:80 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:83 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:93 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:95 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %inter_shuffle_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:96 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:98 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:99 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:101 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:102 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_peek_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:104 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:105 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:107 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:108 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:110 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="34" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:111 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %query_bv_packed_stream_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:112 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:113 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:114 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:115 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:116 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:117 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:118 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:119 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:120 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:121 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:122 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:123 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:124 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:125 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:126 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:127 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:128 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:129 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:130 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:131 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:135 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:136 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:137 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:139 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:140 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:141 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:142 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:143 %store_ln0 = store i24 0, i24 %shuffle_peek_emulator_input_idx_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:144 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:145 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:146 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:147 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:148 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:149 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:150 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:151 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:152 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:153 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:154 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:155 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:156 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:157 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:158 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:159 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:160 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:161 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:162 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:163 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:164 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:165 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:166 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:167 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:168 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:169 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:170 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:171 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:172 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:173 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:174 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:175 %store_ln0 = store i1 0, i1 %shuffle_peek_emulator_BV_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:176 %br_ln0 = br void %for.body171

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:0 %shuffle_peek_emulator_valid_31 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_95, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_31"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:1 %shuffle_peek_emulator_valid_30 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_87, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_30"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:2 %shuffle_peek_emulator_valid_29 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_79, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_29"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:3 %shuffle_peek_emulator_valid_28 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_71, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_28"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:4 %shuffle_peek_emulator_valid_27 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_94, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_27"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:5 %shuffle_peek_emulator_valid_26 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_86, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_26"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:6 %shuffle_peek_emulator_valid_25 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_78, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_25"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:7 %shuffle_peek_emulator_valid_24 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_70, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_24"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:8 %shuffle_peek_emulator_valid_23 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_93, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_23"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:9 %shuffle_peek_emulator_valid_22 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_85, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_22"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:10 %shuffle_peek_emulator_valid_21 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_77, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_21"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:11 %shuffle_peek_emulator_valid_20 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_69, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_20"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:12 %shuffle_peek_emulator_valid_19 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_92, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_19"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:13 %shuffle_peek_emulator_valid_18 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_84, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_18"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:14 %shuffle_peek_emulator_valid_17 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_76, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_17"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:15 %shuffle_peek_emulator_valid_16 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_68, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_16"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:16 %shuffle_peek_emulator_valid_15 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_91, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_15"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:17 %shuffle_peek_emulator_valid_14 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_83, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_14"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:18 %shuffle_peek_emulator_valid_13 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_75, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_13"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:19 %shuffle_peek_emulator_valid_12 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_67, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_12"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:20 %shuffle_peek_emulator_valid_11 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_90, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_11"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:21 %shuffle_peek_emulator_valid_10 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_82, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_10"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:22 %shuffle_peek_emulator_valid_9 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_74, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_9"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:23 %shuffle_peek_emulator_valid_8 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_66, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_8"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:24 %shuffle_peek_emulator_valid_7 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_89, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_7"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:25 %shuffle_peek_emulator_valid_6 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_81, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_6"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:26 %shuffle_peek_emulator_valid_5 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_73, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_5"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:27 %shuffle_peek_emulator_valid_4 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_65, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_4"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:28 %shuffle_peek_emulator_valid_3 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_88, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_3"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:29 %shuffle_peek_emulator_valid_2 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_80, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_2"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:30 %shuffle_peek_emulator_valid_1 = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_72, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_1"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body171:31 %shuffle_peek_emulator_valid = phi i1 0, void %newFuncRoot, i1 %shuffle_peek_emulator_valid_64, void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body171:32 %specpipeline_ln441 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln441"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body171:33 %specloopname_ln422 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln422"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.body171:34 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body171:35 %br_ln48 = br i1 %tmp, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, void %land.rhs.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i:0 %query_bv_packed_stream_peek_0_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_0

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_0_read"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i:1 %p_vld = extractvalue i35 %query_bv_packed_stream_peek_0_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i:2 %p_s = extractvalue i35 %query_bv_packed_stream_peek_0_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i:3 %elem_val_bv_val_V_7 = trunc i34 %p_s

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_7"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i:4 %elem_val_md_iidx_V_7 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_s, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_7"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:5 %br_ln48 = br i1 %p_vld, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread:0 %br_ln468 = br void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true:0 %trunc_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_s, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true:1 %tmp_2 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid, i1 %shuffle_peek_emulator_valid_1, i1 %shuffle_peek_emulator_valid_2, i1 %shuffle_peek_emulator_valid_3, i2 %trunc_ln1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:2 %br_ln468 = br i1 %tmp_2, void %if.then, void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then:0 %p_047 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_0

]]></Node>
<StgValue><ssdm name="p_047"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then:1 %switch_ln475 = switch i2 %trunc_ln1, void %input_idx19764.case.3, i2 0, void %if.then.for.inc198_crit_edge101, i2 1, void %input_idx19764.case.1, i2 2, void %if.then.for.inc198_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_7, i24 %shuffle_peek_emulator_input_idx_V_2

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_7, i1 %shuffle_peek_emulator_BV_V_2

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge:2 %br_ln475 = br void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_7, i24 %shuffle_peek_emulator_input_idx_V_1

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_7, i1 %shuffle_peek_emulator_BV_V_1

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.case.1:2 %br_ln479 = br void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge101:0 %store_ln475 = store i24 %elem_val_md_iidx_V_7, i24 %shuffle_peek_emulator_input_idx_V

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge101:1 %store_ln475 = store i1 %elem_val_bv_val_V_7, i1 %shuffle_peek_emulator_BV_V

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
if.then.for.inc198_crit_edge101:2 %br_ln475 = br void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_7, i24 %shuffle_peek_emulator_input_idx_V_3

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_7, i1 %shuffle_peek_emulator_BV_V_3

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="p_vld" val="1"/>
<literal name="tmp_2" val="0"/>
<literal name="trunc_ln1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.case.3:2 %br_ln479 = br void %for.inc198

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198:12 %tmp_3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:13 %br_ln48 = br i1 %tmp_3, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, void %land.rhs.i.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.1:0 %query_bv_packed_stream_peek_1_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_1

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_1_read"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.1:1 %p_vld1 = extractvalue i35 %query_bv_packed_stream_peek_1_read

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.1:2 %p_1 = extractvalue i35 %query_bv_packed_stream_peek_1_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.1:3 %elem_val_bv_val_V_6 = trunc i34 %p_1

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_6"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.1:4 %elem_val_md_iidx_V_6 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_1, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_6"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.1:5 %br_ln48 = br i1 %p_vld1, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld1" val="0"/>
</and_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread:0 %br_ln468 = br void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.1:0 %trunc_ln469_1 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_1, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.1:1 %tmp_5 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_4, i1 %shuffle_peek_emulator_valid_5, i1 %shuffle_peek_emulator_valid_6, i1 %shuffle_peek_emulator_valid_7, i2 %trunc_ln469_1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.1:2 %br_ln468 = br i1 %tmp_5, void %if.then.1, void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.1:0 %p_048 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_1

]]></Node>
<StgValue><ssdm name="p_048"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.1:1 %switch_ln475 = switch i2 %trunc_ln469_1, void %input_idx19764.1.case.3, i2 0, void %if.then.1.for.inc198.1_crit_edge100, i2 1, void %input_idx19764.1.case.1, i2 2, void %if.then.1.for.inc198.1_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_6, i24 %shuffle_peek_emulator_input_idx_V_6

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_6, i1 %shuffle_peek_emulator_BV_V_6

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge:2 %br_ln475 = br void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.1.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_6, i24 %shuffle_peek_emulator_input_idx_V_5

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.1.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_6, i1 %shuffle_peek_emulator_BV_V_5

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.1.case.1:2 %br_ln479 = br void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge100:0 %store_ln475 = store i24 %elem_val_md_iidx_V_6, i24 %shuffle_peek_emulator_input_idx_V_4

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge100:1 %store_ln475 = store i1 %elem_val_bv_val_V_6, i1 %shuffle_peek_emulator_BV_V_4

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
if.then.1.for.inc198.1_crit_edge100:2 %br_ln475 = br void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.1.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_6, i24 %shuffle_peek_emulator_input_idx_V_7

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.1.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_6, i1 %shuffle_peek_emulator_BV_V_7

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="p_vld1" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="trunc_ln469_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.1.case.3:2 %br_ln479 = br void %for.inc198.1

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.1:12 %tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:13 %br_ln48 = br i1 %tmp_6, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, void %land.rhs.i.2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.2:0 %query_bv_packed_stream_peek_2_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_2

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_2_read"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.2:1 %p_vld3 = extractvalue i35 %query_bv_packed_stream_peek_2_read

]]></Node>
<StgValue><ssdm name="p_vld3"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.2:2 %p_2 = extractvalue i35 %query_bv_packed_stream_peek_2_read

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.2:3 %elem_val_bv_val_V_5 = trunc i34 %p_2

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_5"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.2:4 %elem_val_md_iidx_V_5 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_2, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_5"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.2:5 %br_ln48 = br i1 %p_vld3, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld3" val="0"/>
</and_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread:0 %br_ln468 = br void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.2:0 %trunc_ln469_2 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_2, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_2"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.2:1 %tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_8, i1 %shuffle_peek_emulator_valid_9, i1 %shuffle_peek_emulator_valid_10, i1 %shuffle_peek_emulator_valid_11, i2 %trunc_ln469_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.2:2 %br_ln468 = br i1 %tmp_8, void %if.then.2, void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.2:0 %p_049 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_2

]]></Node>
<StgValue><ssdm name="p_049"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.2:1 %switch_ln475 = switch i2 %trunc_ln469_2, void %input_idx19764.2.case.3, i2 0, void %if.then.2.for.inc198.2_crit_edge99, i2 1, void %input_idx19764.2.case.1, i2 2, void %if.then.2.for.inc198.2_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_5, i24 %shuffle_peek_emulator_input_idx_V_10

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_5, i1 %shuffle_peek_emulator_BV_V_10

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge:2 %br_ln475 = br void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.2.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_5, i24 %shuffle_peek_emulator_input_idx_V_9

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.2.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_5, i1 %shuffle_peek_emulator_BV_V_9

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.2.case.1:2 %br_ln479 = br void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge99:0 %store_ln475 = store i24 %elem_val_md_iidx_V_5, i24 %shuffle_peek_emulator_input_idx_V_8

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge99:1 %store_ln475 = store i1 %elem_val_bv_val_V_5, i1 %shuffle_peek_emulator_BV_V_8

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
if.then.2.for.inc198.2_crit_edge99:2 %br_ln475 = br void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.2.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_5, i24 %shuffle_peek_emulator_input_idx_V_11

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.2.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_5, i1 %shuffle_peek_emulator_BV_V_11

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="p_vld3" val="1"/>
<literal name="tmp_8" val="0"/>
<literal name="trunc_ln469_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.2.case.3:2 %br_ln479 = br void %for.inc198.2

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.2:12 %tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_3, i32 1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:13 %br_ln48 = br i1 %tmp_9, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, void %land.rhs.i.3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.3:0 %query_bv_packed_stream_peek_3_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_3

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_3_read"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.3:1 %p_vld5 = extractvalue i35 %query_bv_packed_stream_peek_3_read

]]></Node>
<StgValue><ssdm name="p_vld5"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.3:2 %p_3 = extractvalue i35 %query_bv_packed_stream_peek_3_read

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.3:3 %elem_val_bv_val_V_4 = trunc i34 %p_3

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_4"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.3:4 %elem_val_md_iidx_V_4 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_3, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_4"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.3:5 %br_ln48 = br i1 %p_vld5, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld5" val="0"/>
</and_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread:0 %br_ln468 = br void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.3:0 %trunc_ln469_3 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_3, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_3"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.3:1 %tmp_s = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_12, i1 %shuffle_peek_emulator_valid_13, i1 %shuffle_peek_emulator_valid_14, i1 %shuffle_peek_emulator_valid_15, i2 %trunc_ln469_3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.3:2 %br_ln468 = br i1 %tmp_s, void %if.then.3, void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.3:0 %p_050 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_3

]]></Node>
<StgValue><ssdm name="p_050"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.3:1 %switch_ln475 = switch i2 %trunc_ln469_3, void %input_idx19764.3.case.3, i2 0, void %if.then.3.for.inc198.3_crit_edge98, i2 1, void %input_idx19764.3.case.1, i2 2, void %if.then.3.for.inc198.3_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_4, i24 %shuffle_peek_emulator_input_idx_V_14

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_4, i1 %shuffle_peek_emulator_BV_V_14

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge:2 %br_ln475 = br void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.3.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_4, i24 %shuffle_peek_emulator_input_idx_V_13

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.3.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_4, i1 %shuffle_peek_emulator_BV_V_13

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.3.case.1:2 %br_ln479 = br void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge98:0 %store_ln475 = store i24 %elem_val_md_iidx_V_4, i24 %shuffle_peek_emulator_input_idx_V_12

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge98:1 %store_ln475 = store i1 %elem_val_bv_val_V_4, i1 %shuffle_peek_emulator_BV_V_12

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
if.then.3.for.inc198.3_crit_edge98:2 %br_ln475 = br void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.3.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_4, i24 %shuffle_peek_emulator_input_idx_V_15

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.3.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_4, i1 %shuffle_peek_emulator_BV_V_15

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
<literal name="p_vld5" val="1"/>
<literal name="tmp_s" val="0"/>
<literal name="trunc_ln469_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.3.case.3:2 %br_ln479 = br void %for.inc198.3

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.3:12 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_4, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:13 %br_ln48 = br i1 %tmp_1, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, void %land.rhs.i.4

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.4:0 %query_bv_packed_stream_peek_4_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_4

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_4_read"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.4:1 %p_vld7 = extractvalue i35 %query_bv_packed_stream_peek_4_read

]]></Node>
<StgValue><ssdm name="p_vld7"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.4:2 %p_4 = extractvalue i35 %query_bv_packed_stream_peek_4_read

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.4:3 %elem_val_bv_val_V_3 = trunc i34 %p_4

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_3"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.4:4 %elem_val_md_iidx_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_4, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_3"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.4:5 %br_ln48 = br i1 %p_vld7, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld7" val="0"/>
</and_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread:0 %br_ln468 = br void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.4:0 %trunc_ln469_4 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_4, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_4"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.4:1 %tmp_4 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_16, i1 %shuffle_peek_emulator_valid_17, i1 %shuffle_peek_emulator_valid_18, i1 %shuffle_peek_emulator_valid_19, i2 %trunc_ln469_4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.4:2 %br_ln468 = br i1 %tmp_4, void %if.then.4, void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.4:0 %p_051 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_4

]]></Node>
<StgValue><ssdm name="p_051"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.4:1 %switch_ln475 = switch i2 %trunc_ln469_4, void %input_idx19764.4.case.3, i2 0, void %if.then.4.for.inc198.4_crit_edge97, i2 1, void %input_idx19764.4.case.1, i2 2, void %if.then.4.for.inc198.4_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_3, i24 %shuffle_peek_emulator_input_idx_V_18

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_3, i1 %shuffle_peek_emulator_BV_V_18

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge:2 %br_ln475 = br void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.4.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_3, i24 %shuffle_peek_emulator_input_idx_V_17

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.4.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_3, i1 %shuffle_peek_emulator_BV_V_17

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.4.case.1:2 %br_ln479 = br void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge97:0 %store_ln475 = store i24 %elem_val_md_iidx_V_3, i24 %shuffle_peek_emulator_input_idx_V_16

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge97:1 %store_ln475 = store i1 %elem_val_bv_val_V_3, i1 %shuffle_peek_emulator_BV_V_16

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
if.then.4.for.inc198.4_crit_edge97:2 %br_ln475 = br void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.4.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_3, i24 %shuffle_peek_emulator_input_idx_V_19

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.4.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_3, i1 %shuffle_peek_emulator_BV_V_19

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
<literal name="p_vld7" val="1"/>
<literal name="tmp_4" val="0"/>
<literal name="trunc_ln469_4" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.4.case.3:2 %br_ln479 = br void %for.inc198.4

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.4:12 %tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_5, i32 1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:13 %br_ln48 = br i1 %tmp_7, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, void %land.rhs.i.5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.5:0 %query_bv_packed_stream_peek_5_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_5

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_5_read"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.5:1 %p_vld9 = extractvalue i35 %query_bv_packed_stream_peek_5_read

]]></Node>
<StgValue><ssdm name="p_vld9"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.5:2 %p_5 = extractvalue i35 %query_bv_packed_stream_peek_5_read

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.5:3 %elem_val_bv_val_V_2 = trunc i34 %p_5

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_2"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.5:4 %elem_val_md_iidx_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_5, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_2"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.5:5 %br_ln48 = br i1 %p_vld9, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld9" val="0"/>
</and_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread:0 %br_ln468 = br void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.5:0 %trunc_ln469_5 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_5, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_5"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.5:1 %tmp_10 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_20, i1 %shuffle_peek_emulator_valid_21, i1 %shuffle_peek_emulator_valid_22, i1 %shuffle_peek_emulator_valid_23, i2 %trunc_ln469_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.5:2 %br_ln468 = br i1 %tmp_10, void %if.then.5, void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.5:0 %p_052 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_5

]]></Node>
<StgValue><ssdm name="p_052"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.5:1 %switch_ln475 = switch i2 %trunc_ln469_5, void %input_idx19764.5.case.3, i2 0, void %if.then.5.for.inc198.5_crit_edge96, i2 1, void %input_idx19764.5.case.1, i2 2, void %if.then.5.for.inc198.5_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_2, i24 %shuffle_peek_emulator_input_idx_V_22

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_2, i1 %shuffle_peek_emulator_BV_V_22

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge:2 %br_ln475 = br void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.5.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_2, i24 %shuffle_peek_emulator_input_idx_V_21

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.5.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_2, i1 %shuffle_peek_emulator_BV_V_21

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.5.case.1:2 %br_ln479 = br void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge96:0 %store_ln475 = store i24 %elem_val_md_iidx_V_2, i24 %shuffle_peek_emulator_input_idx_V_20

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge96:1 %store_ln475 = store i1 %elem_val_bv_val_V_2, i1 %shuffle_peek_emulator_BV_V_20

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
if.then.5.for.inc198.5_crit_edge96:2 %br_ln475 = br void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.5.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_2, i24 %shuffle_peek_emulator_input_idx_V_23

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.5.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_2, i1 %shuffle_peek_emulator_BV_V_23

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="1"/>
<literal name="p_vld9" val="1"/>
<literal name="tmp_10" val="0"/>
<literal name="trunc_ln469_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.5.case.3:2 %br_ln479 = br void %for.inc198.5

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.5:12 %tmp_11 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_6, i32 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:13 %br_ln48 = br i1 %tmp_11, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, void %land.rhs.i.6

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.6:0 %query_bv_packed_stream_peek_6_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_6

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_6_read"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.6:1 %p_vld2 = extractvalue i35 %query_bv_packed_stream_peek_6_read

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.6:2 %p_6 = extractvalue i35 %query_bv_packed_stream_peek_6_read

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.6:3 %elem_val_bv_val_V_1 = trunc i34 %p_6

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V_1"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.6:4 %elem_val_md_iidx_V_1 = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_6, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V_1"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.6:5 %br_ln48 = br i1 %p_vld2, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld2" val="0"/>
</and_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread:0 %br_ln468 = br void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.6:0 %trunc_ln469_6 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_6, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_6"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.6:1 %tmp_12 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_24, i1 %shuffle_peek_emulator_valid_25, i1 %shuffle_peek_emulator_valid_26, i1 %shuffle_peek_emulator_valid_27, i2 %trunc_ln469_6

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.6:2 %br_ln468 = br i1 %tmp_12, void %if.then.6, void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.6:0 %p_053 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_6

]]></Node>
<StgValue><ssdm name="p_053"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.6:1 %switch_ln475 = switch i2 %trunc_ln469_6, void %input_idx19764.6.case.3, i2 0, void %if.then.6.for.inc198.6_crit_edge95, i2 1, void %input_idx19764.6.case.1, i2 2, void %if.then.6.for.inc198.6_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V_1, i24 %shuffle_peek_emulator_input_idx_V_26

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V_1, i1 %shuffle_peek_emulator_BV_V_26

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge:2 %br_ln475 = br void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.6.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V_1, i24 %shuffle_peek_emulator_input_idx_V_25

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.6.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V_1, i1 %shuffle_peek_emulator_BV_V_25

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.6.case.1:2 %br_ln479 = br void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge95:0 %store_ln475 = store i24 %elem_val_md_iidx_V_1, i24 %shuffle_peek_emulator_input_idx_V_24

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge95:1 %store_ln475 = store i1 %elem_val_bv_val_V_1, i1 %shuffle_peek_emulator_BV_V_24

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
if.then.6.for.inc198.6_crit_edge95:2 %br_ln475 = br void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.6.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V_1, i24 %shuffle_peek_emulator_input_idx_V_27

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.6.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V_1, i1 %shuffle_peek_emulator_BV_V_27

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="p_vld2" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="trunc_ln469_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.6.case.3:2 %br_ln479 = br void %for.inc198.6

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="34" op_2_bw="32">
<![CDATA[
for.inc198.6:12 %tmp_13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i34P0A, i34 %query_bv_packed_stream_7, i32 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:13 %br_ln48 = br i1 %tmp_13, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, void %land.rhs.i.7

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="35" op_0_bw="35" op_1_bw="34">
<![CDATA[
land.rhs.i.7:0 %query_bv_packed_stream_peek_7_read = nbread i35 @_ssdm_op_NbRead.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_peek_7

]]></Node>
<StgValue><ssdm name="query_bv_packed_stream_peek_7_read"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="35">
<![CDATA[
land.rhs.i.7:1 %p_vld4 = extractvalue i35 %query_bv_packed_stream_peek_7_read

]]></Node>
<StgValue><ssdm name="p_vld4"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="34" op_0_bw="35">
<![CDATA[
land.rhs.i.7:2 %p_7 = extractvalue i35 %query_bv_packed_stream_peek_7_read

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="34">
<![CDATA[
land.rhs.i.7:3 %elem_val_bv_val_V = trunc i34 %p_7

]]></Node>
<StgValue><ssdm name="elem_val_bv_val_V"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="24" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.rhs.i.7:4 %elem_val_md_iidx_V = partselect i24 @_ssdm_op_PartSelect.i24.i34.i32.i32, i34 %p_7, i32 1, i32 24

]]></Node>
<StgValue><ssdm name="elem_val_md_iidx_V"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.7:5 %br_ln48 = br i1 %p_vld4, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld4" val="0"/>
</and_exp><and_exp><literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread:0 %br_ln468 = br void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="2" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
land.lhs.true.7:0 %trunc_ln469_7 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %p_7, i32 25, i32 26

]]></Node>
<StgValue><ssdm name="trunc_ln469_7"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
land.lhs.true.7:1 %tmp_14 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %shuffle_peek_emulator_valid_28, i1 %shuffle_peek_emulator_valid_29, i1 %shuffle_peek_emulator_valid_30, i1 %shuffle_peek_emulator_valid_31, i2 %trunc_ln469_7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.7:2 %br_ln468 = br i1 %tmp_14, void %if.then.7, void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="34" op_0_bw="34" op_1_bw="34" op_2_bw="0">
<![CDATA[
if.then.7:0 %p_054 = read i34 @_ssdm_op_Read.ap_fifo.volatile.i34P0A, i34 %query_bv_packed_stream_7

]]></Node>
<StgValue><ssdm name="p_054"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.7:1 %switch_ln475 = switch i2 %trunc_ln469_7, void %input_idx19764.7.case.3, i2 0, void %if.then.7.for.body209_crit_edge94, i2 1, void %input_idx19764.7.case.1, i2 2, void %if.then.7.for.body209_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln475"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge:0 %store_ln475 = store i24 %elem_val_md_iidx_V, i24 %shuffle_peek_emulator_input_idx_V_30

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge:1 %store_ln475 = store i1 %elem_val_bv_val_V, i1 %shuffle_peek_emulator_BV_V_30

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge:2 %br_ln475 = br void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.7.case.1:0 %store_ln479 = store i24 %elem_val_md_iidx_V, i24 %shuffle_peek_emulator_input_idx_V_29

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.7.case.1:1 %store_ln479 = store i1 %elem_val_bv_val_V, i1 %shuffle_peek_emulator_BV_V_29

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.7.case.1:2 %br_ln479 = br void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge94:0 %store_ln475 = store i24 %elem_val_md_iidx_V, i24 %shuffle_peek_emulator_input_idx_V_28

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge94:1 %store_ln475 = store i1 %elem_val_bv_val_V, i1 %shuffle_peek_emulator_BV_V_28

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
if.then.7.for.body209_crit_edge94:2 %br_ln475 = br void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln475"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
input_idx19764.7.case.3:0 %store_ln479 = store i24 %elem_val_md_iidx_V, i24 %shuffle_peek_emulator_input_idx_V_31

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
input_idx19764.7.case.3:1 %store_ln479 = store i1 %elem_val_bv_val_V, i1 %shuffle_peek_emulator_BV_V_31

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
<literal name="p_vld4" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="trunc_ln469_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
input_idx19764.7.case.3:2 %br_ln479 = br void %for.body209

]]></Node>
<StgValue><ssdm name="br_ln479"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198:0 %shuffle_peek_emulator_valid_35 = phi i1 %shuffle_peek_emulator_valid_3, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, i1 1, void %input_idx19764.case.3, i1 %shuffle_peek_emulator_valid_3, void %input_idx19764.case.1, i1 %shuffle_peek_emulator_valid_3, void %if.then.for.inc198_crit_edge, i1 %shuffle_peek_emulator_valid_3, void %if.then.for.inc198_crit_edge101, i1 %shuffle_peek_emulator_valid_3, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_35"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198:1 %shuffle_peek_emulator_valid_34 = phi i1 %shuffle_peek_emulator_valid_2, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, i1 %shuffle_peek_emulator_valid_2, void %input_idx19764.case.3, i1 %shuffle_peek_emulator_valid_2, void %input_idx19764.case.1, i1 1, void %if.then.for.inc198_crit_edge, i1 %shuffle_peek_emulator_valid_2, void %if.then.for.inc198_crit_edge101, i1 %shuffle_peek_emulator_valid_2, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_34"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198:2 %shuffle_peek_emulator_valid_33 = phi i1 %shuffle_peek_emulator_valid_1, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, i1 %shuffle_peek_emulator_valid_1, void %input_idx19764.case.3, i1 1, void %input_idx19764.case.1, i1 %shuffle_peek_emulator_valid_1, void %if.then.for.inc198_crit_edge, i1 %shuffle_peek_emulator_valid_1, void %if.then.for.inc198_crit_edge101, i1 %shuffle_peek_emulator_valid_1, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_33"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198:3 %shuffle_peek_emulator_valid_32 = phi i1 %shuffle_peek_emulator_valid, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.thread, i1 %shuffle_peek_emulator_valid, void %input_idx19764.case.3, i1 %shuffle_peek_emulator_valid, void %input_idx19764.case.1, i1 %shuffle_peek_emulator_valid, void %if.then.for.inc198_crit_edge, i1 1, void %if.then.for.inc198_crit_edge101, i1 %shuffle_peek_emulator_valid, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_32"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:4 %outval_bv_val_V = load i1 %shuffle_peek_emulator_BV_V

]]></Node>
<StgValue><ssdm name="outval_bv_val_V"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:5 %outval_bv_val_V_8 = load i1 %shuffle_peek_emulator_BV_V_1

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_8"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:6 %outval_bv_val_V_16 = load i1 %shuffle_peek_emulator_BV_V_2

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_16"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:7 %outval_bv_val_V_24 = load i1 %shuffle_peek_emulator_BV_V_3

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_24"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:8 %outval_iidx_V = load i24 %shuffle_peek_emulator_input_idx_V

]]></Node>
<StgValue><ssdm name="outval_iidx_V"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:9 %outval_iidx_V_8 = load i24 %shuffle_peek_emulator_input_idx_V_1

]]></Node>
<StgValue><ssdm name="outval_iidx_V_8"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:10 %outval_iidx_V_16 = load i24 %shuffle_peek_emulator_input_idx_V_2

]]></Node>
<StgValue><ssdm name="outval_iidx_V_16"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198:11 %outval_iidx_V_24 = load i24 %shuffle_peek_emulator_input_idx_V_3

]]></Node>
<StgValue><ssdm name="outval_iidx_V_24"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.1:0 %shuffle_peek_emulator_valid_39 = phi i1 %shuffle_peek_emulator_valid_7, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, i1 1, void %input_idx19764.1.case.3, i1 %shuffle_peek_emulator_valid_7, void %input_idx19764.1.case.1, i1 %shuffle_peek_emulator_valid_7, void %if.then.1.for.inc198.1_crit_edge, i1 %shuffle_peek_emulator_valid_7, void %if.then.1.for.inc198.1_crit_edge100, i1 %shuffle_peek_emulator_valid_7, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_39"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.1:1 %shuffle_peek_emulator_valid_38 = phi i1 %shuffle_peek_emulator_valid_6, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, i1 %shuffle_peek_emulator_valid_6, void %input_idx19764.1.case.3, i1 %shuffle_peek_emulator_valid_6, void %input_idx19764.1.case.1, i1 1, void %if.then.1.for.inc198.1_crit_edge, i1 %shuffle_peek_emulator_valid_6, void %if.then.1.for.inc198.1_crit_edge100, i1 %shuffle_peek_emulator_valid_6, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_38"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.1:2 %shuffle_peek_emulator_valid_37 = phi i1 %shuffle_peek_emulator_valid_5, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, i1 %shuffle_peek_emulator_valid_5, void %input_idx19764.1.case.3, i1 1, void %input_idx19764.1.case.1, i1 %shuffle_peek_emulator_valid_5, void %if.then.1.for.inc198.1_crit_edge, i1 %shuffle_peek_emulator_valid_5, void %if.then.1.for.inc198.1_crit_edge100, i1 %shuffle_peek_emulator_valid_5, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_37"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.1:3 %shuffle_peek_emulator_valid_36 = phi i1 %shuffle_peek_emulator_valid_4, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.1.thread, i1 %shuffle_peek_emulator_valid_4, void %input_idx19764.1.case.3, i1 %shuffle_peek_emulator_valid_4, void %input_idx19764.1.case.1, i1 %shuffle_peek_emulator_valid_4, void %if.then.1.for.inc198.1_crit_edge, i1 1, void %if.then.1.for.inc198.1_crit_edge100, i1 %shuffle_peek_emulator_valid_4, void %land.lhs.true.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_36"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:4 %outval_bv_val_V_1 = load i1 %shuffle_peek_emulator_BV_V_4

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_1"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:5 %outval_bv_val_V_9 = load i1 %shuffle_peek_emulator_BV_V_5

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_9"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:6 %outval_bv_val_V_17 = load i1 %shuffle_peek_emulator_BV_V_6

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_17"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:7 %outval_bv_val_V_25 = load i1 %shuffle_peek_emulator_BV_V_7

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_25"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:8 %outval_iidx_V_1 = load i24 %shuffle_peek_emulator_input_idx_V_4

]]></Node>
<StgValue><ssdm name="outval_iidx_V_1"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:9 %outval_iidx_V_9 = load i24 %shuffle_peek_emulator_input_idx_V_5

]]></Node>
<StgValue><ssdm name="outval_iidx_V_9"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:10 %outval_iidx_V_17 = load i24 %shuffle_peek_emulator_input_idx_V_6

]]></Node>
<StgValue><ssdm name="outval_iidx_V_17"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.1:11 %outval_iidx_V_25 = load i24 %shuffle_peek_emulator_input_idx_V_7

]]></Node>
<StgValue><ssdm name="outval_iidx_V_25"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.2:0 %shuffle_peek_emulator_valid_43 = phi i1 %shuffle_peek_emulator_valid_11, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, i1 1, void %input_idx19764.2.case.3, i1 %shuffle_peek_emulator_valid_11, void %input_idx19764.2.case.1, i1 %shuffle_peek_emulator_valid_11, void %if.then.2.for.inc198.2_crit_edge, i1 %shuffle_peek_emulator_valid_11, void %if.then.2.for.inc198.2_crit_edge99, i1 %shuffle_peek_emulator_valid_11, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_43"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.2:1 %shuffle_peek_emulator_valid_42 = phi i1 %shuffle_peek_emulator_valid_10, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, i1 %shuffle_peek_emulator_valid_10, void %input_idx19764.2.case.3, i1 %shuffle_peek_emulator_valid_10, void %input_idx19764.2.case.1, i1 1, void %if.then.2.for.inc198.2_crit_edge, i1 %shuffle_peek_emulator_valid_10, void %if.then.2.for.inc198.2_crit_edge99, i1 %shuffle_peek_emulator_valid_10, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_42"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.2:2 %shuffle_peek_emulator_valid_41 = phi i1 %shuffle_peek_emulator_valid_9, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, i1 %shuffle_peek_emulator_valid_9, void %input_idx19764.2.case.3, i1 1, void %input_idx19764.2.case.1, i1 %shuffle_peek_emulator_valid_9, void %if.then.2.for.inc198.2_crit_edge, i1 %shuffle_peek_emulator_valid_9, void %if.then.2.for.inc198.2_crit_edge99, i1 %shuffle_peek_emulator_valid_9, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_41"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.2:3 %shuffle_peek_emulator_valid_40 = phi i1 %shuffle_peek_emulator_valid_8, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.2.thread, i1 %shuffle_peek_emulator_valid_8, void %input_idx19764.2.case.3, i1 %shuffle_peek_emulator_valid_8, void %input_idx19764.2.case.1, i1 %shuffle_peek_emulator_valid_8, void %if.then.2.for.inc198.2_crit_edge, i1 1, void %if.then.2.for.inc198.2_crit_edge99, i1 %shuffle_peek_emulator_valid_8, void %land.lhs.true.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_40"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:4 %outval_bv_val_V_2 = load i1 %shuffle_peek_emulator_BV_V_8

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_2"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:5 %outval_bv_val_V_10 = load i1 %shuffle_peek_emulator_BV_V_9

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_10"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:6 %outval_bv_val_V_18 = load i1 %shuffle_peek_emulator_BV_V_10

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_18"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:7 %outval_bv_val_V_26 = load i1 %shuffle_peek_emulator_BV_V_11

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_26"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:8 %outval_iidx_V_2 = load i24 %shuffle_peek_emulator_input_idx_V_8

]]></Node>
<StgValue><ssdm name="outval_iidx_V_2"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:9 %outval_iidx_V_10 = load i24 %shuffle_peek_emulator_input_idx_V_9

]]></Node>
<StgValue><ssdm name="outval_iidx_V_10"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:10 %outval_iidx_V_18 = load i24 %shuffle_peek_emulator_input_idx_V_10

]]></Node>
<StgValue><ssdm name="outval_iidx_V_18"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.2:11 %outval_iidx_V_26 = load i24 %shuffle_peek_emulator_input_idx_V_11

]]></Node>
<StgValue><ssdm name="outval_iidx_V_26"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.3:0 %shuffle_peek_emulator_valid_47 = phi i1 %shuffle_peek_emulator_valid_15, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, i1 1, void %input_idx19764.3.case.3, i1 %shuffle_peek_emulator_valid_15, void %input_idx19764.3.case.1, i1 %shuffle_peek_emulator_valid_15, void %if.then.3.for.inc198.3_crit_edge, i1 %shuffle_peek_emulator_valid_15, void %if.then.3.for.inc198.3_crit_edge98, i1 %shuffle_peek_emulator_valid_15, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_47"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.3:1 %shuffle_peek_emulator_valid_46 = phi i1 %shuffle_peek_emulator_valid_14, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, i1 %shuffle_peek_emulator_valid_14, void %input_idx19764.3.case.3, i1 %shuffle_peek_emulator_valid_14, void %input_idx19764.3.case.1, i1 1, void %if.then.3.for.inc198.3_crit_edge, i1 %shuffle_peek_emulator_valid_14, void %if.then.3.for.inc198.3_crit_edge98, i1 %shuffle_peek_emulator_valid_14, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_46"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.3:2 %shuffle_peek_emulator_valid_45 = phi i1 %shuffle_peek_emulator_valid_13, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, i1 %shuffle_peek_emulator_valid_13, void %input_idx19764.3.case.3, i1 1, void %input_idx19764.3.case.1, i1 %shuffle_peek_emulator_valid_13, void %if.then.3.for.inc198.3_crit_edge, i1 %shuffle_peek_emulator_valid_13, void %if.then.3.for.inc198.3_crit_edge98, i1 %shuffle_peek_emulator_valid_13, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_45"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.3:3 %shuffle_peek_emulator_valid_44 = phi i1 %shuffle_peek_emulator_valid_12, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.3.thread, i1 %shuffle_peek_emulator_valid_12, void %input_idx19764.3.case.3, i1 %shuffle_peek_emulator_valid_12, void %input_idx19764.3.case.1, i1 %shuffle_peek_emulator_valid_12, void %if.then.3.for.inc198.3_crit_edge, i1 1, void %if.then.3.for.inc198.3_crit_edge98, i1 %shuffle_peek_emulator_valid_12, void %land.lhs.true.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_44"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:4 %outval_bv_val_V_3 = load i1 %shuffle_peek_emulator_BV_V_12

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_3"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:5 %outval_bv_val_V_11 = load i1 %shuffle_peek_emulator_BV_V_13

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_11"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:6 %outval_bv_val_V_19 = load i1 %shuffle_peek_emulator_BV_V_14

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_19"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:7 %outval_bv_val_V_27 = load i1 %shuffle_peek_emulator_BV_V_15

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_27"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:8 %outval_iidx_V_3 = load i24 %shuffle_peek_emulator_input_idx_V_12

]]></Node>
<StgValue><ssdm name="outval_iidx_V_3"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:9 %outval_iidx_V_11 = load i24 %shuffle_peek_emulator_input_idx_V_13

]]></Node>
<StgValue><ssdm name="outval_iidx_V_11"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:10 %outval_iidx_V_19 = load i24 %shuffle_peek_emulator_input_idx_V_14

]]></Node>
<StgValue><ssdm name="outval_iidx_V_19"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.3:11 %outval_iidx_V_27 = load i24 %shuffle_peek_emulator_input_idx_V_15

]]></Node>
<StgValue><ssdm name="outval_iidx_V_27"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.4:0 %shuffle_peek_emulator_valid_51 = phi i1 %shuffle_peek_emulator_valid_19, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, i1 1, void %input_idx19764.4.case.3, i1 %shuffle_peek_emulator_valid_19, void %input_idx19764.4.case.1, i1 %shuffle_peek_emulator_valid_19, void %if.then.4.for.inc198.4_crit_edge, i1 %shuffle_peek_emulator_valid_19, void %if.then.4.for.inc198.4_crit_edge97, i1 %shuffle_peek_emulator_valid_19, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_51"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.4:1 %shuffle_peek_emulator_valid_50 = phi i1 %shuffle_peek_emulator_valid_18, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, i1 %shuffle_peek_emulator_valid_18, void %input_idx19764.4.case.3, i1 %shuffle_peek_emulator_valid_18, void %input_idx19764.4.case.1, i1 1, void %if.then.4.for.inc198.4_crit_edge, i1 %shuffle_peek_emulator_valid_18, void %if.then.4.for.inc198.4_crit_edge97, i1 %shuffle_peek_emulator_valid_18, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_50"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.4:2 %shuffle_peek_emulator_valid_49 = phi i1 %shuffle_peek_emulator_valid_17, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, i1 %shuffle_peek_emulator_valid_17, void %input_idx19764.4.case.3, i1 1, void %input_idx19764.4.case.1, i1 %shuffle_peek_emulator_valid_17, void %if.then.4.for.inc198.4_crit_edge, i1 %shuffle_peek_emulator_valid_17, void %if.then.4.for.inc198.4_crit_edge97, i1 %shuffle_peek_emulator_valid_17, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_49"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.4:3 %shuffle_peek_emulator_valid_48 = phi i1 %shuffle_peek_emulator_valid_16, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.4.thread, i1 %shuffle_peek_emulator_valid_16, void %input_idx19764.4.case.3, i1 %shuffle_peek_emulator_valid_16, void %input_idx19764.4.case.1, i1 %shuffle_peek_emulator_valid_16, void %if.then.4.for.inc198.4_crit_edge, i1 1, void %if.then.4.for.inc198.4_crit_edge97, i1 %shuffle_peek_emulator_valid_16, void %land.lhs.true.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_48"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:4 %outval_bv_val_V_4 = load i1 %shuffle_peek_emulator_BV_V_16

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_4"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:5 %outval_bv_val_V_12 = load i1 %shuffle_peek_emulator_BV_V_17

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_12"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:6 %outval_bv_val_V_20 = load i1 %shuffle_peek_emulator_BV_V_18

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_20"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:7 %outval_bv_val_V_28 = load i1 %shuffle_peek_emulator_BV_V_19

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_28"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:8 %outval_iidx_V_4 = load i24 %shuffle_peek_emulator_input_idx_V_16

]]></Node>
<StgValue><ssdm name="outval_iidx_V_4"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:9 %outval_iidx_V_12 = load i24 %shuffle_peek_emulator_input_idx_V_17

]]></Node>
<StgValue><ssdm name="outval_iidx_V_12"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:10 %outval_iidx_V_20 = load i24 %shuffle_peek_emulator_input_idx_V_18

]]></Node>
<StgValue><ssdm name="outval_iidx_V_20"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.4:11 %outval_iidx_V_28 = load i24 %shuffle_peek_emulator_input_idx_V_19

]]></Node>
<StgValue><ssdm name="outval_iidx_V_28"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.5:0 %shuffle_peek_emulator_valid_55 = phi i1 %shuffle_peek_emulator_valid_23, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, i1 1, void %input_idx19764.5.case.3, i1 %shuffle_peek_emulator_valid_23, void %input_idx19764.5.case.1, i1 %shuffle_peek_emulator_valid_23, void %if.then.5.for.inc198.5_crit_edge, i1 %shuffle_peek_emulator_valid_23, void %if.then.5.for.inc198.5_crit_edge96, i1 %shuffle_peek_emulator_valid_23, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_55"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.5:1 %shuffle_peek_emulator_valid_54 = phi i1 %shuffle_peek_emulator_valid_22, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, i1 %shuffle_peek_emulator_valid_22, void %input_idx19764.5.case.3, i1 %shuffle_peek_emulator_valid_22, void %input_idx19764.5.case.1, i1 1, void %if.then.5.for.inc198.5_crit_edge, i1 %shuffle_peek_emulator_valid_22, void %if.then.5.for.inc198.5_crit_edge96, i1 %shuffle_peek_emulator_valid_22, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_54"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.5:2 %shuffle_peek_emulator_valid_53 = phi i1 %shuffle_peek_emulator_valid_21, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, i1 %shuffle_peek_emulator_valid_21, void %input_idx19764.5.case.3, i1 1, void %input_idx19764.5.case.1, i1 %shuffle_peek_emulator_valid_21, void %if.then.5.for.inc198.5_crit_edge, i1 %shuffle_peek_emulator_valid_21, void %if.then.5.for.inc198.5_crit_edge96, i1 %shuffle_peek_emulator_valid_21, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_53"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.5:3 %shuffle_peek_emulator_valid_52 = phi i1 %shuffle_peek_emulator_valid_20, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.5.thread, i1 %shuffle_peek_emulator_valid_20, void %input_idx19764.5.case.3, i1 %shuffle_peek_emulator_valid_20, void %input_idx19764.5.case.1, i1 %shuffle_peek_emulator_valid_20, void %if.then.5.for.inc198.5_crit_edge, i1 1, void %if.then.5.for.inc198.5_crit_edge96, i1 %shuffle_peek_emulator_valid_20, void %land.lhs.true.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_52"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:4 %outval_bv_val_V_5 = load i1 %shuffle_peek_emulator_BV_V_20

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_5"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:5 %outval_bv_val_V_13 = load i1 %shuffle_peek_emulator_BV_V_21

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_13"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:6 %outval_bv_val_V_21 = load i1 %shuffle_peek_emulator_BV_V_22

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_21"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:7 %outval_bv_val_V_29 = load i1 %shuffle_peek_emulator_BV_V_23

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_29"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:8 %outval_iidx_V_5 = load i24 %shuffle_peek_emulator_input_idx_V_20

]]></Node>
<StgValue><ssdm name="outval_iidx_V_5"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:9 %outval_iidx_V_13 = load i24 %shuffle_peek_emulator_input_idx_V_21

]]></Node>
<StgValue><ssdm name="outval_iidx_V_13"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:10 %outval_iidx_V_21 = load i24 %shuffle_peek_emulator_input_idx_V_22

]]></Node>
<StgValue><ssdm name="outval_iidx_V_21"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.5:11 %outval_iidx_V_29 = load i24 %shuffle_peek_emulator_input_idx_V_23

]]></Node>
<StgValue><ssdm name="outval_iidx_V_29"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.6:0 %shuffle_peek_emulator_valid_59 = phi i1 %shuffle_peek_emulator_valid_27, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, i1 1, void %input_idx19764.6.case.3, i1 %shuffle_peek_emulator_valid_27, void %input_idx19764.6.case.1, i1 %shuffle_peek_emulator_valid_27, void %if.then.6.for.inc198.6_crit_edge, i1 %shuffle_peek_emulator_valid_27, void %if.then.6.for.inc198.6_crit_edge95, i1 %shuffle_peek_emulator_valid_27, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_59"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.6:1 %shuffle_peek_emulator_valid_58 = phi i1 %shuffle_peek_emulator_valid_26, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, i1 %shuffle_peek_emulator_valid_26, void %input_idx19764.6.case.3, i1 %shuffle_peek_emulator_valid_26, void %input_idx19764.6.case.1, i1 1, void %if.then.6.for.inc198.6_crit_edge, i1 %shuffle_peek_emulator_valid_26, void %if.then.6.for.inc198.6_crit_edge95, i1 %shuffle_peek_emulator_valid_26, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_58"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.6:2 %shuffle_peek_emulator_valid_57 = phi i1 %shuffle_peek_emulator_valid_25, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, i1 %shuffle_peek_emulator_valid_25, void %input_idx19764.6.case.3, i1 1, void %input_idx19764.6.case.1, i1 %shuffle_peek_emulator_valid_25, void %if.then.6.for.inc198.6_crit_edge, i1 %shuffle_peek_emulator_valid_25, void %if.then.6.for.inc198.6_crit_edge95, i1 %shuffle_peek_emulator_valid_25, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_57"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.inc198.6:3 %shuffle_peek_emulator_valid_56 = phi i1 %shuffle_peek_emulator_valid_24, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.6.thread, i1 %shuffle_peek_emulator_valid_24, void %input_idx19764.6.case.3, i1 %shuffle_peek_emulator_valid_24, void %input_idx19764.6.case.1, i1 %shuffle_peek_emulator_valid_24, void %if.then.6.for.inc198.6_crit_edge, i1 1, void %if.then.6.for.inc198.6_crit_edge95, i1 %shuffle_peek_emulator_valid_24, void %land.lhs.true.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_56"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:4 %outval_bv_val_V_6 = load i1 %shuffle_peek_emulator_BV_V_24

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_6"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:5 %outval_bv_val_V_14 = load i1 %shuffle_peek_emulator_BV_V_25

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_14"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:6 %outval_bv_val_V_22 = load i1 %shuffle_peek_emulator_BV_V_26

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_22"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:7 %outval_bv_val_V_30 = load i1 %shuffle_peek_emulator_BV_V_27

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_30"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:8 %outval_iidx_V_6 = load i24 %shuffle_peek_emulator_input_idx_V_24

]]></Node>
<StgValue><ssdm name="outval_iidx_V_6"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:9 %outval_iidx_V_14 = load i24 %shuffle_peek_emulator_input_idx_V_25

]]></Node>
<StgValue><ssdm name="outval_iidx_V_14"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:10 %outval_iidx_V_22 = load i24 %shuffle_peek_emulator_input_idx_V_26

]]></Node>
<StgValue><ssdm name="outval_iidx_V_22"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc198.6:11 %outval_iidx_V_30 = load i24 %shuffle_peek_emulator_input_idx_V_27

]]></Node>
<StgValue><ssdm name="outval_iidx_V_30"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.body209:0 %shuffle_peek_emulator_valid_63 = phi i1 %shuffle_peek_emulator_valid_31, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, i1 1, void %input_idx19764.7.case.3, i1 %shuffle_peek_emulator_valid_31, void %input_idx19764.7.case.1, i1 %shuffle_peek_emulator_valid_31, void %if.then.7.for.body209_crit_edge, i1 %shuffle_peek_emulator_valid_31, void %if.then.7.for.body209_crit_edge94, i1 %shuffle_peek_emulator_valid_31, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_63"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.body209:1 %shuffle_peek_emulator_valid_62 = phi i1 %shuffle_peek_emulator_valid_30, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, i1 %shuffle_peek_emulator_valid_30, void %input_idx19764.7.case.3, i1 %shuffle_peek_emulator_valid_30, void %input_idx19764.7.case.1, i1 1, void %if.then.7.for.body209_crit_edge, i1 %shuffle_peek_emulator_valid_30, void %if.then.7.for.body209_crit_edge94, i1 %shuffle_peek_emulator_valid_30, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_62"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.body209:2 %shuffle_peek_emulator_valid_61 = phi i1 %shuffle_peek_emulator_valid_29, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, i1 %shuffle_peek_emulator_valid_29, void %input_idx19764.7.case.3, i1 1, void %input_idx19764.7.case.1, i1 %shuffle_peek_emulator_valid_29, void %if.then.7.for.body209_crit_edge, i1 %shuffle_peek_emulator_valid_29, void %if.then.7.for.body209_crit_edge94, i1 %shuffle_peek_emulator_valid_29, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_61"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
for.body209:3 %shuffle_peek_emulator_valid_60 = phi i1 %shuffle_peek_emulator_valid_28, void %_ZNK4tapa7istreamI29BV_PLUS_METADATA_PACKED_DTYPEE8try_peekERS1_.exit.7.thread, i1 %shuffle_peek_emulator_valid_28, void %input_idx19764.7.case.3, i1 %shuffle_peek_emulator_valid_28, void %input_idx19764.7.case.1, i1 %shuffle_peek_emulator_valid_28, void %if.then.7.for.body209_crit_edge, i1 1, void %if.then.7.for.body209_crit_edge94, i1 %shuffle_peek_emulator_valid_28, void %land.lhs.true.7

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_60"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:4 %outval_bv_val_V_7 = load i1 %shuffle_peek_emulator_BV_V_28

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_7"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:5 %outval_bv_val_V_15 = load i1 %shuffle_peek_emulator_BV_V_29

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_15"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:6 %outval_bv_val_V_23 = load i1 %shuffle_peek_emulator_BV_V_30

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_23"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:7 %outval_bv_val_V_31 = load i1 %shuffle_peek_emulator_BV_V_31

]]></Node>
<StgValue><ssdm name="outval_bv_val_V_31"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:8 %outval_iidx_V_7 = load i24 %shuffle_peek_emulator_input_idx_V_28

]]></Node>
<StgValue><ssdm name="outval_iidx_V_7"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:9 %outval_iidx_V_15 = load i24 %shuffle_peek_emulator_input_idx_V_29

]]></Node>
<StgValue><ssdm name="outval_iidx_V_15"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:10 %outval_iidx_V_23 = load i24 %shuffle_peek_emulator_input_idx_V_30

]]></Node>
<StgValue><ssdm name="outval_iidx_V_23"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:11 %outval_iidx_V_31 = load i24 %shuffle_peek_emulator_input_idx_V_31

]]></Node>
<StgValue><ssdm name="outval_iidx_V_31"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209:12 %br_ln497 = br i1 %shuffle_peek_emulator_valid_32, void %for.inc240, void %land.lhs.true229

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229:0 %p_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V, i1 %outval_bv_val_V

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229:1 %tmp_15 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_0, i26 %p_8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229:2 %xor_ln497 = xor i1 %tmp_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229:3 %br_ln497 = br void %for.inc240

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240:0 %shuffle_peek_emulator_valid_64 = phi i1 %xor_ln497, void %land.lhs.true229, i1 0, void %for.body209

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_64"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_36, void %for.inc240.119, void %land.lhs.true229.116

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.116:0 %p_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_1, i1 %outval_bv_val_V_1

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.116:1 %tmp_16 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_1, i26 %p_9

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.116:2 %xor_ln497_1 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_1"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.116:3 %br_ln497 = br void %for.inc240.119

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.119:0 %shuffle_peek_emulator_valid_65 = phi i1 %xor_ln497_1, void %land.lhs.true229.116, i1 0, void %for.inc240

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_65"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.119:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_40, void %for.inc240.233, void %land.lhs.true229.230

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.230:0 %p_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_2, i1 %outval_bv_val_V_2

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.230:1 %tmp_17 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_2, i26 %p_10

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.230:2 %xor_ln497_2 = xor i1 %tmp_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_2"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.230:3 %br_ln497 = br void %for.inc240.233

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.233:0 %shuffle_peek_emulator_valid_66 = phi i1 %xor_ln497_2, void %land.lhs.true229.230, i1 0, void %for.inc240.119

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_66"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.233:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_44, void %for.inc240.347, void %land.lhs.true229.344

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.344:0 %p_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_3, i1 %outval_bv_val_V_3

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.344:1 %tmp_18 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_3, i26 %p_11

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.344:2 %xor_ln497_3 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_3"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.344:3 %br_ln497 = br void %for.inc240.347

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.347:0 %shuffle_peek_emulator_valid_67 = phi i1 %xor_ln497_3, void %land.lhs.true229.344, i1 0, void %for.inc240.233

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_67"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.347:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_48, void %for.inc240.4, void %land.lhs.true229.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.4:0 %p_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_4, i1 %outval_bv_val_V_4

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.4:1 %tmp_19 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_4, i26 %p_12

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.4:2 %xor_ln497_4 = xor i1 %tmp_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_4"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.4:3 %br_ln497 = br void %for.inc240.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.4:0 %shuffle_peek_emulator_valid_68 = phi i1 %xor_ln497_4, void %land.lhs.true229.4, i1 0, void %for.inc240.347

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_68"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.4:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_52, void %for.inc240.5, void %land.lhs.true229.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.5:0 %p_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_5, i1 %outval_bv_val_V_5

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.5:1 %tmp_20 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_5, i26 %p_13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.5:2 %xor_ln497_5 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_5"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.5:3 %br_ln497 = br void %for.inc240.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.5:0 %shuffle_peek_emulator_valid_69 = phi i1 %xor_ln497_5, void %land.lhs.true229.5, i1 0, void %for.inc240.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_69"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.5:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_56, void %for.inc240.6, void %land.lhs.true229.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.6:0 %p_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_6, i1 %outval_bv_val_V_6

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.6:1 %tmp_21 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_6, i26 %p_14

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.6:2 %xor_ln497_6 = xor i1 %tmp_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_6"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.6:3 %br_ln497 = br void %for.inc240.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.6:0 %shuffle_peek_emulator_valid_70 = phi i1 %xor_ln497_6, void %land.lhs.true229.6, i1 0, void %for.inc240.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_70"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.6:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_60, void %for.body209.1, void %land.lhs.true229.7

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.7:0 %p_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_7, i1 %outval_bv_val_V_7

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.7:1 %tmp_22 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_7, i26 %p_15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.7:2 %xor_ln497_7 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_7"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.7:3 %br_ln497 = br void %for.body209.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body209.1:0 %shuffle_peek_emulator_valid_71 = phi i1 %xor_ln497_7, void %land.lhs.true229.7, i1 0, void %for.inc240.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_71"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209.1:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_33, void %for.inc240.1, void %land.lhs.true229.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1:0 %p_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_8, i1 %outval_bv_val_V_8

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1:1 %tmp_23 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_8, i26 %p_16

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1:2 %xor_ln497_8 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_8"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1:3 %br_ln497 = br void %for.inc240.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1:0 %shuffle_peek_emulator_valid_72 = phi i1 %xor_ln497_8, void %land.lhs.true229.1, i1 0, void %for.body209.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_72"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_37, void %for.inc240.1.1, void %land.lhs.true229.1.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.1:0 %p_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_9, i1 %outval_bv_val_V_9

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.1:1 %tmp_24 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_9, i26 %p_17

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.1:2 %xor_ln497_9 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_9"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.1:3 %br_ln497 = br void %for.inc240.1.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.1:0 %shuffle_peek_emulator_valid_73 = phi i1 %xor_ln497_9, void %land.lhs.true229.1.1, i1 0, void %for.inc240.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_73"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.1:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_41, void %for.inc240.1.2, void %land.lhs.true229.1.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.2:0 %p_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_10, i1 %outval_bv_val_V_10

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.2:1 %tmp_25 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_10, i26 %p_18

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.2:2 %xor_ln497_10 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_10"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.2:3 %br_ln497 = br void %for.inc240.1.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.2:0 %shuffle_peek_emulator_valid_74 = phi i1 %xor_ln497_10, void %land.lhs.true229.1.2, i1 0, void %for.inc240.1.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_74"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.2:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_45, void %for.inc240.1.3, void %land.lhs.true229.1.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.3:0 %p_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_11, i1 %outval_bv_val_V_11

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.3:1 %tmp_26 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_11, i26 %p_19

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.3:2 %xor_ln497_11 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_11"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.3:3 %br_ln497 = br void %for.inc240.1.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.3:0 %shuffle_peek_emulator_valid_75 = phi i1 %xor_ln497_11, void %land.lhs.true229.1.3, i1 0, void %for.inc240.1.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_75"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.3:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_49, void %for.inc240.1.4, void %land.lhs.true229.1.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.4:0 %p_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_12, i1 %outval_bv_val_V_12

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.4:1 %tmp_27 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_12, i26 %p_20

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.4:2 %xor_ln497_12 = xor i1 %tmp_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_12"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.4:3 %br_ln497 = br void %for.inc240.1.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.4:0 %shuffle_peek_emulator_valid_76 = phi i1 %xor_ln497_12, void %land.lhs.true229.1.4, i1 0, void %for.inc240.1.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_76"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.4:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_53, void %for.inc240.1.5, void %land.lhs.true229.1.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.5:0 %p_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_13, i1 %outval_bv_val_V_13

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.5:1 %tmp_28 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_13, i26 %p_21

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.5:2 %xor_ln497_13 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_13"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.5:3 %br_ln497 = br void %for.inc240.1.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.5:0 %shuffle_peek_emulator_valid_77 = phi i1 %xor_ln497_13, void %land.lhs.true229.1.5, i1 0, void %for.inc240.1.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_77"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.5:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_57, void %for.inc240.1.6, void %land.lhs.true229.1.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.6:0 %p_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_14, i1 %outval_bv_val_V_14

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.6:1 %tmp_29 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_14, i26 %p_22

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.6:2 %xor_ln497_14 = xor i1 %tmp_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_14"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.6:3 %br_ln497 = br void %for.inc240.1.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.1.6:0 %shuffle_peek_emulator_valid_78 = phi i1 %xor_ln497_14, void %land.lhs.true229.1.6, i1 0, void %for.inc240.1.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_78"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.1.6:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_61, void %for.body209.2, void %land.lhs.true229.1.7

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.1.7:0 %p_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_15, i1 %outval_bv_val_V_15

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.1.7:1 %tmp_30 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_15, i26 %p_23

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.1.7:2 %xor_ln497_15 = xor i1 %tmp_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_15"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.1.7:3 %br_ln497 = br void %for.body209.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body209.2:0 %shuffle_peek_emulator_valid_79 = phi i1 %xor_ln497_15, void %land.lhs.true229.1.7, i1 0, void %for.inc240.1.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_79"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209.2:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_34, void %for.inc240.2, void %land.lhs.true229.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2:0 %p_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_16, i1 %outval_bv_val_V_16

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2:1 %tmp_31 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_16, i26 %p_24

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2:2 %xor_ln497_16 = xor i1 %tmp_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_16"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2:3 %br_ln497 = br void %for.inc240.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2:0 %shuffle_peek_emulator_valid_80 = phi i1 %xor_ln497_16, void %land.lhs.true229.2, i1 0, void %for.body209.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_80"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_38, void %for.inc240.2.1, void %land.lhs.true229.2.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.1:0 %p_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_17, i1 %outval_bv_val_V_17

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.1:1 %tmp_32 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_17, i26 %p_25

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.1:2 %xor_ln497_17 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_17"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.1:3 %br_ln497 = br void %for.inc240.2.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.1:0 %shuffle_peek_emulator_valid_81 = phi i1 %xor_ln497_17, void %land.lhs.true229.2.1, i1 0, void %for.inc240.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_81"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.1:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_42, void %for.inc240.2.2, void %land.lhs.true229.2.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.2:0 %p_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_18, i1 %outval_bv_val_V_18

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.2:1 %tmp_33 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_18, i26 %p_26

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.2:2 %xor_ln497_18 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_18"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.2:3 %br_ln497 = br void %for.inc240.2.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.2:0 %shuffle_peek_emulator_valid_82 = phi i1 %xor_ln497_18, void %land.lhs.true229.2.2, i1 0, void %for.inc240.2.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_82"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.2:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_46, void %for.inc240.2.3, void %land.lhs.true229.2.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.3:0 %p_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_19, i1 %outval_bv_val_V_19

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.3:1 %tmp_34 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_19, i26 %p_27

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.3:2 %xor_ln497_19 = xor i1 %tmp_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_19"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.3:3 %br_ln497 = br void %for.inc240.2.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.3:0 %shuffle_peek_emulator_valid_83 = phi i1 %xor_ln497_19, void %land.lhs.true229.2.3, i1 0, void %for.inc240.2.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_83"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.3:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_50, void %for.inc240.2.4, void %land.lhs.true229.2.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.4:0 %p_28 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_20, i1 %outval_bv_val_V_20

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.4:1 %tmp_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_20, i26 %p_28

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.4:2 %xor_ln497_20 = xor i1 %tmp_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_20"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.4:3 %br_ln497 = br void %for.inc240.2.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.4:0 %shuffle_peek_emulator_valid_84 = phi i1 %xor_ln497_20, void %land.lhs.true229.2.4, i1 0, void %for.inc240.2.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_84"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.4:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_54, void %for.inc240.2.5, void %land.lhs.true229.2.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.5:0 %p_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_21, i1 %outval_bv_val_V_21

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.5:1 %tmp_36 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_21, i26 %p_29

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.5:2 %xor_ln497_21 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_21"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.5:3 %br_ln497 = br void %for.inc240.2.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.5:0 %shuffle_peek_emulator_valid_85 = phi i1 %xor_ln497_21, void %land.lhs.true229.2.5, i1 0, void %for.inc240.2.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_85"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.5:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_58, void %for.inc240.2.6, void %land.lhs.true229.2.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.6:0 %p_30 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_22, i1 %outval_bv_val_V_22

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.6:1 %tmp_37 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_22, i26 %p_30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.6:2 %xor_ln497_22 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_22"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.6:3 %br_ln497 = br void %for.inc240.2.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.2.6:0 %shuffle_peek_emulator_valid_86 = phi i1 %xor_ln497_22, void %land.lhs.true229.2.6, i1 0, void %for.inc240.2.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_86"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.2.6:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_62, void %for.body209.3, void %land.lhs.true229.2.7

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.2.7:0 %p_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_23, i1 %outval_bv_val_V_23

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.2.7:1 %tmp_38 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_23, i26 %p_31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.2.7:2 %xor_ln497_23 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_23"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.2.7:3 %br_ln497 = br void %for.body209.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body209.3:0 %shuffle_peek_emulator_valid_87 = phi i1 %xor_ln497_23, void %land.lhs.true229.2.7, i1 0, void %for.inc240.2.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_87"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body209.3:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_35, void %for.inc240.3, void %land.lhs.true229.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3:0 %p_32 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_24, i1 %outval_bv_val_V_24

]]></Node>
<StgValue><ssdm name="p_32"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3:1 %tmp_39 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_24, i26 %p_32

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3:2 %xor_ln497_24 = xor i1 %tmp_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_24"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3:3 %br_ln497 = br void %for.inc240.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3:0 %shuffle_peek_emulator_valid_88 = phi i1 %xor_ln497_24, void %land.lhs.true229.3, i1 0, void %for.body209.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_88"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_39, void %for.inc240.3.1, void %land.lhs.true229.3.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.1:0 %p_33 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_25, i1 %outval_bv_val_V_25

]]></Node>
<StgValue><ssdm name="p_33"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.1:1 %tmp_40 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_25, i26 %p_33

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.1:2 %xor_ln497_25 = xor i1 %tmp_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_25"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.1:3 %br_ln497 = br void %for.inc240.3.1

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.1:0 %shuffle_peek_emulator_valid_89 = phi i1 %xor_ln497_25, void %land.lhs.true229.3.1, i1 0, void %for.inc240.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_89"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.1:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_43, void %for.inc240.3.2, void %land.lhs.true229.3.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.2:0 %p_34 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_26, i1 %outval_bv_val_V_26

]]></Node>
<StgValue><ssdm name="p_34"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.2:1 %tmp_41 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_26, i26 %p_34

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.2:2 %xor_ln497_26 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_26"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.2:3 %br_ln497 = br void %for.inc240.3.2

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.2:0 %shuffle_peek_emulator_valid_90 = phi i1 %xor_ln497_26, void %land.lhs.true229.3.2, i1 0, void %for.inc240.3.1

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_90"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.2:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_47, void %for.inc240.3.3, void %land.lhs.true229.3.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.3:0 %p_35 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_27, i1 %outval_bv_val_V_27

]]></Node>
<StgValue><ssdm name="p_35"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.3:1 %tmp_42 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_27, i26 %p_35

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.3:2 %xor_ln497_27 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_27"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.3:3 %br_ln497 = br void %for.inc240.3.3

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.3:0 %shuffle_peek_emulator_valid_91 = phi i1 %xor_ln497_27, void %land.lhs.true229.3.3, i1 0, void %for.inc240.3.2

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_91"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.3:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_51, void %for.inc240.3.4, void %land.lhs.true229.3.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.4:0 %p_36 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_28, i1 %outval_bv_val_V_28

]]></Node>
<StgValue><ssdm name="p_36"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.4:1 %tmp_43 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_28, i26 %p_36

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.4:2 %xor_ln497_28 = xor i1 %tmp_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_28"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.4:3 %br_ln497 = br void %for.inc240.3.4

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.4:0 %shuffle_peek_emulator_valid_92 = phi i1 %xor_ln497_28, void %land.lhs.true229.3.4, i1 0, void %for.inc240.3.3

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_92"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.4:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_55, void %for.inc240.3.5, void %land.lhs.true229.3.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.5:0 %p_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_29, i1 %outval_bv_val_V_29

]]></Node>
<StgValue><ssdm name="p_37"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.5:1 %tmp_44 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_29, i26 %p_37

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.5:2 %xor_ln497_29 = xor i1 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_29"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.5:3 %br_ln497 = br void %for.inc240.3.5

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.5:0 %shuffle_peek_emulator_valid_93 = phi i1 %xor_ln497_29, void %land.lhs.true229.3.5, i1 0, void %for.inc240.3.4

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_93"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.5:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_59, void %for.inc240.3.6, void %land.lhs.true229.3.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.6:0 %p_38 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_30, i1 %outval_bv_val_V_30

]]></Node>
<StgValue><ssdm name="p_38"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.6:1 %tmp_45 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_30, i26 %p_38

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.6:2 %xor_ln497_30 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_30"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.6:3 %br_ln497 = br void %for.inc240.3.6

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.6:0 %shuffle_peek_emulator_valid_94 = phi i1 %xor_ln497_30, void %land.lhs.true229.3.6, i1 0, void %for.inc240.3.5

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_94"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc240.3.6:1 %br_ln497 = br i1 %shuffle_peek_emulator_valid_63, void %for.inc240.3.7, void %land.lhs.true229.3.7

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="1" op_2_bw="24" op_3_bw="1">
<![CDATA[
land.lhs.true229.3.7:0 %p_0 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i1.i24.i1, i1 0, i24 %outval_iidx_V_31, i1 %outval_bv_val_V_31

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
land.lhs.true229.3.7:1 %tmp_46 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i26P0A, i26 %inter_shuffle_stream_31, i26 %p_0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true229.3.7:2 %xor_ln497_31 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln497_31"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shuffle_peek_emulator_valid_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
land.lhs.true229.3.7:3 %br_ln497 = br void %for.inc240.3.7

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc240.3.7:0 %shuffle_peek_emulator_valid_95 = phi i1 %xor_ln497_31, void %land.lhs.true229.3.7, i1 0, void %for.inc240.3.6

]]></Node>
<StgValue><ssdm name="shuffle_peek_emulator_valid_95"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
for.inc240.3.7:1 %br_ln439 = br void %for.body171

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
