 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:55:29 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.29       0.29 r
  U508/Y (NBUFFX16_RVT)                    0.12       0.41 r
  U1100/Y (XNOR2X2_RVT)                    0.17       0.58 f
  U992/Y (OA21X1_RVT)                      0.14       0.72 f
  U1105/Y (INVX1_RVT)                      0.05       0.77 r
  U484/Y (NAND3X0_RVT)                     0.07       0.85 f
  U481/Y (NAND3X0_RVT)                     0.08       0.93 r
  U668/Y (NAND3X0_RVT)                     0.08       1.01 f
  U669/Y (NAND3X0_RVT)                     0.10       1.11 r
  U1347/Y (NAND2X0_RVT)                    0.08       1.19 f
  U1352/Y (AND2X1_RVT)                     0.11       1.30 f
  U1360/Y (OA21X1_RVT)                     0.16       1.46 f
  U1206/Y (INVX4_RVT)                      0.08       1.53 r
  U1449/Y (AO21X1_RVT)                     0.16       1.70 r
  U1002/Y (XNOR2X2_RVT)                    0.17       1.86 f
  U1450/Y (NAND2X0_RVT)                    0.08       1.94 r
  U1455/Y (NAND2X0_RVT)                    0.07       2.01 f
  Delay3_out1_reg[35]/D (DFFX1_RVT)        0.00       2.01 f
  data arrival time                                   2.01

  clock clk (rise edge)                    1.21       1.21
  clock network delay (ideal)              0.00       1.21
  Delay3_out1_reg[35]/CLK (DFFX1_RVT)      0.00       1.21 r
  library setup time                      -0.14       1.07
  data required time                                  1.07
  -----------------------------------------------------------
  data required time                                  1.07
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.94


1
