
# MIPS pipeline 
A 5-stage pipeline MIPS processor.


Five stages of a microprocessor: instruction fetch (IF),
instruction decode (ID), 
execution(EX),
memory access and write (MEM) e write back (WB).

