{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@321:343@HdlStmProcess", "        8'h41: up_rdata_ff <= {offload0_enabled};\n        default: up_rdata_ff <= 'h00;\n        endcase\nend\n\nalways @(posedge clk) begin\n        if (up_sw_resetn == 1'b0) begin\n                sync_id <= 'h00;\n                sync_id_pending <= 1'b0;\n        end else begin\n                if (sync_valid == 1'b1) begin\n                        sync_id <= sync_data;\n                        sync_id_pending <= 1'b1;\n                end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin\n                        sync_id_pending <= 1'b0;\n                end\n        end\nend\n\nassign sync_ready = 1'b1;\n\ngenerate if (ASYNC_SPI_CLK) begin\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[326, "always @(posedge clk) begin\n"], [327, "        if (up_sw_resetn == 1'b0) begin\n"], [328, "                sync_id <= 'h00;\n"], [329, "                sync_id_pending <= 1'b0;\n"], [330, "        end else begin\n"], [331, "                if (sync_valid == 1'b1) begin\n"], [332, "                        sync_id <= sync_data;\n"], [333, "                        sync_id_pending <= 1'b1;\n"], [334, "                end else if (up_wreq_s == 1'b1 && up_waddr_s == 8'h21 && up_wdata_s[3] == 1'b1) begin\n"], [335, "                        sync_id_pending <= 1'b0;\n"], [336, "                end\n"], [337, "        end\n"], [338, "end\n"]], "Add": []}}