# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do square_wave_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh {C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sound_node
# -- Compiling module signed_mult
# 
# Top level modules:
# 	sound_node
# vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh {C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
# vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh {C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh
# 
# Top level modules:
# 	mesh
# 
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh
# 
# Top level modules:
# 	mesh
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sound_node
# -- Compiling module signed_mult
# 
# Top level modules:
# 	sound_node
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module sound_node
# -- Compiling module signed_mult
# 
# Top level modules:
# 	sound_node
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
vlog -vlog01compat -work work +incdir+C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh -O0 C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mesh_testbench
# 
# Top level modules:
# 	mesh_testbench
vsim work.mesh_testbench
# vsim work.mesh_testbench 
# Loading work.mesh_testbench
# Loading work.sound_node
# Loading work.signed_mult
# Loading work.mesh
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(29): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/sound_node.v(4).
# 
#         Region: /mesh_testbench/sound_node_i_0
# ** Warning: (vsim-3015) C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh_testbench.v(46): [PCDPC] - Port size (18 or 18) does not match connection size (1) for port 'start'. The port definition is at: C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/src/mesh/mesh.v(4).
# 
#         Region: /mesh_testbench/mesh_i_0
do C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/max/programming/Verilog/Cornell_labs/lab3/Simple_Square_Wave/simulation/modelsim/wave.do
run
