/* Generated by Yosys 0.38 (git sha1 808ba3ebe, gcc 11.2.1 -fPIC -Os) */

module TDP_RAM18KX2_primitive_inst(WEN_A1, WEN_B1, REN_A1, REN_B1, CLK_A1, CLK_B1, BE_A1, BE_B1, ADDR_A1, ADDR_B1, WDATA_A1, WPARITY_A1, WDATA_B1, WPARITY_B1, RDATA_A1, RPARITY_A1, RDATA_B1, RPARITY_B1, WEN_A2, WEN_B2, REN_A2
, REN_B2, CLK_A2, CLK_B2, BE_A2, BE_B2, ADDR_A2, ADDR_B2, WDATA_A2, WPARITY_A2, WDATA_B2, WPARITY_B2, RDATA_A2, RPARITY_A2, RDATA_B2, RPARITY_B2);
  input [13:0] ADDR_A1;
  input [13:0] ADDR_A2;
  input [13:0] ADDR_B1;
  input [13:0] ADDR_B2;
  input [1:0] BE_A1;
  input [1:0] BE_A2;
  input [1:0] BE_B1;
  input [1:0] BE_B2;
  input CLK_A1;
  input CLK_A2;
  input CLK_B1;
  input CLK_B2;
  output [15:0] RDATA_A1;
  output [15:0] RDATA_A2;
  output [15:0] RDATA_B1;
  output [15:0] RDATA_B2;
  input REN_A1;
  input REN_A2;
  input REN_B1;
  input REN_B2;
  output [1:0] RPARITY_A1;
  output [1:0] RPARITY_A2;
  output [1:0] RPARITY_B1;
  output [1:0] RPARITY_B2;
  input [15:0] WDATA_A1;
  input [15:0] WDATA_A2;
  input [15:0] WDATA_B1;
  input [15:0] WDATA_B2;
  input WEN_A1;
  input WEN_A2;
  input WEN_B1;
  input WEN_B2;
  input [1:0] WPARITY_A1;
  input [1:0] WPARITY_A2;
  input [1:0] WPARITY_B1;
  input [1:0] WPARITY_B2;
  wire \$iopadmap$ADDR_B1[13] ;
  wire \$iopadmap$ADDR_B1[12] ;
  wire \$iopadmap$ADDR_B1[11] ;
  wire \$iopadmap$ADDR_B1[10] ;
  wire \$iopadmap$ADDR_B1[9] ;
  wire \$iopadmap$ADDR_B1[8] ;
  wire \$iopadmap$ADDR_B1[7] ;
  wire \$iopadmap$ADDR_B1[6] ;
  wire \$iopadmap$ADDR_B1[5] ;
  wire \$iopadmap$ADDR_B1[4] ;
  wire \$iopadmap$ADDR_B1[3] ;
  wire \$iopadmap$ADDR_B1[2] ;
  wire \$iopadmap$ADDR_B1[1] ;
  wire \$iopadmap$ADDR_B1[0] ;
  wire \$iopadmap$ADDR_B2[13] ;
  wire \$iopadmap$ADDR_B2[12] ;
  wire \$iopadmap$ADDR_B2[11] ;
  wire \$iopadmap$ADDR_B2[10] ;
  wire \$iopadmap$ADDR_B2[9] ;
  wire \$iopadmap$ADDR_B2[8] ;
  wire \$iopadmap$ADDR_B2[7] ;
  wire \$iopadmap$ADDR_B2[6] ;
  wire \$iopadmap$ADDR_B2[5] ;
  wire \$iopadmap$ADDR_B2[4] ;
  wire \$iopadmap$ADDR_B2[3] ;
  wire \$iopadmap$ADDR_B2[2] ;
  wire \$iopadmap$ADDR_B2[1] ;
  wire \$iopadmap$ADDR_B2[0] ;
  wire \$iopadmap$ADDR_A1[13] ;
  wire \$iopadmap$ADDR_A1[12] ;
  wire \$iopadmap$ADDR_A1[11] ;
  wire \$iopadmap$ADDR_A1[10] ;
  wire \$iopadmap$ADDR_A1[9] ;
  wire \$iopadmap$ADDR_A1[8] ;
  wire \$iopadmap$ADDR_A1[7] ;
  wire \$iopadmap$ADDR_A1[6] ;
  wire \$iopadmap$ADDR_A1[5] ;
  wire \$iopadmap$ADDR_A1[4] ;
  wire \$iopadmap$ADDR_A1[3] ;
  wire \$iopadmap$ADDR_A1[2] ;
  wire \$iopadmap$ADDR_A1[1] ;
  wire \$iopadmap$ADDR_A1[0] ;
  wire \$iopadmap$RDATA_A1[15] ;
  wire \$iopadmap$RDATA_A1[14] ;
  wire \$iopadmap$RDATA_A1[13] ;
  wire \$iopadmap$RDATA_A1[12] ;
  wire \$iopadmap$RDATA_A1[11] ;
  wire \$iopadmap$RDATA_A1[10] ;
  wire \$iopadmap$RDATA_A1[9] ;
  wire \$iopadmap$RDATA_A1[8] ;
  wire \$iopadmap$RDATA_A1[7] ;
  wire \$iopadmap$RDATA_A1[6] ;
  wire \$iopadmap$RDATA_A1[5] ;
  wire \$iopadmap$RDATA_A1[4] ;
  wire \$iopadmap$RDATA_A1[3] ;
  wire \$iopadmap$RDATA_A1[2] ;
  wire \$iopadmap$RDATA_A1[1] ;
  wire \$iopadmap$RDATA_A1[0] ;
  wire \$iopadmap$WPARITY_A1[1] ;
  wire \$iopadmap$WPARITY_A1[0] ;
  wire \$iopadmap$RDATA_B2[15] ;
  wire \$iopadmap$RDATA_B2[14] ;
  wire \$iopadmap$RDATA_B2[13] ;
  wire \$iopadmap$RDATA_B2[12] ;
  wire \$iopadmap$RDATA_B2[11] ;
  wire \$iopadmap$RDATA_B2[10] ;
  wire \$iopadmap$RDATA_B2[9] ;
  wire \$iopadmap$RDATA_B2[8] ;
  wire \$iopadmap$RDATA_B2[7] ;
  wire \$iopadmap$RDATA_B2[6] ;
  wire \$iopadmap$RDATA_B2[5] ;
  wire \$iopadmap$RDATA_B2[4] ;
  wire \$iopadmap$RDATA_B2[3] ;
  wire \$iopadmap$RDATA_B2[2] ;
  wire \$iopadmap$RDATA_B2[1] ;
  wire \$iopadmap$RDATA_B2[0] ;
  wire \$iopadmap$ADDR_A2[13] ;
  wire \$iopadmap$ADDR_A2[12] ;
  wire \$iopadmap$ADDR_A2[11] ;
  wire \$iopadmap$ADDR_A2[10] ;
  wire \$iopadmap$ADDR_A2[9] ;
  wire \$iopadmap$ADDR_A2[8] ;
  wire \$iopadmap$ADDR_A2[7] ;
  wire \$iopadmap$ADDR_A2[6] ;
  wire \$iopadmap$ADDR_A2[5] ;
  wire \$iopadmap$ADDR_A2[4] ;
  wire \$iopadmap$ADDR_A2[3] ;
  wire \$iopadmap$ADDR_A2[2] ;
  wire \$iopadmap$ADDR_A2[1] ;
  wire \$iopadmap$ADDR_A2[0] ;
  wire \$iopadmap$WPARITY_B2[1] ;
  wire \$iopadmap$WPARITY_B2[0] ;
  wire \$iopadmap$WDATA_B2[15] ;
  wire \$iopadmap$WDATA_B2[14] ;
  wire \$iopadmap$WDATA_B2[13] ;
  wire \$iopadmap$WDATA_B2[12] ;
  wire \$iopadmap$WDATA_B2[11] ;
  wire \$iopadmap$WDATA_B2[10] ;
  wire \$iopadmap$WDATA_B2[9] ;
  wire \$iopadmap$WDATA_B2[8] ;
  wire \$iopadmap$WDATA_B2[7] ;
  wire \$iopadmap$WDATA_B2[6] ;
  wire \$iopadmap$WDATA_B2[5] ;
  wire \$iopadmap$WDATA_B2[4] ;
  wire \$iopadmap$WDATA_B2[3] ;
  wire \$iopadmap$WDATA_B2[2] ;
  wire \$iopadmap$WDATA_B2[1] ;
  wire \$iopadmap$WDATA_B2[0] ;
  wire \$iopadmap$RPARITY_B1[1] ;
  wire \$iopadmap$RPARITY_B1[0] ;
  wire \$iopadmap$WDATA_A2[15] ;
  wire \$iopadmap$WDATA_A2[14] ;
  wire \$iopadmap$WDATA_A2[13] ;
  wire \$iopadmap$WDATA_A2[12] ;
  wire \$iopadmap$WDATA_A2[11] ;
  wire \$iopadmap$WDATA_A2[10] ;
  wire \$iopadmap$WDATA_A2[9] ;
  wire \$iopadmap$WDATA_A2[8] ;
  wire \$iopadmap$WDATA_A2[7] ;
  wire \$iopadmap$WDATA_A2[6] ;
  wire \$iopadmap$WDATA_A2[5] ;
  wire \$iopadmap$WDATA_A2[4] ;
  wire \$iopadmap$WDATA_A2[3] ;
  wire \$iopadmap$WDATA_A2[2] ;
  wire \$iopadmap$WDATA_A2[1] ;
  wire \$iopadmap$WDATA_A2[0] ;
  wire \$iopadmap$RDATA_B1[15] ;
  wire \$iopadmap$RDATA_B1[14] ;
  wire \$iopadmap$RDATA_B1[13] ;
  wire \$iopadmap$RDATA_B1[12] ;
  wire \$iopadmap$RDATA_B1[11] ;
  wire \$iopadmap$RDATA_B1[10] ;
  wire \$iopadmap$RDATA_B1[9] ;
  wire \$iopadmap$RDATA_B1[8] ;
  wire \$iopadmap$RDATA_B1[7] ;
  wire \$iopadmap$RDATA_B1[6] ;
  wire \$iopadmap$RDATA_B1[5] ;
  wire \$iopadmap$RDATA_B1[4] ;
  wire \$iopadmap$RDATA_B1[3] ;
  wire \$iopadmap$RDATA_B1[2] ;
  wire \$iopadmap$RDATA_B1[1] ;
  wire \$iopadmap$RDATA_B1[0] ;
  wire \$iopadmap$WDATA_B1[15] ;
  wire \$iopadmap$WDATA_B1[14] ;
  wire \$iopadmap$WDATA_B1[13] ;
  wire \$iopadmap$WDATA_B1[12] ;
  wire \$iopadmap$WDATA_B1[11] ;
  wire \$iopadmap$WDATA_B1[10] ;
  wire \$iopadmap$WDATA_B1[9] ;
  wire \$iopadmap$WDATA_B1[8] ;
  wire \$iopadmap$WDATA_B1[7] ;
  wire \$iopadmap$WDATA_B1[6] ;
  wire \$iopadmap$WDATA_B1[5] ;
  wire \$iopadmap$WDATA_B1[4] ;
  wire \$iopadmap$WDATA_B1[3] ;
  wire \$iopadmap$WDATA_B1[2] ;
  wire \$iopadmap$WDATA_B1[1] ;
  wire \$iopadmap$WDATA_B1[0] ;
  wire \$iopadmap$WPARITY_B1[1] ;
  wire \$iopadmap$WPARITY_B1[0] ;
  wire \$iopadmap$WDATA_A1[15] ;
  wire \$iopadmap$WDATA_A1[14] ;
  wire \$iopadmap$WDATA_A1[13] ;
  wire \$iopadmap$WDATA_A1[12] ;
  wire \$iopadmap$WDATA_A1[11] ;
  wire \$iopadmap$WDATA_A1[10] ;
  wire \$iopadmap$WDATA_A1[9] ;
  wire \$iopadmap$WDATA_A1[8] ;
  wire \$iopadmap$WDATA_A1[7] ;
  wire \$iopadmap$WDATA_A1[6] ;
  wire \$iopadmap$WDATA_A1[5] ;
  wire \$iopadmap$WDATA_A1[4] ;
  wire \$iopadmap$WDATA_A1[3] ;
  wire \$iopadmap$WDATA_A1[2] ;
  wire \$iopadmap$WDATA_A1[1] ;
  wire \$iopadmap$WDATA_A1[0] ;
  wire \$iopadmap$RPARITY_A2[1] ;
  wire \$iopadmap$RPARITY_A2[0] ;
  wire \$iopadmap$RPARITY_B2[1] ;
  wire \$iopadmap$RPARITY_B2[0] ;
  wire \$iopadmap$RPARITY_A1[1] ;
  wire \$iopadmap$RPARITY_A1[0] ;
  wire \$iopadmap$WPARITY_A2[1] ;
  wire \$iopadmap$WPARITY_A2[0] ;
  wire \$auto$clkbufmap.cc:317:execute$398 ;
  wire \$auto$clkbufmap.cc:317:execute$401 ;
  wire \$iopadmap$RDATA_A2[8] ;
  wire \$iopadmap$RDATA_A2[4] ;
  wire \$iopadmap$RDATA_A2[10] ;
  wire \$iopadmap$RDATA_A2[9] ;
  wire \$iopadmap$RDATA_A2[11] ;
  wire \$iopadmap$RDATA_A2[13] ;
  wire \$iopadmap$RDATA_A2[14] ;
  wire \$iopadmap$RDATA_A2[12] ;
  wire \$iopadmap$CLK_A1 ;
  wire \$iopadmap$CLK_A2 ;
  wire \$iopadmap$CLK_B1 ;
  wire \$iopadmap$CLK_B2 ;
  wire \$iopadmap$RDATA_A2[7] ;
  wire \$iopadmap$RDATA_A2[15] ;
  wire \$iopadmap$BE_B1[1] ;
  wire \$iopadmap$RDATA_A2[5] ;
  wire \$iopadmap$REN_A1 ;
  wire \$iopadmap$REN_A2 ;
  wire \$iopadmap$REN_B1 ;
  wire \$iopadmap$REN_B2 ;
  wire \$iopadmap$BE_A1[1] ;
  wire \$iopadmap$BE_B2[1] ;
  wire \$iopadmap$RDATA_A2[1] ;
  wire \$iopadmap$BE_B2[0] ;
  wire \$iopadmap$BE_A2[0] ;
  wire \$iopadmap$RDATA_A2[0] ;
  wire \$iopadmap$BE_B1[0] ;
  wire \$iopadmap$RDATA_A2[2] ;
  wire \$iopadmap$WEN_A1 ;
  wire \$iopadmap$WEN_A2 ;
  wire \$iopadmap$WEN_B1 ;
  wire \$iopadmap$WEN_B2 ;
  wire \$iopadmap$RDATA_A2[6] ;
  wire \$iopadmap$BE_A1[0] ;
  wire \$iopadmap$BE_A2[1] ;
  wire \$iopadmap$RDATA_A2[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:12.16-12.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:12.16-12.23" *)
  wire [13:0] ADDR_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:30.16-30.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:30.16-30.23" *)
  wire [13:0] ADDR_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:13.16-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:13.16-13.23" *)
  wire [13:0] ADDR_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:31.16-31.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:31.16-31.23" *)
  wire [13:0] ADDR_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:10.15-10.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:10.15-10.20" *)
  wire [1:0] BE_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:28.15-28.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:28.15-28.20" *)
  wire [1:0] BE_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:11.15-11.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:11.15-11.20" *)
  wire [1:0] BE_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:29.15-29.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:29.15-29.20" *)
  wire [1:0] BE_B2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:8.9-8.15" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:8.9-8.15" *)
  wire CLK_A1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:26.9-26.15" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:26.9-26.15" *)
  wire CLK_A2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:9.9-9.15" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:9.9-9.15" *)
  wire CLK_B1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:27.9-27.15" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:27.9-27.15" *)
  wire CLK_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:18.21-18.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:18.21-18.29" *)
  wire [15:0] RDATA_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:36.21-36.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:36.21-36.29" *)
  wire [15:0] RDATA_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:20.21-20.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:20.21-20.29" *)
  wire [15:0] RDATA_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:38.21-38.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:38.21-38.29" *)
  wire [15:0] RDATA_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:6.9-6.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:6.9-6.15" *)
  wire REN_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:24.9-24.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:24.9-24.15" *)
  wire REN_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:7.9-7.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:7.9-7.15" *)
  wire REN_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:25.9-25.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:25.9-25.15" *)
  wire REN_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:19.20-19.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:19.20-19.30" *)
  wire [1:0] RPARITY_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:37.20-37.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:37.20-37.30" *)
  wire [1:0] RPARITY_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:21.20-21.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:21.20-21.30" *)
  wire [1:0] RPARITY_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:39.20-39.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:39.20-39.30" *)
  wire [1:0] RPARITY_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:14.16-14.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:14.16-14.24" *)
  wire [15:0] WDATA_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:32.16-32.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:32.16-32.24" *)
  wire [15:0] WDATA_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:16.16-16.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:16.16-16.24" *)
  wire [15:0] WDATA_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:34.16-34.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:34.16-34.24" *)
  wire [15:0] WDATA_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:4.9-4.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:4.9-4.15" *)
  wire WEN_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:22.9-22.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:22.9-22.15" *)
  wire WEN_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:5.9-5.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:5.9-5.15" *)
  wire WEN_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:23.9-23.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:23.9-23.15" *)
  wire WEN_B2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:15.15-15.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:15.15-15.25" *)
  wire [1:0] WPARITY_A1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:33.15-33.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:33.15-33.25" *)
  wire [1:0] WPARITY_A2;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:17.15-17.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:17.15-17.25" *)
  wire [1:0] WPARITY_B1;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:35.15-35.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:35.15-35.25" *)
  wire [1:0] WPARITY_B2;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$396  (
    .I(\$iopadmap$CLK_A1 ),
    .O(\$auto$clkbufmap.cc:317:execute$398 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:284:execute$399  (
    .I(\$iopadmap$CLK_B1 ),
    .O(\$auto$clkbufmap.cc:317:execute$401 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1  (
    .EN(1'h1),
    .I(ADDR_A1[0]),
    .O(\$iopadmap$ADDR_A1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_1  (
    .EN(1'h1),
    .I(ADDR_A1[1]),
    .O(\$iopadmap$ADDR_A1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_10  (
    .EN(1'h1),
    .I(ADDR_A1[10]),
    .O(\$iopadmap$ADDR_A1[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_11  (
    .EN(1'h1),
    .I(ADDR_A1[11]),
    .O(\$iopadmap$ADDR_A1[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_12  (
    .EN(1'h1),
    .I(ADDR_A1[12]),
    .O(\$iopadmap$ADDR_A1[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_13  (
    .EN(1'h1),
    .I(ADDR_A1[13]),
    .O(\$iopadmap$ADDR_A1[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_2  (
    .EN(1'h1),
    .I(ADDR_A1[2]),
    .O(\$iopadmap$ADDR_A1[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_3  (
    .EN(1'h1),
    .I(ADDR_A1[3]),
    .O(\$iopadmap$ADDR_A1[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_4  (
    .EN(1'h1),
    .I(ADDR_A1[4]),
    .O(\$iopadmap$ADDR_A1[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_5  (
    .EN(1'h1),
    .I(ADDR_A1[5]),
    .O(\$iopadmap$ADDR_A1[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_6  (
    .EN(1'h1),
    .I(ADDR_A1[6]),
    .O(\$iopadmap$ADDR_A1[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_7  (
    .EN(1'h1),
    .I(ADDR_A1[7]),
    .O(\$iopadmap$ADDR_A1[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_8  (
    .EN(1'h1),
    .I(ADDR_A1[8]),
    .O(\$iopadmap$ADDR_A1[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A1_9  (
    .EN(1'h1),
    .I(ADDR_A1[9]),
    .O(\$iopadmap$ADDR_A1[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2  (
    .EN(1'h1),
    .I(ADDR_A2[0]),
    .O(\$iopadmap$ADDR_A2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_1  (
    .EN(1'h1),
    .I(ADDR_A2[1]),
    .O(\$iopadmap$ADDR_A2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_10  (
    .EN(1'h1),
    .I(ADDR_A2[10]),
    .O(\$iopadmap$ADDR_A2[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_11  (
    .EN(1'h1),
    .I(ADDR_A2[11]),
    .O(\$iopadmap$ADDR_A2[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_12  (
    .EN(1'h1),
    .I(ADDR_A2[12]),
    .O(\$iopadmap$ADDR_A2[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_13  (
    .EN(1'h1),
    .I(ADDR_A2[13]),
    .O(\$iopadmap$ADDR_A2[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_2  (
    .EN(1'h1),
    .I(ADDR_A2[2]),
    .O(\$iopadmap$ADDR_A2[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_3  (
    .EN(1'h1),
    .I(ADDR_A2[3]),
    .O(\$iopadmap$ADDR_A2[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_4  (
    .EN(1'h1),
    .I(ADDR_A2[4]),
    .O(\$iopadmap$ADDR_A2[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_5  (
    .EN(1'h1),
    .I(ADDR_A2[5]),
    .O(\$iopadmap$ADDR_A2[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_6  (
    .EN(1'h1),
    .I(ADDR_A2[6]),
    .O(\$iopadmap$ADDR_A2[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_7  (
    .EN(1'h1),
    .I(ADDR_A2[7]),
    .O(\$iopadmap$ADDR_A2[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_8  (
    .EN(1'h1),
    .I(ADDR_A2[8]),
    .O(\$iopadmap$ADDR_A2[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_A2_9  (
    .EN(1'h1),
    .I(ADDR_A2[9]),
    .O(\$iopadmap$ADDR_A2[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1  (
    .EN(1'h1),
    .I(ADDR_B1[0]),
    .O(\$iopadmap$ADDR_B1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_1  (
    .EN(1'h1),
    .I(ADDR_B1[1]),
    .O(\$iopadmap$ADDR_B1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_10  (
    .EN(1'h1),
    .I(ADDR_B1[10]),
    .O(\$iopadmap$ADDR_B1[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_11  (
    .EN(1'h1),
    .I(ADDR_B1[11]),
    .O(\$iopadmap$ADDR_B1[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_12  (
    .EN(1'h1),
    .I(ADDR_B1[12]),
    .O(\$iopadmap$ADDR_B1[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_13  (
    .EN(1'h1),
    .I(ADDR_B1[13]),
    .O(\$iopadmap$ADDR_B1[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_2  (
    .EN(1'h1),
    .I(ADDR_B1[2]),
    .O(\$iopadmap$ADDR_B1[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_3  (
    .EN(1'h1),
    .I(ADDR_B1[3]),
    .O(\$iopadmap$ADDR_B1[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_4  (
    .EN(1'h1),
    .I(ADDR_B1[4]),
    .O(\$iopadmap$ADDR_B1[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_5  (
    .EN(1'h1),
    .I(ADDR_B1[5]),
    .O(\$iopadmap$ADDR_B1[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_6  (
    .EN(1'h1),
    .I(ADDR_B1[6]),
    .O(\$iopadmap$ADDR_B1[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_7  (
    .EN(1'h1),
    .I(ADDR_B1[7]),
    .O(\$iopadmap$ADDR_B1[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_8  (
    .EN(1'h1),
    .I(ADDR_B1[8]),
    .O(\$iopadmap$ADDR_B1[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B1_9  (
    .EN(1'h1),
    .I(ADDR_B1[9]),
    .O(\$iopadmap$ADDR_B1[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2  (
    .EN(1'h1),
    .I(ADDR_B2[0]),
    .O(\$iopadmap$ADDR_B2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_1  (
    .EN(1'h1),
    .I(ADDR_B2[1]),
    .O(\$iopadmap$ADDR_B2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_10  (
    .EN(1'h1),
    .I(ADDR_B2[10]),
    .O(\$iopadmap$ADDR_B2[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_11  (
    .EN(1'h1),
    .I(ADDR_B2[11]),
    .O(\$iopadmap$ADDR_B2[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_12  (
    .EN(1'h1),
    .I(ADDR_B2[12]),
    .O(\$iopadmap$ADDR_B2[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_13  (
    .EN(1'h1),
    .I(ADDR_B2[13]),
    .O(\$iopadmap$ADDR_B2[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_2  (
    .EN(1'h1),
    .I(ADDR_B2[2]),
    .O(\$iopadmap$ADDR_B2[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_3  (
    .EN(1'h1),
    .I(ADDR_B2[3]),
    .O(\$iopadmap$ADDR_B2[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_4  (
    .EN(1'h1),
    .I(ADDR_B2[4]),
    .O(\$iopadmap$ADDR_B2[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_5  (
    .EN(1'h1),
    .I(ADDR_B2[5]),
    .O(\$iopadmap$ADDR_B2[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_6  (
    .EN(1'h1),
    .I(ADDR_B2[6]),
    .O(\$iopadmap$ADDR_B2[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_7  (
    .EN(1'h1),
    .I(ADDR_B2[7]),
    .O(\$iopadmap$ADDR_B2[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_8  (
    .EN(1'h1),
    .I(ADDR_B2[8]),
    .O(\$iopadmap$ADDR_B2[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.ADDR_B2_9  (
    .EN(1'h1),
    .I(ADDR_B2[9]),
    .O(\$iopadmap$ADDR_B2[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A1  (
    .EN(1'h1),
    .I(BE_A1[0]),
    .O(\$iopadmap$BE_A1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A1_1  (
    .EN(1'h1),
    .I(BE_A1[1]),
    .O(\$iopadmap$BE_A1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A2  (
    .EN(1'h1),
    .I(BE_A2[0]),
    .O(\$iopadmap$BE_A2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_A2_1  (
    .EN(1'h1),
    .I(BE_A2[1]),
    .O(\$iopadmap$BE_A2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B1  (
    .EN(1'h1),
    .I(BE_B1[0]),
    .O(\$iopadmap$BE_B1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B1_1  (
    .EN(1'h1),
    .I(BE_B1[1]),
    .O(\$iopadmap$BE_B1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B2  (
    .EN(1'h1),
    .I(BE_B2[0]),
    .O(\$iopadmap$BE_B2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.BE_B2_1  (
    .EN(1'h1),
    .I(BE_B2[1]),
    .O(\$iopadmap$BE_B2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_A1  (
    .EN(1'h1),
    .I(CLK_A1),
    .O(\$iopadmap$CLK_A1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_A2  (
    .EN(1'h1),
    .I(CLK_A2),
    .O(\$iopadmap$CLK_A2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_B1  (
    .EN(1'h1),
    .I(CLK_B1),
    .O(\$iopadmap$CLK_B1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.CLK_B2  (
    .EN(1'h1),
    .I(CLK_B2),
    .O(\$iopadmap$CLK_B2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1  (
    .I(\$iopadmap$RDATA_A1[0] ),
    .O(RDATA_A1[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_1  (
    .I(\$iopadmap$RDATA_A1[1] ),
    .O(RDATA_A1[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_10  (
    .I(\$iopadmap$RDATA_A1[10] ),
    .O(RDATA_A1[10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_11  (
    .I(\$iopadmap$RDATA_A1[11] ),
    .O(RDATA_A1[11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_12  (
    .I(\$iopadmap$RDATA_A1[12] ),
    .O(RDATA_A1[12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_13  (
    .I(\$iopadmap$RDATA_A1[13] ),
    .O(RDATA_A1[13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_14  (
    .I(\$iopadmap$RDATA_A1[14] ),
    .O(RDATA_A1[14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_15  (
    .I(\$iopadmap$RDATA_A1[15] ),
    .O(RDATA_A1[15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_2  (
    .I(\$iopadmap$RDATA_A1[2] ),
    .O(RDATA_A1[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_3  (
    .I(\$iopadmap$RDATA_A1[3] ),
    .O(RDATA_A1[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_4  (
    .I(\$iopadmap$RDATA_A1[4] ),
    .O(RDATA_A1[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_5  (
    .I(\$iopadmap$RDATA_A1[5] ),
    .O(RDATA_A1[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_6  (
    .I(\$iopadmap$RDATA_A1[6] ),
    .O(RDATA_A1[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_7  (
    .I(\$iopadmap$RDATA_A1[7] ),
    .O(RDATA_A1[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_8  (
    .I(\$iopadmap$RDATA_A1[8] ),
    .O(RDATA_A1[8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A1_9  (
    .I(\$iopadmap$RDATA_A1[9] ),
    .O(RDATA_A1[9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2  (
    .I(\$iopadmap$RDATA_A2[0] ),
    .O(RDATA_A2[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_1  (
    .I(\$iopadmap$RDATA_A2[1] ),
    .O(RDATA_A2[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_10  (
    .I(\$iopadmap$RDATA_A2[10] ),
    .O(RDATA_A2[10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_11  (
    .I(\$iopadmap$RDATA_A2[11] ),
    .O(RDATA_A2[11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_12  (
    .I(\$iopadmap$RDATA_A2[12] ),
    .O(RDATA_A2[12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_13  (
    .I(\$iopadmap$RDATA_A2[13] ),
    .O(RDATA_A2[13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_14  (
    .I(\$iopadmap$RDATA_A2[14] ),
    .O(RDATA_A2[14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_15  (
    .I(\$iopadmap$RDATA_A2[15] ),
    .O(RDATA_A2[15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_2  (
    .I(\$iopadmap$RDATA_A2[2] ),
    .O(RDATA_A2[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_3  (
    .I(\$iopadmap$RDATA_A2[3] ),
    .O(RDATA_A2[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_4  (
    .I(\$iopadmap$RDATA_A2[4] ),
    .O(RDATA_A2[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_5  (
    .I(\$iopadmap$RDATA_A2[5] ),
    .O(RDATA_A2[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_6  (
    .I(\$iopadmap$RDATA_A2[6] ),
    .O(RDATA_A2[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_7  (
    .I(\$iopadmap$RDATA_A2[7] ),
    .O(RDATA_A2[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_8  (
    .I(\$iopadmap$RDATA_A2[8] ),
    .O(RDATA_A2[8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_A2_9  (
    .I(\$iopadmap$RDATA_A2[9] ),
    .O(RDATA_A2[9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1  (
    .I(\$iopadmap$RDATA_B1[0] ),
    .O(RDATA_B1[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_1  (
    .I(\$iopadmap$RDATA_B1[1] ),
    .O(RDATA_B1[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_10  (
    .I(\$iopadmap$RDATA_B1[10] ),
    .O(RDATA_B1[10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_11  (
    .I(\$iopadmap$RDATA_B1[11] ),
    .O(RDATA_B1[11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_12  (
    .I(\$iopadmap$RDATA_B1[12] ),
    .O(RDATA_B1[12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_13  (
    .I(\$iopadmap$RDATA_B1[13] ),
    .O(RDATA_B1[13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_14  (
    .I(\$iopadmap$RDATA_B1[14] ),
    .O(RDATA_B1[14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_15  (
    .I(\$iopadmap$RDATA_B1[15] ),
    .O(RDATA_B1[15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_2  (
    .I(\$iopadmap$RDATA_B1[2] ),
    .O(RDATA_B1[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_3  (
    .I(\$iopadmap$RDATA_B1[3] ),
    .O(RDATA_B1[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_4  (
    .I(\$iopadmap$RDATA_B1[4] ),
    .O(RDATA_B1[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_5  (
    .I(\$iopadmap$RDATA_B1[5] ),
    .O(RDATA_B1[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_6  (
    .I(\$iopadmap$RDATA_B1[6] ),
    .O(RDATA_B1[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_7  (
    .I(\$iopadmap$RDATA_B1[7] ),
    .O(RDATA_B1[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_8  (
    .I(\$iopadmap$RDATA_B1[8] ),
    .O(RDATA_B1[8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B1_9  (
    .I(\$iopadmap$RDATA_B1[9] ),
    .O(RDATA_B1[9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2  (
    .I(\$iopadmap$RDATA_B2[0] ),
    .O(RDATA_B2[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_1  (
    .I(\$iopadmap$RDATA_B2[1] ),
    .O(RDATA_B2[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_10  (
    .I(\$iopadmap$RDATA_B2[10] ),
    .O(RDATA_B2[10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_11  (
    .I(\$iopadmap$RDATA_B2[11] ),
    .O(RDATA_B2[11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_12  (
    .I(\$iopadmap$RDATA_B2[12] ),
    .O(RDATA_B2[12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_13  (
    .I(\$iopadmap$RDATA_B2[13] ),
    .O(RDATA_B2[13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_14  (
    .I(\$iopadmap$RDATA_B2[14] ),
    .O(RDATA_B2[14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_15  (
    .I(\$iopadmap$RDATA_B2[15] ),
    .O(RDATA_B2[15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_2  (
    .I(\$iopadmap$RDATA_B2[2] ),
    .O(RDATA_B2[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_3  (
    .I(\$iopadmap$RDATA_B2[3] ),
    .O(RDATA_B2[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_4  (
    .I(\$iopadmap$RDATA_B2[4] ),
    .O(RDATA_B2[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_5  (
    .I(\$iopadmap$RDATA_B2[5] ),
    .O(RDATA_B2[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_6  (
    .I(\$iopadmap$RDATA_B2[6] ),
    .O(RDATA_B2[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_7  (
    .I(\$iopadmap$RDATA_B2[7] ),
    .O(RDATA_B2[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_8  (
    .I(\$iopadmap$RDATA_B2[8] ),
    .O(RDATA_B2[8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RDATA_B2_9  (
    .I(\$iopadmap$RDATA_B2[9] ),
    .O(RDATA_B2[9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.REN_A1  (
    .EN(1'h1),
    .I(REN_A1),
    .O(\$iopadmap$REN_A1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.REN_A2  (
    .EN(1'h1),
    .I(REN_A2),
    .O(\$iopadmap$REN_A2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.REN_B1  (
    .EN(1'h1),
    .I(REN_B1),
    .O(\$iopadmap$REN_B1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.REN_B2  (
    .EN(1'h1),
    .I(REN_B2),
    .O(\$iopadmap$REN_B2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A1  (
    .I(\$iopadmap$RPARITY_A1[0] ),
    .O(RPARITY_A1[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A1_1  (
    .I(\$iopadmap$RPARITY_A1[1] ),
    .O(RPARITY_A1[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A2  (
    .I(\$iopadmap$RPARITY_A2[0] ),
    .O(RPARITY_A2[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_A2_1  (
    .I(\$iopadmap$RPARITY_A2[1] ),
    .O(RPARITY_A2[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B1  (
    .I(\$iopadmap$RPARITY_B1[0] ),
    .O(RPARITY_B1[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B1_1  (
    .I(\$iopadmap$RPARITY_B1[1] ),
    .O(RPARITY_B1[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B2  (
    .I(\$iopadmap$RPARITY_B2[0] ),
    .O(RPARITY_B2[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$TDP_RAM18KX2_primitive_inst.RPARITY_B2_1  (
    .I(\$iopadmap$RPARITY_B2[1] ),
    .O(RPARITY_B2[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1  (
    .EN(1'h1),
    .I(WDATA_A1[0]),
    .O(\$iopadmap$WDATA_A1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_1  (
    .EN(1'h1),
    .I(WDATA_A1[1]),
    .O(\$iopadmap$WDATA_A1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_10  (
    .EN(1'h1),
    .I(WDATA_A1[10]),
    .O(\$iopadmap$WDATA_A1[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_11  (
    .EN(1'h1),
    .I(WDATA_A1[11]),
    .O(\$iopadmap$WDATA_A1[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_12  (
    .EN(1'h1),
    .I(WDATA_A1[12]),
    .O(\$iopadmap$WDATA_A1[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_13  (
    .EN(1'h1),
    .I(WDATA_A1[13]),
    .O(\$iopadmap$WDATA_A1[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_14  (
    .EN(1'h1),
    .I(WDATA_A1[14]),
    .O(\$iopadmap$WDATA_A1[14] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_15  (
    .EN(1'h1),
    .I(WDATA_A1[15]),
    .O(\$iopadmap$WDATA_A1[15] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_2  (
    .EN(1'h1),
    .I(WDATA_A1[2]),
    .O(\$iopadmap$WDATA_A1[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_3  (
    .EN(1'h1),
    .I(WDATA_A1[3]),
    .O(\$iopadmap$WDATA_A1[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_4  (
    .EN(1'h1),
    .I(WDATA_A1[4]),
    .O(\$iopadmap$WDATA_A1[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_5  (
    .EN(1'h1),
    .I(WDATA_A1[5]),
    .O(\$iopadmap$WDATA_A1[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_6  (
    .EN(1'h1),
    .I(WDATA_A1[6]),
    .O(\$iopadmap$WDATA_A1[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_7  (
    .EN(1'h1),
    .I(WDATA_A1[7]),
    .O(\$iopadmap$WDATA_A1[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_8  (
    .EN(1'h1),
    .I(WDATA_A1[8]),
    .O(\$iopadmap$WDATA_A1[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A1_9  (
    .EN(1'h1),
    .I(WDATA_A1[9]),
    .O(\$iopadmap$WDATA_A1[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2  (
    .EN(1'h1),
    .I(WDATA_A2[0]),
    .O(\$iopadmap$WDATA_A2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_1  (
    .EN(1'h1),
    .I(WDATA_A2[1]),
    .O(\$iopadmap$WDATA_A2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_10  (
    .EN(1'h1),
    .I(WDATA_A2[10]),
    .O(\$iopadmap$WDATA_A2[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_11  (
    .EN(1'h1),
    .I(WDATA_A2[11]),
    .O(\$iopadmap$WDATA_A2[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_12  (
    .EN(1'h1),
    .I(WDATA_A2[12]),
    .O(\$iopadmap$WDATA_A2[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_13  (
    .EN(1'h1),
    .I(WDATA_A2[13]),
    .O(\$iopadmap$WDATA_A2[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_14  (
    .EN(1'h1),
    .I(WDATA_A2[14]),
    .O(\$iopadmap$WDATA_A2[14] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_15  (
    .EN(1'h1),
    .I(WDATA_A2[15]),
    .O(\$iopadmap$WDATA_A2[15] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_2  (
    .EN(1'h1),
    .I(WDATA_A2[2]),
    .O(\$iopadmap$WDATA_A2[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_3  (
    .EN(1'h1),
    .I(WDATA_A2[3]),
    .O(\$iopadmap$WDATA_A2[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_4  (
    .EN(1'h1),
    .I(WDATA_A2[4]),
    .O(\$iopadmap$WDATA_A2[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_5  (
    .EN(1'h1),
    .I(WDATA_A2[5]),
    .O(\$iopadmap$WDATA_A2[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_6  (
    .EN(1'h1),
    .I(WDATA_A2[6]),
    .O(\$iopadmap$WDATA_A2[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_7  (
    .EN(1'h1),
    .I(WDATA_A2[7]),
    .O(\$iopadmap$WDATA_A2[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_8  (
    .EN(1'h1),
    .I(WDATA_A2[8]),
    .O(\$iopadmap$WDATA_A2[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_A2_9  (
    .EN(1'h1),
    .I(WDATA_A2[9]),
    .O(\$iopadmap$WDATA_A2[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1  (
    .EN(1'h1),
    .I(WDATA_B1[0]),
    .O(\$iopadmap$WDATA_B1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_1  (
    .EN(1'h1),
    .I(WDATA_B1[1]),
    .O(\$iopadmap$WDATA_B1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_10  (
    .EN(1'h1),
    .I(WDATA_B1[10]),
    .O(\$iopadmap$WDATA_B1[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_11  (
    .EN(1'h1),
    .I(WDATA_B1[11]),
    .O(\$iopadmap$WDATA_B1[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_12  (
    .EN(1'h1),
    .I(WDATA_B1[12]),
    .O(\$iopadmap$WDATA_B1[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_13  (
    .EN(1'h1),
    .I(WDATA_B1[13]),
    .O(\$iopadmap$WDATA_B1[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_14  (
    .EN(1'h1),
    .I(WDATA_B1[14]),
    .O(\$iopadmap$WDATA_B1[14] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_15  (
    .EN(1'h1),
    .I(WDATA_B1[15]),
    .O(\$iopadmap$WDATA_B1[15] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_2  (
    .EN(1'h1),
    .I(WDATA_B1[2]),
    .O(\$iopadmap$WDATA_B1[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_3  (
    .EN(1'h1),
    .I(WDATA_B1[3]),
    .O(\$iopadmap$WDATA_B1[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_4  (
    .EN(1'h1),
    .I(WDATA_B1[4]),
    .O(\$iopadmap$WDATA_B1[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_5  (
    .EN(1'h1),
    .I(WDATA_B1[5]),
    .O(\$iopadmap$WDATA_B1[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_6  (
    .EN(1'h1),
    .I(WDATA_B1[6]),
    .O(\$iopadmap$WDATA_B1[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_7  (
    .EN(1'h1),
    .I(WDATA_B1[7]),
    .O(\$iopadmap$WDATA_B1[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_8  (
    .EN(1'h1),
    .I(WDATA_B1[8]),
    .O(\$iopadmap$WDATA_B1[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B1_9  (
    .EN(1'h1),
    .I(WDATA_B1[9]),
    .O(\$iopadmap$WDATA_B1[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2  (
    .EN(1'h1),
    .I(WDATA_B2[0]),
    .O(\$iopadmap$WDATA_B2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_1  (
    .EN(1'h1),
    .I(WDATA_B2[1]),
    .O(\$iopadmap$WDATA_B2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_10  (
    .EN(1'h1),
    .I(WDATA_B2[10]),
    .O(\$iopadmap$WDATA_B2[10] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_11  (
    .EN(1'h1),
    .I(WDATA_B2[11]),
    .O(\$iopadmap$WDATA_B2[11] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_12  (
    .EN(1'h1),
    .I(WDATA_B2[12]),
    .O(\$iopadmap$WDATA_B2[12] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_13  (
    .EN(1'h1),
    .I(WDATA_B2[13]),
    .O(\$iopadmap$WDATA_B2[13] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_14  (
    .EN(1'h1),
    .I(WDATA_B2[14]),
    .O(\$iopadmap$WDATA_B2[14] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_15  (
    .EN(1'h1),
    .I(WDATA_B2[15]),
    .O(\$iopadmap$WDATA_B2[15] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_2  (
    .EN(1'h1),
    .I(WDATA_B2[2]),
    .O(\$iopadmap$WDATA_B2[2] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_3  (
    .EN(1'h1),
    .I(WDATA_B2[3]),
    .O(\$iopadmap$WDATA_B2[3] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_4  (
    .EN(1'h1),
    .I(WDATA_B2[4]),
    .O(\$iopadmap$WDATA_B2[4] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_5  (
    .EN(1'h1),
    .I(WDATA_B2[5]),
    .O(\$iopadmap$WDATA_B2[5] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_6  (
    .EN(1'h1),
    .I(WDATA_B2[6]),
    .O(\$iopadmap$WDATA_B2[6] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_7  (
    .EN(1'h1),
    .I(WDATA_B2[7]),
    .O(\$iopadmap$WDATA_B2[7] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_8  (
    .EN(1'h1),
    .I(WDATA_B2[8]),
    .O(\$iopadmap$WDATA_B2[8] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WDATA_B2_9  (
    .EN(1'h1),
    .I(WDATA_B2[9]),
    .O(\$iopadmap$WDATA_B2[9] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_A1  (
    .EN(1'h1),
    .I(WEN_A1),
    .O(\$iopadmap$WEN_A1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_A2  (
    .EN(1'h1),
    .I(WEN_A2),
    .O(\$iopadmap$WEN_A2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_B1  (
    .EN(1'h1),
    .I(WEN_B1),
    .O(\$iopadmap$WEN_B1 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WEN_B2  (
    .EN(1'h1),
    .I(WEN_B2),
    .O(\$iopadmap$WEN_B2 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A1  (
    .EN(1'h1),
    .I(WPARITY_A1[0]),
    .O(\$iopadmap$WPARITY_A1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A1_1  (
    .EN(1'h1),
    .I(WPARITY_A1[1]),
    .O(\$iopadmap$WPARITY_A1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A2  (
    .EN(1'h1),
    .I(WPARITY_A2[0]),
    .O(\$iopadmap$WPARITY_A2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_A2_1  (
    .EN(1'h1),
    .I(WPARITY_A2[1]),
    .O(\$iopadmap$WPARITY_A2[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B1  (
    .EN(1'h1),
    .I(WPARITY_B1[0]),
    .O(\$iopadmap$WPARITY_B1[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B1_1  (
    .EN(1'h1),
    .I(WPARITY_B1[1]),
    .O(\$iopadmap$WPARITY_B1[1] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B2  (
    .EN(1'h1),
    .I(WPARITY_B2[0]),
    .O(\$iopadmap$WPARITY_B2[0] )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_02_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$TDP_RAM18KX2_primitive_inst.WPARITY_B2_1  (
    .EN(1'h1),
    .I(WPARITY_B2[1]),
    .O(\$iopadmap$WPARITY_B2[1] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/21june/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/TDP_RAM18KX2_primitive_inst/results_dir/.././rtl/TDP_RAM18KX2_primitive_inst.v:56.5-93.4" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'sh00000012),
    .READ_WIDTH_A2(32'sh00000012),
    .READ_WIDTH_B1(32'sh00000012),
    .READ_WIDTH_B2(32'sh00000012),
    .WRITE_WIDTH_A1(32'sh00000012),
    .WRITE_WIDTH_A2(32'sh00000012),
    .WRITE_WIDTH_B1(32'sh00000012),
    .WRITE_WIDTH_B2(32'sh00000012)
  ) inst (
    .ADDR_A1({ \$iopadmap$ADDR_A1[13] , \$iopadmap$ADDR_A1[12] , \$iopadmap$ADDR_A1[11] , \$iopadmap$ADDR_A1[10] , \$iopadmap$ADDR_A1[9] , \$iopadmap$ADDR_A1[8] , \$iopadmap$ADDR_A1[7] , \$iopadmap$ADDR_A1[6] , \$iopadmap$ADDR_A1[5] , \$iopadmap$ADDR_A1[4] , \$iopadmap$ADDR_A1[3] , \$iopadmap$ADDR_A1[2] , \$iopadmap$ADDR_A1[1] , \$iopadmap$ADDR_A1[0]  }),
    .ADDR_A2({ \$iopadmap$ADDR_A2[13] , \$iopadmap$ADDR_A2[12] , \$iopadmap$ADDR_A2[11] , \$iopadmap$ADDR_A2[10] , \$iopadmap$ADDR_A2[9] , \$iopadmap$ADDR_A2[8] , \$iopadmap$ADDR_A2[7] , \$iopadmap$ADDR_A2[6] , \$iopadmap$ADDR_A2[5] , \$iopadmap$ADDR_A2[4] , \$iopadmap$ADDR_A2[3] , \$iopadmap$ADDR_A2[2] , \$iopadmap$ADDR_A2[1] , \$iopadmap$ADDR_A2[0]  }),
    .ADDR_B1({ \$iopadmap$ADDR_B1[13] , \$iopadmap$ADDR_B1[12] , \$iopadmap$ADDR_B1[11] , \$iopadmap$ADDR_B1[10] , \$iopadmap$ADDR_B1[9] , \$iopadmap$ADDR_B1[8] , \$iopadmap$ADDR_B1[7] , \$iopadmap$ADDR_B1[6] , \$iopadmap$ADDR_B1[5] , \$iopadmap$ADDR_B1[4] , \$iopadmap$ADDR_B1[3] , \$iopadmap$ADDR_B1[2] , \$iopadmap$ADDR_B1[1] , \$iopadmap$ADDR_B1[0]  }),
    .ADDR_B2({ \$iopadmap$ADDR_B2[13] , \$iopadmap$ADDR_B2[12] , \$iopadmap$ADDR_B2[11] , \$iopadmap$ADDR_B2[10] , \$iopadmap$ADDR_B2[9] , \$iopadmap$ADDR_B2[8] , \$iopadmap$ADDR_B2[7] , \$iopadmap$ADDR_B2[6] , \$iopadmap$ADDR_B2[5] , \$iopadmap$ADDR_B2[4] , \$iopadmap$ADDR_B2[3] , \$iopadmap$ADDR_B2[2] , \$iopadmap$ADDR_B2[1] , \$iopadmap$ADDR_B2[0]  }),
    .BE_A1({ \$iopadmap$BE_A1[1] , \$iopadmap$BE_A1[0]  }),
    .BE_A2({ \$iopadmap$BE_A2[1] , \$iopadmap$BE_A2[0]  }),
    .BE_B1({ \$iopadmap$BE_B1[1] , \$iopadmap$BE_B1[0]  }),
    .BE_B2({ \$iopadmap$BE_B2[1] , \$iopadmap$BE_B2[0]  }),
    .CLK_A1(\$auto$clkbufmap.cc:317:execute$398 ),
    .CLK_A2(\$iopadmap$CLK_A2 ),
    .CLK_B1(\$auto$clkbufmap.cc:317:execute$401 ),
    .CLK_B2(\$iopadmap$CLK_B2 ),
    .RDATA_A1({ \$iopadmap$RDATA_A1[15] , \$iopadmap$RDATA_A1[14] , \$iopadmap$RDATA_A1[13] , \$iopadmap$RDATA_A1[12] , \$iopadmap$RDATA_A1[11] , \$iopadmap$RDATA_A1[10] , \$iopadmap$RDATA_A1[9] , \$iopadmap$RDATA_A1[8] , \$iopadmap$RDATA_A1[7] , \$iopadmap$RDATA_A1[6] , \$iopadmap$RDATA_A1[5] , \$iopadmap$RDATA_A1[4] , \$iopadmap$RDATA_A1[3] , \$iopadmap$RDATA_A1[2] , \$iopadmap$RDATA_A1[1] , \$iopadmap$RDATA_A1[0]  }),
    .RDATA_A2({ \$iopadmap$RDATA_A2[15] , \$iopadmap$RDATA_A2[14] , \$iopadmap$RDATA_A2[13] , \$iopadmap$RDATA_A2[12] , \$iopadmap$RDATA_A2[11] , \$iopadmap$RDATA_A2[10] , \$iopadmap$RDATA_A2[9] , \$iopadmap$RDATA_A2[8] , \$iopadmap$RDATA_A2[7] , \$iopadmap$RDATA_A2[6] , \$iopadmap$RDATA_A2[5] , \$iopadmap$RDATA_A2[4] , \$iopadmap$RDATA_A2[3] , \$iopadmap$RDATA_A2[2] , \$iopadmap$RDATA_A2[1] , \$iopadmap$RDATA_A2[0]  }),
    .RDATA_B1({ \$iopadmap$RDATA_B1[15] , \$iopadmap$RDATA_B1[14] , \$iopadmap$RDATA_B1[13] , \$iopadmap$RDATA_B1[12] , \$iopadmap$RDATA_B1[11] , \$iopadmap$RDATA_B1[10] , \$iopadmap$RDATA_B1[9] , \$iopadmap$RDATA_B1[8] , \$iopadmap$RDATA_B1[7] , \$iopadmap$RDATA_B1[6] , \$iopadmap$RDATA_B1[5] , \$iopadmap$RDATA_B1[4] , \$iopadmap$RDATA_B1[3] , \$iopadmap$RDATA_B1[2] , \$iopadmap$RDATA_B1[1] , \$iopadmap$RDATA_B1[0]  }),
    .RDATA_B2({ \$iopadmap$RDATA_B2[15] , \$iopadmap$RDATA_B2[14] , \$iopadmap$RDATA_B2[13] , \$iopadmap$RDATA_B2[12] , \$iopadmap$RDATA_B2[11] , \$iopadmap$RDATA_B2[10] , \$iopadmap$RDATA_B2[9] , \$iopadmap$RDATA_B2[8] , \$iopadmap$RDATA_B2[7] , \$iopadmap$RDATA_B2[6] , \$iopadmap$RDATA_B2[5] , \$iopadmap$RDATA_B2[4] , \$iopadmap$RDATA_B2[3] , \$iopadmap$RDATA_B2[2] , \$iopadmap$RDATA_B2[1] , \$iopadmap$RDATA_B2[0]  }),
    .REN_A1(\$iopadmap$REN_A1 ),
    .REN_A2(\$iopadmap$REN_A2 ),
    .REN_B1(\$iopadmap$REN_B1 ),
    .REN_B2(\$iopadmap$REN_B2 ),
    .RPARITY_A1({ \$iopadmap$RPARITY_A1[1] , \$iopadmap$RPARITY_A1[0]  }),
    .RPARITY_A2({ \$iopadmap$RPARITY_A2[1] , \$iopadmap$RPARITY_A2[0]  }),
    .RPARITY_B1({ \$iopadmap$RPARITY_B1[1] , \$iopadmap$RPARITY_B1[0]  }),
    .RPARITY_B2({ \$iopadmap$RPARITY_B2[1] , \$iopadmap$RPARITY_B2[0]  }),
    .WDATA_A1({ \$iopadmap$WDATA_A1[15] , \$iopadmap$WDATA_A1[14] , \$iopadmap$WDATA_A1[13] , \$iopadmap$WDATA_A1[12] , \$iopadmap$WDATA_A1[11] , \$iopadmap$WDATA_A1[10] , \$iopadmap$WDATA_A1[9] , \$iopadmap$WDATA_A1[8] , \$iopadmap$WDATA_A1[7] , \$iopadmap$WDATA_A1[6] , \$iopadmap$WDATA_A1[5] , \$iopadmap$WDATA_A1[4] , \$iopadmap$WDATA_A1[3] , \$iopadmap$WDATA_A1[2] , \$iopadmap$WDATA_A1[1] , \$iopadmap$WDATA_A1[0]  }),
    .WDATA_A2({ \$iopadmap$WDATA_A2[15] , \$iopadmap$WDATA_A2[14] , \$iopadmap$WDATA_A2[13] , \$iopadmap$WDATA_A2[12] , \$iopadmap$WDATA_A2[11] , \$iopadmap$WDATA_A2[10] , \$iopadmap$WDATA_A2[9] , \$iopadmap$WDATA_A2[8] , \$iopadmap$WDATA_A2[7] , \$iopadmap$WDATA_A2[6] , \$iopadmap$WDATA_A2[5] , \$iopadmap$WDATA_A2[4] , \$iopadmap$WDATA_A2[3] , \$iopadmap$WDATA_A2[2] , \$iopadmap$WDATA_A2[1] , \$iopadmap$WDATA_A2[0]  }),
    .WDATA_B1({ \$iopadmap$WDATA_B1[15] , \$iopadmap$WDATA_B1[14] , \$iopadmap$WDATA_B1[13] , \$iopadmap$WDATA_B1[12] , \$iopadmap$WDATA_B1[11] , \$iopadmap$WDATA_B1[10] , \$iopadmap$WDATA_B1[9] , \$iopadmap$WDATA_B1[8] , \$iopadmap$WDATA_B1[7] , \$iopadmap$WDATA_B1[6] , \$iopadmap$WDATA_B1[5] , \$iopadmap$WDATA_B1[4] , \$iopadmap$WDATA_B1[3] , \$iopadmap$WDATA_B1[2] , \$iopadmap$WDATA_B1[1] , \$iopadmap$WDATA_B1[0]  }),
    .WDATA_B2({ \$iopadmap$WDATA_B2[15] , \$iopadmap$WDATA_B2[14] , \$iopadmap$WDATA_B2[13] , \$iopadmap$WDATA_B2[12] , \$iopadmap$WDATA_B2[11] , \$iopadmap$WDATA_B2[10] , \$iopadmap$WDATA_B2[9] , \$iopadmap$WDATA_B2[8] , \$iopadmap$WDATA_B2[7] , \$iopadmap$WDATA_B2[6] , \$iopadmap$WDATA_B2[5] , \$iopadmap$WDATA_B2[4] , \$iopadmap$WDATA_B2[3] , \$iopadmap$WDATA_B2[2] , \$iopadmap$WDATA_B2[1] , \$iopadmap$WDATA_B2[0]  }),
    .WEN_A1(\$iopadmap$WEN_A1 ),
    .WEN_A2(\$iopadmap$WEN_A2 ),
    .WEN_B1(\$iopadmap$WEN_B1 ),
    .WEN_B2(\$iopadmap$WEN_B2 ),
    .WPARITY_A1({ \$iopadmap$WPARITY_A1[1] , \$iopadmap$WPARITY_A1[0]  }),
    .WPARITY_A2({ \$iopadmap$WPARITY_A2[1] , \$iopadmap$WPARITY_A2[0]  }),
    .WPARITY_B1({ \$iopadmap$WPARITY_B1[1] , \$iopadmap$WPARITY_B1[0]  }),
    .WPARITY_B2({ \$iopadmap$WPARITY_B2[1] , \$iopadmap$WPARITY_B2[0]  })
  );
endmodule
