{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557219706870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557219706870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 11:01:46 2019 " "Processing started: Tue May 07 11:01:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557219706870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557219706870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA -c FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557219706870 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557219708057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA-logic " "Found design unit 1: FPGA-logic" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557219708948 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA " "Found entity 1: FPGA" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557219708948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557219708948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA " "Elaborating entity \"FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557219708995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(88) " "VHDL Process Statement warning at FPGA.vhd(88): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(101) " "VHDL Process Statement warning at FPGA.vhd(101): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(106) " "VHDL Process Statement warning at FPGA.vhd(106): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_trdy FPGA.vhd(111) " "VHDL Process Statement warning at FPGA.vhd(111): signal \"ecg_st_load_ecg_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(111) " "VHDL Process Statement warning at FPGA.vhd(111): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_trdy FPGA.vhd(113) " "VHDL Process Statement warning at FPGA.vhd(113): signal \"ecg_st_load_ecg_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(115) " "VHDL Process Statement warning at FPGA.vhd(115): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(115) " "VHDL Process Statement warning at FPGA.vhd(115): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(117) " "VHDL Process Statement warning at FPGA.vhd(117): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219708995 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(117) " "VHDL Process Statement warning at FPGA.vhd(117): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_rrdy FPGA.vhd(122) " "VHDL Process Statement warning at FPGA.vhd(122): signal \"ecg_st_load_ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(122) " "VHDL Process Statement warning at FPGA.vhd(122): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_rrdy FPGA.vhd(124) " "VHDL Process Statement warning at FPGA.vhd(124): signal \"ecg_st_load_ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(126) " "VHDL Process Statement warning at FPGA.vhd(126): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(126) " "VHDL Process Statement warning at FPGA.vhd(126): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(128) " "VHDL Process Statement warning at FPGA.vhd(128): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709011 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(128) " "VHDL Process Statement warning at FPGA.vhd(128): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_roe FPGA.vhd(133) " "VHDL Process Statement warning at FPGA.vhd(133): signal \"ecg_st_load_ecg_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(133) " "VHDL Process Statement warning at FPGA.vhd(133): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_st_load_ecg_roe FPGA.vhd(135) " "VHDL Process Statement warning at FPGA.vhd(135): signal \"ecg_st_load_ecg_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rrdy FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(137) " "VHDL Process Statement warning at FPGA.vhd(137): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(139) " "VHDL Process Statement warning at FPGA.vhd(139): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(139) " "VHDL Process Statement warning at FPGA.vhd(139): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(145) " "VHDL Process Statement warning at FPGA.vhd(145): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_wr_add FPGA.vhd(149) " "VHDL Process Statement warning at FPGA.vhd(149): signal \"ecg_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(149) " "VHDL Process Statement warning at FPGA.vhd(149): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(155) " "VHDL Process Statement warning at FPGA.vhd(155): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rx_buf FPGA.vhd(158) " "VHDL Process Statement warning at FPGA.vhd(158): signal \"ecg_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(162) " "VHDL Process Statement warning at FPGA.vhd(162): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_tx_load_data FPGA.vhd(165) " "VHDL Process Statement warning at FPGA.vhd(165): signal \"ecg_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(166) " "VHDL Process Statement warning at FPGA.vhd(166): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(166) " "VHDL Process Statement warning at FPGA.vhd(166): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(171) " "VHDL Process Statement warning at FPGA.vhd(171): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(173) " "VHDL Process Statement warning at FPGA.vhd(173): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_rd_add FPGA.vhd(180) " "VHDL Process Statement warning at FPGA.vhd(180): signal \"ecg_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ecg_bit_cnt FPGA.vhd(180) " "VHDL Process Statement warning at FPGA.vhd(180): signal \"ecg_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ecg_rx_data FPGA.vhd(97) " "VHDL Process Statement warning at FPGA.vhd(97): inferring latch(es) for signal or variable \"ecg_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(204) " "VHDL Process Statement warning at FPGA.vhd(204): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(217) " "VHDL Process Statement warning at FPGA.vhd(217): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(222) " "VHDL Process Statement warning at FPGA.vhd(222): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_trdy FPGA.vhd(227) " "VHDL Process Statement warning at FPGA.vhd(227): signal \"rec_st_load_rec_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(227) " "VHDL Process Statement warning at FPGA.vhd(227): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_trdy FPGA.vhd(229) " "VHDL Process Statement warning at FPGA.vhd(229): signal \"rec_st_load_rec_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(231) " "VHDL Process Statement warning at FPGA.vhd(231): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(231) " "VHDL Process Statement warning at FPGA.vhd(231): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(233) " "VHDL Process Statement warning at FPGA.vhd(233): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(233) " "VHDL Process Statement warning at FPGA.vhd(233): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_rrdy FPGA.vhd(238) " "VHDL Process Statement warning at FPGA.vhd(238): signal \"rec_st_load_rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(238) " "VHDL Process Statement warning at FPGA.vhd(238): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_rrdy FPGA.vhd(240) " "VHDL Process Statement warning at FPGA.vhd(240): signal \"rec_st_load_rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(242) " "VHDL Process Statement warning at FPGA.vhd(242): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709026 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(242) " "VHDL Process Statement warning at FPGA.vhd(242): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(244) " "VHDL Process Statement warning at FPGA.vhd(244): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(244) " "VHDL Process Statement warning at FPGA.vhd(244): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_roe FPGA.vhd(249) " "VHDL Process Statement warning at FPGA.vhd(249): signal \"rec_st_load_rec_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(249) " "VHDL Process Statement warning at FPGA.vhd(249): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_st_load_rec_roe FPGA.vhd(251) " "VHDL Process Statement warning at FPGA.vhd(251): signal \"rec_st_load_rec_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rrdy FPGA.vhd(253) " "VHDL Process Statement warning at FPGA.vhd(253): signal \"rec_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(253) " "VHDL Process Statement warning at FPGA.vhd(253): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(253) " "VHDL Process Statement warning at FPGA.vhd(253): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(255) " "VHDL Process Statement warning at FPGA.vhd(255): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(255) " "VHDL Process Statement warning at FPGA.vhd(255): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(261) " "VHDL Process Statement warning at FPGA.vhd(261): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_wr_add FPGA.vhd(265) " "VHDL Process Statement warning at FPGA.vhd(265): signal \"rec_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(265) " "VHDL Process Statement warning at FPGA.vhd(265): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(271) " "VHDL Process Statement warning at FPGA.vhd(271): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rx_buf FPGA.vhd(274) " "VHDL Process Statement warning at FPGA.vhd(274): signal \"rec_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(278) " "VHDL Process Statement warning at FPGA.vhd(278): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_tx_load_data FPGA.vhd(281) " "VHDL Process Statement warning at FPGA.vhd(281): signal \"rec_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(282) " "VHDL Process Statement warning at FPGA.vhd(282): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(282) " "VHDL Process Statement warning at FPGA.vhd(282): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n FPGA.vhd(287) " "VHDL Process Statement warning at FPGA.vhd(287): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(289) " "VHDL Process Statement warning at FPGA.vhd(289): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_rd_add FPGA.vhd(296) " "VHDL Process Statement warning at FPGA.vhd(296): signal \"rec_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_bit_cnt FPGA.vhd(296) " "VHDL Process Statement warning at FPGA.vhd(296): signal \"rec_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rec_rx_data FPGA.vhd(213) " "VHDL Process Statement warning at FPGA.vhd(213): inferring latch(es) for signal or variable \"rec_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[0\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[0\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[1\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[1\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[2\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[2\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[3\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[3\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[4\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[4\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[5\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[5\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[6\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[6\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rec_rx_data\[7\] FPGA.vhd(213) " "Inferred latch for \"rec_rx_data\[7\]\" at FPGA.vhd(213)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 213 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[0\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[0\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[1\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[1\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[2\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[2\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[3\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[3\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[4\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[4\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[5\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[5\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[6\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[6\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ecg_rx_data\[7\] FPGA.vhd(97) " "Inferred latch for \"ecg_rx_data\[7\]\" at FPGA.vhd(97)" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557219709042 "|FPGA"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 91 -1 0 } } { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 207 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1557219709917 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1557219709917 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_trdy~reg0 ecg_trdy~reg0_emulated ecg_trdy~1 " "Register \"ecg_trdy~reg0\" is converted into an equivalent circuit using register \"ecg_trdy~reg0_emulated\" and latch \"ecg_trdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_rrdy~reg0 ecg_rrdy~reg0_emulated ecg_rrdy~1 " "Register \"ecg_rrdy~reg0\" is converted into an equivalent circuit using register \"ecg_rrdy~reg0_emulated\" and latch \"ecg_rrdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_roe~reg0 ecg_roe~reg0_emulated ecg_roe~1 " "Register \"ecg_roe~reg0\" is converted into an equivalent circuit using register \"ecg_roe~reg0_emulated\" and latch \"ecg_roe~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_trdy~reg0 rec_trdy~reg0_emulated rec_trdy~1 " "Register \"rec_trdy~reg0\" is converted into an equivalent circuit using register \"rec_trdy~reg0_emulated\" and latch \"rec_trdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_rrdy~reg0 rec_rrdy~reg0_emulated rec_rrdy~1 " "Register \"rec_rrdy~reg0\" is converted into an equivalent circuit using register \"rec_rrdy~reg0_emulated\" and latch \"rec_rrdy~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 42 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_roe~reg0 rec_roe~reg0_emulated rec_roe~1 " "Register \"rec_roe~reg0\" is converted into an equivalent circuit using register \"rec_roe~reg0_emulated\" and latch \"rec_roe~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 43 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[7\] ecg_tx_buf\[7\]~_emulated ecg_tx_buf\[7\]~1 " "Register \"ecg_tx_buf\[7\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[7\]~_emulated\" and latch \"ecg_tx_buf\[7\]~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[7\] rec_tx_buf\[7\]~_emulated rec_tx_buf\[7\]~1 " "Register \"rec_tx_buf\[7\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[7\]~_emulated\" and latch \"rec_tx_buf\[7\]~1\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[6\] ecg_tx_buf\[6\]~_emulated ecg_tx_buf\[6\]~6 " "Register \"ecg_tx_buf\[6\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[6\]~_emulated\" and latch \"ecg_tx_buf\[6\]~6\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[6\] rec_tx_buf\[6\]~_emulated rec_tx_buf\[6\]~6 " "Register \"rec_tx_buf\[6\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[6\]~_emulated\" and latch \"rec_tx_buf\[6\]~6\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[5\] ecg_tx_buf\[5\]~_emulated ecg_tx_buf\[5\]~11 " "Register \"ecg_tx_buf\[5\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[5\]~_emulated\" and latch \"ecg_tx_buf\[5\]~11\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[5\] rec_tx_buf\[5\]~_emulated rec_tx_buf\[5\]~11 " "Register \"rec_tx_buf\[5\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[5\]~_emulated\" and latch \"rec_tx_buf\[5\]~11\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[4\] ecg_tx_buf\[4\]~_emulated ecg_tx_buf\[4\]~16 " "Register \"ecg_tx_buf\[4\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[4\]~_emulated\" and latch \"ecg_tx_buf\[4\]~16\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[4\] rec_tx_buf\[4\]~_emulated rec_tx_buf\[4\]~16 " "Register \"rec_tx_buf\[4\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[4\]~_emulated\" and latch \"rec_tx_buf\[4\]~16\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[3\] ecg_tx_buf\[3\]~_emulated ecg_tx_buf\[3\]~21 " "Register \"ecg_tx_buf\[3\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[3\]~_emulated\" and latch \"ecg_tx_buf\[3\]~21\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[3\] rec_tx_buf\[3\]~_emulated rec_tx_buf\[3\]~21 " "Register \"rec_tx_buf\[3\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[3\]~_emulated\" and latch \"rec_tx_buf\[3\]~21\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[2\] ecg_tx_buf\[2\]~_emulated ecg_tx_buf\[2\]~26 " "Register \"ecg_tx_buf\[2\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[2\]~_emulated\" and latch \"ecg_tx_buf\[2\]~26\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[2\] rec_tx_buf\[2\]~_emulated rec_tx_buf\[2\]~26 " "Register \"rec_tx_buf\[2\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[2\]~_emulated\" and latch \"rec_tx_buf\[2\]~26\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[1\] ecg_tx_buf\[1\]~_emulated ecg_tx_buf\[1\]~31 " "Register \"ecg_tx_buf\[1\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[1\]~_emulated\" and latch \"ecg_tx_buf\[1\]~31\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[1\] rec_tx_buf\[1\]~_emulated rec_tx_buf\[1\]~31 " "Register \"rec_tx_buf\[1\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[1\]~_emulated\" and latch \"rec_tx_buf\[1\]~31\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ecg_tx_buf\[0\] ecg_tx_buf\[0\]~_emulated ecg_tx_buf\[0\]~36 " "Register \"ecg_tx_buf\[0\]\" is converted into an equivalent circuit using register \"ecg_tx_buf\[0\]~_emulated\" and latch \"ecg_tx_buf\[0\]~36\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 162 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|ecg_tx_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rec_tx_buf\[0\] rec_tx_buf\[0\]~_emulated rec_tx_buf\[0\]~36 " "Register \"rec_tx_buf\[0\]\" is converted into an equivalent circuit using register \"rec_tx_buf\[0\]~_emulated\" and latch \"rec_tx_buf\[0\]~36\"" {  } { { "FPGA.vhd" "" { Text "C:/altera/13.1/projects/FPGA/FPGA.vhd" 278 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1557219709917 "|FPGA|rec_tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1557219709917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557219710198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557219710792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557219710792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "252 " "Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557219711152 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557219711152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557219711152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557219711152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557219711214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 11:01:51 2019 " "Processing ended: Tue May 07 11:01:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557219711214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557219711214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557219711214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557219711214 ""}
