# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 21:34:35 on Nov 16,2024
# Loading work.tb
# Loading work.top
# Loading work.regn
# Loading work.hex7seg
# Loading work.fsm_game_state
# Loading work.m_greeting
# Loading work.m_playing
# Loading work.m_clear_screen
# Loading work.m_update_position
# Loading work.m_eat_food
# Loading work.m_update_ghost_directions
# Loading work.m_update_ghost_positions
# Loading work.m_fill_screen
# Loading work.m_render_blocks
# Loading work.m_render_player
# Loading work.m_render_food
# Loading work.m_render_ghosts
# Loading work.m_ghost_collision
# Loading work.m_update_vga
# Loading work.m_game_over
# Loading work.canvas
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (9) does not match connection size (8) for port 'VGA_X'. The port definition is at: ../top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../top.v
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (8) does not match connection size (7) for port 'VGA_Y'. The port definition is at: ../top.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../top.v
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
