0.7
2020.2
Nov 18 2020
09:47:47
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sim_1/new/tb_RV32I.sv,1717996012,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/BUS_interconntor.sv,1717922746,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/CPU_Core.sv,,BUS_interconntor;decoder;mux,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/CPU_Core.sv,1717912817,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/ControlUnit.sv,,CPU_Core,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/ControlUnit.sv,1717760290,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/DataMemory.sv,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/defines.sv,ControlUnit,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/DataMemory.sv,1717548735,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/DataPath.sv,,DataMemory,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/DataPath.sv,1717922098,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/GPIO.sv,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/defines.sv,ALU;DataPath;Register;RegisterFile;adder;extend;mux_2x1;mux_4x1,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/GPIO.sv,1717995241,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/InstructionMemory.sv,,BUS_GPIO;GPIO_BUS;GPIOx;decoder_GPIO;mux_GPIO,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/InstructionMemory.sv,1717824003,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/RV32I.sv,,InstructionMemory,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/RV32I.sv,1717994498,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/Timer.sv,,RV32I,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/Timer.sv,1717994499,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/new/UART_BUS.sv,,BUS_Timer;Counter_Timer;Presclar_Timer;Timer_BUS;Timerx;decoder_Timer;mux_Timer,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/defines.sv,1717750562,verilog,,,,,,,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/fnd.sv,1717981414,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sim_1/new/tb_RV32I.sv,,BCDtoSEG;clkDiv_FND;counter_FND;decoder_FND;digitSplitter;fndController;mux_FND,,uvm,,,,,,
D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/new/UART_BUS.sv,1717995192,systemVerilog,,D:/FPGA_KImMinJi/0610_RISC_V_Peripheral/0610_RISC_V_Peripheral.srcs/sources_1/imports/new/fnd.sv,,BUS_UART;FIFO;UART_BUS;baudrate_generator;decoder_UART;fifo_control_unit;mux_UART;receiver;register_file;transmitter;uart;uart_fifo;uart_loop;uartx,,uvm,,,,,,
