# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Very_Half_SAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/AND_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:18 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/AND_8.v 
# -- Compiling module AND_8
# 
# Top level modules:
# 	AND_8
# End time: 00:43:18 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:18 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v 
# -- Compiling module Full_Adder
# -- Compiling module Adder_8
# 
# Top level modules:
# 	Adder_8
# End time: 00:43:18 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_8_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_8_bit.v 
# -- Compiling module Mux_2x1_8_bit
# 
# Top level modules:
# 	Mux_2x1_8_bit
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_1_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_2x1_1_bit.v 
# -- Compiling module Mux_2x1_1_bit
# 
# Top level modules:
# 	Mux_2x1_1_bit
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_4x1_8_bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Mux_4x1_8_bit.v 
# -- Compiling module Mux_4x1_8_bit
# 
# Top level modules:
# 	Mux_4x1_8_bit
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/D_Flip_Flop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/D_Flip_Flop.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Pipo_Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Pipo_Register.v 
# -- Compiling module Pipo_Register
# 
# Top level modules:
# 	Pipo_Register
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/CPU.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Toplevel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Toplevel.v 
# -- Compiling module Toplevel
# 
# Top level modules:
# 	Toplevel
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM {C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:43:19 on Jan 24,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/manan/Documents/SAM_Family/Very_Half_SAM" C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Testbench.v 
# -- Compiling module Testbench
# 
# Top level modules:
# 	Testbench
# End time: 00:43:19 on Jan 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 00:43:19 on Jan 24,2025
# Loading work.Testbench
# Loading work.Toplevel
# Loading work.cpu
# Loading work.Datapath
# Loading work.Pipo_Register
# Loading work.Mux_2x1_8_bit
# Loading work.Adder_8
# Loading work.Full_Adder
# Loading work.Mux_4x1_8_bit
# Loading work.ALU
# Loading work.AND_8
# Loading work.D_FF
# Loading work.Mux_2x1_1_bit
# ** Error (suppressible): (vsim-3053) C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Testbench.v(24): Illegal output or inout port connection for port 'Data_Bus'.
#    Time: 0 ps  Iteration: 0  Instance: /Testbench/DUT File: C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Toplevel.v
# ** Warning: (vsim-3017) C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Datapath.v(27): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /Testbench/DUT/path_of_data/Adder File: C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v
# ** Warning: (vsim-3722) C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Datapath.v(27): [TFMPC] - Missing connection for port 'cout'.
# ** Warning: (vsim-3017) C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/ALU.v(8): [TFMPC] - Too few port connections. Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /Testbench/DUT/path_of_data/AL_Unit/u2 File: C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/Adder_8.v
# ** Warning: (vsim-3722) C:/Users/manan/Documents/SAM_Family/Very_Half_SAM/ALU.v(8): [TFMPC] - Missing connection for port 'cout'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Very_Half_SAM_run_msim_rtl_verilog.do PAUSED at line 22
# End time: 00:48:38 on Jan 24,2025, Elapsed time: 0:05:19
# Errors: 1, Warnings: 4
