<profile>

<section name = "Vitis HLS Report for 'xFAngleKernel_Pipeline_colLoop'" level="0">
<item name = "Date">Wed Mar  1 23:21:15 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">canny_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.584 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1926, 1926, 12.841 us, 12.841 us, 1926, 1926, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- colLoop">1924, 1924, 6, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 246, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 340, 128, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_17s_14ns_32_4_1_U181">mul_mul_17s_14ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_121_p2">+, 0, 0, 23, 16, 1</column>
<column name="tg67x_fu_210_p2">+, 0, 0, 39, 32, 32</column>
<column name="sub_ln488_fu_144_p2">-, 0, 0, 24, 1, 17</column>
<column name="sub_ln489_fu_177_p2">-, 0, 0, 24, 1, 17</column>
<column name="and_ln502_fu_239_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln464_fu_115_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln498_fu_198_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln502_fu_215_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln502_fu_253_p2">or, 0, 0, 2, 1, 1</column>
<column name="angle_V_fu_267_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln489_fu_183_p3">select, 0, 0, 16, 1, 17</column>
<column name="select_ln502_1_fu_259_p3">select, 0, 0, 8, 1, 6</column>
<column name="select_ln502_fu_245_p3">select, 0, 0, 7, 1, 7</column>
<column name="xa_fu_150_p3">select, 0, 0, 16, 1, 17</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln498_fu_233_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln505_fu_221_p2">xor, 0, 0, 16, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_V_load">9, 2, 16, 32</column>
<column name="gradx2_mat_data4_blk_n">9, 2, 1, 2</column>
<column name="grady2_mat_data7_blk_n">9, 2, 1, 2</column>
<column name="j_V_fu_78">9, 2, 16, 32</column>
<column name="phase_mat_data9_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="angle_V_reg_320">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="j_V_fu_78">16, 0, 16, 0</column>
<column name="tmp_7_reg_310">1, 0, 1, 0</column>
<column name="trunc_ln501_reg_315">16, 0, 16, 0</column>
<column name="val_src1_V_reg_294">16, 0, 16, 0</column>
<column name="val_src2_V_reg_299">16, 0, 16, 0</column>
<column name="tmp_7_reg_310">64, 32, 1, 0</column>
<column name="trunc_ln501_reg_315">64, 32, 16, 0</column>
<column name="val_src1_V_reg_294">64, 32, 16, 0</column>
<column name="val_src2_V_reg_299">64, 32, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, xFAngleKernel_Pipeline_colLoop, return value</column>
<column name="gradx2_mat_data4_dout">in, 16, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_num_data_valid">in, 2, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_fifo_cap">in, 2, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_empty_n">in, 1, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="gradx2_mat_data4_read">out, 1, ap_fifo, gradx2_mat_data4, pointer</column>
<column name="grady2_mat_data7_dout">in, 16, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_num_data_valid">in, 2, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_fifo_cap">in, 2, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_empty_n">in, 1, ap_fifo, grady2_mat_data7, pointer</column>
<column name="grady2_mat_data7_read">out, 1, ap_fifo, grady2_mat_data7, pointer</column>
<column name="phase_mat_data9_din">out, 8, ap_fifo, phase_mat_data9, pointer</column>
<column name="phase_mat_data9_num_data_valid">in, 14, ap_fifo, phase_mat_data9, pointer</column>
<column name="phase_mat_data9_fifo_cap">in, 14, ap_fifo, phase_mat_data9, pointer</column>
<column name="phase_mat_data9_full_n">in, 1, ap_fifo, phase_mat_data9, pointer</column>
<column name="phase_mat_data9_write">out, 1, ap_fifo, phase_mat_data9, pointer</column>
<column name="imgwidth_load">in, 16, ap_none, imgwidth_load, scalar</column>
</table>
</item>
</section>
</profile>
