vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\v4\writeByte.vhd"
vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\v4\tempRead.vhd"
vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\v4\readByte.vhd"
vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\v4\modul.vhd"
vhdl work "C:\XilinxPrj\~~projekt-master\projekt-master\v4\sequenceTestSchema.vhf"
