// Seed: 2283600621
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input uwire id_6,
    output tri id_7
);
  assign id_7 = id_1 - 1'b0;
  wire id_9;
  id_10(
      .id_0(1), .id_1(id_5)
  );
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output wire  id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  tri   id_8,
    input  tri0  id_9,
    output logic id_10
);
  always @(negedge 1) while (1) id_10 = #1 1;
  module_0(
      id_2, id_7, id_1, id_2, id_4, id_1, id_8, id_2
  );
endmodule
