# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/fsm.v"
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/creINPUT.v"
verilog xil_defaultlib  "../../../project_7.srcs/sources_1/new/Lab05.v"
verilog xil_defaultlib  "../../../project_7.srcs/sim_1/new/tset.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
