<root><simulation><result_generated_time />2023-05-12 16:51:11<layer><layer_spec />{'B': 1, 'K': 24, 'C': 96, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 2304, 'I': 301056, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 28)], [('OX', 14), ('OY', 2)]], [], [], []]<I />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<O />[[], [[('OY', 28)], [('OX', 14), ('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 12), ('OX', 2)], [('C', 4), ('C', 24), ('OX', 2)], []]<I />[[('K', 2), ('K', 12), ('OX', 2), ('C', 4)], [('C', 24), ('OX', 2)], []]<O />[[('K', 2), ('K', 12), ('OX', 2), ('C', 4), ('C', 24)], [('OX', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 2, 2, 1], 'I': [1.0, 24.0, 1.0, 1.0], 'O': [1.0, 96, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [192, 18432, 18432], 'I': [64, 2408448, 2408448], 'O': [384, 602112, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.12, 0.07, 0.0], 'O': [0.75, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.09, 0.0], 'I': [0.12, 0.09, 0.0], 'O': [0.75, 0.09, 0.0]}<effective_mem_size_bit />{'W': [192, 18432, 18432], 'I': [16, 2408448, 2408448], 'O': [384, 301056, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 301056, 602112]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216, 4608], [4608, 2304], [2304, 0]]<I />[[301056, 301056], [301056, 301056], [301056, 0]]<O />[[(7150080, 7225344), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(7150080, 7225344), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152, 576], [72, 36], [9, 0]]<I />[[37632, 37632], [4704, 4704], [1176, 0]]<O />[[(893760, 903168), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([893760, 903168], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />2211840</mac_count></basic_info><energy><total_energy />15908999.8<mem_energy_breakdown><W />[0.6, 10.9, 12.0]<I />[26.4, 932.3, 1566.3]<O />[632.7, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />110592.0<total />15905194.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.4692<utilization_without_data_loading />0.6853<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.6128<mac_utilize_temporal_without_data_loading />0.8951</mac_array_utilization><latency><latency_cycle_with_data_loading />15039<latency_cycle_without_data_loading />10296<ideal_computing_cycle />9216<data_loading><load_cycle_total />4743<load_cycle_individual />{'W': [3, 36, 0], 'I': [99, 4704, 0]}<load_cycle_combined />{'W': 36, 'I': 4704}</data_loading><mem_stalling><mem_stall_cycle_total />1080<mem_stall_cycle_individual />{'W': [[-9215], [-8595, -9168], [-9216, -9216]], 'I': [[-9215], [-8977, -4418], [-9216, -9216]], 'O': [[-9216], [-84, 1080], [-8040, -8922]]}<mem_stall_cycle_shared />{'W': [[-9215], [-8595, 0], [0, 0]], 'I': [[-9215], [-8977, 0], [0, 0]], 'O': [[-9216], [-84, 1080], [-8040, -8922]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 18432, 18432], 'I': [64, 2408448, 2408448], 'O': [384, 602112, 602112], 'O_partial': [384, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [192, 18432, 18432], 'I': [50176, 2408448, 2408448], 'O': [301056, 602112, 602112]}<loop_cycles_each_level />{'W': [48, 9216, 9216], 'I': [192, 9216, 9216], 'O': [4608, 9216, 9216]}<top_ir_loop_size />{'W': [2, 2, 1], 'I': [1, 1, 1], 'O': [96, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [4.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.3], [261.3, 261.3], [261.3, 261.3]], 'O': [[8.0, 0.1], [65.3, 65.3], [65.3, 65.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 4.0], [4.0, 2.0]], 'I': [[8.0, 0.3], [261.3, 261.3], [261.3, 261.3]], 'O': [[8.0, 8.0], [6272.0, 65.3], [65.3, 65.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 4.0], [4.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.3], [261.3, 261.3], [261.3, 0]], 'O': [[8.0, 8.0], [6272.0, 65.3], [65.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 4.0], [330.7, 6535.3], [263.3, 65.3]], 'I': [[8.0, 0.3], [330.7, 6535.3], [263.3, 65.3]], 'O': [[8.0, 8.0], [330.7, 6535.3], [263.3, 65.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 9216], [48, 48, 192], [9216, 9216, 1]], 'I': [[1, 1, 9216], [192, 192, 48], [9216, 9216, 1]], 'O': [[1, 1, 9216], [48, 4608, 2], [9216, 9216, 1]]}<trans_time_real />{'W': [[0, 1, 9216], [[3, 48, 192], [0, 48, 192]], [[36, 9216, 1], [9, 9216, 1]]], 'I': [[0, 1, 9216], [[1, 192, 48], [98, 192, 48]], [[4704, 9216, 1], [1176, 9216, 1]]], 'O': [[0, 1, 9216], [[6, 4608, 2], [588, 4608, 2]], [[1176, 9216, 1], [294, 9216, 1]]]}<single_stall_cycle />{'W': [[-1], [-45, -48], [-9180, -9207]], 'I': [[-1], [-191, -94], [-4512, -8040]], 'O': [[-1], [-42, 540], [-8040, -8922]]}<single_stall_count />{'W': [9215, 191, 0], 'I': [9215, 47, 0], 'O': [9216, 2, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [573, 0], 'I': [4606, 0], 'O': [96, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-4037, -9216], [-9120, -8040]], 1: [[-9216, -9216], [-8040, -9216]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>