{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682891901292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682891901292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 15:58:21 2023 " "Processing started: Sun Apr 30 15:58:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682891901292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891901292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fsm_2048 -c Fsm_2048" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891901293 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682891902022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682891902022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mov_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mov_tb " "Found entity 1: mov_tb" {  } { { "mov_tb.sv" "" { Text "D:/Fsm_2048/mov_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "D:/Fsm_2048/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandmov.sv 1 1 " "Found 1 design units, including 1 entities, in source file addandmov.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addAndmov " "Found entity 1: addAndmov" {  } { { "addAndmov.sv" "" { Text "D:/Fsm_2048/addAndmov.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_up MOVE_UP game2048.sv(4) " "Verilog HDL Declaration information at game2048.sv(4): object \"move_up\" differs only in case from object \"MOVE_UP\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682891915084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN game2048.sv(5) " "Verilog HDL Declaration information at game2048.sv(5): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682891915084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_left MOVE_LEFT game2048.sv(6) " "Verilog HDL Declaration information at game2048.sv(6): object \"move_left\" differs only in case from object \"MOVE_LEFT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682891915084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT game2048.sv(7) " "Verilog HDL Declaration information at game2048.sv(7): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682891915084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game2048.sv 1 1 " "Found 1 design units, including 1 entities, in source file game2048.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game2048 " "Found entity 1: game2048" {  } { { "game2048.sv" "" { Text "D:/Fsm_2048/game2048.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_4_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_4_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_4_4 " "Found entity 1: matrix_4_4" {  } { { "matrix_4_4.sv" "" { Text "D:/Fsm_2048/matrix_4_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_tb " "Found entity 1: matrix_tb" {  } { { "matrix_tb.sv" "" { Text "D:/Fsm_2048/matrix_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_loss.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_loss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_loss " "Found entity 1: check_loss" {  } { { "check_loss.sv" "" { Text "D:/Fsm_2048/check_loss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3 " "Found entity 1: lfsr_0_3" {  } { { "lfsr_0_3.sv" "" { Text "D:/Fsm_2048/lfsr_0_3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_0_3_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_0_3_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_0_3_test " "Found entity 1: lfsr_0_3_test" {  } { { "lfsr_0_3_test.sv" "" { Text "D:/Fsm_2048/lfsr_0_3_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file pop_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pop_random " "Found entity 1: pop_random" {  } { { "pop_random.sv" "" { Text "D:/Fsm_2048/pop_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file aleatorio_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aleatorio_tb " "Found entity 1: aleatorio_tb" {  } { { "aleatorio_tb.sv" "" { Text "D:/Fsm_2048/aleatorio_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682891915107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891915107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pop_random " "Elaborating entity \"pop_random\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682891915158 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682891915164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682891915164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682891915164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682891915164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1682891915164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr_0_3 lfsr_0_3:my_lfsr " "Elaborating entity \"lfsr_0_3\" for hierarchy \"lfsr_0_3:my_lfsr\"" {  } { { "pop_random.sv" "my_lfsr" { Text "D:/Fsm_2048/pop_random.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682891915165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682891915983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Fsm_2048/output_files/Fsm_2048.map.smsg " "Generated suppressed messages file D:/Fsm_2048/output_files/Fsm_2048.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891916331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682891916549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682891916549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "258 " "Implemented 258 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682891916699 ""} { "Info" "ICUT_CUT_TM_OPINS" "256 " "Implemented 256 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682891916699 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682891916699 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682891916699 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682891916737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 15:58:36 2023 " "Processing ended: Sun Apr 30 15:58:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682891916737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682891916737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682891916737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682891916737 ""}
