// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv3_address0,
        OutPadConv3_ce0,
        OutPadConv3_q0,
        OutPadConv3_address1,
        OutPadConv3_ce1,
        OutPadConv3_q1,
        OutConv3_address0,
        OutConv3_ce0,
        OutConv3_we0,
        OutConv3_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [15:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [15:0] Weights_q1;
output  [10:0] OutPadConv3_address0;
output   OutPadConv3_ce0;
input  [15:0] OutPadConv3_q0;
output  [10:0] OutPadConv3_address1;
output   OutPadConv3_ce1;
input  [15:0] OutPadConv3_q1;
output  [10:0] OutConv3_address0;
output   OutConv3_ce0;
output   OutConv3_we0;
output  [15:0] OutConv3_d0;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[10:0] OutPadConv3_address0;
reg OutPadConv3_ce0;
reg[10:0] OutPadConv3_address1;
reg OutPadConv3_ce1;
reg OutConv3_ce0;
reg OutConv3_we0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg   [0:0] icmp_ln93_reg_3366;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg  signed [15:0] reg_921;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
reg  signed [15:0] reg_925;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
reg  signed [15:0] reg_930;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
reg  signed [15:0] reg_935;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
reg  signed [15:0] reg_940;
reg  signed [15:0] reg_945;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
reg  signed [15:0] reg_950;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
reg  signed [15:0] reg_955;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg  signed [15:0] reg_960;
reg  signed [15:0] reg_965;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
reg  signed [15:0] reg_970;
reg  signed [15:0] reg_975;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
reg  signed [15:0] reg_980;
reg  signed [15:0] reg_985;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire   [0:0] icmp_ln93_fu_1008_p2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln93_reg_3366_pp0_iter1_reg;
reg   [3:0] n_load_reg_3370;
wire   [0:0] icmp_ln95_fu_1026_p2;
reg   [0:0] icmp_ln95_reg_3375;
wire   [7:0] select_ln93_fu_1032_p3;
reg   [7:0] select_ln93_reg_3380;
wire   [3:0] add_ln93_1_fu_1040_p2;
reg   [3:0] add_ln93_1_reg_3390;
wire   [3:0] select_ln93_1_fu_1072_p3;
reg   [3:0] select_ln93_1_reg_3405;
wire   [2:0] empty_fu_1077_p1;
reg   [2:0] empty_reg_3410;
wire   [8:0] p_shl23_cast_fu_1089_p1;
reg   [8:0] p_shl23_cast_reg_3415;
wire   [8:0] empty_155_fu_1105_p2;
reg   [8:0] empty_155_reg_3420;
wire   [9:0] p_cast95_fu_1111_p1;
reg   [9:0] p_cast95_reg_3426;
wire   [8:0] zext_ln95_4_fu_1173_p1;
reg   [8:0] zext_ln95_4_reg_3486;
reg   [15:0] tmp_s_reg_3514;
wire   [10:0] add_ln103_1_fu_1258_p2;
reg   [10:0] add_ln103_1_reg_3539;
reg   [10:0] add_ln103_1_reg_3539_pp0_iter1_reg;
wire   [9:0] zext_ln95_3_fu_1517_p1;
reg   [9:0] zext_ln95_3_reg_3679;
reg  signed [15:0] OutPadConv3_load_15_reg_3752;
reg  signed [15:0] OutPadConv3_load_17_reg_3792;
reg  signed [15:0] Weights_load_65_reg_3822;
reg  signed [15:0] OutPadConv3_load_19_reg_3837;
reg  signed [15:0] Weights_load_67_reg_3867;
reg  signed [15:0] OutPadConv3_load_21_reg_3882;
reg  signed [15:0] Weights_load_69_reg_3912;
reg  signed [15:0] OutPadConv3_load_23_reg_3927;
reg  signed [15:0] Weights_load_71_reg_3957;
reg  signed [15:0] OutPadConv3_load_24_reg_3967;
reg  signed [15:0] OutPadConv3_load_25_reg_3977;
reg  signed [15:0] Weights_load_73_reg_4007;
reg  signed [15:0] OutPadConv3_load_27_reg_4022;
wire   [10:0] zext_ln95_2_fu_2061_p1;
reg   [10:0] zext_ln95_2_reg_4037;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
reg  signed [15:0] Weights_load_74_reg_4064;
reg  signed [15:0] Weights_load_75_reg_4069;
reg  signed [15:0] OutPadConv3_load_28_reg_4079;
reg  signed [15:0] OutPadConv3_load_29_reg_4089;
reg  signed [15:0] Weights_load_77_reg_4119;
reg  signed [15:0] OutPadConv3_load_30_reg_4129;
reg  signed [15:0] OutPadConv3_load_31_reg_4139;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
reg  signed [15:0] Weights_load_78_reg_4169;
reg  signed [15:0] Weights_load_79_reg_4174;
reg  signed [15:0] OutPadConv3_load_32_reg_4184;
reg  signed [15:0] OutPadConv3_load_33_reg_4194;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
reg  signed [15:0] Weights_load_80_reg_4224;
reg  signed [15:0] Weights_load_81_reg_4229;
reg  signed [15:0] OutPadConv3_load_34_reg_4239;
reg  signed [15:0] OutPadConv3_load_35_reg_4249;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
reg  signed [15:0] Weights_load_82_reg_4279;
reg  signed [15:0] Weights_load_83_reg_4284;
reg  signed [15:0] OutPadConv3_load_36_reg_4294;
reg  signed [15:0] OutPadConv3_load_37_reg_4304;
wire    ap_block_pp0_stage20_11001;
reg  signed [15:0] Weights_load_84_reg_4334;
reg  signed [15:0] Weights_load_85_reg_4339;
reg  signed [15:0] OutPadConv3_load_38_reg_4349;
reg  signed [15:0] OutPadConv3_load_39_reg_4359;
reg  signed [15:0] Weights_load_86_reg_4384;
reg  signed [15:0] Weights_load_87_reg_4389;
reg  signed [15:0] Weights_load_48_reg_4394;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage1_subdone;
wire   [63:0] zext_ln95_1_fu_1046_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln101_1_fu_1057_p1;
wire   [63:0] zext_ln101_fu_1121_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln101_2_fu_1132_p1;
wire   [63:0] zext_ln101_3_fu_1142_p1;
wire   [63:0] zext_ln101_5_fu_1152_p1;
wire   [63:0] zext_ln101_4_fu_1213_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln101_6_fu_1223_p1;
wire   [63:0] zext_ln101_7_fu_1233_p1;
wire   [63:0] zext_ln101_9_fu_1244_p1;
wire   [63:0] zext_ln101_8_fu_1277_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln101_10_fu_1287_p1;
wire   [63:0] zext_ln101_12_fu_1297_p1;
wire   [63:0] zext_ln101_15_fu_1307_p1;
wire   [63:0] zext_ln101_13_fu_1342_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln101_16_fu_1362_p1;
wire   [63:0] zext_ln101_17_fu_1372_p1;
wire   [63:0] zext_ln101_19_fu_1382_p1;
wire   [63:0] zext_ln101_18_fu_1417_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln101_20_fu_1427_p1;
wire   [63:0] zext_ln101_21_fu_1437_p1;
wire   [63:0] zext_ln101_23_fu_1447_p1;
wire   [63:0] zext_ln101_22_fu_1482_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln101_24_fu_1492_p1;
wire   [63:0] zext_ln101_25_fu_1502_p1;
wire   [63:0] zext_ln101_27_fu_1512_p1;
wire   [63:0] zext_ln101_26_fu_1550_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln101_28_fu_1560_p1;
wire   [63:0] zext_ln101_29_fu_1570_p1;
wire   [63:0] zext_ln101_31_fu_1581_p1;
wire   [63:0] zext_ln101_30_fu_1616_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln101_32_fu_1626_p1;
wire   [63:0] zext_ln101_33_fu_1636_p1;
wire   [63:0] zext_ln101_35_fu_1646_p1;
wire   [63:0] zext_ln101_34_fu_1681_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln101_36_fu_1691_p1;
wire   [63:0] zext_ln101_37_fu_1701_p1;
wire   [63:0] zext_ln101_39_fu_1711_p1;
wire   [63:0] zext_ln101_38_fu_1746_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln101_40_fu_1756_p1;
wire   [63:0] zext_ln101_41_fu_1766_p1;
wire   [63:0] zext_ln101_43_fu_1776_p1;
wire   [63:0] zext_ln101_42_fu_1811_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln101_44_fu_1821_p1;
wire   [63:0] zext_ln101_45_fu_1831_p1;
wire   [63:0] zext_ln101_47_fu_1841_p1;
wire   [63:0] zext_ln101_46_fu_1876_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln101_48_fu_1886_p1;
wire   [63:0] zext_ln101_49_fu_1896_p1;
wire   [63:0] zext_ln101_51_fu_1910_p1;
wire   [63:0] zext_ln101_50_fu_1945_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln101_52_fu_1955_p1;
wire   [63:0] zext_ln101_53_fu_1969_p1;
wire   [63:0] zext_ln101_55_fu_1983_p1;
wire   [63:0] zext_ln101_54_fu_2018_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln101_56_fu_2028_p1;
wire   [63:0] zext_ln101_57_fu_2042_p1;
wire   [63:0] zext_ln101_59_fu_2056_p1;
wire   [63:0] zext_ln101_58_fu_2094_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln101_60_fu_2104_p1;
wire   [63:0] zext_ln101_61_fu_2115_p1;
wire   [63:0] zext_ln101_63_fu_2126_p1;
wire   [63:0] zext_ln101_62_fu_2160_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln101_64_fu_2170_p1;
wire   [63:0] zext_ln101_65_fu_2180_p1;
wire   [63:0] zext_ln101_67_fu_2190_p1;
wire   [63:0] zext_ln101_66_fu_2225_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln101_68_fu_2235_p1;
wire   [63:0] zext_ln101_69_fu_2245_p1;
wire   [63:0] zext_ln101_71_fu_2255_p1;
wire   [63:0] zext_ln101_70_fu_2288_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln101_72_fu_2298_p1;
wire   [63:0] zext_ln101_73_fu_2308_p1;
wire   [63:0] zext_ln101_75_fu_2318_p1;
wire   [63:0] zext_ln101_74_fu_2353_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln101_76_fu_2363_p1;
wire   [63:0] zext_ln101_77_fu_2373_p1;
wire   [63:0] zext_ln101_79_fu_2383_p1;
wire   [63:0] zext_ln101_78_fu_2416_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln101_80_fu_2426_p1;
wire   [63:0] arrayidx23_sum_cast_fu_2440_p1;
wire   [63:0] zext_ln103_1_fu_2976_p1;
reg   [7:0] y_fu_230;
wire   [7:0] add_ln101_1_fu_1051_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [3:0] n_fu_234;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten48_fu_238;
wire   [10:0] add_ln93_fu_1014_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten48_load;
wire   [7:0] p_shl_fu_1081_p3;
wire   [5:0] p_shl12_fu_1093_p3;
wire   [8:0] p_shl24_cast_fu_1101_p1;
wire   [9:0] add_ln101_fu_1115_p2;
wire   [9:0] add_ln101_2_fu_1126_p2;
wire   [7:0] add_ln101_4_fu_1137_p2;
wire   [7:0] add_ln101_7_fu_1147_p2;
wire   [9:0] p_shl13_fu_1162_p3;
wire   [23:0] mul_ln101_fu_1184_p2;
wire   [9:0] add_ln101_5_fu_1208_p2;
wire   [9:0] add_ln101_8_fu_1218_p2;
wire   [7:0] add_ln101_10_fu_1228_p2;
wire   [8:0] add_ln101_13_fu_1238_p2;
wire   [8:0] add_ln103_3_fu_1249_p2;
wire   [10:0] zext_ln103_fu_1254_p1;
wire   [10:0] zext_ln95_fu_1169_p1;
wire   [9:0] add_ln101_11_fu_1272_p2;
wire   [9:0] add_ln101_14_fu_1282_p2;
wire   [8:0] add_ln101_16_fu_1292_p2;
wire   [8:0] add_ln101_19_fu_1302_p2;
wire   [8:0] or_ln101_fu_1327_p2;
wire   [9:0] zext_ln101_11_fu_1332_p1;
wire   [9:0] add_ln101_17_fu_1336_p2;
wire   [8:0] or_ln101_1_fu_1347_p2;
wire   [9:0] zext_ln101_14_fu_1352_p1;
wire   [9:0] add_ln101_20_fu_1356_p2;
wire   [8:0] add_ln101_22_fu_1367_p2;
wire   [8:0] add_ln101_25_fu_1377_p2;
wire  signed [23:0] tmp_49_fu_1387_p1;
wire   [23:0] grp_fu_2994_p3;
wire   [15:0] tmp_49_fu_1387_p4;
wire   [9:0] add_ln101_23_fu_1412_p2;
wire   [9:0] add_ln101_26_fu_1422_p2;
wire   [8:0] add_ln101_28_fu_1432_p2;
wire   [8:0] add_ln101_31_fu_1442_p2;
wire  signed [23:0] tmp_50_fu_1452_p1;
wire   [23:0] grp_fu_3003_p3;
wire   [15:0] tmp_50_fu_1452_p4;
wire   [9:0] add_ln101_29_fu_1477_p2;
wire   [9:0] add_ln101_32_fu_1487_p2;
wire   [8:0] add_ln101_34_fu_1497_p2;
wire   [8:0] add_ln101_37_fu_1507_p2;
wire  signed [23:0] tmp_51_fu_1520_p1;
wire   [23:0] grp_fu_3012_p3;
wire   [15:0] tmp_51_fu_1520_p4;
wire   [9:0] add_ln101_35_fu_1545_p2;
wire   [9:0] add_ln101_38_fu_1555_p2;
wire   [8:0] add_ln101_40_fu_1565_p2;
wire   [9:0] add_ln101_43_fu_1575_p2;
wire  signed [23:0] tmp_52_fu_1586_p1;
wire   [23:0] grp_fu_3021_p3;
wire   [15:0] tmp_52_fu_1586_p4;
wire   [9:0] add_ln101_41_fu_1611_p2;
wire   [9:0] add_ln101_44_fu_1621_p2;
wire   [9:0] add_ln101_46_fu_1631_p2;
wire   [9:0] add_ln101_49_fu_1641_p2;
wire  signed [23:0] tmp_53_fu_1651_p1;
wire   [23:0] grp_fu_3030_p3;
wire   [15:0] tmp_53_fu_1651_p4;
wire   [9:0] add_ln101_47_fu_1676_p2;
wire   [9:0] add_ln101_50_fu_1686_p2;
wire   [9:0] add_ln101_52_fu_1696_p2;
wire   [9:0] add_ln101_55_fu_1706_p2;
wire  signed [23:0] tmp_54_fu_1716_p1;
wire   [23:0] grp_fu_3039_p3;
wire   [15:0] tmp_54_fu_1716_p4;
wire   [9:0] add_ln101_53_fu_1741_p2;
wire   [9:0] add_ln101_56_fu_1751_p2;
wire   [9:0] add_ln101_58_fu_1761_p2;
wire   [9:0] add_ln101_61_fu_1771_p2;
wire  signed [23:0] tmp_55_fu_1781_p1;
wire   [23:0] grp_fu_3048_p3;
wire   [15:0] tmp_55_fu_1781_p4;
wire   [9:0] add_ln101_59_fu_1806_p2;
wire   [9:0] add_ln101_62_fu_1816_p2;
wire   [9:0] add_ln101_64_fu_1826_p2;
wire   [9:0] add_ln101_67_fu_1836_p2;
wire  signed [23:0] tmp_56_fu_1846_p1;
wire   [23:0] grp_fu_3057_p3;
wire   [15:0] tmp_56_fu_1846_p4;
wire   [9:0] add_ln101_65_fu_1871_p2;
wire   [9:0] add_ln101_68_fu_1881_p2;
wire   [9:0] add_ln101_70_fu_1891_p2;
wire   [8:0] add_ln101_73_fu_1901_p2;
wire  signed [9:0] sext_ln101_50_fu_1906_p1;
wire  signed [23:0] tmp_57_fu_1915_p1;
wire   [23:0] grp_fu_3066_p3;
wire   [15:0] tmp_57_fu_1915_p4;
wire   [9:0] add_ln101_71_fu_1940_p2;
wire   [9:0] add_ln101_74_fu_1950_p2;
wire   [8:0] add_ln101_76_fu_1960_p2;
wire  signed [9:0] sext_ln101_53_fu_1965_p1;
wire   [8:0] add_ln101_79_fu_1974_p2;
wire  signed [9:0] sext_ln101_56_fu_1979_p1;
wire  signed [23:0] tmp_58_fu_1988_p1;
wire   [23:0] grp_fu_3075_p3;
wire   [15:0] tmp_58_fu_1988_p4;
wire   [9:0] add_ln101_77_fu_2013_p2;
wire   [9:0] add_ln101_80_fu_2023_p2;
wire   [8:0] add_ln101_82_fu_2033_p2;
wire  signed [9:0] sext_ln101_59_fu_2038_p1;
wire   [8:0] add_ln101_85_fu_2047_p2;
wire  signed [9:0] sext_ln101_62_fu_2052_p1;
wire  signed [23:0] tmp_59_fu_2064_p1;
wire   [23:0] grp_fu_3084_p3;
wire   [15:0] tmp_59_fu_2064_p4;
wire   [9:0] add_ln101_83_fu_2089_p2;
wire   [9:0] add_ln101_86_fu_2099_p2;
wire   [10:0] add_ln101_88_fu_2109_p2;
wire   [10:0] add_ln101_91_fu_2120_p2;
wire  signed [23:0] tmp_60_fu_2131_p1;
wire   [23:0] grp_fu_3093_p3;
wire   [15:0] tmp_60_fu_2131_p4;
wire   [9:0] add_ln101_89_fu_2155_p2;
wire   [9:0] add_ln101_92_fu_2165_p2;
wire   [10:0] add_ln101_94_fu_2175_p2;
wire   [10:0] add_ln101_97_fu_2185_p2;
wire  signed [23:0] tmp_61_fu_2195_p1;
wire   [23:0] grp_fu_3102_p3;
wire   [15:0] tmp_61_fu_2195_p4;
wire   [9:0] add_ln101_95_fu_2220_p2;
wire   [9:0] add_ln101_98_fu_2230_p2;
wire   [10:0] add_ln101_100_fu_2240_p2;
wire   [10:0] add_ln101_103_fu_2250_p2;
wire  signed [23:0] tmp_62_fu_2260_p1;
wire   [23:0] grp_fu_3111_p3;
wire   [15:0] tmp_62_fu_2260_p4;
wire   [9:0] add_ln101_101_fu_2283_p2;
wire   [9:0] add_ln101_104_fu_2293_p2;
wire   [10:0] add_ln101_106_fu_2303_p2;
wire   [10:0] add_ln101_109_fu_2313_p2;
wire  signed [23:0] tmp_63_fu_2323_p1;
wire   [23:0] grp_fu_3120_p3;
wire   [15:0] tmp_63_fu_2323_p4;
wire   [9:0] add_ln101_107_fu_2348_p2;
wire   [9:0] add_ln101_110_fu_2358_p2;
wire   [10:0] add_ln101_112_fu_2368_p2;
wire   [10:0] add_ln101_115_fu_2378_p2;
wire  signed [23:0] tmp_64_fu_2388_p1;
wire   [23:0] grp_fu_3129_p3;
wire   [15:0] tmp_64_fu_2388_p4;
wire   [9:0] add_ln101_113_fu_2411_p2;
wire   [9:0] add_ln101_116_fu_2421_p2;
wire   [9:0] zext_ln93_fu_2431_p1;
wire   [9:0] arrayidx23_sum_fu_2434_p2;
wire  signed [23:0] tmp_65_fu_2445_p1;
wire   [23:0] grp_fu_3138_p3;
wire   [15:0] tmp_65_fu_2445_p4;
wire  signed [23:0] tmp_66_fu_2470_p1;
wire   [23:0] grp_fu_3147_p3;
wire   [15:0] tmp_66_fu_2470_p4;
wire  signed [23:0] tmp_67_fu_2493_p1;
wire   [23:0] grp_fu_3156_p3;
wire   [15:0] tmp_67_fu_2493_p4;
wire  signed [23:0] tmp_68_fu_2518_p1;
wire   [23:0] grp_fu_3165_p3;
wire   [15:0] tmp_68_fu_2518_p4;
wire  signed [23:0] tmp_69_fu_2541_p1;
wire   [23:0] grp_fu_3174_p3;
wire   [15:0] tmp_69_fu_2541_p4;
wire  signed [23:0] tmp_70_fu_2565_p1;
wire   [23:0] grp_fu_3183_p3;
wire   [15:0] tmp_70_fu_2565_p4;
wire  signed [23:0] tmp_71_fu_2588_p1;
wire   [23:0] grp_fu_3192_p3;
wire   [15:0] tmp_71_fu_2588_p4;
wire  signed [23:0] tmp_72_fu_2612_p1;
wire   [23:0] grp_fu_3201_p3;
wire   [15:0] tmp_72_fu_2612_p4;
wire  signed [23:0] tmp_73_fu_2635_p1;
wire   [23:0] grp_fu_3210_p3;
wire   [15:0] tmp_73_fu_2635_p4;
wire  signed [23:0] tmp_74_fu_2659_p1;
wire   [23:0] grp_fu_3219_p3;
wire   [15:0] tmp_74_fu_2659_p4;
wire  signed [23:0] tmp_75_fu_2682_p1;
wire   [23:0] grp_fu_3228_p3;
wire   [15:0] tmp_75_fu_2682_p4;
wire  signed [23:0] tmp_76_fu_2705_p1;
wire   [23:0] grp_fu_3237_p3;
wire   [15:0] tmp_76_fu_2705_p4;
wire  signed [23:0] tmp_77_fu_2728_p1;
wire   [23:0] grp_fu_3246_p3;
wire   [15:0] tmp_77_fu_2728_p4;
wire  signed [23:0] tmp_78_fu_2751_p1;
wire   [23:0] grp_fu_3255_p3;
wire   [15:0] tmp_78_fu_2751_p4;
wire  signed [23:0] tmp_79_fu_2774_p1;
wire   [23:0] grp_fu_3264_p3;
wire   [15:0] tmp_79_fu_2774_p4;
wire  signed [23:0] tmp_80_fu_2797_p1;
wire   [23:0] grp_fu_3273_p3;
wire   [15:0] tmp_80_fu_2797_p4;
wire  signed [23:0] tmp_81_fu_2820_p1;
wire   [23:0] grp_fu_3282_p3;
wire   [15:0] tmp_81_fu_2820_p4;
wire  signed [23:0] tmp_82_fu_2843_p1;
wire   [23:0] grp_fu_3291_p3;
wire   [15:0] tmp_82_fu_2843_p4;
wire  signed [23:0] tmp_83_fu_2866_p1;
wire   [23:0] grp_fu_3300_p3;
wire   [15:0] tmp_83_fu_2866_p4;
wire  signed [23:0] tmp_84_fu_2889_p1;
wire   [23:0] grp_fu_3309_p3;
wire   [15:0] tmp_84_fu_2889_p4;
wire  signed [23:0] tmp_85_fu_2912_p1;
wire   [23:0] grp_fu_3318_p3;
wire   [15:0] tmp_85_fu_2912_p4;
wire  signed [23:0] tmp_86_fu_2929_p1;
wire   [23:0] grp_fu_3327_p3;
wire   [15:0] tmp_86_fu_2929_p4;
wire  signed [23:0] s_fu_2949_p1;
wire   [23:0] grp_fu_3336_p3;
wire  signed [15:0] s_fu_2949_p4;
wire  signed [16:0] sext_ln103_fu_2958_p1;
wire  signed [16:0] conv_i_i13_i93_i147_fu_2946_p1;
wire   [16:0] add_ln103_fu_2962_p2;
wire   [0:0] tmp_fu_2968_p3;
wire   [15:0] add_ln103_2_fu_2980_p2;
wire   [23:0] grp_fu_2994_p2;
wire   [23:0] grp_fu_3003_p2;
wire   [23:0] grp_fu_3012_p2;
wire   [23:0] grp_fu_3021_p2;
wire   [23:0] grp_fu_3030_p2;
wire   [23:0] grp_fu_3039_p2;
wire   [23:0] grp_fu_3048_p2;
wire   [23:0] grp_fu_3057_p2;
wire   [23:0] grp_fu_3066_p2;
wire   [23:0] grp_fu_3075_p2;
wire   [23:0] grp_fu_3084_p2;
wire   [23:0] grp_fu_3093_p2;
wire   [23:0] grp_fu_3102_p2;
wire   [23:0] grp_fu_3111_p2;
wire   [23:0] grp_fu_3120_p2;
wire   [23:0] grp_fu_3129_p2;
wire   [23:0] grp_fu_3138_p2;
wire   [23:0] grp_fu_3147_p2;
wire   [23:0] grp_fu_3156_p2;
wire   [23:0] grp_fu_3165_p2;
wire   [23:0] grp_fu_3174_p2;
wire   [23:0] grp_fu_3183_p2;
wire   [23:0] grp_fu_3192_p2;
wire   [23:0] grp_fu_3201_p2;
wire   [23:0] grp_fu_3210_p2;
wire   [23:0] grp_fu_3219_p2;
wire   [23:0] grp_fu_3228_p2;
wire   [23:0] grp_fu_3237_p2;
wire   [23:0] grp_fu_3246_p2;
wire   [23:0] grp_fu_3255_p2;
wire   [23:0] grp_fu_3264_p2;
wire   [23:0] grp_fu_3273_p2;
wire   [23:0] grp_fu_3282_p2;
wire   [23:0] grp_fu_3291_p2;
wire   [23:0] grp_fu_3300_p2;
wire   [23:0] grp_fu_3309_p2;
wire   [23:0] grp_fu_3318_p2;
wire   [23:0] grp_fu_3327_p2;
wire   [23:0] grp_fu_3336_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage1;
reg    ap_idle_pp0_0to0;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_230 = 8'd0;
#0 n_fu_234 = 4'd0;
#0 indvar_flatten48_fu_238 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_mul_16s_16s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 24 ))
mul_16s_16s_24_1_1_U73(
    .din0(reg_921),
    .din1(Weights_q1),
    .dout(mul_ln101_fu_1184_p2)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(Weights_q0),
    .din2(grp_fu_2994_p2),
    .ce(1'b1),
    .dout(grp_fu_2994_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_921),
    .din1(Weights_q0),
    .din2(grp_fu_3003_p2),
    .ce(1'b1),
    .dout(grp_fu_3003_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_930),
    .din2(grp_fu_3012_p2),
    .ce(1'b1),
    .dout(grp_fu_3012_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_921),
    .din1(reg_930),
    .din2(grp_fu_3021_p2),
    .ce(1'b1),
    .dout(grp_fu_3021_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_935),
    .din1(reg_940),
    .din2(grp_fu_3030_p2),
    .ce(1'b1),
    .dout(grp_fu_3030_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_930),
    .din2(grp_fu_3039_p2),
    .ce(1'b1),
    .dout(grp_fu_3039_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_945),
    .din1(reg_950),
    .din2(grp_fu_3048_p2),
    .ce(1'b1),
    .dout(grp_fu_3048_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_921),
    .din1(reg_940),
    .din2(grp_fu_3057_p2),
    .ce(1'b1),
    .dout(grp_fu_3057_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_955),
    .din1(reg_960),
    .din2(grp_fu_3066_p2),
    .ce(1'b1),
    .dout(grp_fu_3066_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_935),
    .din1(reg_930),
    .din2(grp_fu_3075_p2),
    .ce(1'b1),
    .dout(grp_fu_3075_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_965),
    .din1(reg_970),
    .din2(grp_fu_3084_p2),
    .ce(1'b1),
    .dout(grp_fu_3084_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_925),
    .din1(reg_950),
    .din2(grp_fu_3093_p2),
    .ce(1'b1),
    .dout(grp_fu_3093_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_975),
    .din1(reg_980),
    .din2(grp_fu_3102_p2),
    .ce(1'b1),
    .dout(grp_fu_3102_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_945),
    .din1(reg_940),
    .din2(grp_fu_3111_p2),
    .ce(1'b1),
    .dout(grp_fu_3111_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_15_reg_3752),
    .din1(reg_985),
    .din2(grp_fu_3120_p2),
    .ce(1'b1),
    .dout(grp_fu_3120_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_921),
    .din1(reg_960),
    .din2(grp_fu_3129_p2),
    .ce(1'b1),
    .dout(grp_fu_3129_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_17_reg_3792),
    .din1(Weights_load_65_reg_3822),
    .din2(grp_fu_3138_p2),
    .ce(1'b1),
    .dout(grp_fu_3138_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_955),
    .din1(reg_930),
    .din2(grp_fu_3147_p2),
    .ce(1'b1),
    .dout(grp_fu_3147_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_19_reg_3837),
    .din1(Weights_load_67_reg_3867),
    .din2(grp_fu_3156_p2),
    .ce(1'b1),
    .dout(grp_fu_3156_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_935),
    .din1(reg_970),
    .din2(grp_fu_3165_p2),
    .ce(1'b1),
    .dout(grp_fu_3165_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_21_reg_3882),
    .din1(Weights_load_69_reg_3912),
    .din2(grp_fu_3174_p2),
    .ce(1'b1),
    .dout(grp_fu_3174_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_965),
    .din1(reg_950),
    .din2(grp_fu_3183_p2),
    .ce(1'b1),
    .dout(grp_fu_3183_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_23_reg_3927),
    .din1(Weights_load_71_reg_3957),
    .din2(grp_fu_3192_p2),
    .ce(1'b1),
    .dout(grp_fu_3192_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_24_reg_3967),
    .din1(reg_980),
    .din2(grp_fu_3201_p2),
    .ce(1'b1),
    .dout(grp_fu_3201_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_25_reg_3977),
    .din1(Weights_load_73_reg_4007),
    .din2(grp_fu_3210_p2),
    .ce(1'b1),
    .dout(grp_fu_3210_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_975),
    .din1(Weights_load_74_reg_4064),
    .din2(grp_fu_3219_p2),
    .ce(1'b1),
    .dout(grp_fu_3219_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_27_reg_4022),
    .din1(Weights_load_75_reg_4069),
    .din2(grp_fu_3228_p2),
    .ce(1'b1),
    .dout(grp_fu_3228_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_28_reg_4079),
    .din1(reg_985),
    .din2(grp_fu_3237_p2),
    .ce(1'b1),
    .dout(grp_fu_3237_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_29_reg_4089),
    .din1(Weights_load_77_reg_4119),
    .din2(grp_fu_3246_p2),
    .ce(1'b1),
    .dout(grp_fu_3246_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_30_reg_4129),
    .din1(Weights_load_78_reg_4169),
    .din2(grp_fu_3255_p2),
    .ce(1'b1),
    .dout(grp_fu_3255_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_31_reg_4139),
    .din1(Weights_load_79_reg_4174),
    .din2(grp_fu_3264_p2),
    .ce(1'b1),
    .dout(grp_fu_3264_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_32_reg_4184),
    .din1(Weights_load_80_reg_4224),
    .din2(grp_fu_3273_p2),
    .ce(1'b1),
    .dout(grp_fu_3273_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_33_reg_4194),
    .din1(Weights_load_81_reg_4229),
    .din2(grp_fu_3282_p2),
    .ce(1'b1),
    .dout(grp_fu_3282_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_34_reg_4239),
    .din1(Weights_load_82_reg_4279),
    .din2(grp_fu_3291_p2),
    .ce(1'b1),
    .dout(grp_fu_3291_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_35_reg_4249),
    .din1(Weights_load_83_reg_4284),
    .din2(grp_fu_3300_p2),
    .ce(1'b1),
    .dout(grp_fu_3300_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_36_reg_4294),
    .din1(Weights_load_84_reg_4334),
    .din2(grp_fu_3309_p2),
    .ce(1'b1),
    .dout(grp_fu_3309_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_37_reg_4304),
    .din1(Weights_load_85_reg_4339),
    .din2(grp_fu_3318_p2),
    .ce(1'b1),
    .dout(grp_fu_3318_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U111(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_38_reg_4349),
    .din1(Weights_load_86_reg_4384),
    .din2(grp_fu_3327_p2),
    .ce(1'b1),
    .dout(grp_fu_3327_p3)
);

CNN_mac_muladd_16s_16s_24ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
mac_muladd_16s_16s_24ns_24_4_1_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(OutPadConv3_load_39_reg_4359),
    .din1(Weights_load_87_reg_4389),
    .din2(grp_fu_3336_p2),
    .ce(1'b1),
    .dout(grp_fu_3336_p3)
);

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln93_fu_1008_p2 == 1'd0))) begin
            indvar_flatten48_fu_238 <= add_ln93_fu_1014_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten48_fu_238 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        n_fu_234 <= 4'd0;
    end else if (((icmp_ln93_reg_3366 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        n_fu_234 <= select_ln93_1_fu_1072_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_925 <= OutPadConv3_q1;
    end else if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_925 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_930 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_930 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_935 <= OutPadConv3_q1;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        reg_935 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        reg_940 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        reg_940 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_945 <= OutPadConv3_q1;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_945 <= OutPadConv3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_950 <= Weights_q0;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        reg_950 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_955 <= OutPadConv3_q1;
        end else if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            reg_955 <= OutPadConv3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            reg_960 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_960 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            reg_965 <= OutPadConv3_q1;
        end else if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            reg_965 <= OutPadConv3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            reg_970 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_970 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            reg_975 <= OutPadConv3_q1;
        end else if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_975 <= OutPadConv3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            reg_980 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_980 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            reg_985 <= Weights_q0;
        end else if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            reg_985 <= Weights_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln93_fu_1008_p2 == 1'd0))) begin
            y_fu_230 <= add_ln101_1_fu_1051_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_230 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        OutPadConv3_load_15_reg_3752 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        OutPadConv3_load_17_reg_3792 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        OutPadConv3_load_19_reg_3837 <= OutPadConv3_q0;
        Weights_load_65_reg_3822 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        OutPadConv3_load_21_reg_3882 <= OutPadConv3_q0;
        Weights_load_67_reg_3867 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        OutPadConv3_load_23_reg_3927 <= OutPadConv3_q0;
        Weights_load_69_reg_3912 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        OutPadConv3_load_24_reg_3967 <= OutPadConv3_q1;
        OutPadConv3_load_25_reg_3977 <= OutPadConv3_q0;
        Weights_load_71_reg_3957 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        OutPadConv3_load_27_reg_4022 <= OutPadConv3_q0;
        Weights_load_73_reg_4007 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        OutPadConv3_load_28_reg_4079 <= OutPadConv3_q1;
        OutPadConv3_load_29_reg_4089 <= OutPadConv3_q0;
        Weights_load_74_reg_4064 <= Weights_q0;
        Weights_load_75_reg_4069 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        OutPadConv3_load_30_reg_4129 <= OutPadConv3_q1;
        OutPadConv3_load_31_reg_4139 <= OutPadConv3_q0;
        Weights_load_77_reg_4119 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        OutPadConv3_load_32_reg_4184 <= OutPadConv3_q1;
        OutPadConv3_load_33_reg_4194 <= OutPadConv3_q0;
        Weights_load_78_reg_4169 <= Weights_q0;
        Weights_load_79_reg_4174 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        OutPadConv3_load_34_reg_4239 <= OutPadConv3_q1;
        OutPadConv3_load_35_reg_4249 <= OutPadConv3_q0;
        Weights_load_80_reg_4224 <= Weights_q0;
        Weights_load_81_reg_4229 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        OutPadConv3_load_36_reg_4294 <= OutPadConv3_q1;
        OutPadConv3_load_37_reg_4304 <= OutPadConv3_q0;
        Weights_load_82_reg_4279 <= Weights_q0;
        Weights_load_83_reg_4284 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        OutPadConv3_load_38_reg_4349 <= OutPadConv3_q1;
        OutPadConv3_load_39_reg_4359 <= OutPadConv3_q0;
        Weights_load_84_reg_4334 <= Weights_q0;
        Weights_load_85_reg_4339 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_load_48_reg_4394 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_86_reg_4384 <= Weights_q0;
        Weights_load_87_reg_4389 <= Weights_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln103_1_reg_3539 <= add_ln103_1_fu_1258_p2;
        add_ln103_1_reg_3539_pp0_iter1_reg <= add_ln103_1_reg_3539;
        tmp_s_reg_3514 <= {{mul_ln101_fu_1184_p2[23:8]}};
        zext_ln95_4_reg_3486[7 : 0] <= zext_ln95_4_fu_1173_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln93_1_reg_3390 <= add_ln93_1_fu_1040_p2;
        icmp_ln93_reg_3366 <= icmp_ln93_fu_1008_p2;
        icmp_ln93_reg_3366_pp0_iter1_reg <= icmp_ln93_reg_3366;
        icmp_ln95_reg_3375 <= icmp_ln95_fu_1026_p2;
        n_load_reg_3370 <= ap_sig_allocacmp_n_load;
        select_ln93_reg_3380 <= select_ln93_fu_1032_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_155_reg_3420[8 : 3] <= empty_155_fu_1105_p2[8 : 3];
        empty_reg_3410 <= empty_fu_1077_p1;
        p_cast95_reg_3426[8 : 3] <= p_cast95_fu_1111_p1[8 : 3];
        p_shl23_cast_reg_3415[7 : 5] <= p_shl23_cast_fu_1089_p1[7 : 5];
        select_ln93_1_reg_3405 <= select_ln93_1_fu_1072_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_921 <= OutPadConv3_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        zext_ln95_2_reg_4037[7 : 0] <= zext_ln95_2_fu_2061_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln95_3_reg_3679[7 : 0] <= zext_ln95_3_fu_1517_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutConv3_ce0 = 1'b1;
    end else begin
        OutConv3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        OutConv3_we0 = 1'b1;
    end else begin
        OutConv3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv3_address0 = zext_ln101_79_fu_2383_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv3_address0 = zext_ln101_75_fu_2318_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv3_address0 = zext_ln101_71_fu_2255_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv3_address0 = zext_ln101_67_fu_2190_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv3_address0 = zext_ln101_63_fu_2126_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv3_address0 = zext_ln101_59_fu_2056_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv3_address0 = zext_ln101_55_fu_1983_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv3_address0 = zext_ln101_51_fu_1910_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_address0 = zext_ln101_47_fu_1841_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_address0 = zext_ln101_43_fu_1776_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_address0 = zext_ln101_39_fu_1711_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_address0 = zext_ln101_35_fu_1646_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_address0 = zext_ln101_31_fu_1581_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_address0 = zext_ln101_27_fu_1512_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_address0 = zext_ln101_23_fu_1447_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_address0 = zext_ln101_19_fu_1382_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_address0 = zext_ln101_15_fu_1307_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_address0 = zext_ln101_9_fu_1244_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv3_address0 = zext_ln101_5_fu_1152_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv3_address0 = zext_ln101_1_fu_1057_p1;
        end else begin
            OutPadConv3_address0 = 'bx;
        end
    end else begin
        OutPadConv3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv3_address1 = zext_ln101_77_fu_2373_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv3_address1 = zext_ln101_73_fu_2308_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv3_address1 = zext_ln101_69_fu_2245_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv3_address1 = zext_ln101_65_fu_2180_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv3_address1 = zext_ln101_61_fu_2115_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv3_address1 = zext_ln101_57_fu_2042_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv3_address1 = zext_ln101_53_fu_1969_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv3_address1 = zext_ln101_49_fu_1896_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_address1 = zext_ln101_45_fu_1831_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_address1 = zext_ln101_41_fu_1766_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_address1 = zext_ln101_37_fu_1701_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_address1 = zext_ln101_33_fu_1636_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_address1 = zext_ln101_29_fu_1570_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_address1 = zext_ln101_25_fu_1502_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_address1 = zext_ln101_21_fu_1437_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_address1 = zext_ln101_17_fu_1372_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_address1 = zext_ln101_12_fu_1297_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_address1 = zext_ln101_7_fu_1233_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv3_address1 = zext_ln101_3_fu_1142_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv3_address1 = zext_ln95_1_fu_1046_p1;
        end else begin
            OutPadConv3_address1 = 'bx;
        end
    end else begin
        OutPadConv3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv3_ce0 = 1'b1;
    end else begin
        OutPadConv3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv3_ce1 = 1'b1;
    end else begin
        OutPadConv3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = arrayidx23_sum_cast_fu_2440_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0 = zext_ln101_78_fu_2416_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0 = zext_ln101_74_fu_2353_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0 = zext_ln101_70_fu_2288_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0 = zext_ln101_66_fu_2225_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0 = zext_ln101_62_fu_2160_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0 = zext_ln101_58_fu_2094_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0 = zext_ln101_54_fu_2018_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0 = zext_ln101_50_fu_1945_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0 = zext_ln101_46_fu_1876_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0 = zext_ln101_42_fu_1811_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = zext_ln101_38_fu_1746_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln101_34_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln101_30_fu_1616_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln101_26_fu_1550_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln101_22_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln101_18_fu_1417_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln101_13_fu_1342_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln101_8_fu_1277_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln101_4_fu_1213_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln101_2_fu_1132_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            Weights_address1 = zext_ln101_80_fu_2426_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            Weights_address1 = zext_ln101_76_fu_2363_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            Weights_address1 = zext_ln101_72_fu_2298_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            Weights_address1 = zext_ln101_68_fu_2235_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            Weights_address1 = zext_ln101_64_fu_2170_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            Weights_address1 = zext_ln101_60_fu_2104_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            Weights_address1 = zext_ln101_56_fu_2028_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            Weights_address1 = zext_ln101_52_fu_1955_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            Weights_address1 = zext_ln101_48_fu_1886_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Weights_address1 = zext_ln101_44_fu_1821_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Weights_address1 = zext_ln101_40_fu_1756_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln101_36_fu_1691_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln101_32_fu_1626_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln101_28_fu_1560_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln101_24_fu_1492_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln101_20_fu_1427_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln101_16_fu_1362_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln101_10_fu_1287_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln101_6_fu_1223_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln101_fu_1121_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln93_reg_3366 == 1'd1) & (1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln93_reg_3366_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten48_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten48_load = indvar_flatten48_fu_238;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 4'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_234;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 8'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_230;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv3_address0 = zext_ln103_1_fu_2976_p1;

assign OutConv3_d0 = ((tmp_fu_2968_p3[0:0] == 1'b1) ? 16'd0 : add_ln103_2_fu_2980_p2);

assign add_ln101_100_fu_2240_p2 = (zext_ln95_2_reg_4037 + 11'd988);

assign add_ln101_101_fu_2283_p2 = (p_cast95_reg_3426 + 10'd310);

assign add_ln101_103_fu_2250_p2 = ($signed(zext_ln95_2_reg_4037) + $signed(11'd1148));

assign add_ln101_104_fu_2293_p2 = (p_cast95_reg_3426 + 10'd311);

assign add_ln101_106_fu_2303_p2 = ($signed(zext_ln95_2_reg_4037) + $signed(11'd1149));

assign add_ln101_107_fu_2348_p2 = (p_cast95_reg_3426 + 10'd312);

assign add_ln101_109_fu_2313_p2 = ($signed(zext_ln95_2_reg_4037) + $signed(11'd1150));

assign add_ln101_10_fu_1228_p2 = (select_ln93_reg_3380 + 8'd4);

assign add_ln101_110_fu_2358_p2 = (p_cast95_reg_3426 + 10'd313);

assign add_ln101_112_fu_2368_p2 = ($signed(zext_ln95_2_reg_4037) + $signed(11'd1151));

assign add_ln101_113_fu_2411_p2 = (p_cast95_reg_3426 + 10'd314);

assign add_ln101_115_fu_2378_p2 = ($signed(zext_ln95_2_reg_4037) + $signed(11'd1152));

assign add_ln101_116_fu_2421_p2 = (p_cast95_reg_3426 + 10'd315);

assign add_ln101_11_fu_1272_p2 = (p_cast95_reg_3426 + 10'd280);

assign add_ln101_13_fu_1238_p2 = (zext_ln95_4_fu_1173_p1 + 9'd164);

assign add_ln101_14_fu_1282_p2 = (p_cast95_reg_3426 + 10'd281);

assign add_ln101_16_fu_1292_p2 = (zext_ln95_4_reg_3486 + 9'd165);

assign add_ln101_17_fu_1336_p2 = (zext_ln101_11_fu_1332_p1 + 10'd276);

assign add_ln101_19_fu_1302_p2 = (zext_ln95_4_reg_3486 + 9'd166);

assign add_ln101_1_fu_1051_p2 = (select_ln93_fu_1032_p3 + 8'd1);

assign add_ln101_20_fu_1356_p2 = (zext_ln101_14_fu_1352_p1 + 10'd276);

assign add_ln101_22_fu_1367_p2 = (zext_ln95_4_reg_3486 + 9'd167);

assign add_ln101_23_fu_1412_p2 = (p_cast95_reg_3426 + 10'd284);

assign add_ln101_25_fu_1377_p2 = (zext_ln95_4_reg_3486 + 9'd168);

assign add_ln101_26_fu_1422_p2 = (p_cast95_reg_3426 + 10'd285);

assign add_ln101_28_fu_1432_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd328));

assign add_ln101_29_fu_1477_p2 = (p_cast95_reg_3426 + 10'd286);

assign add_ln101_2_fu_1126_p2 = (p_cast95_fu_1111_p1 + 10'd277);

assign add_ln101_31_fu_1442_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd329));

assign add_ln101_32_fu_1487_p2 = (p_cast95_reg_3426 + 10'd287);

assign add_ln101_34_fu_1497_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd330));

assign add_ln101_35_fu_1545_p2 = (p_cast95_reg_3426 + 10'd288);

assign add_ln101_37_fu_1507_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd331));

assign add_ln101_38_fu_1555_p2 = (p_cast95_reg_3426 + 10'd289);

assign add_ln101_40_fu_1565_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd332));

assign add_ln101_41_fu_1611_p2 = (p_cast95_reg_3426 + 10'd290);

assign add_ln101_43_fu_1575_p2 = (zext_ln95_3_fu_1517_p1 + 10'd492);

assign add_ln101_44_fu_1621_p2 = (p_cast95_reg_3426 + 10'd291);

assign add_ln101_46_fu_1631_p2 = (zext_ln95_3_reg_3679 + 10'd493);

assign add_ln101_47_fu_1676_p2 = (p_cast95_reg_3426 + 10'd292);

assign add_ln101_49_fu_1641_p2 = (zext_ln95_3_reg_3679 + 10'd494);

assign add_ln101_4_fu_1137_p2 = (select_ln93_reg_3380 + 8'd2);

assign add_ln101_50_fu_1686_p2 = (p_cast95_reg_3426 + 10'd293);

assign add_ln101_52_fu_1696_p2 = (zext_ln95_3_reg_3679 + 10'd495);

assign add_ln101_53_fu_1741_p2 = (p_cast95_reg_3426 + 10'd294);

assign add_ln101_55_fu_1706_p2 = (zext_ln95_3_reg_3679 + 10'd496);

assign add_ln101_56_fu_1751_p2 = (p_cast95_reg_3426 + 10'd295);

assign add_ln101_58_fu_1761_p2 = ($signed(zext_ln95_3_reg_3679) + $signed(10'd656));

assign add_ln101_59_fu_1806_p2 = (p_cast95_reg_3426 + 10'd296);

assign add_ln101_5_fu_1208_p2 = (p_cast95_reg_3426 + 10'd278);

assign add_ln101_61_fu_1771_p2 = ($signed(zext_ln95_3_reg_3679) + $signed(10'd657));

assign add_ln101_62_fu_1816_p2 = (p_cast95_reg_3426 + 10'd297);

assign add_ln101_64_fu_1826_p2 = ($signed(zext_ln95_3_reg_3679) + $signed(10'd658));

assign add_ln101_65_fu_1871_p2 = (p_cast95_reg_3426 + 10'd298);

assign add_ln101_67_fu_1836_p2 = ($signed(zext_ln95_3_reg_3679) + $signed(10'd659));

assign add_ln101_68_fu_1881_p2 = (p_cast95_reg_3426 + 10'd299);

assign add_ln101_70_fu_1891_p2 = ($signed(zext_ln95_3_reg_3679) + $signed(10'd660));

assign add_ln101_71_fu_1940_p2 = (p_cast95_reg_3426 + 10'd300);

assign add_ln101_73_fu_1901_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd308));

assign add_ln101_74_fu_1950_p2 = (p_cast95_reg_3426 + 10'd301);

assign add_ln101_76_fu_1960_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd309));

assign add_ln101_77_fu_2013_p2 = (p_cast95_reg_3426 + 10'd302);

assign add_ln101_79_fu_1974_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd310));

assign add_ln101_7_fu_1147_p2 = (select_ln93_reg_3380 + 8'd3);

assign add_ln101_80_fu_2023_p2 = (p_cast95_reg_3426 + 10'd303);

assign add_ln101_82_fu_2033_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd311));

assign add_ln101_83_fu_2089_p2 = (p_cast95_reg_3426 + 10'd304);

assign add_ln101_85_fu_2047_p2 = ($signed(zext_ln95_4_reg_3486) + $signed(9'd312));

assign add_ln101_86_fu_2099_p2 = (p_cast95_reg_3426 + 10'd305);

assign add_ln101_88_fu_2109_p2 = (zext_ln95_2_fu_2061_p1 + 11'd984);

assign add_ln101_89_fu_2155_p2 = (p_cast95_reg_3426 + 10'd306);

assign add_ln101_8_fu_1218_p2 = (p_cast95_reg_3426 + 10'd279);

assign add_ln101_91_fu_2120_p2 = (zext_ln95_2_fu_2061_p1 + 11'd985);

assign add_ln101_92_fu_2165_p2 = (p_cast95_reg_3426 + 10'd307);

assign add_ln101_94_fu_2175_p2 = (zext_ln95_2_reg_4037 + 11'd986);

assign add_ln101_95_fu_2220_p2 = (p_cast95_reg_3426 + 10'd308);

assign add_ln101_97_fu_2185_p2 = (zext_ln95_2_reg_4037 + 11'd987);

assign add_ln101_98_fu_2230_p2 = (p_cast95_reg_3426 + 10'd309);

assign add_ln101_fu_1115_p2 = (p_cast95_fu_1111_p1 + 10'd276);

assign add_ln103_1_fu_1258_p2 = (zext_ln103_fu_1254_p1 + zext_ln95_fu_1169_p1);

assign add_ln103_2_fu_2980_p2 = ($signed(Weights_load_48_reg_4394) + $signed(s_fu_2949_p4));

assign add_ln103_3_fu_1249_p2 = (p_shl23_cast_reg_3415 + zext_ln95_4_fu_1173_p1);

assign add_ln103_fu_2962_p2 = ($signed(sext_ln103_fu_2958_p1) + $signed(conv_i_i13_i93_i147_fu_2946_p1));

assign add_ln93_1_fu_1040_p2 = (ap_sig_allocacmp_n_load + 4'd1);

assign add_ln93_fu_1014_p2 = (ap_sig_allocacmp_indvar_flatten48_load + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign arrayidx23_sum_cast_fu_2440_p1 = arrayidx23_sum_fu_2434_p2;

assign arrayidx23_sum_fu_2434_p2 = ($signed(zext_ln93_fu_2431_p1) + $signed(10'd596));

assign conv_i_i13_i93_i147_fu_2946_p1 = Weights_load_48_reg_4394;

assign empty_155_fu_1105_p2 = (p_shl23_cast_fu_1089_p1 + p_shl24_cast_fu_1101_p1);

assign empty_fu_1077_p1 = select_ln93_1_fu_1072_p3[2:0];

assign grp_fu_2994_p2 = {{tmp_s_reg_3514}, {8'd0}};

assign grp_fu_3003_p2 = {{tmp_49_fu_1387_p4}, {8'd0}};

assign grp_fu_3012_p2 = {{tmp_50_fu_1452_p4}, {8'd0}};

assign grp_fu_3021_p2 = {{tmp_51_fu_1520_p4}, {8'd0}};

assign grp_fu_3030_p2 = {{tmp_52_fu_1586_p4}, {8'd0}};

assign grp_fu_3039_p2 = {{tmp_53_fu_1651_p4}, {8'd0}};

assign grp_fu_3048_p2 = {{tmp_54_fu_1716_p4}, {8'd0}};

assign grp_fu_3057_p2 = {{tmp_55_fu_1781_p4}, {8'd0}};

assign grp_fu_3066_p2 = {{tmp_56_fu_1846_p4}, {8'd0}};

assign grp_fu_3075_p2 = {{tmp_57_fu_1915_p4}, {8'd0}};

assign grp_fu_3084_p2 = {{tmp_58_fu_1988_p4}, {8'd0}};

assign grp_fu_3093_p2 = {{tmp_59_fu_2064_p4}, {8'd0}};

assign grp_fu_3102_p2 = {{tmp_60_fu_2131_p4}, {8'd0}};

assign grp_fu_3111_p2 = {{tmp_61_fu_2195_p4}, {8'd0}};

assign grp_fu_3120_p2 = {{tmp_62_fu_2260_p4}, {8'd0}};

assign grp_fu_3129_p2 = {{tmp_63_fu_2323_p4}, {8'd0}};

assign grp_fu_3138_p2 = {{tmp_64_fu_2388_p4}, {8'd0}};

assign grp_fu_3147_p2 = {{tmp_65_fu_2445_p4}, {8'd0}};

assign grp_fu_3156_p2 = {{tmp_66_fu_2470_p4}, {8'd0}};

assign grp_fu_3165_p2 = {{tmp_67_fu_2493_p4}, {8'd0}};

assign grp_fu_3174_p2 = {{tmp_68_fu_2518_p4}, {8'd0}};

assign grp_fu_3183_p2 = {{tmp_69_fu_2541_p4}, {8'd0}};

assign grp_fu_3192_p2 = {{tmp_70_fu_2565_p4}, {8'd0}};

assign grp_fu_3201_p2 = {{tmp_71_fu_2588_p4}, {8'd0}};

assign grp_fu_3210_p2 = {{tmp_72_fu_2612_p4}, {8'd0}};

assign grp_fu_3219_p2 = {{tmp_73_fu_2635_p4}, {8'd0}};

assign grp_fu_3228_p2 = {{tmp_74_fu_2659_p4}, {8'd0}};

assign grp_fu_3237_p2 = {{tmp_75_fu_2682_p4}, {8'd0}};

assign grp_fu_3246_p2 = {{tmp_76_fu_2705_p4}, {8'd0}};

assign grp_fu_3255_p2 = {{tmp_77_fu_2728_p4}, {8'd0}};

assign grp_fu_3264_p2 = {{tmp_78_fu_2751_p4}, {8'd0}};

assign grp_fu_3273_p2 = {{tmp_79_fu_2774_p4}, {8'd0}};

assign grp_fu_3282_p2 = {{tmp_80_fu_2797_p4}, {8'd0}};

assign grp_fu_3291_p2 = {{tmp_81_fu_2820_p4}, {8'd0}};

assign grp_fu_3300_p2 = {{tmp_82_fu_2843_p4}, {8'd0}};

assign grp_fu_3309_p2 = {{tmp_83_fu_2866_p4}, {8'd0}};

assign grp_fu_3318_p2 = {{tmp_84_fu_2889_p4}, {8'd0}};

assign grp_fu_3327_p2 = {{tmp_85_fu_2912_p4}, {8'd0}};

assign grp_fu_3336_p2 = {{tmp_86_fu_2929_p4}, {8'd0}};

assign icmp_ln93_fu_1008_p2 = ((ap_sig_allocacmp_indvar_flatten48_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1026_p2 = ((ap_sig_allocacmp_y_load == 8'd160) ? 1'b1 : 1'b0);

assign or_ln101_1_fu_1347_p2 = (empty_155_reg_3420 | 9'd7);

assign or_ln101_fu_1327_p2 = (empty_155_reg_3420 | 9'd6);

assign p_cast95_fu_1111_p1 = empty_155_fu_1105_p2;

assign p_shl12_fu_1093_p3 = {{empty_fu_1077_p1}, {3'd0}};

assign p_shl13_fu_1162_p3 = {{empty_reg_3410}, {7'd0}};

assign p_shl23_cast_fu_1089_p1 = p_shl_fu_1081_p3;

assign p_shl24_cast_fu_1101_p1 = p_shl12_fu_1093_p3;

assign p_shl_fu_1081_p3 = {{empty_fu_1077_p1}, {5'd0}};

assign s_fu_2949_p1 = grp_fu_3336_p3;

assign s_fu_2949_p4 = {{s_fu_2949_p1[23:8]}};

assign select_ln93_1_fu_1072_p3 = ((icmp_ln95_reg_3375[0:0] == 1'b1) ? add_ln93_1_reg_3390 : n_load_reg_3370);

assign select_ln93_fu_1032_p3 = ((icmp_ln95_fu_1026_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_y_load);

assign sext_ln101_50_fu_1906_p1 = $signed(add_ln101_73_fu_1901_p2);

assign sext_ln101_53_fu_1965_p1 = $signed(add_ln101_76_fu_1960_p2);

assign sext_ln101_56_fu_1979_p1 = $signed(add_ln101_79_fu_1974_p2);

assign sext_ln101_59_fu_2038_p1 = $signed(add_ln101_82_fu_2033_p2);

assign sext_ln101_62_fu_2052_p1 = $signed(add_ln101_85_fu_2047_p2);

assign sext_ln103_fu_2958_p1 = s_fu_2949_p4;

assign tmp_49_fu_1387_p1 = grp_fu_2994_p3;

assign tmp_49_fu_1387_p4 = {{tmp_49_fu_1387_p1[23:8]}};

assign tmp_50_fu_1452_p1 = grp_fu_3003_p3;

assign tmp_50_fu_1452_p4 = {{tmp_50_fu_1452_p1[23:8]}};

assign tmp_51_fu_1520_p1 = grp_fu_3012_p3;

assign tmp_51_fu_1520_p4 = {{tmp_51_fu_1520_p1[23:8]}};

assign tmp_52_fu_1586_p1 = grp_fu_3021_p3;

assign tmp_52_fu_1586_p4 = {{tmp_52_fu_1586_p1[23:8]}};

assign tmp_53_fu_1651_p1 = grp_fu_3030_p3;

assign tmp_53_fu_1651_p4 = {{tmp_53_fu_1651_p1[23:8]}};

assign tmp_54_fu_1716_p1 = grp_fu_3039_p3;

assign tmp_54_fu_1716_p4 = {{tmp_54_fu_1716_p1[23:8]}};

assign tmp_55_fu_1781_p1 = grp_fu_3048_p3;

assign tmp_55_fu_1781_p4 = {{tmp_55_fu_1781_p1[23:8]}};

assign tmp_56_fu_1846_p1 = grp_fu_3057_p3;

assign tmp_56_fu_1846_p4 = {{tmp_56_fu_1846_p1[23:8]}};

assign tmp_57_fu_1915_p1 = grp_fu_3066_p3;

assign tmp_57_fu_1915_p4 = {{tmp_57_fu_1915_p1[23:8]}};

assign tmp_58_fu_1988_p1 = grp_fu_3075_p3;

assign tmp_58_fu_1988_p4 = {{tmp_58_fu_1988_p1[23:8]}};

assign tmp_59_fu_2064_p1 = grp_fu_3084_p3;

assign tmp_59_fu_2064_p4 = {{tmp_59_fu_2064_p1[23:8]}};

assign tmp_60_fu_2131_p1 = grp_fu_3093_p3;

assign tmp_60_fu_2131_p4 = {{tmp_60_fu_2131_p1[23:8]}};

assign tmp_61_fu_2195_p1 = grp_fu_3102_p3;

assign tmp_61_fu_2195_p4 = {{tmp_61_fu_2195_p1[23:8]}};

assign tmp_62_fu_2260_p1 = grp_fu_3111_p3;

assign tmp_62_fu_2260_p4 = {{tmp_62_fu_2260_p1[23:8]}};

assign tmp_63_fu_2323_p1 = grp_fu_3120_p3;

assign tmp_63_fu_2323_p4 = {{tmp_63_fu_2323_p1[23:8]}};

assign tmp_64_fu_2388_p1 = grp_fu_3129_p3;

assign tmp_64_fu_2388_p4 = {{tmp_64_fu_2388_p1[23:8]}};

assign tmp_65_fu_2445_p1 = grp_fu_3138_p3;

assign tmp_65_fu_2445_p4 = {{tmp_65_fu_2445_p1[23:8]}};

assign tmp_66_fu_2470_p1 = grp_fu_3147_p3;

assign tmp_66_fu_2470_p4 = {{tmp_66_fu_2470_p1[23:8]}};

assign tmp_67_fu_2493_p1 = grp_fu_3156_p3;

assign tmp_67_fu_2493_p4 = {{tmp_67_fu_2493_p1[23:8]}};

assign tmp_68_fu_2518_p1 = grp_fu_3165_p3;

assign tmp_68_fu_2518_p4 = {{tmp_68_fu_2518_p1[23:8]}};

assign tmp_69_fu_2541_p1 = grp_fu_3174_p3;

assign tmp_69_fu_2541_p4 = {{tmp_69_fu_2541_p1[23:8]}};

assign tmp_70_fu_2565_p1 = grp_fu_3183_p3;

assign tmp_70_fu_2565_p4 = {{tmp_70_fu_2565_p1[23:8]}};

assign tmp_71_fu_2588_p1 = grp_fu_3192_p3;

assign tmp_71_fu_2588_p4 = {{tmp_71_fu_2588_p1[23:8]}};

assign tmp_72_fu_2612_p1 = grp_fu_3201_p3;

assign tmp_72_fu_2612_p4 = {{tmp_72_fu_2612_p1[23:8]}};

assign tmp_73_fu_2635_p1 = grp_fu_3210_p3;

assign tmp_73_fu_2635_p4 = {{tmp_73_fu_2635_p1[23:8]}};

assign tmp_74_fu_2659_p1 = grp_fu_3219_p3;

assign tmp_74_fu_2659_p4 = {{tmp_74_fu_2659_p1[23:8]}};

assign tmp_75_fu_2682_p1 = grp_fu_3228_p3;

assign tmp_75_fu_2682_p4 = {{tmp_75_fu_2682_p1[23:8]}};

assign tmp_76_fu_2705_p1 = grp_fu_3237_p3;

assign tmp_76_fu_2705_p4 = {{tmp_76_fu_2705_p1[23:8]}};

assign tmp_77_fu_2728_p1 = grp_fu_3246_p3;

assign tmp_77_fu_2728_p4 = {{tmp_77_fu_2728_p1[23:8]}};

assign tmp_78_fu_2751_p1 = grp_fu_3255_p3;

assign tmp_78_fu_2751_p4 = {{tmp_78_fu_2751_p1[23:8]}};

assign tmp_79_fu_2774_p1 = grp_fu_3264_p3;

assign tmp_79_fu_2774_p4 = {{tmp_79_fu_2774_p1[23:8]}};

assign tmp_80_fu_2797_p1 = grp_fu_3273_p3;

assign tmp_80_fu_2797_p4 = {{tmp_80_fu_2797_p1[23:8]}};

assign tmp_81_fu_2820_p1 = grp_fu_3282_p3;

assign tmp_81_fu_2820_p4 = {{tmp_81_fu_2820_p1[23:8]}};

assign tmp_82_fu_2843_p1 = grp_fu_3291_p3;

assign tmp_82_fu_2843_p4 = {{tmp_82_fu_2843_p1[23:8]}};

assign tmp_83_fu_2866_p1 = grp_fu_3300_p3;

assign tmp_83_fu_2866_p4 = {{tmp_83_fu_2866_p1[23:8]}};

assign tmp_84_fu_2889_p1 = grp_fu_3309_p3;

assign tmp_84_fu_2889_p4 = {{tmp_84_fu_2889_p1[23:8]}};

assign tmp_85_fu_2912_p1 = grp_fu_3318_p3;

assign tmp_85_fu_2912_p4 = {{tmp_85_fu_2912_p1[23:8]}};

assign tmp_86_fu_2929_p1 = grp_fu_3327_p3;

assign tmp_86_fu_2929_p4 = {{tmp_86_fu_2929_p1[23:8]}};

assign tmp_fu_2968_p3 = add_ln103_fu_2962_p2[32'd16];

assign zext_ln101_10_fu_1287_p1 = add_ln101_14_fu_1282_p2;

assign zext_ln101_11_fu_1332_p1 = or_ln101_fu_1327_p2;

assign zext_ln101_12_fu_1297_p1 = add_ln101_16_fu_1292_p2;

assign zext_ln101_13_fu_1342_p1 = add_ln101_17_fu_1336_p2;

assign zext_ln101_14_fu_1352_p1 = or_ln101_1_fu_1347_p2;

assign zext_ln101_15_fu_1307_p1 = add_ln101_19_fu_1302_p2;

assign zext_ln101_16_fu_1362_p1 = add_ln101_20_fu_1356_p2;

assign zext_ln101_17_fu_1372_p1 = add_ln101_22_fu_1367_p2;

assign zext_ln101_18_fu_1417_p1 = add_ln101_23_fu_1412_p2;

assign zext_ln101_19_fu_1382_p1 = add_ln101_25_fu_1377_p2;

assign zext_ln101_1_fu_1057_p1 = add_ln101_1_fu_1051_p2;

assign zext_ln101_20_fu_1427_p1 = add_ln101_26_fu_1422_p2;

assign zext_ln101_21_fu_1437_p1 = add_ln101_28_fu_1432_p2;

assign zext_ln101_22_fu_1482_p1 = add_ln101_29_fu_1477_p2;

assign zext_ln101_23_fu_1447_p1 = add_ln101_31_fu_1442_p2;

assign zext_ln101_24_fu_1492_p1 = add_ln101_32_fu_1487_p2;

assign zext_ln101_25_fu_1502_p1 = add_ln101_34_fu_1497_p2;

assign zext_ln101_26_fu_1550_p1 = add_ln101_35_fu_1545_p2;

assign zext_ln101_27_fu_1512_p1 = add_ln101_37_fu_1507_p2;

assign zext_ln101_28_fu_1560_p1 = add_ln101_38_fu_1555_p2;

assign zext_ln101_29_fu_1570_p1 = add_ln101_40_fu_1565_p2;

assign zext_ln101_2_fu_1132_p1 = add_ln101_2_fu_1126_p2;

assign zext_ln101_30_fu_1616_p1 = add_ln101_41_fu_1611_p2;

assign zext_ln101_31_fu_1581_p1 = add_ln101_43_fu_1575_p2;

assign zext_ln101_32_fu_1626_p1 = add_ln101_44_fu_1621_p2;

assign zext_ln101_33_fu_1636_p1 = add_ln101_46_fu_1631_p2;

assign zext_ln101_34_fu_1681_p1 = add_ln101_47_fu_1676_p2;

assign zext_ln101_35_fu_1646_p1 = add_ln101_49_fu_1641_p2;

assign zext_ln101_36_fu_1691_p1 = add_ln101_50_fu_1686_p2;

assign zext_ln101_37_fu_1701_p1 = add_ln101_52_fu_1696_p2;

assign zext_ln101_38_fu_1746_p1 = add_ln101_53_fu_1741_p2;

assign zext_ln101_39_fu_1711_p1 = add_ln101_55_fu_1706_p2;

assign zext_ln101_3_fu_1142_p1 = add_ln101_4_fu_1137_p2;

assign zext_ln101_40_fu_1756_p1 = add_ln101_56_fu_1751_p2;

assign zext_ln101_41_fu_1766_p1 = add_ln101_58_fu_1761_p2;

assign zext_ln101_42_fu_1811_p1 = add_ln101_59_fu_1806_p2;

assign zext_ln101_43_fu_1776_p1 = add_ln101_61_fu_1771_p2;

assign zext_ln101_44_fu_1821_p1 = add_ln101_62_fu_1816_p2;

assign zext_ln101_45_fu_1831_p1 = add_ln101_64_fu_1826_p2;

assign zext_ln101_46_fu_1876_p1 = add_ln101_65_fu_1871_p2;

assign zext_ln101_47_fu_1841_p1 = add_ln101_67_fu_1836_p2;

assign zext_ln101_48_fu_1886_p1 = add_ln101_68_fu_1881_p2;

assign zext_ln101_49_fu_1896_p1 = add_ln101_70_fu_1891_p2;

assign zext_ln101_4_fu_1213_p1 = add_ln101_5_fu_1208_p2;

assign zext_ln101_50_fu_1945_p1 = add_ln101_71_fu_1940_p2;

assign zext_ln101_51_fu_1910_p1 = $unsigned(sext_ln101_50_fu_1906_p1);

assign zext_ln101_52_fu_1955_p1 = add_ln101_74_fu_1950_p2;

assign zext_ln101_53_fu_1969_p1 = $unsigned(sext_ln101_53_fu_1965_p1);

assign zext_ln101_54_fu_2018_p1 = add_ln101_77_fu_2013_p2;

assign zext_ln101_55_fu_1983_p1 = $unsigned(sext_ln101_56_fu_1979_p1);

assign zext_ln101_56_fu_2028_p1 = add_ln101_80_fu_2023_p2;

assign zext_ln101_57_fu_2042_p1 = $unsigned(sext_ln101_59_fu_2038_p1);

assign zext_ln101_58_fu_2094_p1 = add_ln101_83_fu_2089_p2;

assign zext_ln101_59_fu_2056_p1 = $unsigned(sext_ln101_62_fu_2052_p1);

assign zext_ln101_5_fu_1152_p1 = add_ln101_7_fu_1147_p2;

assign zext_ln101_60_fu_2104_p1 = add_ln101_86_fu_2099_p2;

assign zext_ln101_61_fu_2115_p1 = add_ln101_88_fu_2109_p2;

assign zext_ln101_62_fu_2160_p1 = add_ln101_89_fu_2155_p2;

assign zext_ln101_63_fu_2126_p1 = add_ln101_91_fu_2120_p2;

assign zext_ln101_64_fu_2170_p1 = add_ln101_92_fu_2165_p2;

assign zext_ln101_65_fu_2180_p1 = add_ln101_94_fu_2175_p2;

assign zext_ln101_66_fu_2225_p1 = add_ln101_95_fu_2220_p2;

assign zext_ln101_67_fu_2190_p1 = add_ln101_97_fu_2185_p2;

assign zext_ln101_68_fu_2235_p1 = add_ln101_98_fu_2230_p2;

assign zext_ln101_69_fu_2245_p1 = add_ln101_100_fu_2240_p2;

assign zext_ln101_6_fu_1223_p1 = add_ln101_8_fu_1218_p2;

assign zext_ln101_70_fu_2288_p1 = add_ln101_101_fu_2283_p2;

assign zext_ln101_71_fu_2255_p1 = add_ln101_103_fu_2250_p2;

assign zext_ln101_72_fu_2298_p1 = add_ln101_104_fu_2293_p2;

assign zext_ln101_73_fu_2308_p1 = add_ln101_106_fu_2303_p2;

assign zext_ln101_74_fu_2353_p1 = add_ln101_107_fu_2348_p2;

assign zext_ln101_75_fu_2318_p1 = add_ln101_109_fu_2313_p2;

assign zext_ln101_76_fu_2363_p1 = add_ln101_110_fu_2358_p2;

assign zext_ln101_77_fu_2373_p1 = add_ln101_112_fu_2368_p2;

assign zext_ln101_78_fu_2416_p1 = add_ln101_113_fu_2411_p2;

assign zext_ln101_79_fu_2383_p1 = add_ln101_115_fu_2378_p2;

assign zext_ln101_7_fu_1233_p1 = add_ln101_10_fu_1228_p2;

assign zext_ln101_80_fu_2426_p1 = add_ln101_116_fu_2421_p2;

assign zext_ln101_8_fu_1277_p1 = add_ln101_11_fu_1272_p2;

assign zext_ln101_9_fu_1244_p1 = add_ln101_13_fu_1238_p2;

assign zext_ln101_fu_1121_p1 = add_ln101_fu_1115_p2;

assign zext_ln103_1_fu_2976_p1 = add_ln103_1_reg_3539_pp0_iter1_reg;

assign zext_ln103_fu_1254_p1 = add_ln103_3_fu_1249_p2;

assign zext_ln93_fu_2431_p1 = select_ln93_1_reg_3405;

assign zext_ln95_1_fu_1046_p1 = select_ln93_fu_1032_p3;

assign zext_ln95_2_fu_2061_p1 = select_ln93_reg_3380;

assign zext_ln95_3_fu_1517_p1 = select_ln93_reg_3380;

assign zext_ln95_4_fu_1173_p1 = select_ln93_reg_3380;

assign zext_ln95_fu_1169_p1 = p_shl13_fu_1162_p3;

always @ (posedge ap_clk) begin
    p_shl23_cast_reg_3415[4:0] <= 5'b00000;
    p_shl23_cast_reg_3415[8] <= 1'b0;
    empty_155_reg_3420[2:0] <= 3'b000;
    p_cast95_reg_3426[2:0] <= 3'b000;
    p_cast95_reg_3426[9] <= 1'b0;
    zext_ln95_4_reg_3486[8] <= 1'b0;
    zext_ln95_3_reg_3679[9:8] <= 2'b00;
    zext_ln95_2_reg_4037[10:8] <= 3'b000;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3
