# multiplier-vhdl
This project implements an 8-bit multiplier using pipelined 4x2 Additive Multiply Modules (AMMâ€™s) in VHDL. The multiplier takes two 8-bit binary inputs a_8, b_8 and gives a 16-bit binary output p_16.
![Alt text](/block_dmg.png?raw=true "Optional Title")
