[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Signal_process.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/signal_process.v
%3Cclass%3E=100
%3Cbasename%3E=Signal_process
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=clk_25, clk_100, da1_clk, da2_clk, da3_clk, da4_clk, ch0_i_data_out, ch0_q_data_out, ch1_i_data_out, ch1_q_data_out, prf_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
add\category=117
add\port=0
add\alias=Add
add\type\Subtype\mark1=ieee::std_logic_vector
add\type\Subtype\mark2=ieee::std_logic_vector
add\type\Subtype\constraint\0\Range\dir=false
add\type\Subtype\constraint\0\Range\left\Constant\value=11
add\type\Subtype\constraint\0\Range\left\Constant\units=
add\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
add\type\Subtype\constraint\0\Range\right\Constant\value=0
add\type\Subtype\constraint\0\Range\right\Constant\units=
add\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ca_cfar\category=105
ca_cfar\port=0
ca_cfar\alias=CA_CFAR
ca_cfar_u\category=105
ca_cfar_u\port=0
ca_cfar_u\alias=CA_CFAR_U
ch0_i_data_out\category=117
ch0_i_data_out\port=2
ch0_i_data_out\alias=CH0_I_Data_out
ch0_i_data_out\type\Subtype\mark1=ieee::std_logic_vector
ch0_i_data_out\type\Subtype\mark2=ieee::std_logic_vector
ch0_i_data_out\type\Subtype\constraint\0\Range\dir=false
ch0_i_data_out\type\Subtype\constraint\0\Range\left\Constant\value=13
ch0_i_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
ch0_i_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ch0_i_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ch0_i_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
ch0_i_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ch0_q_data_out\category=117
ch0_q_data_out\port=2
ch0_q_data_out\alias=CH0_Q_Data_out
ch0_q_data_out\type\Subtype\mark1=ieee::std_logic_vector
ch0_q_data_out\type\Subtype\mark2=ieee::std_logic_vector
ch0_q_data_out\type\Subtype\constraint\0\Range\dir=false
ch0_q_data_out\type\Subtype\constraint\0\Range\left\Constant\value=13
ch0_q_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
ch0_q_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ch0_q_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ch0_q_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
ch0_q_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ch1_i_data_out\category=117
ch1_i_data_out\port=2
ch1_i_data_out\alias=CH1_I_Data_out
ch1_i_data_out\type\Subtype\mark1=ieee::std_logic_vector
ch1_i_data_out\type\Subtype\mark2=ieee::std_logic_vector
ch1_i_data_out\type\Subtype\constraint\0\Range\dir=false
ch1_i_data_out\type\Subtype\constraint\0\Range\left\Constant\value=13
ch1_i_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
ch1_i_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ch1_i_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ch1_i_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
ch1_i_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ch1_q_data_out\category=117
ch1_q_data_out\port=2
ch1_q_data_out\alias=CH1_Q_Data_out
ch1_q_data_out\type\Subtype\mark1=ieee::std_logic_vector
ch1_q_data_out\type\Subtype\mark2=ieee::std_logic_vector
ch1_q_data_out\type\Subtype\constraint\0\Range\dir=false
ch1_q_data_out\type\Subtype\constraint\0\Range\left\Constant\value=13
ch1_q_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
ch1_q_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ch1_q_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ch1_q_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
ch1_q_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai\category=105
chongpai\port=0
chongpai\alias=Chongpai
chongpai1\category=105
chongpai1\port=0
chongpai1\alias=Chongpai1
chongpai1_data_i_out\category=117
chongpai1_data_i_out\port=0
chongpai1_data_i_out\alias=Chongpai1_Data_I_out
chongpai1_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
chongpai1_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
chongpai1_data_i_out\type\Subtype\constraint\0\Range\dir=false
chongpai1_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=35
chongpai1_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai1_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai1_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai1_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai1_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai1_data_i_out_delay\category=117
chongpai1_data_i_out_delay\port=0
chongpai1_data_i_out_delay\alias=Chongpai1_Data_I_out_delay
chongpai1_data_i_out_delay\type\Subtype\mark1=ieee::std_logic_vector
chongpai1_data_i_out_delay\type\Subtype\mark2=ieee::std_logic_vector
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\dir=false
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\left\Constant\value=36
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai1_data_i_out_delay\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai1_data_q_out\category=117
chongpai1_data_q_out\port=0
chongpai1_data_q_out\alias=Chongpai1_data_Q_out
chongpai1_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
chongpai1_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
chongpai1_data_q_out\type\Subtype\constraint\0\Range\dir=false
chongpai1_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=35
chongpai1_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai1_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai1_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai1_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai1_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai1_data_q_out_delay\category=117
chongpai1_data_q_out_delay\port=0
chongpai1_data_q_out_delay\alias=Chongpai1_data_Q_out_delay
chongpai1_data_q_out_delay\type\Subtype\mark1=ieee::std_logic_vector
chongpai1_data_q_out_delay\type\Subtype\mark2=ieee::std_logic_vector
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\dir=false
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\left\Constant\value=36
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai1_data_q_out_delay\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai1_prf_out\category=117
chongpai1_prf_out\port=0
chongpai1_prf_out\alias=Chongpai1_Prf_out
chongpai1_prf_out\type\Subtype\mark1=ieee::std_logic
chongpai1_prf_out\type\Subtype\mark2=ieee::std_logic
chongpai1_prf_out_delay\category=117
chongpai1_prf_out_delay\port=0
chongpai1_prf_out_delay\alias=Chongpai1_Prf_out_delay
chongpai1_prf_out_delay\type\Subtype\mark1=ieee::std_logic
chongpai1_prf_out_delay\type\Subtype\mark2=ieee::std_logic
chongpai1_u\category=105
chongpai1_u\port=0
chongpai1_u\alias=Chongpai1_U
chongpai_data_i_out\category=117
chongpai_data_i_out\port=0
chongpai_data_i_out\alias=Chongpai_Data_I_out
chongpai_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
chongpai_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
chongpai_data_i_out\type\Subtype\constraint\0\Range\dir=false
chongpai_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=32
chongpai_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai_data_q_out\category=117
chongpai_data_q_out\port=0
chongpai_data_q_out\alias=Chongpai_Data_Q_out
chongpai_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
chongpai_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
chongpai_data_q_out\type\Subtype\constraint\0\Range\dir=false
chongpai_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=32
chongpai_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
chongpai_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
chongpai_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
chongpai_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
chongpai_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
chongpai_prf_out\category=117
chongpai_prf_out\port=0
chongpai_prf_out\alias=Chongpai_Prf_out
chongpai_prf_out\type\Subtype\mark1=ieee::std_logic
chongpai_prf_out\type\Subtype\mark2=ieee::std_logic
chongpai_u\category=105
chongpai_u\port=0
chongpai_u\alias=Chongpai_U
clk_100\category=117
clk_100\port=2
clk_100\alias=Clk_100
clk_100\type\Subtype\mark1=ieee::std_logic
clk_100\type\Subtype\mark2=ieee::std_logic
clk_160\category=117
clk_160\port=0
clk_160\alias=Clk_160
clk_160\type\Subtype\mark1=ieee::std_logic
clk_160\type\Subtype\mark2=ieee::std_logic
clk_25\category=117
clk_25\port=1
clk_25\alias=Clk_25
clk_25\type\Subtype\mark1=ieee::std_logic
clk_25\type\Subtype\mark2=ieee::std_logic
clk_40\category=117
clk_40\port=0
clk_40\alias=Clk_40
clk_40\type\Subtype\mark1=ieee::std_logic
clk_40\type\Subtype\mark2=ieee::std_logic
coherent_accumulation\category=105
coherent_accumulation\port=0
coherent_accumulation\alias=Coherent_accumulation
coherent_accumulation_data_i_out\category=117
coherent_accumulation_data_i_out\port=0
coherent_accumulation_data_i_out\alias=Coherent_accumulation_Data_I_out
coherent_accumulation_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
coherent_accumulation_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\dir=false
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=39
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
coherent_accumulation_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
coherent_accumulation_data_q_out\category=117
coherent_accumulation_data_q_out\port=0
coherent_accumulation_data_q_out\alias=Coherent_accumulation_Data_Q_out
coherent_accumulation_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
coherent_accumulation_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\dir=false
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=39
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
coherent_accumulation_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
coherent_accumulation_prf_out\category=117
coherent_accumulation_prf_out\port=0
coherent_accumulation_prf_out\alias=Coherent_accumulation_Prf_out
coherent_accumulation_prf_out\type\Subtype\mark1=ieee::std_logic
coherent_accumulation_prf_out\type\Subtype\mark2=ieee::std_logic
coherent_accumulation_u\category=105
coherent_accumulation_u\port=0
coherent_accumulation_u\alias=Coherent_accumulation_U
cont\category=117
cont\port=0
cont\alias=COnt
cont\type\Subtype\mark1=ieee::std_logic_vector
cont\type\Subtype\mark2=ieee::std_logic_vector
cont\type\Subtype\constraint\0\Range\dir=false
cont\type\Subtype\constraint\0\Range\left\Constant\value=10
cont\type\Subtype\constraint\0\Range\left\Constant\units=
cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
cont\type\Subtype\constraint\0\Range\right\Constant\value=0
cont\type\Subtype\constraint\0\Range\right\Constant\units=
cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
da1_clk\category=117
da1_clk\port=2
da1_clk\alias=Da1_clk
da1_clk\type\Subtype\mark1=ieee::std_logic
da1_clk\type\Subtype\mark2=ieee::std_logic
da2_clk\category=117
da2_clk\port=2
da2_clk\alias=Da2_clk
da2_clk\type\Subtype\mark1=ieee::std_logic
da2_clk\type\Subtype\mark2=ieee::std_logic
da3_clk\category=117
da3_clk\port=2
da3_clk\alias=Da3_clk
da3_clk\type\Subtype\mark1=ieee::std_logic
da3_clk\type\Subtype\mark2=ieee::std_logic
da4_clk\category=117
da4_clk\port=2
da4_clk\alias=Da4_clk
da4_clk\type\Subtype\mark1=ieee::std_logic
da4_clk\type\Subtype\mark2=ieee::std_logic
data_in\category=117
data_in\port=0
data_in\alias=Data_in
data_in\type\Subtype\mark1=ieee::std_logic_vector
data_in\type\Subtype\mark2=ieee::std_logic_vector
data_in\type\Subtype\constraint\0\Range\dir=false
data_in\type\Subtype\constraint\0\Range\left\Constant\value=11
data_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddc\category=105
ddc\port=0
ddc\alias=DDC
ddc_data_i_out\category=117
ddc_data_i_out\port=0
ddc_data_i_out\alias=DDC_Data_I_out
ddc_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
ddc_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
ddc_data_i_out\type\Subtype\constraint\0\Range\dir=false
ddc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=19
ddc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
ddc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ddc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
ddc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddc_data_q_out\category=117
ddc_data_q_out\port=0
ddc_data_q_out\alias=DDC_Data_Q_out
ddc_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
ddc_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
ddc_data_q_out\type\Subtype\constraint\0\Range\dir=false
ddc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=19
ddc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
ddc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ddc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
ddc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
ddc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ddc_prf_out\category=117
ddc_prf_out\port=0
ddc_prf_out\alias=DDC_Prf_out
ddc_prf_out\type\Subtype\mark1=ieee::std_logic
ddc_prf_out\type\Subtype\mark2=ieee::std_logic
ddc_u\category=105
ddc_u\port=0
ddc_u\alias=DDC_u
lfm\category=105
lfm\port=0
lfm\alias=Lfm
lfm_data_out\category=117
lfm_data_out\port=0
lfm_data_out\alias=Lfm_data_out
lfm_data_out\type\Subtype\mark1=ieee::std_logic_vector
lfm_data_out\type\Subtype\mark2=ieee::std_logic_vector
lfm_data_out\type\Subtype\constraint\0\Range\dir=false
lfm_data_out\type\Subtype\constraint\0\Range\left\Constant\value=11
lfm_data_out\type\Subtype\constraint\0\Range\left\Constant\units=
lfm_data_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
lfm_data_out\type\Subtype\constraint\0\Range\right\Constant\value=0
lfm_data_out\type\Subtype\constraint\0\Range\right\Constant\units=
lfm_data_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lfm_u\category=105
lfm_u\port=0
lfm_u\alias=Lfm_u
mti\category=105
mti\port=0
mti\alias=Mti
mti_data_i_out\category=117
mti_data_i_out\port=0
mti_data_i_out\alias=Mti_Data_I_out
mti_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
mti_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
mti_data_i_out\type\Subtype\constraint\0\Range\dir=false
mti_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=35
mti_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
mti_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mti_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
mti_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
mti_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mti_data_q_out\category=117
mti_data_q_out\port=0
mti_data_q_out\alias=Mti_Data_Q_out
mti_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
mti_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
mti_data_q_out\type\Subtype\constraint\0\Range\dir=false
mti_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=35
mti_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
mti_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mti_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
mti_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
mti_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
mti_prf_out\category=117
mti_prf_out\port=0
mti_prf_out\alias=Mti_Prf_out
mti_prf_out\type\Subtype\mark1=ieee::std_logic
mti_prf_out\type\Subtype\mark2=ieee::std_logic
mti_u\category=105
mti_u\port=0
mti_u\alias=Mti_U
noise\category=117
noise\port=0
noise\alias=Noise
noise\type\Subtype\mark1=ieee::std_logic_vector
noise\type\Subtype\mark2=ieee::std_logic_vector
noise\type\Subtype\constraint\0\Range\dir=false
noise\type\Subtype\constraint\0\Range\left\Constant\value=15
noise\type\Subtype\constraint\0\Range\left\Constant\units=
noise\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
noise\type\Subtype\constraint\0\Range\right\Constant\value=0
noise\type\Subtype\constraint\0\Range\right\Constant\units=
noise\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
noise2\category=105
noise2\port=0
noise2\alias=noise2
noise2_u\category=105
noise2_u\port=0
noise2_u\alias=Noise2_U
noise_temp\category=117
noise_temp\port=0
noise_temp\alias=Noise_temp
noise_temp\type\Subtype\mark1=ieee::std_logic_vector
noise_temp\type\Subtype\mark2=ieee::std_logic_vector
noise_temp\type\Subtype\constraint\0\Range\dir=false
noise_temp\type\Subtype\constraint\0\Range\left\Constant\value=11
noise_temp\type\Subtype\constraint\0\Range\left\Constant\units=
noise_temp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
noise_temp\type\Subtype\constraint\0\Range\right\Constant\value=0
noise_temp\type\Subtype\constraint\0\Range\right\Constant\units=
noise_temp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pc\category=105
pc\port=0
pc\alias=PC
pc_data_i_out\category=117
pc_data_i_out\port=0
pc_data_i_out\alias=PC_Data_I_out
pc_data_i_out\type\Subtype\mark1=ieee::std_logic_vector
pc_data_i_out\type\Subtype\mark2=ieee::std_logic_vector
pc_data_i_out\type\Subtype\constraint\0\Range\dir=false
pc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=32
pc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
pc_data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
pc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
pc_data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pc_data_q_out\category=117
pc_data_q_out\port=0
pc_data_q_out\alias=PC_Data_Q_out
pc_data_q_out\type\Subtype\mark1=ieee::std_logic_vector
pc_data_q_out\type\Subtype\mark2=ieee::std_logic_vector
pc_data_q_out\type\Subtype\constraint\0\Range\dir=false
pc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=32
pc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
pc_data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
pc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
pc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
pc_data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pc_prf_out\category=117
pc_prf_out\port=0
pc_prf_out\alias=PC_Prf_out
pc_prf_out\type\Subtype\mark1=ieee::std_logic
pc_prf_out\type\Subtype\mark2=ieee::std_logic
pc_u\category=105
pc_u\port=0
pc_u\alias=PC_u
pll\category=105
pll\port=0
pll\alias=pll
pll_u\category=105
pll_u\port=0
pll_u\alias=Pll_U
prf_in\category=117
prf_in\port=0
prf_in\alias=Prf_in
prf_in\type\Subtype\mark1=ieee::std_logic
prf_in\type\Subtype\mark2=ieee::std_logic
prf_out\category=117
prf_out\port=2
prf_out\alias=Prf_out
prf_out\type\Subtype\mark1=ieee::std_logic
prf_out\type\Subtype\mark2=ieee::std_logic
rst\category=117
rst\port=0
rst\alias=Rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
rst_cont\category=117
rst_cont\port=0
rst_cont\alias=Rst_cont
rst_cont\type\Subtype\mark1=ieee::std_logic_vector
rst_cont\type\Subtype\mark2=ieee::std_logic_vector
rst_cont\type\Subtype\constraint\0\Range\dir=false
rst_cont\type\Subtype\constraint\0\Range\left\Constant\value=3
rst_cont\type\Subtype\constraint\0\Range\left\Constant\units=
rst_cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rst_cont\type\Subtype\constraint\0\Range\right\Constant\value=0
rst_cont\type\Subtype\constraint\0\Range\right\Constant\units=
rst_cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rst_cont\init\Constant\value=0000
rst_cont\init\Constant\units=
rst_cont\init\Constant\typeClass=0
rst_u\category=113
rst_u\port=0
rst_u\alias=Rst_U
signal_process\category=100
signal_process\port=0
signal_process\alias=Signal_process
signal_process_arc\category=101
signal_process_arc\port=0
signal_process_arc\alias=Signal_process_arc
taraget_gate\category=117
taraget_gate\port=0
taraget_gate\alias=Taraget_gate
taraget_gate\type\Subtype\mark1=ieee::std_logic_vector
taraget_gate\type\Subtype\mark2=ieee::std_logic_vector
taraget_gate\type\Subtype\constraint\0\Range\dir=false
taraget_gate\type\Subtype\constraint\0\Range\left\Constant\value=9
taraget_gate\type\Subtype\constraint\0\Range\left\Constant\units=
taraget_gate\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
taraget_gate\type\Subtype\constraint\0\Range\right\Constant\value=0
taraget_gate\type\Subtype\constraint\0\Range\right\Constant\units=
taraget_gate\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
target_flag\category=117
target_flag\port=0
target_flag\alias=Target_flag
target_flag\type\Subtype\mark1=ieee::std_logic
target_flag\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
