<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="../../../xsl/express.xsl"?>
<!DOCTYPE express SYSTEM "../../../dtd/express.dtd">

<express language_version="2" rcs.date="2005-03-30T15:27:09" rcs.revision="1.0" description.file="arm_descriptions.xml">
   <application name="JSDAI" owner="LKSoft" url="www.lksoft.com" version="4.0 beta" source="interconnect_module_usage_view_arm schema_instance"/>
   <schema name="INTERCONNECT_MODULE_USAGE_VIEW_ARM">
      <interface kind="use" schema="EXTENDED_GEOMETRIC_TOLERANCE_ARM"/>
      <interface kind="use" schema="FUNCTIONAL_ASSIGNMENT_TO_PART_ARM"/>
      <interface kind="use" schema="NETWORK_FUNCTIONAL_USAGE_VIEW_ARM"/>
      <interface kind="use" schema="PART_FEATURE_LOCATION_ARM"/>
      <interface kind="use" schema="PHYSICAL_UNIT_USAGE_VIEW_ARM"/>
      <interface kind="use" schema="SHAPE_COMPOSITION_ARM"/>
      <interface kind="use" schema="VALUE_WITH_UNIT_EXTENSION_ARM"/>
      <entity name="interconnect_module_cavity_surface" supertypes="interconnect_module_surface_feature">
         <explicit name="reference_surface">
            <typename name="interconnect_module_surface_feature"/>
         </explicit>
         <where label="wr1" expression=" self :&lt;&gt;: reference_surface "/>
      </entity>
      <entity name="interconnect_module_cutout_segment_surface" supertypes="interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="interconnect_module_cutout_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="edge_segment_vertex"/>
         </explicit>
         <where label="wr1" expression=" start_vertex :&lt;&gt;: end_vertex "/>
      </entity>
      <entity name="interconnect_module_cutout_surface" supertypes="interconnect_module_surface_feature"/>
      <entity name="interconnect_module_edge_segment_surface" supertypes="interconnect_module_surface_feature">
         <explicit name="composed_surface">
            <typename name="interconnect_module_edge_surface"/>
         </explicit>
         <explicit name="start_vertex">
            <typename name="edge_segment_vertex"/>
         </explicit>
         <explicit name="end_vertex">
            <typename name="edge_segment_vertex"/>
         </explicit>
         <where label="wr1" expression=" start_vertex :&lt;&gt;: end_vertex "/>
      </entity>
      <entity name="interconnect_module_edge_surface" supertypes="interconnect_module_surface_feature"/>
      <entity name="interconnect_module_interface_terminal" supertypes="interconnect_module_terminal"/>
      <entity name="interconnect_module_primary_surface" supertypes="interconnect_module_surface_feature"/>
      <entity name="interconnect_module_secondary_surface" supertypes="interconnect_module_surface_feature"/>
      <entity name="interconnect_module_surface_feature" abstract.supertype="YES" supertypes="part_feature" super.expression="ONEOF (interconnect_module_cavity_surface, interconnect_module_cutout_segment_surface, interconnect_module_cutout_surface, interconnect_module_secondary_surface, interconnect_module_primary_surface, interconnect_module_edge_surface, interconnect_module_edge_segment_surface)">
         <explicit name="associated_definition">
            <typename name="interconnect_module_usage_view"/>
            <redeclaration entity-ref="part_feature"/>
         </explicit>
      </entity>
      <entity name="interconnect_module_terminal" supertypes="part_terminal">
         <explicit name="terminal_connection_zone" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="connection_zone_in_usage_view"/>
         </explicit>
         <explicit name="associated_definition">
            <typename name="interconnect_module_usage_view"/>
            <redeclaration entity-ref="part_feature"/>
         </explicit>
         <inverse name="feature_shape" entity="usage_concept_usage_relationship" attribute="associated_usage">
            <inverse.aggregate type="SET" lower="1" upper="?"/>
            <redeclaration entity-ref="part_feature"/>
         </inverse>
      </entity>
      <entity name="interconnect_module_terminal_surface_constituent_relationship" supertypes="shape_element_constituent_relationship">
         <explicit name="relating">
            <typename name="interconnect_module_surface_feature"/>
            <redeclaration entity-ref="shape_element_relationship"/>
         </explicit>
         <explicit name="related">
            <typename name="interconnect_module_terminal"/>
            <redeclaration entity-ref="shape_element_relationship"/>
         </explicit>
      </entity>
      <entity name="interconnect_module_usage_view" supertypes="part_usage_view" super.expression="pcb_usage_view">
         <explicit name="minimum_thickness_over_metal_requirement" optional="YES">
            <typename name="length_data_element"/>
         </explicit>
         <explicit name="maximum_thickness_over_metal_requirement" optional="YES">
            <typename name="length_data_element"/>
         </explicit>
         <explicit name="minimum_thickness_over_dielectric_requirement" optional="YES">
            <typename name="length_data_element"/>
         </explicit>
         <explicit name="maximum_thickness_over_dielectric_requirement" optional="YES">
            <typename name="length_data_element"/>
         </explicit>
         <explicit name="measurement_condition" optional="YES">
            <typename name="restraint_condition"/>
         </explicit>
         <explicit name="located_thickness_requirement" optional="YES">
            <aggregate type="SET" lower="1" upper="?"/>
            <typename name="located_interconnect_module_thickness_requirement"/>
         </explicit>
         <explicit name="implemented_function" optional="YES">
            <typename name="functional_unit_usage_view"/>
         </explicit>
         <where label="wr1" expression=" sizeof ( query ( pf &lt;* usedin ( self , 'interconnect_module_usage_view_arm.interconnect_module_surface_feature.associated_definition' ) | ( 'interconnect_module_usage_view_arm.' + 'interconnect_module_primary_surface' in typeof ( pf ) ) ) ) &lt;= 1 "/>
         <where label="wr2" expression=" sizeof ( query ( pf &lt;* usedin ( self , 'interconnect_module_usage_view_arm.interconnect_module_surface_feature.associated_definition' ) | ( 'interconnect_module_usage_view_arm.' + 'interconnect_module_secondary_surface' in typeof ( pf ) ) ) ) &lt;= 1 "/>
         <where label="wr3" expression=" sizeof ( query ( pf &lt;* usedin ( self , 'interconnect_module_usage_view_arm.interconnect_module_surface_feature.associated_definition' ) | ( 'interconnect_module_usage_view_arm.' + 'interconnect_module_edge_surface' in typeof ( pf ) ) ) ) &lt;= 1 "/>
         <where label="wr4" expression=" exists ( maximum_thickness_over_metal_requirement ) or exists ( maximum_thickness_over_dielectric_requirement ) "/>
         <where label="wr5" expression=" not ( exists ( minimum_thickness_over_metal_requirement ) ) or ( minimum_thickness_over_metal_requirement \ value_with_unit . value_component &gt; 0.0 ) "/>
         <where label="wr6" expression=" not ( exists ( maximum_thickness_over_metal_requirement ) ) or ( maximum_thickness_over_metal_requirement \ value_with_unit . value_component &gt; 0.0 ) "/>
         <where label="wr7" expression=" not ( exists ( minimum_thickness_over_dielectric_requirement ) ) or ( minimum_thickness_over_dielectric_requirement \ value_with_unit . value_component &gt; 0.0 ) "/>
         <where label="wr8" expression=" not ( exists ( maximum_thickness_over_dielectric_requirement ) ) or ( maximum_thickness_over_dielectric_requirement \ value_with_unit . value_component &gt; 0.0 ) "/>
         <where label="wr9" expression=" magnitude_of ( minimum_thickness_over_metal_requirement ) &lt; magnitude_of ( maximum_thickness_over_metal_requirement ) "/>
         <where label="wr10" expression=" magnitude_of ( minimum_thickness_over_dielectric_requirement ) &lt; magnitude_of ( maximum_thickness_over_dielectric_requirement ) "/>
         <where label="wr11" expression=" magnitude_of ( minimum_thickness_over_dielectric_requirement ) &lt; magnitude_of ( minimum_thickness_over_metal_requirement ) "/>
         <where label="wr12" expression=" magnitude_of ( maximum_thickness_over_dielectric_requirement ) &lt; magnitude_of ( maximum_thickness_over_metal_requirement ) "/>
      </entity>
      <entity name="located_interconnect_module_thickness_requirement">
         <explicit name="reference_location">
            <typename name="axis_placement"/>
         </explicit>
         <explicit name="maximum_thickness_requirement">
            <typename name="length_data_element"/>
         </explicit>
         <explicit name="minimum_thickness_requirement">
            <typename name="length_data_element"/>
         </explicit>
         <inverse name="design" entity="interconnect_module_usage_view" attribute="located_thickness_requirement">
            <inverse.aggregate type="SET" lower="1" upper="?"/>
         </inverse>
         <unique label="ur1">
            <unique.attribute entity-ref="located_interconnect_module_thickness_requirement" attribute="design"/>
            <unique.attribute entity-ref="located_interconnect_module_thickness_requirement" attribute="reference_location"/>
         </unique>
      </entity>
      <entity name="pcb_usage_view" supertypes="interconnect_module_usage_view"/>
      <function name="magnitude_of">
         <parameter name="input">
            <typename name="length_data_element"/>
         </parameter>
         <builtintype type="REAL"/>
         <algorithm> return ( input \ value_with_unit . value_component ) ; </algorithm>
      </function>
   </schema>
</express>
