V 51
K 7468887480 tst1
Y 0
D 0 0 1700 1100
Z 1
i 5257
N 5257
J 1345 350 1
J 1375 350 2
S 1 2
L 1355 350 14 0 3 0 1 0 2CLK
N 5256
J 1495 390 2
J 1510 390 2
S 1 2
L 1480 390 12 0 3 0 1 0 O-WCLK
N 5254
J 1525 465 1
J 1495 465 1
S 2 1
L 1505 465 14 0 3 0 1 0 CLK
N 5231
J 1140 560 2
J 1195 560 2
S 1 2
L 1130 560 12 0 3 0 1 0 FCKIN_P
N 5232
J 1140 530 2
J 1185 530 3
J 1185 550 3
J 1195 550 2
S 1 2
L 1130 530 12 0 3 0 1 0 FCKIN_N
S 2 3
S 3 4
N 5233
J 1265 555 2
J 1310 555 2
S 1 2
L 1260 555 12 0 3 0 1 0 CKIN156
N 5237
J 1380 555 2
J 1425 555 1
S 1 2
L 1355 555 18 0 3 0 1 0 CLK156
I 5234 virtex:IPAD 1 1050 550 0 1 '
C 5231 1 1 0
I 5235 virtex:IPAD 1 1050 520 0 1 '
C 5232 1 1 0
I 5236 virtex2p:IBUFGDS 1 1195 545 0 1 '
C 5232 4 2 0
C 5231 2 5 0
C 5233 1 1 0
I 5238 virtex:BUFG 1 1310 545 0 1 '
A 1305 530 10 0 3 1 LOC=BUFGMUX4S
C 5237 1 1 0
C 5233 2 2 0
N 4790
J 1230 810 2
J 1215 810 2
S 2 1
N 4780
J 1215 830 2
J 1230 830 2
S 1 2
N 4563
J 1230 870 2
J 1200 870 3
J 1200 865 2
S 3 2
S 2 1
L 1205 870 10 0 3 0 1 0 RST_40
N 4596
J 1075 1050 2
J 1110 1050 2
S 1 2
L 1060 1050 18 0 3 0 1 0 CLKIN40
N 4641
J 1230 1030 2
J 1180 1030 1
S 2 1
L 1190 1030 18 0 3 0 1 0 CLK40
N 4578
J 1180 1050 2
J 1230 1050 2
S 1 2
L 1185 1050 18 0 3 0 1 0 CKIN40
N 4584
J 1370 870 2
J 1405 870 2
S 1 2
L 1355 870 14 0 3 0 1 0 LOCKED
N 4586
J 1475 870 2
J 1545 870 1
S 1 2
L 1465 870 14 0 3 0 1 1 LOCKED
N 4831
J 1500 1050 1
J 1455 1050 2
S 2 1
L 1425 1050 24 0 3 0 1 0 CLK40
N 4575
J 1385 1050 2
J 1370 1050 2
S 2 1
L 1360 1050 18 0 3 0 1 0 CK40
N 5169
J 900 870 2
J 885 870 2
S 2 1
N 5168
J 880 840 2
J 900 840 2
S 1 2
N 5167
J 900 820 2
J 890 820 2
S 2 1
N 5166
J 900 800 2
J 880 800 2
S 2 1
N 5164
J 1020 840 2
J 1050 840 2
S 1 2
L 1015 840 12 0 3 0 1 0 IRCLK1
N 5165
J 900 760 2
J 870 760 2
S 2 1
L 865 760 12 0 3 0 1 1 CLK156-1
N 5154
J 900 730 2
J 840 730 1
S 2 1
L 845 730 14 0 3 0 1 1 DLL_LOCK2
N 5158
J 900 780 2
J 860 780 1
S 2 1
L 865 780 12 0 3 0 1 0 CLK156
N 5207
J 765 600 1
J 845 600 2
S 1 2
L 770 600 14 0 3 0 1 0 SYSTEM_RDY
N 5198
J 180 475 1
J 245 475 2
S 1 2
L 185 475 14 0 3 0 1 1 OFIFO_MT
N 5193
J 245 355 2
J 180 355 1
S 2 1
L 185 355 14 0 3 0 1 0 OFIBER_ERR
N 4445
J 50 385 1
J 70 385 2
S 1 2
L 55 385 10 0 3 0 1 0 RST
N 4446
J 70 415 2
J 50 415 1
S 2 1
L 55 415 10 0 3 0 1 0 CLK
N 5185
J 1475 980 2
J 1470 980 3
J 1470 990 2
S 2 1
S 2 3
N 5176
J 835 340 1
J 865 340 2
S 1 2
L 840 340 14 0 3 0 1 0 RST
I 5171 virtex:INV 1 415 860 0 1 '
C 4710 1 2 0
C 5170 1 1 0
I 5155 virtex:GND 1 845 890 3 1 '
C 5169 2 4 0
I 5156 virtex:VCC 1 880 820 1 1 '
C 5168 1 2 0
I 5157 virtex:VCC 1 880 780 1 1 '
C 5166 2 2 0
I 5162 virtex:OPAD 1 1050 830 0 1 '
C 5164 2 1 0
I 5163 virtex:GND 1 850 840 3 1 '
C 5167 2 4 0
N 5151
J 1220 65 1
J 1280 65 2
S 1 2
L 1225 65 14 0 3 0 1 1 DLL_LOCK2
N 5136
J 1250 95 1
J 1280 95 2
S 1 2
L 1260 95 14 0 3 0 1 0 2CLK
N 5137
J 795 135 2
J 765 135 1
S 2 1
L 775 135 14 0 3 0 1 0 2CLK
N 5138
J 1025 95 2
J 995 95 1
S 2 1
L 1005 95 14 0 3 0 1 0 2CLK
N 5139
J 1090 275 1
J 1120 275 2
S 1 2
L 1100 275 14 0 3 0 1 0 2CLK
N 5066
J 1010 205 2
J 1025 205 2
S 1 2
N 5065
J 1025 175 2
J 1005 175 2
S 2 1
N 5064
J 1015 155 2
J 1025 155 2
S 1 2
N 5063
J 1005 135 2
J 1025 135 2
S 1 2
N 5127
J 995 115 2
J 1025 115 2
S 1 2
L 995 115 14 0 3 0 1 1 2CLK1
N 5084
J 1190 175 1
J 1145 175 2
S 2 1
L 1130 175 12 0 3 0 1 0 FIFO_CLK1
N 4795
J 685 480 2
J 650 480 2
S 2 1
L 640 480 18 0 3 0 1 0 GCK156
N 4661
J 685 560 2
J 650 560 2
S 2 1
L 640 560 18 0 3 0 1 0 GCK78
N 4644
J 495 560 2
J 510 560 2
S 1 2
L 490 560 12 0 3 0 1 0 CKFB
N 4861
J 510 380 2
J 500 380 2
S 2 1
N 4784
J 500 340 2
J 510 340 2
S 1 2
N 4792
J 510 320 2
J 500 320 2
S 2 1
N 4734
J 485 540 1
J 510 540 2
S 1 2
L 490 540 14 0 3 0 1 0 CLK
N 5124
J 1280 115 2
J 1250 115 2
S 2 1
L 1250 115 14 0 3 0 1 1 2CLK3
N 5130
J 765 155 2
J 795 155 2
S 1 2
L 765 155 14 0 3 0 1 1 2CLK0
N 5133
J 1120 295 2
J 1090 295 2
S 2 1
L 1090 295 14 0 3 0 1 1 2CLK2
I 5125 virtex2p:INV 1 1180 105 0 1 '
C 5126 1 2 0
C 5124 2 1 0
I 5128 virtex2p:INV 1 925 105 0 1 '
C 5127 1 1 0
C 5129 2 2 0
N 5120
J 1410 675 2
J 1360 675 1
S 2 1
L 1365 675 18 0 3 0 1 0 CLK156
N 5121
J 1410 715 2
J 1360 715 1
S 2 1
L 1365 715 14 0 3 0 1 0 CLK78
N 4715
J 135 1050 2
J 105 1050 2
S 2 1
L 95 1050 12 0 3 0 1 0 CK625IN
N 4681
J 1010 655 2
J 950 655 2
S 2 1
L 965 655 14 0 3 0 1 0 DDU_RDY
N 4685
J 1010 585 2
J 985 585 1
S 2 1
L 990 585 14 0 3 0 1 0 RST
N 4684
J 1010 615 2
J 985 615 1
S 2 1
L 990 615 14 0 3 0 1 0 CLK
N 4798
J 810 560 1
J 755 560 2
S 2 1
L 765 560 18 0 3 0 1 0 CLK
A 745 545 10 0 3 1 TNM_NET=CLK0
N 5116
J 755 480 2
J 810 480 1
S 1 2
L 765 480 18 0 3 0 1 0 2CLK
A 745 465 10 0 3 1 TNM_NET=FCLK
N 5104
J 700 940 2
J 715 940 2
S 1 2
N 5105
J 715 910 2
J 695 910 2
S 2 1
N 5106
J 705 890 2
J 715 890 2
S 1 2
N 5107
J 695 870 2
J 715 870 2
S 1 2
N 5112
J 685 830 2
J 715 830 2
S 1 2
L 680 830 12 0 3 0 1 1 CLK156-0
I 5102 virtex:GND 1 665 910 3 1 '
C 5106 1 4 0
N 5048
J 1110 315 2
J 1120 315 2
S 1 2
N 5050
J 1110 355 2
J 1120 355 2
S 1 2
N 5083
J 1240 355 2
J 1285 355 1
S 1 2
L 1225 355 12 0 3 0 1 0 FIFO_CLK2
N 5051
J 1110 385 2
J 1120 385 2
S 1 2
N 5049
J 1120 335 2
J 1110 335 2
S 2 1
N 4775
J 425 560 2
J 390 560 2
S 2 1
L 380 560 12 0 3 0 1 0 CKFB_IN
N 4867
J 545 965 2
J 540 965 3
J 540 975 2
S 2 3
S 2 1
N 4868
J 475 925 1
J 545 925 2
S 1 2
L 485 925 14 0 3 0 1 0 DLL_LOCK3
N 4863
J 665 965 2
J 745 965 1
S 1 2
L 650 965 14 0 3 0 1 0 ETH_DLL_ERR
N 5078
J 1280 135 2
J 1260 135 2
S 2 1
N 5079
J 1280 155 2
J 1270 155 2
S 2 1
N 5080
J 1260 175 2
J 1280 175 2
S 1 2
N 5081
J 1280 205 2
J 1265 205 2
S 2 1
N 5022
J 780 245 2
J 795 245 2
S 1 2
N 5023
J 795 215 2
J 775 215 2
S 2 1
N 5024
J 785 195 2
J 795 195 2
S 1 2
N 5025
J 775 175 2
J 795 175 2
S 1 2
I 5028 virtex:VCC 1 775 195 1 1 '
C 5023 2 2 0
I 5029 virtex:VCC 1 775 155 1 1 '
C 5025 1 2 0
I 5030 virtex:GND 1 740 265 3 1 '
C 5022 1 4 0
I 5031 virtex:GND 1 745 215 3 1 '
C 5024 1 4 0
I 5015 virtex:OPAD 1 1575 70 0 1 '
C 5016 2 1 0
N 5016
J 1530 80 1
J 1575 80 2
S 1 2
L 1525 80 12 0 3 0 1 0 FIFO_CLK3
I 5011 virtex:OPAD 1 1575 90 0 1 '
C 5012 1 1 0
N 5012
J 1575 100 2
J 1530 100 1
S 2 1
L 1525 100 12 0 3 0 1 0 FIFO_CLK2
I 5007 virtex:OPAD 1 1575 110 0 1 '
C 5008 2 1 0
N 5008
J 1530 120 1
J 1575 120 2
S 1 2
L 1525 120 12 0 3 0 1 0 FIFO_CLK1
I 4999 virtex:IBUF 1 720 615 0 1 '
A 750 630 5 0 3 3 IOSTANDARD=LVCMOS33
C 4680 2 2 0
C 4679 1 1 0
I 4998 virtex:IBUF 1 720 635 0 1 '
A 750 650 5 0 3 3 IOSTANDARD=LVCMOS33
C 4693 1 1 0
C 4692 2 2 0
I 4997 virtex:IBUF 1 720 655 0 1 '
A 750 670 5 0 3 3 IOSTANDARD=LVCMOS33
C 4682 2 2 0
C 4683 1 1 0
N 4977
J 465 1050 2
J 535 1050 2
S 1 2
L 440 1050 24 0 3 0 1 0 CLK625
N 4718
J 395 1050 2
J 360 1050 2
S 2 1
L 350 1050 18 0 3 0 1 0 CK_REF
N 4691
J 695 710 2
J 870 685 2
J 685 685 3
J 685 710 5
J 615 710 2
S 5 4
L 605 710 14 0 3 0 1 1 PWR-ON-RST
S 3 4
S 3 2
S 4 1
N 4689
J 765 710 2
J 845 710 1
S 1 2
L 755 710 14 0 3 0 1 0 PWR-ON-RST
N 4975
J 635 1010 2
J 585 1010 1
S 2 1
L 590 1010 14 0 3 0 1 0 CK125
N 4773
J 755 1050 2
J 785 1050 2
S 1 2
L 750 1050 12 0 3 0 1 0 ORCLK
N 4750
J 185 1030 1
J 220 1030 2
S 1 2
L 190 1030 14 0 3 0 1 0 CLK625
N 4836
J 495 730 2
J 415 730 1
S 2 1
L 420 730 14 0 3 0 1 0 DDU_DLL_LOCK
N 4678
J 820 440 2
J 740 440 1
S 2 1
L 745 440 14 0 3 0 1 0 LOCKED
N 4686
J 485 770 2
J 495 770 2
S 1 2
N 4692
J 685 645 2
J 720 645 2
S 1 2
L 680 645 14 0 3 0 1 1 RDYIN1
N 4688
J 485 680 2
J 495 680 2
S 1 2
N 4687
J 465 710 1
J 495 710 2
S 1 2
L 470 710 14 0 3 0 1 0 CLK
N 4682
J 685 665 2
J 720 665 2
S 1 2
L 680 665 14 0 3 0 1 1 RDYIN0
N 4680
J 685 625 2
J 720 625 2
S 1 2
L 680 625 14 0 3 0 1 1 RDYIN2
N 4683
J 790 665 2
J 870 665 2
S 1 2
L 790 665 14 0 3 0 1 1 RDY_IN0
N 4693
J 790 645 2
J 870 645 2
S 1 2
L 790 645 14 0 3 0 1 1 RDY_IN1
N 4433
J 70 265 2
J 50 265 1
S 2 1
L 55 265 10 0 3 0 1 0 RST
N 4432
J 50 295 1
J 70 295 2
S 1 2
L 55 295 10 0 3 0 1 0 CLK
N 4794
J 220 810 2
J 210 810 2
S 2 1
N 4721
J 220 870 2
J 140 870 1
S 2 1
L 145 870 14 0 3 0 1 1 LOCKED
N 4458
J 40 535 1
J 60 535 2
S 1 2
L 45 535 10 0 3 0 1 0 CLK
N 4457
J 60 505 2
J 40 505 1
S 2 1
L 45 505 10 0 3 0 1 0 RST
N 4599
J 975 480 2
J 975 470 3
J 980 470 2
S 2 1
S 2 3
N 4451
J 100 185 1
J 120 185 2
S 1 2
L 105 185 10 0 3 0 1 0 CLK
I 111 PAGE 1 0 0 0 1 '
N 4466
J 240 225 2
J 325 225 1
S 1 2
L 225 225 14 0 3 0 1 0 LSLINK_READY
N 4436
J 45 225 1
J 120 225 2
J 110 225 5
J 110 205 3
J 120 205 2
S 3 2
S 4 3
S 4 5
S 1 3
L 50 225 14 0 3 0 1 0 SLINK_READY
N 4452
J 120 155 2
J 100 155 1
S 2 1
L 105 155 10 0 3 0 1 0 RST
N 4711
J 220 1050 2
J 205 1050 2
S 2 1
L 190 1050 12 0 3 0 1 0 CK625
N 4745
J 515 970 1
J 465 970 2
S 2 1
L 440 970 24 0 3 0 1 0 CK125
N 4786
J 210 830 2
J 220 830 2
S 1 2
I 4704 virtex:SR4CE 1 495 670 0 1 '
C 4836 1 16 0
C 4691 5 12 0
X 11 0
X 10 0
X 4 0
C 4687 2 3 0
C 4688 2 14 0
C 4686 2 15 0
I 4706 virtex:GND 1 445 700 3 1 '
C 4688 1 4 0
I 4705 virtex:VCC 1 485 750 1 1 '
C 4686 1 2 0
N 4601
J 900 430 2
J 980 430 2
S 1 2
L 885 430 14 0 3 0 1 0 DDU_DLL_LOCK
I 4817 virtex2p:AND2 1 820 400 0 1 '
C 4601 1 20 0
C 4678 1 18 0
C 4677 2 19 0
N 4677
J 740 420 1
J 820 420 2
S 1 2
L 745 420 14 0 3 0 1 0 DLL_LOCK2
N 4849
J 1270 485 2
J 1285 485 2
S 1 2
L 1255 485 14 0 3 0 1 1 CLK78
N 4848
J 1200 485 2
J 1195 485 3
J 1195 525 3
J 1440 485 3
J 1440 525 3
J 1405 485 2
S 2 1
S 6 4
L 1390 485 14 0 3 0 1 0 CLK78
S 4 5
S 3 5
S 2 3
I 4869 virtex2p:AND4B3 1 870 605 0 1 '
C 4681 2 6 0
C 4691 2 1 0
C 4683 2 3 0
C 4693 2 4 0
C 4679 2 5 0
I 4699 IPAD1PU 1 595 655 0 1 '
C 4682 1 1 0
I 4700 IPAD1PU 1 595 635 0 1 '
C 4692 1 1 0
I 4701 IPAD1PU 1 595 615 0 1 '
C 4680 1 1 0
N 4679
J 790 625 2
J 870 625 2
S 1 2
L 790 625 14 0 3 0 1 1 RDY_IN2
N 4602
J 1175 470 1
J 1100 470 2
S 2 1
L 1085 470 14 0 3 0 1 0 DDU_DLL_ERR
I 4604 virtex:VCC 1 955 480 0 1 '
C 4599 1 2 0
N 4747
J 395 970 2
J 360 970 2
S 2 1
L 350 970 18 0 3 0 1 0 CK_125
N 4979
J 635 1050 2
J 605 1050 2
S 2 1
L 595 1050 14 0 3 0 1 0 CLK-625
I 4696 virtex:INV 1 695 700 0 1 '
C 4691 1 2 0
C 4689 1 1 0
N 5002
J 1575 140 2
J 1530 140 1
S 2 1
L 1525 140 12 0 3 0 1 0 FIFO_CLK0
I 5004 virtex:OPAD 1 1575 130 0 1 '
C 5002 1 1 0
N 5085
J 915 215 2
J 960 215 1
S 1 2
L 900 215 12 0 3 0 1 0 FIFO_CLK0
N 5082
J 1445 175 1
J 1400 175 2
S 2 1
L 1385 175 12 0 3 0 1 0 FIFO_CLK3
I 5054 virtex:GND 1 970 225 3 1 '
C 5066 1 4 0
I 5053 virtex:GND 1 975 175 3 1 '
C 5064 1 4 0
I 5056 virtex:VCC 1 1005 155 1 1 '
C 5065 2 2 0
I 5055 virtex:VCC 1 1005 115 1 1 '
C 5063 1 2 0
I 4649 virtex:IPAD 1 300 550 0 1 '
C 4775 2 1 0
I 4991 virtex:BUFG 1 685 470 0 1 '
A 680 455 10 0 3 1 LOC=BUFGMUX1S
C 5116 1 1 0
C 4795 1 2 0
I 4791 virtex:GND 1 460 340 3 1 '
C 4792 2 4 0
I 4783 virtex:GND 1 460 360 3 1 '
C 4784 1 4 0
I 4862 virtex:GND 1 460 400 3 1 '
C 4861 2 4 0
I 5069 virtex:GND 1 1225 225 3 1 '
C 5081 2 4 0
I 5068 virtex:GND 1 1230 175 3 1 '
C 5079 2 4 0
I 5070 virtex:VCC 1 1260 115 1 1 '
C 5078 2 2 0
I 5071 virtex:VCC 1 1260 155 1 1 '
C 5080 1 2 0
I 4813 virtex:OPAD 1 865 900 0 1 '
C 4814 1 1 0
N 5111
J 615 830 2
J 565 830 1
S 2 1
L 570 830 18 0 3 0 1 0 CLK156
I 5110 virtex2p:INV 1 615 820 0 1 '
C 5112 1 1 0
C 5111 1 2 0
I 4776 virtex2p:IBUFG 1 425 550 0 1 '
A 455 565 5 0 3 3 IOSTANDARD=LVCMOS33
C 4644 1 1 0
C 4775 1 2 0
N 5109
J 675 850 1
J 715 850 2
S 1 2
L 680 850 12 0 3 0 1 0 CLK156
I 4990 virtex:BUFG 1 685 550 0 1 '
A 680 535 10 0 3 1 LOC=BUFGMUX7S
C 4661 1 2 0
C 4798 2 1 0
I 4770 virtex:OPAD 1 1595 600 0 1 '
C 4771 2 1 0
N 4771
J 1555 610 2
J 1595 610 2
S 1 2
L 1545 610 12 0 3 0 1 0 CKFB_OUT
N 5122
J 1485 610 2
J 1475 610 3
J 1580 645 3
J 1475 645 3
J 1580 715 3
J 1530 715 2
S 2 1
S 2 4
S 6 5
L 1520 715 12 0 3 0 1 0 FBCK_OUT
S 4 3
S 3 5
I 5134 virtex2p:INV 1 1020 285 0 1 '
C 5135 1 2 0
C 5133 2 1 0
I 5038 virtex:GND 1 1070 355 3 1 '
C 5049 2 4 0
I 5040 virtex:VCC 1 1110 295 1 1 '
C 5048 1 2 0
I 5041 virtex:VCC 1 1110 335 1 1 '
C 5050 1 2 0
I 4603 virtex2p:FDC_1 1 980 390 0 1 '
C 4600 2 6 0
C 4599 3 1 0
C 4602 2 4 0
C 4601 2 8 0
I 5052 OFDDRCPE_33 1 1025 55 0 1 '
C 5127 2 10 0
C 5063 2 2 0
C 5065 1 1 0
C 5084 2 4 0
C 5066 2 7 0
C 5149 2 6 0
C 5064 2 8 0
C 5138 1 11 0
I 5131 virtex2p:INV 1 695 145 0 1 '
C 5130 1 1 0
C 5132 2 2 0
N 5129
J 895 115 1
J 925 115 2
S 1 2
L 905 115 14 0 3 0 1 0 2CLK
N 5132
J 665 155 1
J 695 155 2
S 1 2
L 675 155 14 0 3 0 1 0 2CLK
I 5032 OFDDRCPE_33 1 795 95 0 1 '
C 5130 2 10 0
C 5025 2 2 0
C 5023 1 1 0
C 5085 1 4 0
C 5022 2 7 0
C 5150 1 6 0
C 5024 2 8 0
C 5137 1 11 0
I 5101 virtex:VCC 1 695 850 1 1 '
C 5107 1 2 0
I 5100 virtex:VCC 1 695 890 1 1 '
C 5105 2 2 0
I 5103 virtex:GND 1 660 960 3 1 '
C 5104 1 4 0
N 5149
J 965 65 1
J 1025 65 2
S 1 2
L 970 65 14 0 3 0 1 1 DLL_LOCK2
N 5115
J 750 125 1
J 710 125 1
S 2 1
L 715 125 12 0 3 0 1 0 CLK156
N 5150
J 795 105 2
J 735 105 1
S 2 1
L 740 105 14 0 3 0 1 1 DLL_LOCK2
N 5152
J 1120 245 2
J 1060 245 1
S 2 1
L 1065 245 14 0 3 0 1 1 DLL_LOCK2
N 5153
J 655 800 1
J 715 800 2
S 1 2
L 660 800 14 0 3 0 1 1 DLL_LOCK2
I 4717 virtex2p:DCM 1 220 750 0 1 '
A 345 820 10 0 3 1 CLKDV_DIVIDE=4.0
A 345 810 10 0 3 1 STARTUP_WAIT=FALSE
C 4711 1 16 0
C 4721 1 3 0
C 4786 2 29 0
C 4794 1 28 0
X 27 0
C 4718 2 21 0
X 20 0
X 19 0
X 4 0
C 4747 2 10 0
X 18 0
X 11 0
X 12 0
X 24 0
C 4710 2 25 0
X 26 0
X 30 0
C 4750 2 17 0
X 32 0
I 4785 virtex:GND 1 170 850 3 1 '
C 4786 1 4 0
I 4793 virtex:GND 1 170 830 3 1 '
C 4794 2 4 0
I 4989 virtex:BUFG 1 395 960 0 1 '
A 390 945 10 0 3 1 LOC=BUFGMUX0S
C 4747 1 2 0
C 4745 2 1 0
I 4719 virtex:BUFG 1 395 1040 0 1 '
A 390 1025 10 0 3 1 LOC=BUFGMUX2S
C 4977 1 1 0
C 4718 1 2 0
I 4978 virtex:INV 1 535 1040 0 1 '
C 4979 2 1 0
C 4977 2 2 0
I 5001 OFD_33_1 1 635 970 0 1 '
C 4975 1 2 0
C 4979 1 15 0
C 4773 1 3 0
I 4772 virtex:OPAD 1 785 1040 0 1 '
C 4773 2 1 0
I 4725 virtex:IBUFG 1 135 1040 0 1 '
A 175 1045 5 0 3 3 IOSTANDARD=LVCMOS33
C 4715 1 2 0
C 4711 2 1 0
I 4713 virtex:IPAD 1 15 1040 0 1 '
C 4715 2 1 0
I 4866 virtex:VCC 1 520 975 0 1 '
C 4867 3 2 0
I 4870 virtex2p:FDC_1 1 545 885 0 1 '
C 4863 1 4 0
C 4867 1 1 0
C 5179 1 6 0
C 4868 2 8 0
N 4814
J 865 910 2
J 835 910 2
S 2 1
L 830 910 12 0 3 0 1 0 IRCLK0
I 4779 virtex:GND 1 1175 850 3 1 '
C 4780 1 4 0
I 4588 virtex:GND 1 1180 825 0 1 '
C 4563 3 4 0
I 4789 virtex:GND 1 1175 830 3 1 '
C 4790 2 4 0
N 4710
J 415 870 2
J 360 870 2
S 2 1
L 345 870 14 0 3 0 1 0 DLL_LOCK3
N 5170
J 485 870 2
J 545 870 1
S 1 2
L 475 870 14 0 3 0 1 1 DLL_LOCK3
I 5172 OFDDR_33_F24 1 715 790 0 1 '
C 5109 2 10 0
C 5107 2 2 0
C 5105 1 1 0
C 4814 2 4 0
C 5104 2 7 0
C 5153 2 6 0
C 5106 2 8 0
C 5112 2 11 0
N 5161
J 750 760 1
J 800 760 2
S 1 2
L 755 760 18 0 3 0 1 0 CLK156
N 5177
J 800 360 1
J 865 360 2
S 1 2
L 805 360 14 0 3 0 1 0 OETRAIL+2
I 5175 virtex:OR2 1 865 320 0 1 '
C 4600 4 10 0
C 5177 2 9 0
C 5176 2 7 0
N 4600
J 955 400 3
J 980 400 2
J 955 350 3
J 945 350 2
S 3 1
S 4 3
S 1 2
L 940 400 14 0 3 0 1 0 RST_EOE
N 5179
J 545 895 2
J 495 895 1
S 2 1
L 505 895 14 0 3 0 1 0 RST_EOE
N 5180
J 1475 910 2
J 1455 910 1
S 2 1
L 1460 910 14 0 3 0 1 0 RST
N 5184
J 1475 940 2
J 1370 940 1
S 2 1
L 1380 940 14 0 3 0 1 0 DDU_DLL_LOCK
N 5183
J 1595 980 2
J 1675 980 1
S 1 2
L 1585 980 14 0 3 0 1 0 LDDU_DLL_ERR
N 5190
J 200 595 2
J 170 595 1
S 2 1
L 180 595 14 0 3 0 1 0 LFF
N 4434
J 20 575 1
J 60 575 2
S 1 2
L 30 575 14 0 3 0 1 0 LFF-FB
N 4437
J 25 335 1
J 70 335 2
S 1 2
L 30 335 14 0 3 0 1 0 OFIBER-FB
N 4463
J 245 455 2
J 190 455 2
S 2 1
L 185 455 14 0 3 0 1 1 LOFIFO_MT
N 4465
J 245 335 2
J 190 335 2
S 2 1
L 180 335 14 0 3 0 1 0 LOFIBER_ERR
N 5199
J 325 465 2
J 380 465 1
S 1 2
L 320 465 14 0 3 0 1 1 OFIFO-FB
N 5195
J 380 345 1
J 325 345 2
S 2 1
L 310 345 14 0 3 0 1 0 OFIBER-FB
N 5191
J 335 585 1
J 280 585 2
S 2 1
L 280 585 14 0 3 0 1 0 LFF-FB
N 4468
J 200 575 2
J 180 575 2
S 2 1
L 180 575 14 0 3 0 1 0 LLFF
I 5187 virtex2p:FDC 1 60 495 0 1 '
C 4468 2 4 0
C 4434 2 1 0
C 4457 1 6 0
C 4458 2 3 0
I 5188 virtex2p:OR2 1 200 555 0 1 '
C 5191 2 10 0
C 5190 1 9 0
C 4468 1 7 0
I 5194 virtex2p:FDC 1 70 255 0 1 '
C 4432 2 3 0
C 4433 1 6 0
C 4437 2 1 0
C 4465 2 4 0
I 5197 virtex2p:FDC 1 70 375 0 1 '
C 4446 1 3 0
C 4445 2 6 0
C 4440 1 1 0
C 4463 2 4 0
N 4440
J 70 455 2
J 25 455 1
S 2 1
L 30 455 14 0 3 0 1 1 OFIFO-FB
I 5196 virtex2p:OR2 1 245 435 0 1 '
C 4463 1 7 0
C 5198 2 9 0
C 5199 1 10 0
I 5192 virtex2p:OR2 1 245 315 0 1 '
C 4465 1 7 0
C 5193 1 9 0
C 5195 2 10 0
I 4453 virtex:FDCE 1 120 145 0 1 '
C 4466 1 4 0
C 4436 2 1 0
C 4452 1 6 0
C 4436 5 2 0
C 4451 2 3 0
I 5200 virtex2p:FDCE 1 1010 575 0 1 '
C 4694 1 4 0
C 4681 1 1 0
C 4685 1 6 0
C 5203 4 2 0
C 4684 1 3 0
I 5160 virtex2p:INV 1 800 750 0 1 '
C 5161 2 2 0
C 5165 2 1 0
N 4694
J 1130 655 2
J 1200 655 1
S 1 2
L 1115 655 14 0 3 0 1 0 SYSTEM_RDY
N 5205
J 765 580 1
J 845 580 2
S 1 2
L 770 580 14 0 3 0 1 0 SUM_RD_BUSY
I 5159 OFDDR_33_F16 1 900 720 0 1 '
C 5158 1 10 0
C 5166 1 2 0
C 5168 2 1 0
C 5164 1 4 0
C 5169 1 7 0
C 5154 1 6 0
C 5167 1 8 0
C 5165 1 11 0
N 5203
J 925 590 2
J 965 590 3
J 965 635 3
J 1010 635 2
S 1 2
S 2 3
S 3 4
L 935 635 12 0 3 0 1 1 DDU_INIT_DONE
I 5206 virtex2p:NOR2 1 845 560 0 1 '
C 5203 1 10 0
C 5207 2 9 0
C 5205 2 7 0
I 4662 virtex2p:DCM 1 510 260 0 1 '
A 635 315 10 0 3 1 PHASE_SHIFT=0
A 635 325 10 0 3 1 CLKOUT_PHASE_SHIFT=FIXED
A 635 335 10 0 3 1 STARTUP_WAIT=FALSE
X 32 0
C 4734 2 17 0
X 30 0
X 26 0
C 4664 2 25 0
X 24 0
X 12 0
X 11 0
X 18 0
C 4795 2 10 0
X 4 0
X 19 0
X 20 0
C 4661 2 21 0
X 27 0
C 4792 1 28 0
C 4784 2 29 0
C 4861 1 3 0
C 4644 2 16 0
N 4664
J 695 380 2
J 650 380 2
S 2 1
L 635 380 14 0 3 0 1 0 DLL_LOCK2
I 4663 virtex:INV 1 695 370 0 1 '
C 4665 2 1 0
C 4664 1 2 0
N 4665
J 830 380 1
J 765 380 2
S 2 1
L 750 380 14 0 3 0 1 1 DLL_LOCK2
N 4851
J 1285 445 2
J 1235 445 1
S 2 1
L 1240 445 14 0 3 0 1 0 CLK156
I 4579 virtex:IPAD 1 985 1040 0 1 '
C 4596 1 1 0
I 4581 virtex:IBUFG 1 1110 1040 0 1 '
A 1150 1045 5 0 3 3 IOSTANDARD=LVCMOS33
C 4578 1 1 0
C 4596 2 2 0
I 4562 virtex2p:DCM 1 1230 750 0 1 '
A 1360 830 10 0 3 1 STARTUP_WAIT=FALSE
A 1360 810 10 0 3 1 CLKOUT_PHASE_SHIFT=FIXED
A 1200 755 10 0 3 1 PHASE_SHIFT=10
A 1360 820 10 0 3 1 CLKDV_DIVIDE=4.0
C 4578 2 16 0
C 4563 1 3 0
C 4780 2 29 0
C 4790 1 28 0
X 27 0
C 4575 2 21 0
X 20 0
X 19 0
X 4 0
X 10 0
X 18 0
X 11 0
X 12 0
X 24 0
C 4584 1 25 0
X 26 0
X 30 0
C 4641 1 17 0
X 32 0
I 4585 virtex:INV 1 1405 860 0 1 '
C 4586 1 1 0
C 4584 2 2 0
I 4992 virtex:BUFG 1 1385 1040 0 1 '
A 1380 1025 10 0 3 1 LOC=BUFGMUX3P
C 4575 1 2 0
C 4831 2 1 0
I 5067 OFDDRCPE_33 1 1280 55 0 1 '
C 5136 2 11 0
C 5079 1 8 0
C 5151 2 6 0
C 5081 1 7 0
C 5082 2 4 0
C 5080 2 1 0
C 5078 1 2 0
C 5124 1 10 0
I 4847 virtex2p:INV 1 1200 475 0 1 '
C 4849 1 1 0
C 4848 1 2 0
I 4846 virtex2p:FD 1 1285 405 0 1 '
A 1310 410 10 0 3 1 LOC=SLICE_X0Y78
C 4851 1 3 0
C 4849 2 1 0
C 4848 6 4 0
I 5182 virtex:VCC 1 1450 990 0 1 '
C 5185 3 2 0
I 5181 virtex2p:FDC_1 1 1475 900 0 1 '
C 5184 1 8 0
C 5183 1 4 0
C 5185 1 1 0
C 5180 1 6 0
N 5126
J 1180 115 2
J 1150 115 1
S 2 1
L 1160 115 14 0 3 0 1 0 2CLK
I 5039 virtex:GND 1 1070 405 3 1 '
C 5051 1 4 0
I 5037 OFDDRCPE_33 1 1120 235 0 1 '
C 5139 2 11 0
C 5049 1 8 0
C 5152 1 6 0
C 5051 2 7 0
C 5083 1 4 0
C 5050 2 1 0
C 5048 2 2 0
C 5133 1 10 0
I 5118 virtex2p:OBUF 1 1485 600 0 1 '
A 1565 620 5 0 3 3 DRIVE=8
A 1515 615 5 0 3 3 IOSTANDARD=LVCMOS33
C 4771 1 1 0
C 5122 1 2 0
N 5252
J 1250 390 1
J 1280 390 2
S 1 2
L 1260 390 14 0 3 0 1 0 CLK
I 5117 virtex2p:FD 1 1410 635 0 1 '
A 1515 695 10 0 3 1 IOB=TRUE
C 5120 1 3 0
C 5121 1 1 0
C 5122 6 4 0
N 4981
J 1595 390 2
J 1580 390 2
S 2 1
L 1570 390 12 0 3 0 1 0 OWCLK
N 5135
J 1020 295 2
J 990 295 1
S 2 1
L 1000 295 14 0 3 0 1 0 2CLK
N 5249
J 1350 390 2
J 1375 390 2
S 1 2
L 1340 390 14 0 3 0 1 1 DDRWCK
I 5255 virtex2p:FD_1 1 1375 310 0 1 '
A 1480 370 10 0 3 1 IOB=TRUE
C 5256 1 4 0
C 5249 2 1 0
C 5257 2 7 0
I 5253 virtex2p:OBUF 1 1510 380 0 1 '
A 1560 400 5 0 3 3 SLEW=FAST
A 1510 370 10 0 3 3 FAST
A 1540 395 5 0 3 3 IOSTANDARD=LVCMOS33
A 1590 400 5 0 3 3 DRIVE=12
C 5256 2 2 0
C 4981 2 1 0
I 4980 virtex:OPAD 1 1595 380 0 1 '
C 4981 1 1 0
I 5248 virtex2p:INV 1 1280 380 0 1 '
C 5249 1 1 0
C 5252 2 2 0
T 1235 565 18 0 3 BREF
Q 11 0 0
T 340 530 20 0 3 78 MHz
Q 13 0 0
T 450 65 18 0 3 ARST is like SoftRst, add load const later
Q 11 0 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 1290 35 25 0 3 1
Q 11 0 0
T 1632 1 25 0 3 2D
Q 11 0 0
T 20 105 24 0 3 Add LoadConst & BUSY logic for DMB/TMB/etc. later....
Q 13 0 0
T 450 85 18 0 3 JTAG Reset is like SyncRst
Q 11 0 0
T 616 38 20 0 3 DDU Control
Q 11 0 0
T 616 18 20 0 3 DDU Controller Logic
Q 11 0 0
T 616 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 1530 30 25 0 3 D785C
Q 11 0 0
T 20 125 24 0 3 DDU_Ready for FMM;  BUSY==RST with pull-up (external?)
Q 13 0 0
T 1175 960 30 0 9 Bottom: 7S.6P.5S.4P/3S.2P.1S.0P
Q 12 0 0
T 1175 985 30 0 9 BufGs, Top: 7P.6S.5P.4S/3P.2S.1P.0S
Q 12 0 0
T 660 575 18 0 3 USER2
Q 11 0 0
T 660 495 18 0 3 USER1
Q 11 0 0
T 820 475 20 0 3 156 MHz
Q 13 0 0
T 1575 155 20 0 3 156 MHz
Q 13 0 0
T 1615 620 18 0 9 1 load:
Q 11 0 0
T 900 225 18 0 3 2 loads: RCLKA & WCLKB
Q 11 0 0
T 175 1060 18 0 3 REF
Q 11 0 0
T 1010 815 20 0 3 156 MHz
Q 13 0 0
T 825 885 20 0 3 156 MHz
Q 13 0 0
T 1065 850 18 0 9 2 loads:
Q 11 0 0
T 880 920 18 0 9 4/2 loads:
Q 11 0 0
T 1675 575 18 0 9 was Slow 12mA:  8mA adds 0.5ns delay
Q 11 0 0
T 1675 560 18 0 9 6mA adds ~1ns more
Q 11 0 0
T 1600 650 20 0 3 78 MHz
Q 13 0 0
T 1000 890 18 0 3 F16 ok; Slow16 may be better...
Q 11 0 0
T 720 305 18 0 3 <--- DeltaT = N*Period/256 = N*50ps, 10ns max
Q 13 0 0
T 765 525 20 0 3 78 MHz
Q 13 0 0
T 1285 750 18 0 3 <--- DeltaT = N*Period/256 = N*98ps, 10ns max
Q 13 0 0
T 1180 155 18 0 9 2 loads:
Q 11 0 0
T 1680 490 18 0 9 But now just FPGA_ckFB
Q 11 0 0
T 1415 525 18 0 3 CLK78 had 3 loads to:  FPGA_ckFB,
Q 11 0 0
T 1655 510 18 0 9 SLink & OutFIFO WCLK.
Q 11 0 0
T 1435 155 18 0 9 2 loads:
Q 11 0 0
T 1270 335 18 0 9 2 loads:
Q 11 0 0
T 1595 355 20 0 3 78 MHz
Q 13 0 0
T 1670 335 18 0 9 SLink & OutFIFO WCLK
Q 11 0 0
T 1530 350 18 0 9 2 loads:
Q 11 0 0
U 1550 0 20 0 3 3 @SHEET=5
U 1510 0 20 0 9 3 @NAME=DDUCNTRL
U 1310 5 20 0 9 3 @DATETIME=3-21-2012_19:11
E
