{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583515139694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583515139704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 18:18:59 2020 " "Processing started: Fri Mar 06 18:18:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583515139704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515139704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515139704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583515141778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583515141778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "septseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file septseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 septseg-rtl " "Found design unit 1: septseg-rtl" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583515158074 ""} { "Info" "ISGN_ENTITY_NAME" "1 septseg " "Found entity 1: septseg" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583515158074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "septseg " "Elaborating entity \"septseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583515158167 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger0 septseg.vhd(68) " "VHDL Process Statement warning at septseg.vhd(68): signal \"trigger0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158172 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger3 septseg.vhd(70) " "VHDL Process Statement warning at septseg.vhd(70): signal \"trigger3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158172 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger4 septseg.vhd(75) " "VHDL Process Statement warning at septseg.vhd(75): signal \"trigger4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158174 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "trigger1 septseg.vhd(81) " "VHDL Process Statement warning at septseg.vhd(81): signal \"trigger1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158174 "|septseg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led3 septseg.vhd(65) " "VHDL Process Statement warning at septseg.vhd(65): inferring latch(es) for signal or variable \"led3\", which holds its previous value in one or more paths through the process" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583515158178 "|septseg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led4 septseg.vhd(65) " "VHDL Process Statement warning at septseg.vhd(65): inferring latch(es) for signal or variable \"led4\", which holds its previous value in one or more paths through the process" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583515158178 "|septseg"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led1 septseg.vhd(65) " "VHDL Process Statement warning at septseg.vhd(65): inferring latch(es) for signal or variable \"led1\", which holds its previous value in one or more paths through the process" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583515158178 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bouton1 septseg.vhd(126) " "VHDL Process Statement warning at septseg.vhd(126): signal \"bouton1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(127) " "VHDL Process Statement warning at septseg.vhd(127): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(128) " "VHDL Process Statement warning at septseg.vhd(128): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(129) " "VHDL Process Statement warning at septseg.vhd(129): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(130) " "VHDL Process Statement warning at septseg.vhd(130): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(131) " "VHDL Process Statement warning at septseg.vhd(131): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(132) " "VHDL Process Statement warning at septseg.vhd(132): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mess septseg.vhd(133) " "VHDL Process Statement warning at septseg.vhd(133): signal \"mess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583515158179 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[349\] septseg.vhd(118) " "Can't infer register for \"mess\[349\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158194 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[349\] septseg.vhd(116) " "Inferred latch for \"mess\[349\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[348\] septseg.vhd(118) " "Can't infer register for \"mess\[348\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[348\] septseg.vhd(116) " "Inferred latch for \"mess\[348\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[347\] septseg.vhd(118) " "Can't infer register for \"mess\[347\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[347\] septseg.vhd(116) " "Inferred latch for \"mess\[347\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[346\] septseg.vhd(118) " "Can't infer register for \"mess\[346\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[346\] septseg.vhd(116) " "Inferred latch for \"mess\[346\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[345\] septseg.vhd(118) " "Can't infer register for \"mess\[345\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[345\] septseg.vhd(116) " "Inferred latch for \"mess\[345\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[344\] septseg.vhd(118) " "Can't infer register for \"mess\[344\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[344\] septseg.vhd(116) " "Inferred latch for \"mess\[344\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[343\] septseg.vhd(118) " "Can't infer register for \"mess\[343\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158195 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[343\] septseg.vhd(116) " "Inferred latch for \"mess\[343\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[342\] septseg.vhd(118) " "Can't infer register for \"mess\[342\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[342\] septseg.vhd(116) " "Inferred latch for \"mess\[342\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[341\] septseg.vhd(118) " "Can't infer register for \"mess\[341\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[341\] septseg.vhd(116) " "Inferred latch for \"mess\[341\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[340\] septseg.vhd(118) " "Can't infer register for \"mess\[340\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[340\] septseg.vhd(116) " "Inferred latch for \"mess\[340\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[339\] septseg.vhd(118) " "Can't infer register for \"mess\[339\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[339\] septseg.vhd(116) " "Inferred latch for \"mess\[339\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[338\] septseg.vhd(118) " "Can't infer register for \"mess\[338\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[338\] septseg.vhd(116) " "Inferred latch for \"mess\[338\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158196 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[337\] septseg.vhd(118) " "Can't infer register for \"mess\[337\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[337\] septseg.vhd(116) " "Inferred latch for \"mess\[337\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[336\] septseg.vhd(118) " "Can't infer register for \"mess\[336\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[336\] septseg.vhd(116) " "Inferred latch for \"mess\[336\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[335\] septseg.vhd(118) " "Can't infer register for \"mess\[335\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[335\] septseg.vhd(116) " "Inferred latch for \"mess\[335\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[334\] septseg.vhd(118) " "Can't infer register for \"mess\[334\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[334\] septseg.vhd(116) " "Inferred latch for \"mess\[334\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[333\] septseg.vhd(118) " "Can't infer register for \"mess\[333\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[333\] septseg.vhd(116) " "Inferred latch for \"mess\[333\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[332\] septseg.vhd(118) " "Can't infer register for \"mess\[332\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[332\] septseg.vhd(116) " "Inferred latch for \"mess\[332\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "mess\[331\] septseg.vhd(118) " "Can't infer register for \"mess\[331\]\" at septseg.vhd(118) because it does not hold its value outside the clock edge" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 118 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mess\[331\] septseg.vhd(116) " "Inferred latch for \"mess\[331\]\" at septseg.vhd(116)" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158197 "|septseg"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583515158233 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583515158359 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 06 18:19:18 2020 " "Processing ended: Fri Mar 06 18:19:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583515158359 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583515158359 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583515158359 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158359 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 22 s 16 s " "Quartus Prime Full Compilation was unsuccessful. 22 errors, 16 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583515158981 ""}
