// Seed: 3305100375
module module_0 (
    input  wire  id_0,
    input  wor   id_1,
    output tri   id_2,
    output wor   id_3,
    input  wand  id_4,
    input  wire  id_5,
    input  wire  id_6,
    input  wand  id_7,
    input  tri0  id_8,
    output uwire id_9
);
  id_11(
      .id_0(1),
      .id_1(id_12),
      .id_2(1'b0),
      .id_3(1),
      .id_4(id_6),
      .id_5(1),
      .id_6(1),
      .id_7(1 & 1),
      .id_8(1),
      .id_9(1),
      .id_10(id_6),
      .id_11(1),
      .id_12({id_9{id_2}})
  );
  assign id_12 = 1;
  wire id_13;
  assign module_1.type_33 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    output tri0 id_8,
    output wire id_9,
    input wand id_10,
    output tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    output wor id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri id_17,
    output uwire id_18,
    output supply0 id_19,
    input supply1 id_20,
    output wor id_21,
    output tri1 id_22,
    input supply1 id_23,
    output wand id_24
);
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_4,
      id_9,
      id_1,
      id_3,
      id_20,
      id_17,
      id_17,
      id_0
  );
endmodule
