{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572978562949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572978562949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 15:29:22 2019 " "Processing started: Tue Nov 05 15:29:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572978562949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572978562949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572978562949 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572978563267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xore.sv 1 1 " "Found 1 design units, including 1 entities, in source file xore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xore " "Found entity 1: xore" {  } { { "xore.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/xore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.sv 1 1 " "Found 1 design units, including 1 entities, in source file somador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxe.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxe " "Found entity 1: muxe" {  } { { "muxe.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/muxe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572978563307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.sv 1 1 " "Found 1 design units, including 1 entities, in source file part3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.sv" "" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/part3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572978563317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572978563317 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572978563338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:s1 " "Elaborating entity \"somador\" for hierarchy \"somador:s1\"" {  } { { "part3.sv" "s1" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/part3.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572978563377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xore somador:s1\|xore:Xor1 " "Elaborating entity \"xore\" for hierarchy \"somador:s1\|xore:Xor1\"" {  } { { "somador.sv" "Xor1" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572978563377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxe somador:s1\|muxe:mx " "Elaborating entity \"muxe\" for hierarchy \"somador:s1\|muxe:mx\"" {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572978563387 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entradax mx 1 4 " "Port \"entradax\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entraday mx 1 4 " "Port \"entraday\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "saida mx 1 4 " "Port \"saida\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entradax mx 1 4 " "Port \"entradax\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entraday mx 1 4 " "Port \"entraday\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "saida mx 1 4 " "Port \"saida\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entradax mx 1 4 " "Port \"entradax\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "entraday mx 1 4 " "Port \"entraday\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "saida mx 1 4 " "Port \"saida\" on the entity instantiation of \"mx\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "somador.sv" "mx" { Text "C:/Users/Aluno/Documents/Thomas/hdl/Lab1/Lab1/Lista2/somador.sv" 25 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1572978563428 "|part3|somador:s1|muxe:mx"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1572978563723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572978564005 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572978564005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572978564074 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572978564074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572978564074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572978564074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572978564105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 15:29:24 2019 " "Processing ended: Tue Nov 05 15:29:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572978564105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572978564105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572978564105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572978564105 ""}
