// Seed: 3399276112
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output wire id_2
    , id_16,
    input wire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    input wor id_14
);
  supply0 id_17 = id_6 + 1;
  assign id_9 = id_12;
  tri0 id_18, id_19;
  initial id_19 = 1;
  initial assume (!id_5) id_0 = id_16 + id_5 == 1'h0;
  wire id_20;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    output wor id_6,
    input supply0 id_7,
    input supply1 id_8
);
  assign id_6 = 1;
  module_0(
      id_6, id_1, id_6, id_8, id_6, id_3, id_5, id_6, id_3, id_6, id_6, id_0, id_5, id_6, id_3
  );
endmodule
