OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /root/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/encoder/runs/RUN_2024.11.03_18.10.17/results/placement/priority_encoder.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: D[4] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[4] (in)
                                         D[4] (net)
                  0.02    0.00    2.01 ^ input4/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.11    0.12    2.13 ^ input4/X (sky130_fd_sc_hd__buf_1)
                                         net4 (net)
                  0.11    0.00    2.13 ^ _10_/D (sky130_fd_sc_hd__or4_1)
     1    0.00    0.05    0.12    2.24 ^ _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.05    0.00    2.24 ^ _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.24   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                  2.01   slack (MET)


Startpoint: D[6] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[6] (in)
                                         D[6] (net)
                  0.02    0.00    2.01 ^ input6/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.17    0.15    2.16 ^ input6/X (sky130_fd_sc_hd__buf_1)
                                         net6 (net)
                  0.17    0.00    2.16 ^ _15_/A1 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.04    0.10    2.26 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.04    0.00    2.26 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.26   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -2.26   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: D[6] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[6] (in)
                                         D[6] (net)
                  0.02    0.00    2.01 ^ input6/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.17    0.15    2.16 ^ input6/X (sky130_fd_sc_hd__buf_1)
                                         net6 (net)
                  0.17    0.00    2.16 ^ _12_/C1 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.05    0.12    2.29 ^ _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.05    0.00    2.29 ^ _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.29   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.29   data arrival time
-----------------------------------------------------------------------------
                                  2.05   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.07    0.35    0.35 v _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.07    0.00    0.35 v output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    0.53 v output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.09    0.00    0.53 v O[1] (out)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.07    0.35    0.35 v _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.07    0.00    0.35 v output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.18    0.53 v output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.09    0.00    0.53 v O[2] (out)
                                  0.53   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.53   data arrival time
-----------------------------------------------------------------------------
                                  2.28   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.02    0.08    0.36    0.36 v _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.08    0.00    0.36 v output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.09    0.19    0.55 v output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.09    0.00    0.55 v O[0] (out)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  2.30   slack (MET)



worst slack corner Typical: 2.0127
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.09    0.13    2.13 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.09    0.00    2.13 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.57    2.70 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.09    0.00    2.70 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.70   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    9.64   library setup time
                                  9.64   data required time
-----------------------------------------------------------------------------
                                  9.64   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  6.94   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.00    2.00 v D[2] (in)
                                         D[2] (net)
                  0.01    0.00    2.00 v input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.05    0.10    2.11 v input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.05    0.00    2.11 v _11_/B (sky130_fd_sc_hd__or2_1)
     1    0.00    0.05    0.21    2.32 v _11_/X (sky130_fd_sc_hd__or2_1)
                                         _05_ (net)
                  0.05    0.00    2.32 v _12_/A2 (sky130_fd_sc_hd__a211o_1)
     1    0.00    0.06    0.31    2.63 v _12_/X (sky130_fd_sc_hd__a211o_1)
                                         _01_ (net)
                  0.06    0.00    2.63 v _17_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.63   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.63   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.02    0.16    0.45    0.45 ^ _18_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net8 (net)
                  0.16    0.00    0.45 ^ output8/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.25    0.70 ^ output8/X (sky130_fd_sc_hd__buf_2)
                                         O[0] (net)
                  0.17    0.00    0.70 ^ O[0] (out)
                                  0.70   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  7.05   slack (MET)


Startpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.14    0.43    0.43 ^ _16_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net10 (net)
                  0.14    0.00    0.43 ^ output10/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.67 ^ output10/X (sky130_fd_sc_hd__buf_2)
                                         O[2] (net)
                  0.17    0.00    0.67 ^ O[2] (out)
                                  0.67   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.67   data arrival time
-----------------------------------------------------------------------------
                                  7.08   slack (MET)


Startpoint: _17_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: O[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _17_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.01    0.12    0.42    0.42 ^ _17_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net9 (net)
                  0.12    0.00    0.42 ^ output9/A (sky130_fd_sc_hd__buf_2)
     1    0.03    0.17    0.24    0.66 ^ output9/X (sky130_fd_sc_hd__buf_2)
                                         O[1] (net)
                  0.17    0.00    0.66 ^ O[1] (out)
                                  0.66   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  7.09   slack (MET)


Startpoint: D[2] (input port clocked by clk)
Endpoint: _18_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ D[2] (in)
                                         D[2] (net)
                  0.02    0.00    2.01 ^ input2/A (sky130_fd_sc_hd__buf_1)
     2    0.01    0.11    0.13    2.14 ^ input2/X (sky130_fd_sc_hd__buf_1)
                                         net2 (net)
                  0.11    0.00    2.14 ^ _08_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.02    0.04    2.17 v _08_/Y (sky130_fd_sc_hd__inv_2)
                                         _03_ (net)
                  0.02    0.00    2.17 v _13_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.12    0.12    2.30 ^ _13_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.12    0.00    2.30 ^ _14_/A2 (sky130_fd_sc_hd__o21ba_1)
     1    0.00    0.04    0.13    2.43 ^ _14_/X (sky130_fd_sc_hd__o21ba_1)
                                         _07_ (net)
                  0.04    0.00    2.43 ^ _15_/A2 (sky130_fd_sc_hd__o21bai_1)
     1    0.00    0.06    0.07    2.50 v _15_/Y (sky130_fd_sc_hd__o21bai_1)
                                         _02_ (net)
                  0.06    0.00    2.50 v _18_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.50   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _18_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)



worst slack corner Typical: 6.9447
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: D[7] (input port clocked by clk)
Endpoint: _16_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     1    0.00    0.01    0.01    2.01 v D[7] (in)
                                         D[7] (net)
                  0.01    0.00    2.01 v input7/A (sky130_fd_sc_hd__buf_1)
     3    0.01    0.09    0.13    2.13 v input7/X (sky130_fd_sc_hd__buf_1)
                                         net7 (net)
                  0.09    0.00    2.13 v _10_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.09    0.57    2.70 v _10_/X (sky130_fd_sc_hd__or4_1)
                                         _00_ (net)
                  0.09    0.00    2.70 v _16_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.70   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _16_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.11    9.64   library setup time
                                  9.64   data required time
-----------------------------------------------------------------------------
                                  9.64   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  6.94   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 D[0]
 clk
 priority_encoder_11/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There is 1 unconstrained endpoint.
  O[3]
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e-05   7.09e-07   2.49e-11   1.33e-05  72.1%
Combinational          1.90e-06   3.26e-06   4.48e-11   5.16e-06  27.9%
Clock                  0.00e+00   0.00e+00   4.21e-10   4.21e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.45e-05   3.96e-06   4.91e-10   1.85e-05 100.0%
                          78.6%      21.4%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 6.94

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 2.01
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 744 u^2 2% utilization.
area_report_end
check_nonpropagated_clocks
clk
check_nonpropagated_clocks_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/encoder/runs/RUN_2024.11.03_18.10.17/results/signoff/priority_encoder.sdf'…
