set_min_delay 4.0 -from port2 -rise_through adder1 -to clk* -rise_to adder1 -fall_to core_clock -ignore_clock_latency
