{"vcs1":{"timestamp_begin":1682334579.059003046, "rt":0.80, "ut":0.26, "st":0.12}}
{"vcselab":{"timestamp_begin":1682334579.894439600, "rt":1.10, "ut":0.22, "st":0.25}}
{"link":{"timestamp_begin":1682334581.018764333, "rt":2.10, "ut":0.07, "st":1.75}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682334578.752723250}
{"VCS_COMP_START_TIME": 1682334578.752723250}
{"VCS_COMP_END_TIME": 1682334583.822666382}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340812}}
{"stitch_vcselab": {"peak_mem": 238988}}
