// Seed: 3646496577
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  assign module_1.id_7 = 0;
  wire id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd71,
    parameter id_3  = 32'd13
) (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 _id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wor id_7,
    output tri0 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11,
    input tri1 _id_12
);
  wire [id_3 : id_12] id_14;
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
