Timing Analyzer report for heapsort
Wed Sep 16 16:58:43 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; heapsort                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.60        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.6%      ;
;     Processor 3            ;  18.5%      ;
;     Processor 4            ;  16.9%      ;
;     Processors 5-6         ;   2.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; heapsort.sdc  ; OK     ; Wed Sep 16 16:58:41 2020 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
; fs         ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { fs }  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 73.88 MHz ; 73.88 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 6.465 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.277 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk   ; 9.629  ; 0.000                            ;
; fs    ; 36.000 ; 0.000                            ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.465 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.435     ; 13.098     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.656 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.426     ; 12.916     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 6.944 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.437     ; 12.617     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.135 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.428     ; 12.435     ;
; 7.167 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.439     ; 12.392     ;
; 7.208 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.467     ; 12.323     ;
; 7.261 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.470     ; 12.267     ;
; 7.289 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.469     ; 12.240     ;
; 7.289 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.469     ; 12.240     ;
; 7.289 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.469     ; 12.240     ;
; 7.289 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.469     ; 12.240     ;
; 7.310 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.432     ; 12.256     ;
; 7.310 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.432     ; 12.256     ;
; 7.310 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.432     ; 12.256     ;
; 7.310 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.432     ; 12.256     ;
; 7.358 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[6]   ; clk          ; clk         ; 20.000       ; -0.467     ; 12.173     ;
; 7.358 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.430     ; 12.210     ;
; 7.378 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.465     ; 12.155     ;
; 7.383 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.467     ; 12.148     ;
; 7.394 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_U_reg      ; clk          ; clk         ; 20.000       ; -0.432     ; 12.172     ;
; 7.422 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.469     ; 12.107     ;
; 7.435 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[11]  ; clk          ; clk         ; 20.000       ; -0.467     ; 12.096     ;
; 7.547 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.467     ; 11.984     ;
; 7.549 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[5]   ; clk          ; clk         ; 20.000       ; -0.467     ; 11.982     ;
; 7.551 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.439     ; 12.008     ;
; 7.554 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.439     ; 12.005     ;
; 7.692 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.870     ;
; 7.714 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[15]  ; clk          ; clk         ; 20.000       ; -0.469     ; 11.815     ;
; 7.714 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.469     ; 11.815     ;
; 7.716 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.469     ; 11.813     ;
; 7.742 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.430     ; 11.826     ;
; 7.745 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.430     ; 11.823     ;
; 7.751 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[4]   ; clk          ; clk         ; 20.000       ; -0.470     ; 11.777     ;
; 7.773 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[14]  ; clk          ; clk         ; 20.000       ; -0.469     ; 11.756     ;
; 7.788 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[5]   ; clk          ; clk         ; 20.000       ; -0.448     ; 11.762     ;
; 7.801 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.471     ; 11.726     ;
; 7.813 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.436     ; 11.749     ;
; 7.851 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.444     ; 11.703     ;
; 7.851 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.444     ; 11.703     ;
; 7.851 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.444     ; 11.703     ;
; 7.851 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.444     ; 11.703     ;
; 7.851 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.444     ; 11.703     ;
; 7.854 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.474     ; 11.670     ;
; 7.856 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.441     ; 11.701     ;
; 7.856 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[3]  ; clk          ; clk         ; 20.000       ; -0.441     ; 11.701     ;
; 7.864 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.432     ; 11.702     ;
; 7.870 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.439     ; 11.689     ;
; 7.882 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.473     ; 11.643     ;
; 7.882 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.473     ; 11.643     ;
; 7.882 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.473     ; 11.643     ;
; 7.882 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.473     ; 11.643     ;
; 7.882 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.472     ; 11.644     ;
; 7.884 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[3]   ; clk          ; clk         ; 20.000       ; -0.432     ; 11.682     ;
; 7.903 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.659     ;
; 7.903 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.659     ;
; 7.903 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.436     ; 11.659     ;
; 7.903 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.436     ; 11.659     ;
; 7.906 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[4]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.656     ;
; 7.906 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[2]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.656     ;
; 7.906 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.656     ;
; 7.906 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[0]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.656     ;
; 7.907 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[11]  ; clk          ; clk         ; 20.000       ; -0.438     ; 11.653     ;
; 7.909 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.437     ; 11.652     ;
; 7.909 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.437     ; 11.652     ;
; 7.911 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[14] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.651     ;
; 7.911 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[10] ; clk          ; clk         ; 20.000       ; -0.436     ; 11.651     ;
; 7.917 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.433     ; 11.648     ;
; 7.932 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.432     ; 11.634     ;
; 7.932 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.432     ; 11.634     ;
; 7.932 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.432     ; 11.634     ;
; 7.937 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[7]  ; clk          ; clk         ; 20.000       ; -0.444     ; 11.617     ;
; 7.940 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[5]  ; clk          ; clk         ; 20.000       ; -0.436     ; 11.622     ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; sorting_node:sorting_node_3|data_R_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.939      ;
; 0.281 ; sorting_node:sorting_node_3|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.943      ;
; 0.287 ; sorting_node:sorting_node_3|data_R_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.949      ;
; 0.308 ; sorting_node:sorting_node_8|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 0.981      ;
; 0.310 ; sorting_node:sorting_node_3|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.440      ; 0.972      ;
; 0.310 ; sorting_node:sorting_node_3|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 0.973      ;
; 0.314 ; sorting_node:sorting_node_3|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 0.978      ;
; 0.318 ; sorting_node:sorting_node_8|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 0.991      ;
; 0.320 ; sorting_node:sorting_node_3|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 0.984      ;
; 0.323 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.453      ; 0.998      ;
; 0.324 ; sorting_node:sorting_node_9|addr_U_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.444      ; 0.990      ;
; 0.329 ; sorting_node:sorting_node_3|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 0.993      ;
; 0.332 ; sorting_node:sorting_node_3|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.445      ; 0.999      ;
; 0.333 ; data_L_1_reg[9]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.448      ; 1.003      ;
; 0.334 ; sorting_node:sorting_node_5|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.000      ;
; 0.336 ; data_L_1_reg[10]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.448      ; 1.006      ;
; 0.339 ; sorting_node:sorting_node_7|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.016      ;
; 0.340 ; sorting_node:sorting_node_3|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.449      ; 1.011      ;
; 0.344 ; sorting_node:sorting_node_7|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.021      ;
; 0.345 ; data_L_1_reg[5]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.448      ; 1.015      ;
; 0.345 ; sorting_node_level_1:sorting_node_1|data_R_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.010      ;
; 0.345 ; sorting_node:sorting_node_8|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 1.018      ;
; 0.348 ; sorting_node_level_1:sorting_node_1|data_R_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.013      ;
; 0.349 ; sorting_node:sorting_node_7|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.461      ; 1.032      ;
; 0.350 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.015      ;
; 0.350 ; sorting_node_level_1:sorting_node_1|data_R_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.015      ;
; 0.351 ; sorting_node_level_1:sorting_node_1|data_R_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.016      ;
; 0.352 ; sorting_node:sorting_node_7|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.031      ;
; 0.354 ; sorting_node:sorting_node_5|data_R_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.020      ;
; 0.355 ; data_L_1_reg[2]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.443      ; 1.020      ;
; 0.357 ; sorting_node_level_1:sorting_node_1|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.027      ;
; 0.357 ; sorting_node:sorting_node_9|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.453      ; 1.032      ;
; 0.359 ; data_L_1_reg[8]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.448      ; 1.029      ;
; 0.359 ; sorting_node:sorting_node_3|data_R_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.449      ; 1.030      ;
; 0.359 ; sorting_node:sorting_node_5|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.027      ;
; 0.361 ; sorting_node_level_1:sorting_node_1|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.031      ;
; 0.365 ; sorting_node:sorting_node_8|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 1.038      ;
; 0.366 ; data_L_1_reg[7]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.448      ; 1.036      ;
; 0.366 ; sorting_node:sorting_node_3|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.031      ;
; 0.366 ; sorting_node:sorting_node_7|data_R_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.045      ;
; 0.366 ; sorting_node:sorting_node_7|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.043      ;
; 0.367 ; sorting_node:sorting_node_10|addr_U_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.030      ;
; 0.369 ; sorting_node:sorting_node_7|data_R_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.048      ;
; 0.369 ; sorting_node:sorting_node_10|addr_U_reg[4]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.032      ;
; 0.370 ; sorting_node_level_1:sorting_node_1|data_L_reg[1]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.033      ;
; 0.371 ; sorting_node:sorting_node_7|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.050      ;
; 0.371 ; sorting_node:sorting_node_8|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.449      ; 1.042      ;
; 0.372 ; sorting_node:sorting_node_5|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.038      ;
; 0.373 ; sorting_node_level_1:sorting_node_1|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.036      ;
; 0.373 ; sorting_node:sorting_node_6|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.050      ;
; 0.375 ; sorting_node:sorting_node_7|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.052      ;
; 0.376 ; sorting_node:sorting_node_7|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.053      ;
; 0.377 ; sorting_node_level_1:sorting_node_1|data_R_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.042      ;
; 0.378 ; sorting_node:sorting_node_5|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.444      ; 1.044      ;
; 0.379 ; sorting_node_level_1:sorting_node_1|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.441      ; 1.042      ;
; 0.379 ; sorting_node_level_1:sorting_node_1|data_R_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.044      ;
; 0.379 ; sorting_node:sorting_node_7|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.056      ;
; 0.379 ; sorting_node:sorting_node_4|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.043      ;
; 0.380 ; data_L_1_reg[0]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.463      ; 1.065      ;
; 0.380 ; sorting_node:sorting_node_7|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.457      ; 1.059      ;
; 0.380 ; sorting_node:sorting_node_9|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.457      ; 1.059      ;
; 0.382 ; sorting_node_level_1:sorting_node_1|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.052      ;
; 0.382 ; sorting_node:sorting_node_10|addr_U_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.045      ;
; 0.382 ; sorting_node:sorting_node_7|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.047      ;
; 0.384 ; sorting_node:sorting_node_5|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.052      ;
; 0.384 ; sorting_node:sorting_node_7|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.461      ; 1.067      ;
; 0.384 ; sorting_node:sorting_node_8|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.451      ; 1.057      ;
; 0.384 ; sorting_node:sorting_node_4|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.048      ;
; 0.385 ; sorting_node:sorting_node_10|addr_U_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.048      ;
; 0.385 ; sorting_node:sorting_node_7|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.049      ;
; 0.385 ; sorting_node:sorting_node_7|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.049      ;
; 0.386 ; sorting_node:sorting_node_3|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.449      ; 1.057      ;
; 0.386 ; sorting_node:sorting_node_3|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.050      ;
; 0.386 ; sorting_node:sorting_node_7|data_R_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.461      ; 1.069      ;
; 0.386 ; sorting_node:sorting_node_9|data_R_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.455      ; 1.063      ;
; 0.387 ; sorting_node:sorting_node_3|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.052      ;
; 0.387 ; sorting_node_level_1:sorting_node_1|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.448      ; 1.057      ;
; 0.387 ; sorting_node:sorting_node_7|data_R_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.461      ; 1.070      ;
; 0.387 ; sorting_node:sorting_node_4|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.447      ; 1.056      ;
; 0.389 ; sorting_node_level_1:sorting_node_1|data_R_reg[13] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.443      ; 1.054      ;
; 0.389 ; sorting_node:sorting_node_5|data_R_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.450      ; 1.061      ;
; 0.389 ; sorting_node:sorting_node_7|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.066      ;
; 0.390 ; data_L_1_reg[1]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.463      ; 1.075      ;
; 0.391 ; data_L_1_reg[12]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.463      ; 1.076      ;
; 0.393 ; sorting_node:sorting_node_7|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.455      ; 1.070      ;
; 0.394 ; data_L_1_reg[14]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.463      ; 1.079      ;
; 0.394 ; sorting_node:sorting_node_10|addr_U_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.444      ; 1.060      ;
; 0.397 ; sorting_node:sorting_node_4|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.442      ; 1.061      ;
; 0.399 ; sorting_node:sorting_node_7|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.461      ; 1.082      ;
; 0.401 ; sorting_node:sorting_node_5|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.446      ; 1.069      ;
; 0.401 ; sorting_node:sorting_node_10|addr_U_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.441      ; 1.064      ;
; 0.402 ; sorting_node_level_1:sorting_node_1|data_L_reg[10] ; sorting_node_level_1:sorting_node_1|data_L_reg[10]                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node_level_1:sorting_node_1|data_L_reg[9]  ; sorting_node_level_1:sorting_node_1|data_L_reg[9]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node_level_1:sorting_node_1|data_L_reg[5]  ; sorting_node_level_1:sorting_node_1|data_L_reg[5]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node_level_1:sorting_node_1|data_L_reg[2]  ; sorting_node_level_1:sorting_node_1|data_L_reg[2]                                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node_level_1:sorting_node_1|update_out_reg ; sorting_node_level_1:sorting_node_1|update_out_reg                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node:sorting_node_3|wren_U_reg             ; sorting_node:sorting_node_3|wren_U_reg                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node:sorting_node_3|update_out_reg         ; sorting_node:sorting_node_3|update_out_reg                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node:sorting_node_3|data_L_reg[13]         ; sorting_node:sorting_node_3|data_L_reg[13]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sorting_node:sorting_node_3|data_L_reg[12]         ; sorting_node:sorting_node_3|data_L_reg[12]                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.393 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 80.17 MHz ; 80.17 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 7.526 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.281 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.645  ; 0.000                           ;
; fs    ; 36.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.526 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.388     ; 12.085     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.710 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.378     ; 11.911     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 7.980 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.391     ; 11.628     ;
; 8.142 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.393     ; 11.464     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.164 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.381     ; 11.454     ;
; 8.263 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.418     ; 11.318     ;
; 8.300 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.420     ; 11.279     ;
; 8.300 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.420     ; 11.279     ;
; 8.300 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.420     ; 11.279     ;
; 8.300 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.420     ; 11.279     ;
; 8.312 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.421     ; 11.266     ;
; 8.324 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.385     ; 11.290     ;
; 8.324 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.385     ; 11.290     ;
; 8.324 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.385     ; 11.290     ;
; 8.324 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.385     ; 11.290     ;
; 8.326 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.383     ; 11.290     ;
; 8.385 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.418     ; 11.196     ;
; 8.391 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[6]   ; clk          ; clk         ; 20.000       ; -0.418     ; 11.190     ;
; 8.401 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_U_reg      ; clk          ; clk         ; 20.000       ; -0.386     ; 11.212     ;
; 8.421 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.415     ; 11.163     ;
; 8.458 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[11]  ; clk          ; clk         ; 20.000       ; -0.418     ; 11.123     ;
; 8.466 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.420     ; 11.113     ;
; 8.544 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.393     ; 11.062     ;
; 8.546 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.418     ; 11.035     ;
; 8.547 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.393     ; 11.059     ;
; 8.549 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[5]   ; clk          ; clk         ; 20.000       ; -0.418     ; 11.032     ;
; 8.719 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[15]  ; clk          ; clk         ; 20.000       ; -0.420     ; 10.860     ;
; 8.719 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.420     ; 10.860     ;
; 8.721 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.420     ; 10.858     ;
; 8.728 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.383     ; 10.888     ;
; 8.731 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.383     ; 10.885     ;
; 8.750 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[4]   ; clk          ; clk         ; 20.000       ; -0.421     ; 10.828     ;
; 8.752 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.859     ;
; 8.762 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[14]  ; clk          ; clk         ; 20.000       ; -0.420     ; 10.817     ;
; 8.775 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[5]   ; clk          ; clk         ; 20.000       ; -0.402     ; 10.822     ;
; 8.796 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.390     ; 10.813     ;
; 8.810 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.421     ; 10.768     ;
; 8.814 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.385     ; 10.800     ;
; 8.819 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[8]   ; clk          ; clk         ; 20.000       ; -0.393     ; 10.787     ;
; 8.836 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[11]  ; clk          ; clk         ; 20.000       ; -0.391     ; 10.772     ;
; 8.841 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[3]   ; clk          ; clk         ; 20.000       ; -0.385     ; 10.773     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.729     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.729     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.729     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.423     ; 10.729     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.397     ; 10.755     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.397     ; 10.755     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.397     ; 10.755     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.397     ; 10.755     ;
; 8.847 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.397     ; 10.755     ;
; 8.859 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.424     ; 10.716     ;
; 8.868 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.392     ; 10.739     ;
; 8.868 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[3]  ; clk          ; clk         ; 20.000       ; -0.392     ; 10.739     ;
; 8.871 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.740     ;
; 8.871 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.740     ;
; 8.871 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.740     ;
; 8.871 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.388     ; 10.740     ;
; 8.874 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.385     ; 10.740     ;
; 8.874 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.385     ; 10.740     ;
; 8.874 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_R_reg[1]   ; clk          ; clk         ; 20.000       ; -0.385     ; 10.740     ;
; 8.892 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.423     ; 10.684     ;
; 8.897 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.391     ; 10.711     ;
; 8.897 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.391     ; 10.711     ;
; 8.904 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[4]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.707     ;
; 8.904 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[2]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.707     ;
; 8.904 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.707     ;
; 8.904 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[0]  ; clk          ; clk         ; 20.000       ; -0.388     ; 10.707     ;
; 8.914 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[14] ; clk          ; clk         ; 20.000       ; -0.388     ; 10.697     ;
; 8.914 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[10] ; clk          ; clk         ; 20.000       ; -0.388     ; 10.697     ;
; 8.925 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[7]  ; clk          ; clk         ; 20.000       ; -0.396     ; 10.678     ;
; 8.932 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.421     ; 10.646     ;
; 8.936 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[5]   ; clk          ; clk         ; 20.000       ; -0.399     ; 10.664     ;
+-------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; sorting_node:sorting_node_3|data_R_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.874      ;
; 0.286 ; sorting_node:sorting_node_3|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.879      ;
; 0.291 ; sorting_node:sorting_node_3|data_R_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.884      ;
; 0.306 ; sorting_node:sorting_node_3|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.900      ;
; 0.307 ; sorting_node:sorting_node_3|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.900      ;
; 0.310 ; sorting_node:sorting_node_8|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.403      ; 0.914      ;
; 0.311 ; sorting_node:sorting_node_8|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.403      ; 0.915      ;
; 0.318 ; sorting_node:sorting_node_3|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.912      ;
; 0.319 ; sorting_node:sorting_node_3|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.913      ;
; 0.323 ; sorting_node:sorting_node_9|addr_U_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.398      ; 0.922      ;
; 0.326 ; sorting_node:sorting_node_3|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.393      ; 0.920      ;
; 0.329 ; sorting_node:sorting_node_3|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.396      ; 0.926      ;
; 0.332 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.405      ; 0.938      ;
; 0.341 ; sorting_node:sorting_node_7|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.407      ; 0.949      ;
; 0.345 ; data_L_1_reg[9]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.399      ; 0.945      ;
; 0.346 ; sorting_node:sorting_node_5|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.395      ; 0.942      ;
; 0.346 ; sorting_node:sorting_node_7|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.407      ; 0.954      ;
; 0.347 ; data_L_1_reg[10]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.399      ; 0.947      ;
; 0.347 ; sorting_node:sorting_node_7|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.414      ; 0.962      ;
; 0.348 ; sorting_node_level_1:sorting_node_1|data_R_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; sorting_node:sorting_node_8|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.403      ; 0.952      ;
; 0.350 ; sorting_node:sorting_node_3|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.401      ; 0.952      ;
; 0.351 ; sorting_node_level_1:sorting_node_1|data_R_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.946      ;
; 0.351 ; sorting_node_level_1:sorting_node_1|data_R_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.946      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.948      ;
; 0.353 ; sorting_node_level_1:sorting_node_1|data_R_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.394      ; 0.948      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[15]         ; sorting_node:sorting_node_9|data_L_reg[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[13]         ; sorting_node:sorting_node_9|data_L_reg[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[6]          ; sorting_node:sorting_node_9|data_L_reg[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sorting_node:sorting_node_9|data_L_reg[5]          ; sorting_node:sorting_node_9|data_L_reg[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sorting_node_level_1:sorting_node_1|wren_R_reg     ; sorting_node_level_1:sorting_node_1|wren_R_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node_level_1:sorting_node_1|data_L_reg[8]  ; sorting_node_level_1:sorting_node_1|data_L_reg[8]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node_level_1:sorting_node_1|data_L_reg[7]  ; sorting_node_level_1:sorting_node_1|data_L_reg[7]                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node_level_1:sorting_node_1|wren_L_reg     ; sorting_node_level_1:sorting_node_1|wren_L_reg                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_2|wren_U_reg             ; sorting_node:sorting_node_2|wren_U_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|wren_U_reg             ; sorting_node:sorting_node_3|wren_U_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|update_out_reg         ; sorting_node:sorting_node_3|update_out_reg                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[15]         ; sorting_node:sorting_node_3|data_L_reg[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[13]         ; sorting_node:sorting_node_3|data_L_reg[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[12]         ; sorting_node:sorting_node_3|data_L_reg[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[11]         ; sorting_node:sorting_node_3|data_L_reg[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[10]         ; sorting_node:sorting_node_3|data_L_reg[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[9]          ; sorting_node:sorting_node_3|data_L_reg[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[8]          ; sorting_node:sorting_node_3|data_L_reg[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[7]          ; sorting_node:sorting_node_3|data_L_reg[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[6]          ; sorting_node:sorting_node_3|data_L_reg[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[5]          ; sorting_node:sorting_node_3|data_L_reg[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[4]          ; sorting_node:sorting_node_3|data_L_reg[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[3]          ; sorting_node:sorting_node_3|data_L_reg[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[2]          ; sorting_node:sorting_node_3|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[1]          ; sorting_node:sorting_node_3|data_L_reg[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[0]          ; sorting_node:sorting_node_3|data_L_reg[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|wren_L_reg             ; sorting_node:sorting_node_3|wren_L_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|wren_R_reg             ; sorting_node:sorting_node_3|wren_R_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|wren_U_reg             ; sorting_node:sorting_node_4|wren_U_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_3|data_L_reg[14]         ; sorting_node:sorting_node_3|data_L_reg[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[15]         ; sorting_node:sorting_node_4|data_L_reg[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[14]         ; sorting_node:sorting_node_4|data_L_reg[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[13]         ; sorting_node:sorting_node_4|data_L_reg[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[12]         ; sorting_node:sorting_node_4|data_L_reg[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[11]         ; sorting_node:sorting_node_4|data_L_reg[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[10]         ; sorting_node:sorting_node_4|data_L_reg[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[9]          ; sorting_node:sorting_node_4|data_L_reg[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[8]          ; sorting_node:sorting_node_4|data_L_reg[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[7]          ; sorting_node:sorting_node_4|data_L_reg[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[6]          ; sorting_node:sorting_node_4|data_L_reg[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[5]          ; sorting_node:sorting_node_4|data_L_reg[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[3]          ; sorting_node:sorting_node_4|data_L_reg[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[2]          ; sorting_node:sorting_node_4|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[1]          ; sorting_node:sorting_node_4|data_L_reg[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_4|data_L_reg[0]          ; sorting_node:sorting_node_4|data_L_reg[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_L_reg[13]         ; sorting_node:sorting_node_5|data_L_reg[13]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_L_reg[12]         ; sorting_node:sorting_node_5|data_L_reg[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_L_reg[2]          ; sorting_node:sorting_node_5|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_L_reg[1]          ; sorting_node:sorting_node_5|data_L_reg[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_L_reg[9]          ; sorting_node:sorting_node_5|data_L_reg[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|update_out_reg         ; sorting_node:sorting_node_5|update_out_reg                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[2]          ; sorting_node:sorting_node_6|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[11]         ; sorting_node:sorting_node_6|data_L_reg[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[9]          ; sorting_node:sorting_node_6|data_L_reg[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[4]          ; sorting_node:sorting_node_6|data_L_reg[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[3]          ; sorting_node:sorting_node_6|data_L_reg[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|data_L_reg[1]          ; sorting_node:sorting_node_6|data_L_reg[1]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_6|wren_L_reg             ; sorting_node:sorting_node_6|wren_L_reg                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_5|data_R_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.395      ; 0.950      ;
; 0.354 ; sorting_node:sorting_node_7|update_out_reg         ; sorting_node:sorting_node_7|update_out_reg                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[15]         ; sorting_node:sorting_node_8|data_L_reg[15]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[14]         ; sorting_node:sorting_node_8|data_L_reg[14]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[12]         ; sorting_node:sorting_node_8|data_L_reg[12]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[11]         ; sorting_node:sorting_node_8|data_L_reg[11]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[10]         ; sorting_node:sorting_node_8|data_L_reg[10]                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[9]          ; sorting_node:sorting_node_8|data_L_reg[9]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[8]          ; sorting_node:sorting_node_8|data_L_reg[8]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[7]          ; sorting_node:sorting_node_8|data_L_reg[7]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[6]          ; sorting_node:sorting_node_8|data_L_reg[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[5]          ; sorting_node:sorting_node_8|data_L_reg[5]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[4]          ; sorting_node:sorting_node_8|data_L_reg[4]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[3]          ; sorting_node:sorting_node_8|data_L_reg[3]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[2]          ; sorting_node:sorting_node_8|data_L_reg[2]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sorting_node:sorting_node_8|data_L_reg[0]          ; sorting_node:sorting_node_8|data_L_reg[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
+-------+----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.528 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 13.565 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.099 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk   ; 9.372  ; 0.000                           ;
; fs    ; 36.000 ; 0.000                           ;
+-------+--------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.565 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.224     ; 6.198      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[15]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[8]   ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[9]   ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[10]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[11]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[12]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[13]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.637 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[14]  ; clk          ; clk         ; 20.000       ; -0.214     ; 6.136      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.812 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.948      ;
; 13.840 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.244     ; 5.903      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[1]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[2]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[3]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[4]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[5]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[6]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[7]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.884 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_U_reg[0]   ; clk          ; clk         ; 20.000       ; -0.217     ; 5.886      ;
; 13.904 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_U_reg      ; clk          ; clk         ; 20.000       ; -0.221     ; 5.862      ;
; 13.905 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.835      ;
; 13.905 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.835      ;
; 13.905 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.835      ;
; 13.905 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.835      ;
; 13.913 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.248     ; 5.826      ;
; 13.920 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.230     ; 5.837      ;
; 13.927 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[1]   ; clk          ; clk         ; 20.000       ; -0.244     ; 5.816      ;
; 13.934 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.830      ;
; 13.934 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.830      ;
; 13.934 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[9]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.830      ;
; 13.934 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[0]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.830      ;
; 13.937 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[6]   ; clk          ; clk         ; 20.000       ; -0.244     ; 5.806      ;
; 13.946 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[11]  ; clk          ; clk         ; 20.000       ; -0.244     ; 5.797      ;
; 13.948 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[9]   ; clk          ; clk         ; 20.000       ; -0.247     ; 5.792      ;
; 13.975 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_R_reg      ; clk          ; clk         ; 20.000       ; -0.242     ; 5.770      ;
; 13.992 ; RAM_2_port_gen:RAM_LEVEL_3_R|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.220     ; 5.775      ;
; 14.006 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[2]   ; clk          ; clk         ; 20.000       ; -0.244     ; 5.737      ;
; 14.009 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[5]   ; clk          ; clk         ; 20.000       ; -0.244     ; 5.734      ;
; 14.065 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.698      ;
; 14.097 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[5]   ; clk          ; clk         ; 20.000       ; -0.235     ; 5.655      ;
; 14.109 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[5]   ; clk          ; clk         ; 20.000       ; -0.232     ; 5.646      ;
; 14.118 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[14]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.622      ;
; 14.121 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.619      ;
; 14.122 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[15]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.618      ;
; 14.124 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.616      ;
; 14.138 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.230     ; 5.619      ;
; 14.138 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[3]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.619      ;
; 14.142 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[2]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.622      ;
; 14.142 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[5]  ; clk          ; clk         ; 20.000       ; -0.225     ; 5.620      ;
; 14.145 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.612      ;
; 14.145 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.612      ;
; 14.145 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.612      ;
; 14.145 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.230     ; 5.612      ;
; 14.145 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.230     ; 5.612      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[10]  ; clk          ; clk         ; 20.000       ; -0.247     ; 5.590      ;
; 14.150 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[4]   ; clk          ; clk         ; 20.000       ; -0.248     ; 5.589      ;
; 14.153 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[13]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.604      ;
; 14.153 ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_3|data_L_reg[12]  ; clk          ; clk         ; 20.000       ; -0.230     ; 5.604      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[14] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.605      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[10] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.605      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.227     ; 5.603      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.227     ; 5.603      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[10]  ; clk          ; clk         ; 20.000       ; -0.227     ; 5.603      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[4]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.603      ;
; 14.157 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[3]   ; clk          ; clk         ; 20.000       ; -0.227     ; 5.603      ;
; 14.162 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[4]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.601      ;
; 14.162 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[2]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.601      ;
; 14.162 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[1]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.601      ;
; 14.162 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[0]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.601      ;
; 14.170 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[7]  ; clk          ; clk         ; 20.000       ; -0.231     ; 5.586      ;
; 14.188 ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_L_reg[0]   ; clk          ; clk         ; 20.000       ; -0.249     ; 5.550      ;
; 14.193 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.226     ; 5.568      ;
; 14.193 ; RAM_2_port_gen:RAM_LEVEL_5_R|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.226     ; 5.568      ;
; 14.202 ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_8|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.208     ; 5.577      ;
; 14.205 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[11]  ; clk          ; clk         ; 20.000       ; -0.223     ; 5.559      ;
; 14.205 ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_5|data_R_reg[6]   ; clk          ; clk         ; 20.000       ; -0.223     ; 5.559      ;
; 14.210 ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[14] ; clk          ; clk         ; 20.000       ; -0.225     ; 5.552      ;
; 14.214 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_U_reg      ; clk          ; clk         ; 20.000       ; -0.224     ; 5.549      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[11] ; clk          ; clk         ; 20.000       ; -0.229     ; 5.543      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_R_reg[3]  ; clk          ; clk         ; 20.000       ; -0.229     ; 5.543      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[15]  ; clk          ; clk         ; 20.000       ; -0.250     ; 5.522      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[14]  ; clk          ; clk         ; 20.000       ; -0.250     ; 5.522      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[13]  ; clk          ; clk         ; 20.000       ; -0.250     ; 5.522      ;
; 14.215 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|data_R_reg[12]  ; clk          ; clk         ; 20.000       ; -0.250     ; 5.522      ;
; 14.219 ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_we_reg ; sorting_node:sorting_node_10|data_L_reg[5]  ; clk          ; clk         ; 20.000       ; -0.224     ; 5.544      ;
; 14.223 ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~porta_we_reg  ; sorting_node:sorting_node_4|wren_L_reg      ; clk          ; clk         ; 20.000       ; -0.251     ; 5.513      ;
+--------+------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.099 ; sorting_node:sorting_node_3|data_R_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.429      ;
; 0.101 ; sorting_node:sorting_node_3|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.431      ;
; 0.105 ; sorting_node:sorting_node_3|data_R_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.435      ;
; 0.112 ; sorting_node:sorting_node_3|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.443      ;
; 0.112 ; sorting_node:sorting_node_8|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.449      ;
; 0.113 ; sorting_node:sorting_node_3|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.443      ;
; 0.115 ; sorting_node:sorting_node_8|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.452      ;
; 0.119 ; sorting_node:sorting_node_3|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.450      ;
; 0.120 ; sorting_node:sorting_node_3|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.451      ;
; 0.120 ; sorting_node:sorting_node_9|addr_U_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.231      ; 0.455      ;
; 0.123 ; sorting_node:sorting_node_3|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.454      ;
; 0.123 ; sorting_node:sorting_node_3|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.457      ;
; 0.127 ; sorting_node_level_1:sorting_node_1|data_R_reg[5]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.234      ; 0.465      ;
; 0.133 ; sorting_node:sorting_node_7|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.246      ; 0.483      ;
; 0.134 ; sorting_node:sorting_node_7|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.240      ; 0.478      ;
; 0.136 ; sorting_node:sorting_node_5|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.467      ;
; 0.136 ; sorting_node:sorting_node_7|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.479      ;
; 0.136 ; sorting_node:sorting_node_7|data_L_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.479      ;
; 0.137 ; data_L_1_reg[9]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.228      ; 0.469      ;
; 0.138 ; sorting_node:sorting_node_7|data_R_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.240      ; 0.482      ;
; 0.139 ; sorting_node:sorting_node_7|data_R_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.240      ; 0.483      ;
; 0.140 ; data_L_1_reg[10]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; sorting_node:sorting_node_3|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.474      ;
; 0.140 ; sorting_node:sorting_node_7|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.240      ; 0.484      ;
; 0.142 ; sorting_node_level_1:sorting_node_1|data_R_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.472      ;
; 0.143 ; sorting_node_level_1:sorting_node_1|data_R_reg[3]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; sorting_node:sorting_node_8|data_L_reg[6]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.480      ;
; 0.144 ; data_L_1_reg[5]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; sorting_node:sorting_node_7|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.240      ; 0.488      ;
; 0.144 ; sorting_node:sorting_node_9|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.232      ; 0.480      ;
; 0.144 ; sorting_node:sorting_node_7|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.487      ;
; 0.145 ; sorting_node_level_1:sorting_node_1|data_R_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; sorting_node_level_1:sorting_node_1|data_R_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; sorting_node:sorting_node_5|data_R_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.477      ;
; 0.147 ; sorting_node_level_1:sorting_node_1|data_R_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.477      ;
; 0.147 ; sorting_node:sorting_node_5|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.477      ;
; 0.148 ; data_L_1_reg[0]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.246      ; 0.498      ;
; 0.148 ; sorting_node:sorting_node_3|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; sorting_node_level_1:sorting_node_1|data_L_reg[0]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.481      ;
; 0.148 ; sorting_node:sorting_node_7|data_L_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.491      ;
; 0.149 ; data_L_1_reg[2]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; data_L_1_reg[8]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.228      ; 0.481      ;
; 0.149 ; sorting_node:sorting_node_3|data_R_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.483      ;
; 0.149 ; sorting_node_level_1:sorting_node_1|data_L_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.482      ;
; 0.149 ; sorting_node:sorting_node_7|data_R_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.246      ; 0.499      ;
; 0.149 ; sorting_node:sorting_node_7|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.492      ;
; 0.150 ; sorting_node:sorting_node_7|data_R_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.246      ; 0.500      ;
; 0.150 ; sorting_node:sorting_node_8|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.487      ;
; 0.150 ; sorting_node:sorting_node_7|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.493      ;
; 0.151 ; data_L_1_reg[7]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.228      ; 0.483      ;
; 0.151 ; sorting_node:sorting_node_7|data_R_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.246      ; 0.501      ;
; 0.152 ; sorting_node:sorting_node_6|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_7_L|altsyncram:altsyncram_component|altsyncram_fbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.238      ; 0.494      ;
; 0.152 ; sorting_node:sorting_node_8|data_L_reg[12]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.486      ;
; 0.152 ; sorting_node:sorting_node_7|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.495      ;
; 0.153 ; data_L_1_reg[1]                                    ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.246      ; 0.503      ;
; 0.153 ; sorting_node_level_1:sorting_node_1|data_L_reg[1]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; sorting_node:sorting_node_5|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; sorting_node:sorting_node_5|data_R_reg[10]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; sorting_node_level_1:sorting_node_1|data_L_reg[4]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; sorting_node_level_1:sorting_node_1|data_R_reg[15] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; sorting_node:sorting_node_10|addr_U_reg[2]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.486      ;
; 0.155 ; sorting_node:sorting_node_7|data_L_reg[9]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.239      ; 0.498      ;
; 0.156 ; data_L_1_reg[12]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.246      ; 0.506      ;
; 0.156 ; data_L_1_reg[14]                                   ; RAM_2_port_1:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0       ; clk          ; clk         ; 0.000        ; 0.246      ; 0.506      ;
; 0.156 ; sorting_node:sorting_node_3|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; sorting_node:sorting_node_8|data_L_reg[8]          ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.493      ;
; 0.156 ; sorting_node:sorting_node_10|addr_U_reg[4]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; sorting_node:sorting_node_4|data_L_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; sorting_node_level_1:sorting_node_1|data_L_reg[12] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.491      ;
; 0.158 ; sorting_node_level_1:sorting_node_1|data_R_reg[2]  ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; sorting_node:sorting_node_7|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_8_R|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.246      ; 0.508      ;
; 0.158 ; sorting_node:sorting_node_9|data_R_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.499      ;
; 0.159 ; sorting_node:sorting_node_3|data_R_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_4_R|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; sorting_node:sorting_node_5|data_R_reg[7]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; sorting_node:sorting_node_9|data_R_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.234      ; 0.497      ;
; 0.160 ; sorting_node_level_1:sorting_node_1|data_L_reg[6]  ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; sorting_node_level_1:sorting_node_1|data_L_reg[13] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.493      ;
; 0.160 ; sorting_node:sorting_node_5|data_R_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.231      ; 0.495      ;
; 0.160 ; sorting_node:sorting_node_4|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.490      ;
; 0.161 ; sorting_node:sorting_node_10|addr_U_reg[0]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; sorting_node:sorting_node_7|data_L_reg[3]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.491      ;
; 0.161 ; sorting_node:sorting_node_4|data_L_reg[2]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.491      ;
; 0.162 ; sorting_node_level_1:sorting_node_1|data_R_reg[13] ; RAM_2_port_gen:RAM_LEVEL_2_R|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; sorting_node:sorting_node_10|addr_U_reg[3]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.493      ;
; 0.162 ; sorting_node:sorting_node_10|addr_U_reg[5]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.493      ;
; 0.163 ; sorting_node:sorting_node_3|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_4_L|altsyncram:altsyncram_component|altsyncram_78h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; sorting_node:sorting_node_5|data_R_reg[13]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; sorting_node:sorting_node_7|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.492      ;
; 0.167 ; sorting_node:sorting_node_9|data_R_reg[0]          ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~portb_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.237      ; 0.508      ;
; 0.167 ; sorting_node:sorting_node_10|addr_U_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; sorting_node:sorting_node_7|data_L_reg[1]          ; RAM_2_port_gen:RAM_LEVEL_8_L|altsyncram:altsyncram_component|altsyncram_qbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.225      ; 0.497      ;
; 0.169 ; sorting_node:sorting_node_5|data_R_reg[14]         ; RAM_2_port_gen:RAM_LEVEL_6_R|altsyncram:altsyncram_component|altsyncram_hbh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.499      ;
; 0.169 ; sorting_node:sorting_node_8|data_L_reg[15]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.228      ; 0.501      ;
; 0.169 ; sorting_node:sorting_node_4|data_L_reg[5]          ; RAM_2_port_gen:RAM_LEVEL_5_L|altsyncram:altsyncram_component|altsyncram_g8h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.499      ;
; 0.170 ; sorting_node:sorting_node_2|data_L_reg[4]          ; RAM_2_port_gen:RAM_LEVEL_3_L|altsyncram:altsyncram_component|altsyncram_08h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.233      ; 0.507      ;
; 0.170 ; sorting_node:sorting_node_10|addr_U_reg[6]         ; RAM_2_port_gen:RAM_LEVEL_10_L|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.501      ;
; 0.171 ; sorting_node_level_1:sorting_node_1|data_L_reg[14] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.229      ; 0.504      ;
; 0.172 ; sorting_node_level_1:sorting_node_1|data_L_reg[11] ; RAM_2_port_gen:RAM_LEVEL_2_L|altsyncram:altsyncram_component|altsyncram_v7h2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.226      ; 0.502      ;
; 0.172 ; sorting_node:sorting_node_10|addr_U_reg[7]         ; RAM_2_port_gen:RAM_LEVEL_10_R|altsyncram:altsyncram_component|altsyncram_4fh2:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.228      ; 0.504      ;
; 0.173 ; sorting_node:sorting_node_8|data_L_reg[11]         ; RAM_2_port_gen:RAM_LEVEL_9_L|altsyncram:altsyncram_component|altsyncram_ueh2:auto_generated|ram_block1a0~portb_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.230      ; 0.507      ;
+-------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 161
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 18.555 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 6.465 ; 0.099 ; N/A      ; N/A     ; 9.372               ;
;  clk             ; 6.465 ; 0.099 ; N/A      ; N/A     ; 9.372               ;
;  fs              ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  fs              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; data_out[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_out[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; en_rec_in               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; fs                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; data_out[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; data_out[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; data_out[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 309439   ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2        ; 2        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 309439   ; 0        ; 0        ; 0        ;
; fs         ; clk      ; 2        ; 2        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 2100  ; 2100 ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 512   ; 512  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
; fs     ; fs    ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; data_in[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; en_rec_in   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; data_out[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_out[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Sep 16 16:58:39 2020
Info: Command: quartus_sta heapsort -c heapsort
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'heapsort.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.465               0.000 clk 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 clk 
    Info (332119):    36.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.393 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.526               0.000 clk 
Info (332146): Worst-case hold slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.645
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.645               0.000 clk 
    Info (332119):    36.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.528 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From fs (Rise) to clk (Rise) (setup and hold)
    Critical Warning (332169): From fs (Fall) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 13.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.565               0.000 clk 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 clk 
    Info (332119):    36.000               0.000 fs 
Info (332114): Report Metastability: Found 161 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 161
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 18.555 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Wed Sep 16 16:58:43 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


