// Seed: 594937304
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply0 id_3
);
  assign id_0 = id_3;
  assign module_1.type_25 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output tri   id_1,
    input  wire  id_2,
    output wand  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    output tri   id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  wor   id_9,
    output tri0  id_10,
    input  wand  id_11
);
  assign id_0 = 1;
  assign id_0 = 1;
  logic [7:0] id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_8,
      id_5
  );
  wire id_20;
  wire id_21;
  assign id_16 = ~id_2;
  supply0 id_22 = 1;
endmodule
