verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../../Design_src/bd/design_bd/ipshared/ec67/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/2fcd/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/f0b6/hdl/verilog" --include "../../../../../Design_src/bd/design_bd/ipshared/35de/hdl/verilog" \
"../../../bd/design_bd/ip/design_bd_zynq_ultra_ps_e_0_0/sim/design_bd_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_b3b8_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../../Design_src/bd/design_bd/ipshared/ec67/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/2fcd/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/f0b6/hdl/verilog" --include "../../../../../Design_src/bd/design_bd/ipshared/35de/hdl/verilog" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_b3b8_s00mmu_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_b3b8_s00tr_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_b3b8_s00sic_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_b3b8_s00a2s_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_b3b8_sarn_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_b3b8_srn_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_b3b8_sawn_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_b3b8_swn_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_b3b8_sbn_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_b3b8_m00s2a_0.sv" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_b3b8_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../../Design_src/bd/design_bd/ipshared/ec67/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/2fcd/hdl" --include "../../../../../Design_src/bd/design_bd/ipshared/f0b6/hdl/verilog" --include "../../../../../Design_src/bd/design_bd/ipshared/35de/hdl/verilog" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/bd_0/sim/bd_b3b8.v" \
"../../../bd/design_bd/ip/design_bd_smartconnect_0_0/sim/design_bd_smartconnect_0_0.v" \
"../../../bd/design_bd/ip/design_bd_auto_pc_0/sim/design_bd_auto_pc_0.v" \
"../../../bd/design_bd/sim/design_bd.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
