`timescale 1 ns / 100 fs

module PLL_HDMI_AUDIO (
    input  refclk,
    input  reset,
    output extlock,
    output clk0_out,
    output clk1_out,
    output clk2_out
);

wire clk0_buf;
wire open_psdone;
wire [7:0] open_do;
wire open_clk3;
wire open_clk4;

EG_LOGIC_BUFG bufg_feedback (
    .i (clk0_buf),
    .o (clk0_out)
);

EG_PHY_PLL #(
    .DPHASE_SOURCE("DISABLE"),
    .DYNCFG("DISABLE"),
    .FIN("50.000000"),
    .FEEDBK_MODE("NORMAL"),
    .FEEDBK_PATH("CLKC0_EXT"),
    .STDBY_ENABLE("DISABLE"),
    .PLLRST_ENA("ENABLE"),
    .SYNC_ENABLE("DISABLE"),
    .GMC_GAIN(2),
    .ICP_CURRENT(9),
    .KVCO(2),
    .LPF_CAPACITOR(1),
    .LPF_RESISTOR(8),
    .REFCLK_DIV(2),
    .FBCLK_DIV(3),
    .CLKC0_ENABLE("ENABLE"),
    .CLKC0_DIV(10),
    .CLKC0_CPHASE(9),
    .CLKC0_FPHASE(0),
    .CLKC1_ENABLE("ENABLE"),
    .CLKC1_DIV(2),
    .CLKC1_CPHASE(1),
    .CLKC1_FPHASE(4),
    .CLKC2_ENABLE("ENABLE"),
    .CLKC2_DIV(61),
    .CLKC2_CPHASE(60),
    .CLKC2_FPHASE(0)
) pll_inst (
    .refclk(refclk),
    .reset(reset),
    .stdby(1'b0),
    .extlock(extlock),
    .load_reg(1'b0),
    .psclk(1'b0),
    .psdown(1'b0),
    .psstep(1'b0),
    .psclksel(3'b000),
    .psdone(open_psdone),
    .dclk(1'b0),
    .dcs(1'b0),
    .dwe(1'b0),
    .di(8'b00000000),
    .daddr(6'b000000),
    .do(open_do),
    .fbclk(clk0_out),
    .clkc({open_clk4, open_clk3, clk2_out, clk1_out, clk0_buf})
);

endmodule
