// ****************************************************************************** 
// Copyright     :  Copyright (C) 2018, Hisilicon Technologies Co. Ltd.
// File name     :  hipciec_ap_iob_tx_reg_reg_offset.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2017/10/24
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2018/07/13 11:22:08 Create file
// ******************************************************************************

#ifndef __HIPCIEC_AP_IOB_TX_REG_REG_OFFSET_H__
#define __HIPCIEC_AP_IOB_TX_REG_REG_OFFSET_H__

/* HIPCIEC_AP_IOB_TX_REG Base address of Module's Register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE                       (0x0)

/******************************************************************************/
/*                      HiPCIECTRL40V200 HIPCIEC_AP_IOB_TX_REG Registers' Definitions                            */
/******************************************************************************/

#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x0)    /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x40)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x60)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x80)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA0)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xC0)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xE0)   /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x100)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x120)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x140)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x160)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x180)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1A0)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1C0)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_0_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1E0)  /* IOB TX address transition unit control register0.Common information. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x8)    /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x28)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x48)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x68)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x88)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA8)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xC8)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xE8)   /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x108)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x128)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x148)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x168)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x188)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1A8)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1C8)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_CONTROL_2_15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1E8)  /* IOB TX address transition unit control information register2.Extend the IOB_TXATU_REGION_SIZE. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xC)    /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2C)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x4C)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x6C)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x8C)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAC)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xCC)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xEC)   /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x10C)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x12C)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x14C)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x16C)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x18C)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1AC)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1CC)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_REGION_SIZE_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1EC)  /* IOB TX address transition unit region size low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x10)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x50)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x70)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x90)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xB0)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xD0)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xF0)   /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x110)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x130)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x150)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x170)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x190)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1B0)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1D0)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_L_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1F0)  /* IOB TX address transition unit base address low 32bit.the address is align to 4KByte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x14)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x34)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x54)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x74)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x94)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xB4)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xD4)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xF4)   /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x114)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x134)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x154)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x174)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x194)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1B4)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1D4)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_BASE_ADDR_H_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1F4)  /* IOB TX address transition unit base address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x18)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x38)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x58)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x78)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x98)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xB8)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xD8)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xF8)   /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x118)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x138)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x158)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x178)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x198)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1B8)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1D8)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_L_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1F8)  /* IOB TX address transition unit target address low 32bit.the address is align to 4Byte. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1C)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3C)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x5C)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7C)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x9C)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xBC)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xDC)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xFC)   /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x11C)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x13C)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x15C)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x17C)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x19C)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1BC)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1DC)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TXATU_TAR_ADDR_H_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1FC)  /* IOB TX address transition unit target address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_L_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x200)  /* IOB TX P2P host bridge matched base address low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_L_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x210)  /* IOB TX P2P host bridge matched base address low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_L_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x220)  /* IOB TX P2P host bridge matched base address low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_L_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x230)  /* IOB TX P2P host bridge matched base address low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_H_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x204)  /* IOB TX P2P host bridge matched base address high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_H_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x214)  /* IOB TX P2P host bridge matched base address high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_H_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x224)  /* IOB TX P2P host bridge matched base address high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_BASE_H_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x234)  /* IOB TX P2P host bridge matched base address high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_L_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x208)  /* IOB TX P2P host bridge matched  address mask low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_L_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x218)  /* IOB TX P2P host bridge matched  address mask low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_L_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x228)  /* IOB TX P2P host bridge matched  address mask low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_L_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x238)  /* IOB TX P2P host bridge matched  address mask low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_H_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20C)  /* IOB TX P2P host bridge matched  address mask high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_H_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21C)  /* IOB TX P2P host bridge matched  address mask high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_H_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22C)  /* IOB TX P2P host bridge matched  address mask high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_MSK_H_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x23C)  /* IOB TX P2P host bridge matched  address mask high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P2P_ADDR_EN_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x240)  /* IOB TX P2P host bridge window enable register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x300)  /* IOB TX maximum tag of port0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x304)  /* IOB TX maximum tag of port1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x308)  /* IOB TX maximum tag of port2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30C)  /* IOB TX maximum tag of port3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x310)  /* IOB TX maximum tag of port4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT5_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x314)  /* IOB TX maximum tag of port5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT6_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x318)  /* IOB TX maximum tag of port6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT7_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x31C)  /* IOB TX maximum tag of port7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT8_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x320)  /* IOB TX maximum tag of port8 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT9_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x324)  /* IOB TX maximum tag of port9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT10_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x328)  /* IOB TX maximum tag of port10 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT11_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x32C)  /* IOB TX maximum tag of port11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT12_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x330)  /* IOB TX maximum tag of port12 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT13_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x334)  /* IOB TX maximum tag of port13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT14_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x338)  /* IOB TX maximum tag of port14 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT15_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x33C)  /* IOB TX maximum tag of port15 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT16_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x340)  /* IOB TX maximum tag of port16 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT17_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x344)  /* IOB TX maximum tag of port17 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT18_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x348)  /* IOB TX maximum tag of port18 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_TAG_NUM_PORT19_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x34C)  /* IOB TX maximum tag of port19 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x380)  /* IOB TX cpl flow control register of PCIe Port0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x384)  /* IOB TX cpl flow control register of PCIe Port1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x388)  /* IOB TX cpl flow control register of PCIe Port2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x38C)  /* IOB TX cpl flow control register of PCIe Port3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x390)  /* IOB TX cpl flow control register of PCIe Port4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x394)  /* IOB TX cpl flow control register of PCIe Port5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x398)  /* IOB TX cpl flow control register of PCIe Port6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL7_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x39C)  /* IOB TX cpl flow control register of PCIe Port7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL8_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3A0)  /* IOB TX cpl flow control register of PCIe Port8 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL9_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3A4)  /* IOB TX cpl flow control register of PCIe Port9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL10_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3A8)  /* IOB TX cpl flow control register of PCIe Port10 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL11_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3AC)  /* IOB TX cpl flow control register of PCIe Port11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL12_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3B0)  /* IOB TX cpl flow control register of PCIe Port12 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL13_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3B4)  /* IOB TX cpl flow control register of PCIe Port13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL14_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3B8)  /* IOB TX cpl flow control register of PCIe Port14 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL15_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3BC)  /* IOB TX cpl flow control register of PCIe Port15 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL16_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3C0)  /* IOB TX cpl flow control register of PCIe Port16 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL17_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3C4)  /* IOB TX cpl flow control register of PCIe Port17 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL18_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3C8)  /* IOB TX cpl flow control register of PCIe Port18 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_FLOW_CTRL19_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3CC)  /* IOB TX cpl flow control register of PCIe Port19 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x400)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x404)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x408)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x40C)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x410)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x414)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x418)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x41C)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x420)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x424)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x428)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x42C)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x430)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x434)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x438)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x43C)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x440)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x444)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x448)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_REQ_TIMER_CFG_19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x44C)  /* IOB transmit request timeout timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x500)  /* IOB completion timeout registers of default value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x504)  /* IOB completion timeout register of Range A first timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x508)  /* IOB completion timeout register of Range A second timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x50C)  /* IOB completion timeout register of Range B first timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG4_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x510)  /* IOB completion timeout register of Range B second timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG5_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x514)  /* IOB completion timeout register of Range C first timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_TIMER_CFG6_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x518)  /* IOB completion timeout register of Range C second timeout value. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_0_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x600)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_1_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x604)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_2_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x608)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_3_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x60C)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_4_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x610)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_5_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x614)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_6_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x618)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_7_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x61C)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_8_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x620)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_9_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x624)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_10_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x628)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_11_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x62C)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_12_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x630)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_13_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x634)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_14_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x638)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_15_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x63C)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_16_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x640)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_17_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x644)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_18_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x648)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_CRS_RETRY_COUNTER_CFG_19_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x64C)  /* IOB CRS retry time counter register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_CE1_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7C0)  /* IOB TX correctable error  interrupt read only status register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_CE2_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7C4)  /* IOB TX interrupt correctable error read only status register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_CE3_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7C8)  /* IOB TX interrupt correctable error read only status register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_CE4_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7CC)  /* IOB TX interrupt correctable error  read only status register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_NFE1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7D0)  /* IOB TX nonfatal error  interrupt read only status register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_NFE2_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7D4)  /* IOB TX nonfatal error  interrupt read only status register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_NFE3_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7D8)  /* IOB TX nonfatal error  interrupt read only status register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_NFE4_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7DC)  /* IOB TX nonfatal error   interrupt read only status register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_FE1_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7E0)  /* IOB TX fatal error  interrupt read only status register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO_FE2_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7E4)  /* IOB TX fatal error  interrupt read only status register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SEVERITY1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7F0)  /* IOB TX interrupt severity register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SEVERITY2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7F4)  /* IOB TX interrupt severity register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SEVERITY3_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7F8)  /* IOB TX interrupt severiry register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SEVERITY4_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x7FC)  /* IOB TX interrupt severity register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SET1_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x800)  /* IOB TX interrupt set register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SET2_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x804)  /* IOB TX interrupt set register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SET3_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x808)  /* IOB TX interrupt set register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_SET4_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x80C)  /* IOB TX interrupt set register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_MASK1_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x810)  /* IOB TX interrupt mask register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_MASK2_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x814)  /* IOB TX interrupt mask register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_MASK3_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x818)  /* IOB TX interrupt mask register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_MASK4_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x81C)  /* IOB TX interrupt mask register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_STATUS1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x820)  /* IOB TX interrupt status register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_STATUS2_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x824)  /* IOB TX interrupt status register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_STATUS3_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x828)  /* IOB TX interrupt status register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_STATUS4_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x82C)  /* IOB TX interrupt status register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO1_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x830)  /* IOB TX interrupt read only status register1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO2_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x834)  /* IOB TX interrupt read only status register2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO3_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x838)  /* IOB TX interrupt  read only status register3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_INT_RO4_REG                  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x83C)  /* IOB TX interrupt  read only status register4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_UNMATCH_ADDR_L_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x840)  /* IOB TX unmatched address low 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_UNMATCH_ADDR_H_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x844)  /* IOB TX unmatched address high 32bit. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_P2P_UNMATCH_ADDR_L_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x848)  /* chi2pcie p2p pcpl unmatch addres low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_P2P_UNMATCH_ADDR_H_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x84C)  /* chi2pcie p2p pcpl unmatch addres high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INJECT_0_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x870)  /* IOB TX cpl ram ecc inject register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INJECT_1_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x874)  /* IOB TX cpl ram ecc inject register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INJECT_2_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x878)  /* IOB TX cpl ram ecc inject register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INFO_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x880)  /* IOB TX cpl ram ecc err info */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INFO_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x884)  /* IOB TX cpl ram ecc err info */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_RAM_ERR_INFO_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x888)  /* IOB TX cpl ram ecc err info */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_P2P_RAM_ECC_ERR_INFO_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x890)  /* chi2pcie p2p pcpl buffer ecc err inforamtion */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_MISC_CTRL_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x8E0)
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_AP_LINKDOWN_MSK_REG                 (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x8F0)  /* AP linkdown indication mask register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_AP_LINKDOWN_RST_EN_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x8FC)  /* AP CfgSpace linkdown reset enable register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_RESET_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x900)  /* IOB TX port reset register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CFG_RESET_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x904)  /* IOB TX cfg reset register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_AP_WAIT_IDLE_TIMER_CFG_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x908)  /* AP wait idle timer configuration register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ENTRY_WL_0_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x910)  /* IOB TX post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ENTRY_WL_1_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x914)  /* IOB TX post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ENTRY_WL_2_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x918)  /* IOB TX post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRY_WL_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x920)  /* IOB TX non_post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRY_WL_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x924)  /* IOB TX non_post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRY_WL_2_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x928)  /* IOB TX non_post entry waterline */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA00)  /* Post block waterline of Port0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA04)  /* Post block waterline of Port1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA08)  /* Post block waterline of Port2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA0C)  /* Post block waterline of Port3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA10)  /* Post block waterline of Port4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA14)  /* Post block waterline of Port5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA18)  /* Post block waterline of Port6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA1C)  /* Post block waterline of Port7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT8_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA20)  /* Post block waterline of Port8 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT9_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA24)  /* Post block waterline of Port9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT10_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA28)  /* Post block waterline of Port10 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT11_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA2C)  /* Post block waterline of Port11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT12_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA30)  /* Post block waterline of Port12 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT13_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA34)  /* Post block waterline of Port13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT14_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA38)  /* Post block waterline of Port14 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT15_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA3C)  /* Post block waterline of Port15 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT16_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA40)  /* Post block waterline of Port16 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT17_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA44)  /* Post block waterline of Port17 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT18_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA48)  /* Post block waterline of Port18 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_BLK_CNT_PORT19_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA4C)  /* Post block waterline of Port19 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA80)  /* Non-Post block waterline of Port0 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA84)  /* Non-Post block waterline of Port1 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA88)  /* Non-Post block waterline of Port2 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA8C)  /* Non-Post block waterline of Port3 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA90)  /* Non-Post block waterline of Port4 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA94)  /* Non-Post block waterline of Port5 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA98)  /* Non-Post block waterline of Port6 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xA9C)  /* Non-Post block waterline of Port7 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAA0)  /* Non-Post block waterline of Port8 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAA4)  /* Non-Post block waterline of Port9 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAA8)  /* Non-Post block waterline of Port10 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAAC)  /* Non-Post block waterline of Port11 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAB0)  /* Non-Post block waterline of Port12 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAB4)  /* Non-Post block waterline of Port13 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAB8)  /* Non-Post block waterline of Port14 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xABC)  /* Non-Post block waterline of Port15 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT16_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAC0)  /* Non-Post block waterline of Port16 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT17_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAC4)  /* Non-Post block waterline of Port17 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT18_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xAC8)  /* Non-Post block waterline of Port18 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_BLK_CNT_PORT19_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0xACC)  /* Non-Post block waterline of Port19 */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_ECAM_CONTROL_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1264) /* IOB ECAM control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_ECAM_BASE_ADDR_L_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1268) /* IOB ECAM base address low 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_ECAM_BASE_ADDR_H_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x126C) /* IOB ECAM base address high 32bit */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_POISON_CTRL_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1800) /* IOB TX poison control bit register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_POISON_FORWARDING_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1804) /* IOB TX Received completion forwarding enable register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ERR_EN_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1808) /* IOB TX Completion error enable control register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_ERR_RPLC_DATA_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x180C) /* IOB TX replace data when the cpl is err */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_DELAY_CTRL_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1810) /* IOB TX post send out delay control of each core. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_DELAY_PORT_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1814) /* IOB TX post send out delay port enable signal */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_DELAY_CTRL_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1818) /* IOB TX non post send out delay control of each core. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_DELAY_PORT_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x181C) /* IOB TX non post send out delay port enable signal */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_DELAY_CTRL_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1820) /* IOB TX completion send out delay control of each core. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_DELAY_PORT_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x1824) /* IOB TX completion send out delay port enable signal */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_CFG_ORDERING_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2000) /* Control the outbound ordering */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_CFG_RETRY_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2004) /* Controll the parameters that are used in the CHI retry */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_CFG_RESOURCE_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2008) /* Configure the common resource */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_CFG_MISC_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x200C) /* IOB_TX_CHI_CFG_MISC register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_MAX_ENTRIES_CFG_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2010) /* Used to control the max entries one TLP type can occupied when there are both read and write operation. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_UNEXP_REQ_RCVD_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2014) /* chi2pcie module receive unexpected request indication */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CFG_CHI_BLK_REFRESH_CNT_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2018) /* IOB TX block signal refresh counter config register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_0_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2080) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_1_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2084) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_2_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2088) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_3_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x208C) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_4_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2090) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_5_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2094) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_6_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2098) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_7_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x209C) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_8_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20A0) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_9_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20A4) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_10_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20A8) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_CNT_DFX_11_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x20AC) /* chi2pcie cpu traffic counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_0_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2100) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_1_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2104) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_2_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2108) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_3_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x210C) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_4_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2110) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_5_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2114) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_6_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2118) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_CPU_ST_DFX_7_REG                (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x211C) /* chi2pcie cpu traffic status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2180) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2184) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2188) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x218C) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_4_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2190) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_5_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2194) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_6_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2198) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_CNT_DFX_7_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x219C) /* chi2pcie p2p pcpl counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_NP_CNT_DFX_0_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21A0) /* chi2pcie p2p np counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_NP_CNT_DFX_1_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21A4) /* chi2pcie p2p np counter dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_FIFO_DFX_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21B0) /* chi2pcie p2p pcpl fifo dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_NP_FIFO_DFX_REG             (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21B4) /* chi2pcie p2p np fifo dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_ST_DFX_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21C0) /* chi2pcie p2p pcpl status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_ST_DFX_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21C4) /* chi2pcie p2p pcpl status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_ST_DFX_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21C8) /* chi2pcie p2p pcpl status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_PCPL_ST_DFX_3_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21CC) /* chi2pcie p2p pcpl status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_CHI_P2P_NP_ST_DFX_REG               (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x21E0) /* chi2pcie p2p np status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_STATUS_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2200) /* IOB TX port status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_PORT_P_STATUS_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2204) /* IOB TX CHI port post status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CHI_PORT_NP_STATUS_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2208) /* IOB TX CHI port non_post status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_SLV_PORT_STATUS_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x220C) /* IOB TX Slave port status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_SLV_PORT_P_STATUS_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2210) /* IOB TX Slave port post queue status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_SLV_PORT_NP_STATUS_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2214) /* IOB TX Slave port non post queue status register */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2280) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2284) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2288) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_3_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x228C) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_4_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2290) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_5_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2294) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_6_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2298) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_7_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x229C) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_8_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22A0) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_9_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22A4) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_10_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22A8) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_11_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22AC) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_12_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22B0) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_13_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22B4) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_14_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22B8) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_15_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22BC) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_16_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22C0) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_17_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22C4) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_18_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22C8) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_CNT_DFX_19_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x22CC) /* IOB TX post req counter of each PCIe Port */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_IN_CNT_DFX_0_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2300) /* IOB TX input post req and return post cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_IN_CNT_DFX_1_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2340) /* IOB TX input post req and return post cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_IN_CNT_DFX_2_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2380) /* IOB TX input post req and return post cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_OUT_CNT_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2304) /* IOB TX output post req and dump post req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_OUT_CNT_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2344) /* IOB TX output post req and dump post req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_OUT_CNT_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2384) /* IOB TX output post req and dump post req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_P2P_CNT_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2308) /* IOB TX input P2P req counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_P2P_CNT_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2348) /* IOB TX input P2P req counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_P2P_CNT_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2388) /* IOB TX input P2P req counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_FIFO_ST_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2310) /* IOB TX post fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_FIFO_ST_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2350) /* IOB TX post fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_FIFO_ST_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2390) /* IOB TX post fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_IN_CNT_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2400) /* IOB TX input non_P2P np req and return non_P2P np cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_IN_CNT_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2480) /* IOB TX input non_P2P np req and return non_P2P np cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_IN_CNT_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2500) /* IOB TX input non_P2P np req and return non_P2P np cpl counter of each PCIe Core */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_OUT_CNT_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2404) /* IOB TX output non_P2P np req and dump non_P2P np req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_OUT_CNT_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2484) /* IOB TX output non_P2P np req and dump non_P2P np req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_OUT_CNT_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2504) /* IOB TX output non_P2P np req and dump non_P2P np req counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_CNT_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2408) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_CNT_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2488) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_CNT_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2508) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_DUMP_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x240C) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_DUMP_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x248C) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_P2P_DUMP_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x250C) /* IOB TX input P2P req and output P2P requ counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_IN_CNT_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2410) /* IOB TX input single cpl and merged cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_IN_CNT_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2490) /* IOB TX input single cpl and merged cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_IN_CNT_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2510) /* IOB TX input single cpl and merged cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_CPL_ERR_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2420) /* IOB TX np cpl error check status. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_CPL_ERR_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24A0) /* IOB TX np cpl error check status. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_CPL_ERR_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2520) /* IOB TX np cpl error check status. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_FIFO_ST_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2430) /* IOB TX np fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_FIFO_ST_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24B0) /* IOB TX np fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_FIFO_ST_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2530) /* IOB TX np fifo status and internal status dfx. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST0_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2440) /* IOB TX NonPost Entry Low32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST0_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24C0) /* IOB TX NonPost Entry Low32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST0_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2540) /* IOB TX NonPost Entry Low32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST0_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2444) /* IOB TX NonPost Entry High32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST0_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24C4) /* IOB TX NonPost Entry High32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST0_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2544) /* IOB TX NonPost Entry High32bit Status0(Req Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST1_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2450) /* IOB TX NonPost Entry Low32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST1_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24D0) /* IOB TX NonPost Entry Low32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST1_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2550) /* IOB TX NonPost Entry Low32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST1_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2454) /* IOB TX NonPost Entry High32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST1_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24D4) /* IOB TX NonPost Entry High32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST1_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2554) /* IOB TX NonPost Entry High32bit Status1(Wait CPL) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST2_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2460) /* IOB TX NonPost Entry Low32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST2_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24E0) /* IOB TX NonPost Entry Low32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYL_ST2_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2560) /* IOB TX NonPost Entry Low32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST2_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2464) /* IOB TX NonPost Entry High32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST2_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x24E4) /* IOB TX NonPost Entry High32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ENTRYH_ST2_DFX_2_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2564) /* IOB TX NonPost Entry High32bit Status2(CPL Pending) DFX */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_OUT_CNT_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2580) /* IOB TX output cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_OUT_CNT_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2590) /* IOB TX output cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_OUT_CNT_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x25A0) /* IOB TX output cpl counter. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_DUMP_CNT_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2584) /* IOB TX dump cpl counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_DUMP_CNT_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2594) /* IOB TX dump cpl counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_DUMP_CNT_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x25A4) /* IOB TX dump cpl counter */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2600) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2610) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2620) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2630) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2640) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2650) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2660) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2670) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_8_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2680) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_9_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2690) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_10_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26A0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_11_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26B0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_12_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26C0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_13_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26D0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_14_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26E0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_15_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26F0) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_16_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2700) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_17_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2710) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_18_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2720) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_CNT_DFX_19_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2730) /* IOB TX Non post send out counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2604) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2614) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2624) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2634) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2644) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2654) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2664) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2674) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_8_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2684) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_9_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2694) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_10_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26A4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_11_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26B4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_12_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26C4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_13_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26D4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_14_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26E4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_15_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26F4) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_16_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2704) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_17_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2714) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_18_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2724) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_CNT_DFX_19_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2734) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2608) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2618) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2628) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2638) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_4_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2648) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_5_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2658) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_6_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2668) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_7_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2678) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_8_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2688) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_9_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2698) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_10_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26A8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_11_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26B8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_12_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26C8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_13_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26D8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_14_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26E8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_15_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x26F8) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_16_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2708) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_17_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2718) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_18_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2728) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_ERR_CNT_DFX_19_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2738) /* IOB TX Non completion in counter of each port. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_LANTENCY_CTRL_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2780) /* IOB TX lantency control of each port register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW_CTRL_REG           (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2784) /* IOB TX post bandwidth control of each port register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW_CTRL_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2788) /* IOB TX non post bandwidth control of each port register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW_CTRL_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x278C) /* IOB TX cpl bandwidth control of each port register. */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW0_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2800) /* IOB TX p bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW0_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2810) /* IOB TX p bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW0_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2820) /* IOB TX p bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW1_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2804) /* IOB TX p bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW1_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2814) /* IOB TX p bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW1_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2824) /* IOB TX p bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW2_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2808) /* IOB TX p bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW2_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2818) /* IOB TX p bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_P_BW2_DFX_2_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2828) /* IOB TX p bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW0_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2840) /* IOB TX np bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW0_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2850) /* IOB TX np bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW0_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2860) /* IOB TX np bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW1_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2844) /* IOB TX np bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW1_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2854) /* IOB TX np bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW1_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2864) /* IOB TX np bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW2_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2848) /* IOB TX np bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW2_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2858) /* IOB TX np bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_BW2_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2868) /* IOB TX np bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW0_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2880) /* IOB TX cpl bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW0_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2890) /* IOB TX cpl bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW0_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x28A0) /* IOB TX cpl bandwidth of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW1_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2884) /* IOB TX cpl bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW1_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2894) /* IOB TX cpl bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW1_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x28A4) /* IOB TX cpl bandwidth of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW2_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2888) /* IOB TX cpl bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW2_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2898) /* IOB TX cpl bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_CPL_BW2_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x28A8) /* IOB TX cpl bandwidth of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY0_DFX_0_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2900) /* IOB TX np lantency of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY0_DFX_1_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2910) /* IOB TX np lantency of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY0_DFX_2_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2920) /* IOB TX np lantency of each port.(minimum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY1_DFX_0_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2904) /* IOB TX np lantency of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY1_DFX_1_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2914) /* IOB TX np lantency of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY1_DFX_2_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2924) /* IOB TX np lantency of each port.(maximum) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY2_DFX_0_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2908) /* IOB TX np  lantency of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY2_DFX_1_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2918) /* IOB TX np  lantency of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_PORT_NP_LATENCY2_DFX_2_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2928) /* IOB TX np  lantency of each port.(average) */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATISTIC_DFX_0_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A00) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATISTIC_DFX_1_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A10) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATISTIC_DFX_2_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A20) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATISTIC_DFX_3_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A30) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_ERR_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A04) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_ERR_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A14) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_ERR_DFX_2_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A24) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_ERR_DFX_3_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A34) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATUS_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A08) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATUS_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A18) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATUS_DFX_2_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A28) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_P_ITF_STATUS_DFX_3_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A38) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_STATISTIC_DFX_0_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A80) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_STATISTIC_DFX_1_REG   (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A90) /* IOB TX post interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_ERR_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A84) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_ERR_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A94) /* IOB TX post interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_STATUS_DFX_0_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A88) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_NP_ITF_STATUS_DFX_1_REG      (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2A98) /* IOB TX post interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_0_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B00) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_1_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B10) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_2_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B20) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_3_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B30) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_4_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B40) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_5_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B50) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_6_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B60) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATISTIC_DFX_7_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B70) /* IOB TX cpl interface statistic dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_0_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B04) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_1_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B14) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_2_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B24) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_3_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B34) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_4_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B44) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_5_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B54) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_6_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B64) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_ERR_DFX_7_REG        (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B74) /* IOB TX cpl interface err dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_0_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B08) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_1_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B18) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_2_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B28) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_3_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B38) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_4_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B48) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_5_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B58) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_6_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B68) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_TX_CPL_ITF_STATUS_DFX_7_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x2B78) /* IOB TX cpl interface status dfx */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_NAT_RX_DISABLE_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3000) /* Disable send data to APP */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_INF_DFX_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3004) /* ib bar disp inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_ODR_NUM_DFX_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3008) /* core1 oder RX P and NP TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_NAT_NUM_DFX_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x300C) /* native RX P and NP TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_SDI_NUM_DFX_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3010) /* sdi RX P and NP TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_ODR_RESP_NUM_DFX_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3014) /* oder P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_SDI_NAT_RESP_NUM_DFX_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3018) /* sdi and native P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_ODR_NO_ACK_DFX_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x301C) /* core1 oder RX P and NP waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_NAT_NO_ACK_DFX_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3020) /* native RX P and NP waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_IB_BAR_SDI_NO_ACK_DFX_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3024) /* sdi RX P and NP waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX0_0_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3040) /* dwc tx np and rx cpl inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX0_1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3080) /* dwc tx np and rx cpl inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX1_0_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3044) /* dwc rx req and tx cpl inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX1_1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3084) /* dwc rx req and tx cpl inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX2_0_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3048) /* dwc rx req p resp and tx p inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_INF_DFX2_1_REG              (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3088) /* dwc rx req p resp and tx p inf signals */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_NUM_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x304C) /* TX TLP P and P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_NUM_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x308C) /* TX TLP P and P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_NP_CPL_NUM_DFX_0_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3050) /* TX TLP NP and RX TLP CPL number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_NP_CPL_NUM_DFX_1_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3090) /* TX TLP NP and RX TLP CPL number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_P_NUM_DFX_0_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3054) /* RX TLP P and P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_P_NUM_DFX_1_REG          (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3094) /* RX TLP P and P resp number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_NP_CPL_NUM_DFX_0_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3058) /* RX TLP NP and TX TLP CPL number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_NP_CPL_NUM_DFX_1_REG     (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3098) /* RX TLP NP and TX TLP CPL number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_NO_ACK_DFX_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x305C) /* TX P and P resp waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_NO_ACK_DFX_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x309C) /* TX P and P resp waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_NP_CPL_NO_ACK_DFX_0_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3060) /* TX NP and RX CPL waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_NP_CPL_NO_ACK_DFX_1_REG  (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30A0) /* TX NP and RX CPL waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_REQ_CPL_NO_ACK_DFX_0_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3064) /* RX REQ and TX CPL waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_REQ_CPL_NO_ACK_DFX_1_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30A4) /* RX REQ and TX CPL waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_P_BRESP_NO_ACK_DFX_0_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3068) /* RX P resp waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_RX_P_BRESP_NO_ACK_DFX_1_REG (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30A8) /* RX P resp waiting ready time */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_NP_CPL_ERR_NUM_DFX_0_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x306C) /* TX and RX NP, CPL err TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_NP_CPL_ERR_NUM_DFX_1_REG    (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30AC) /* TX and RX NP, CPL err TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_P_ERR_NUM_DFX_0_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3070) /* TX and RX P error TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_P_ERR_NUM_DFX_1_REG         (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30B0) /* TX and RX P error TLP number */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_ID_ST_DFX0_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3074) /* TX P ID state low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_ID_ST_DFX0_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30B4) /* TX P ID state low 32bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_ID_ST_DFX1_0_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x3078) /* TX P ID state [63:32] bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_DWC_TX_P_ID_ST_DFX1_1_REG       (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30B8) /* TX P ID state [63:32] bits */
#define HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_IOB_NAT_RX_NP_CNT_WL_REG            (HiPCIECTRL40V200_HIPCIEC_AP_IOB_TX_REG_BASE + 0x30C0) /* IOB Rx dwc non post request counter waterline */

#endif // __HIPCIEC_AP_IOB_TX_REG_REG_OFFSET_H__
