library ieee;
use ieee.std_logic_1164.all;

entity mux_2to1_8bit is
    port(
        sel     : in  std_logic;
        d_in1   : in  std_logic_vector(7 downto 0);
        d_in2   : in  std_logic_vector(7 downto 0);
        d_out   : out std_logic_vector(7 downto 0)
    );
end mux_2to1_8bit;

architecture structural of mux_2to1_8bit is
begin
    d_out <= (d_in1 and (not(sel))) or (d_in2 and sel);
end structural;
