set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {problem3_18301276.vo problem3_18301276_v.sdo}}
}
