// Seed: 1458867955
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_7 = ~id_3;
endmodule
module module_1 #(
    parameter id_12 = 32'd79,
    parameter id_13 = 32'd88
) (
    output uwire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri id_4
    , id_7,
    output supply0 id_5
);
  uwire id_8, id_9;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_10;
  generate
    if (1'b0) begin : id_11
      defparam id_12.id_13 = id_8;
    end else begin : id_14
      wire id_15;
    end
  endgenerate
endmodule
