

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_sq_sum_loop'
================================================================
* Date:           Mon Jun 26 11:08:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  26.208 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.800 us|  0.800 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                                |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |err_squared_sum_V_macply_fu_70  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +--------------------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sq_sum_loop  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     21|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     183|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     183|     66|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln208_fu_96_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln208_fu_90_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  21|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6       |   9|          2|    3|          6|
    |err_squared_sum_V_1_fu_46  |   9|          2|  177|        354|
    |i_fu_42                    |   9|          2|    3|          6|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|  185|        370|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |err_squared_sum_V_1_fu_46  |  177|   0|  177|          0|
    |i_fu_42                    |    3|   0|    3|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      |  183|   0|  183|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_959_p_din1   |  out|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_959_p_din2   |  out|   85|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_959_p_din3   |  out|   85|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_959_p_dout0  |   in|  177|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|grp_macply_fu_959_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_sq_sum_loop|  return value|
|e_V_address0               |  out|    3|   ap_memory|                                  e_V|         array|
|e_V_ce0                    |  out|    1|   ap_memory|                                  e_V|         array|
|e_V_q0                     |   in|  177|   ap_memory|                                  e_V|         array|
|p_Val2_21_out              |  out|  177|      ap_vld|                        p_Val2_21_out|       pointer|
|p_Val2_21_out_ap_vld       |  out|    1|      ap_vld|                        p_Val2_21_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------+--------------+

