[INF:CM0023] Creating log file ../../build/tests/InterfaceModPort/slpp_all/surelog.log.

[NTE:CM0009] Command line argument "+vcs+flush+all" ignored.

[NTE:CM0009] Command line argument "+warn=all" ignored.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<658> s<657> l<5>
n<mem_if> u<1> t<StringConst> p<2> l<5>
n<> u<2> t<Interface_identifier> p<11> c<1> s<10> l<5>
n<> u<3> t<PortDir_Inp> p<7> s<6> l<5>
n<> u<4> t<NetType_Wire> p<6> s<5> l<5>
n<> u<5> t<Data_type_or_implicit> p<6> l<5>
n<> u<6> t<Net_port_type> p<7> c<4> l<5>
n<> u<7> t<Net_port_header> p<9> c<3> s<8> l<5>
n<clk> u<8> t<StringConst> p<9> l<5>
n<> u<9> t<Ansi_port_declaration> p<10> c<7> l<5>
n<> u<10> t<List_of_port_declarations> p<11> c<9> l<5>
n<> u<11> t<Interface_ansi_header> p<283> c<2> s<23> l<5>
n<> u<12> t<IntVec_TypeLogic> p<13> l<6>
n<> u<13> t<Data_type> p<17> c<12> s<16> l<6>
n<reset> u<14> t<StringConst> p<15> l<6>
n<> u<15> t<Variable_decl_assignment> p<16> c<14> l<6>
n<> u<16> t<List_of_variable_decl_assignments> p<17> c<15> l<6>
n<> u<17> t<Variable_declaration> p<18> c<13> l<6>
n<> u<18> t<Data_declaration> p<19> c<17> l<6>
n<> u<19> t<Package_or_generate_item_declaration> p<20> c<18> l<6>
n<> u<20> t<Module_or_generate_item_declaration> p<21> c<19> l<6>
n<> u<21> t<Module_common_item> p<22> c<20> l<6>
n<> u<22> t<Interface_or_generate_item> p<23> c<21> l<6>
n<> u<23> t<Non_port_interface_item> p<283> c<22> s<35> l<6>
n<> u<24> t<IntVec_TypeLogic> p<25> l<7>
n<> u<25> t<Data_type> p<29> c<24> s<28> l<7>
n<we_sys> u<26> t<StringConst> p<27> l<7>
n<> u<27> t<Variable_decl_assignment> p<28> c<26> l<7>
n<> u<28> t<List_of_variable_decl_assignments> p<29> c<27> l<7>
n<> u<29> t<Variable_declaration> p<30> c<25> l<7>
n<> u<30> t<Data_declaration> p<31> c<29> l<7>
n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<7>
n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<7>
n<> u<33> t<Module_common_item> p<34> c<32> l<7>
n<> u<34> t<Interface_or_generate_item> p<35> c<33> l<7>
n<> u<35> t<Non_port_interface_item> p<283> c<34> s<47> l<7>
n<> u<36> t<IntVec_TypeLogic> p<37> l<8>
n<> u<37> t<Data_type> p<41> c<36> s<40> l<8>
n<cmd_valid_sys> u<38> t<StringConst> p<39> l<8>
n<> u<39> t<Variable_decl_assignment> p<40> c<38> l<8>
n<> u<40> t<List_of_variable_decl_assignments> p<41> c<39> l<8>
n<> u<41> t<Variable_declaration> p<42> c<37> l<8>
n<> u<42> t<Data_declaration> p<43> c<41> l<8>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<8>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<8>
n<> u<45> t<Module_common_item> p<46> c<44> l<8>
n<> u<46> t<Interface_or_generate_item> p<47> c<45> l<8>
n<> u<47> t<Non_port_interface_item> p<283> c<46> s<59> l<8>
n<> u<48> t<IntVec_TypeLogic> p<49> l<9>
n<> u<49> t<Data_type> p<53> c<48> s<52> l<9>
n<ready_sys> u<50> t<StringConst> p<51> l<9>
n<> u<51> t<Variable_decl_assignment> p<52> c<50> l<9>
n<> u<52> t<List_of_variable_decl_assignments> p<53> c<51> l<9>
n<> u<53> t<Variable_declaration> p<54> c<49> l<9>
n<> u<54> t<Data_declaration> p<55> c<53> l<9>
n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<9>
n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<9>
n<> u<57> t<Module_common_item> p<58> c<56> l<9>
n<> u<58> t<Interface_or_generate_item> p<59> c<57> l<9>
n<> u<59> t<Non_port_interface_item> p<283> c<58> s<81> l<9>
n<> u<60> t<IntVec_TypeLogic> p<71> s<70> l<10>
n<7> u<61> t<IntConst> p<62> l<10>
n<> u<62> t<Primary_literal> p<63> c<61> l<10>
n<> u<63> t<Constant_primary> p<64> c<62> l<10>
n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<10>
n<0> u<65> t<IntConst> p<66> l<10>
n<> u<66> t<Primary_literal> p<67> c<65> l<10>
n<> u<67> t<Constant_primary> p<68> c<66> l<10>
n<> u<68> t<Constant_expression> p<69> c<67> l<10>
n<> u<69> t<Constant_range> p<70> c<64> l<10>
n<> u<70> t<Packed_dimension> p<71> c<69> l<10>
n<> u<71> t<Data_type> p<75> c<60> s<74> l<10>
n<data_sys> u<72> t<StringConst> p<73> l<10>
n<> u<73> t<Variable_decl_assignment> p<74> c<72> l<10>
n<> u<74> t<List_of_variable_decl_assignments> p<75> c<73> l<10>
n<> u<75> t<Variable_declaration> p<76> c<71> l<10>
n<> u<76> t<Data_declaration> p<77> c<75> l<10>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<10>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<10>
n<> u<79> t<Module_common_item> p<80> c<78> l<10>
n<> u<80> t<Interface_or_generate_item> p<81> c<79> l<10>
n<> u<81> t<Non_port_interface_item> p<283> c<80> s<103> l<10>
n<> u<82> t<IntVec_TypeLogic> p<93> s<92> l<11>
n<7> u<83> t<IntConst> p<84> l<11>
n<> u<84> t<Primary_literal> p<85> c<83> l<11>
n<> u<85> t<Constant_primary> p<86> c<84> l<11>
n<> u<86> t<Constant_expression> p<91> c<85> s<90> l<11>
n<0> u<87> t<IntConst> p<88> l<11>
n<> u<88> t<Primary_literal> p<89> c<87> l<11>
n<> u<89> t<Constant_primary> p<90> c<88> l<11>
n<> u<90> t<Constant_expression> p<91> c<89> l<11>
n<> u<91> t<Constant_range> p<92> c<86> l<11>
n<> u<92> t<Packed_dimension> p<93> c<91> l<11>
n<> u<93> t<Data_type> p<97> c<82> s<96> l<11>
n<addr_sys> u<94> t<StringConst> p<95> l<11>
n<> u<95> t<Variable_decl_assignment> p<96> c<94> l<11>
n<> u<96> t<List_of_variable_decl_assignments> p<97> c<95> l<11>
n<> u<97> t<Variable_declaration> p<98> c<93> l<11>
n<> u<98> t<Data_declaration> p<99> c<97> l<11>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<11>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<11>
n<> u<101> t<Module_common_item> p<102> c<100> l<11>
n<> u<102> t<Interface_or_generate_item> p<103> c<101> l<11>
n<> u<103> t<Non_port_interface_item> p<283> c<102> s<115> l<11>
n<> u<104> t<IntVec_TypeLogic> p<105> l<12>
n<> u<105> t<Data_type> p<109> c<104> s<108> l<12>
n<we_mem> u<106> t<StringConst> p<107> l<12>
n<> u<107> t<Variable_decl_assignment> p<108> c<106> l<12>
n<> u<108> t<List_of_variable_decl_assignments> p<109> c<107> l<12>
n<> u<109> t<Variable_declaration> p<110> c<105> l<12>
n<> u<110> t<Data_declaration> p<111> c<109> l<12>
n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<12>
n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<12>
n<> u<113> t<Module_common_item> p<114> c<112> l<12>
n<> u<114> t<Interface_or_generate_item> p<115> c<113> l<12>
n<> u<115> t<Non_port_interface_item> p<283> c<114> s<127> l<12>
n<> u<116> t<IntVec_TypeLogic> p<117> l<13>
n<> u<117> t<Data_type> p<121> c<116> s<120> l<13>
n<ce_mem> u<118> t<StringConst> p<119> l<13>
n<> u<119> t<Variable_decl_assignment> p<120> c<118> l<13>
n<> u<120> t<List_of_variable_decl_assignments> p<121> c<119> l<13>
n<> u<121> t<Variable_declaration> p<122> c<117> l<13>
n<> u<122> t<Data_declaration> p<123> c<121> l<13>
n<> u<123> t<Package_or_generate_item_declaration> p<124> c<122> l<13>
n<> u<124> t<Module_or_generate_item_declaration> p<125> c<123> l<13>
n<> u<125> t<Module_common_item> p<126> c<124> l<13>
n<> u<126> t<Interface_or_generate_item> p<127> c<125> l<13>
n<> u<127> t<Non_port_interface_item> p<283> c<126> s<149> l<13>
n<> u<128> t<IntVec_TypeLogic> p<139> s<138> l<14>
n<7> u<129> t<IntConst> p<130> l<14>
n<> u<130> t<Primary_literal> p<131> c<129> l<14>
n<> u<131> t<Constant_primary> p<132> c<130> l<14>
n<> u<132> t<Constant_expression> p<137> c<131> s<136> l<14>
n<0> u<133> t<IntConst> p<134> l<14>
n<> u<134> t<Primary_literal> p<135> c<133> l<14>
n<> u<135> t<Constant_primary> p<136> c<134> l<14>
n<> u<136> t<Constant_expression> p<137> c<135> l<14>
n<> u<137> t<Constant_range> p<138> c<132> l<14>
n<> u<138> t<Packed_dimension> p<139> c<137> l<14>
n<> u<139> t<Data_type> p<143> c<128> s<142> l<14>
n<datao_mem> u<140> t<StringConst> p<141> l<14>
n<> u<141> t<Variable_decl_assignment> p<142> c<140> l<14>
n<> u<142> t<List_of_variable_decl_assignments> p<143> c<141> l<14>
n<> u<143> t<Variable_declaration> p<144> c<139> l<14>
n<> u<144> t<Data_declaration> p<145> c<143> l<14>
n<> u<145> t<Package_or_generate_item_declaration> p<146> c<144> l<14>
n<> u<146> t<Module_or_generate_item_declaration> p<147> c<145> l<14>
n<> u<147> t<Module_common_item> p<148> c<146> l<14>
n<> u<148> t<Interface_or_generate_item> p<149> c<147> l<14>
n<> u<149> t<Non_port_interface_item> p<283> c<148> s<171> l<14>
n<> u<150> t<IntVec_TypeLogic> p<161> s<160> l<15>
n<7> u<151> t<IntConst> p<152> l<15>
n<> u<152> t<Primary_literal> p<153> c<151> l<15>
n<> u<153> t<Constant_primary> p<154> c<152> l<15>
n<> u<154> t<Constant_expression> p<159> c<153> s<158> l<15>
n<0> u<155> t<IntConst> p<156> l<15>
n<> u<156> t<Primary_literal> p<157> c<155> l<15>
n<> u<157> t<Constant_primary> p<158> c<156> l<15>
n<> u<158> t<Constant_expression> p<159> c<157> l<15>
n<> u<159> t<Constant_range> p<160> c<154> l<15>
n<> u<160> t<Packed_dimension> p<161> c<159> l<15>
n<> u<161> t<Data_type> p<165> c<150> s<164> l<15>
n<datai_mem> u<162> t<StringConst> p<163> l<15>
n<> u<163> t<Variable_decl_assignment> p<164> c<162> l<15>
n<> u<164> t<List_of_variable_decl_assignments> p<165> c<163> l<15>
n<> u<165> t<Variable_declaration> p<166> c<161> l<15>
n<> u<166> t<Data_declaration> p<167> c<165> l<15>
n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<15>
n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<15>
n<> u<169> t<Module_common_item> p<170> c<168> l<15>
n<> u<170> t<Interface_or_generate_item> p<171> c<169> l<15>
n<> u<171> t<Non_port_interface_item> p<283> c<170> s<193> l<15>
n<> u<172> t<IntVec_TypeLogic> p<183> s<182> l<16>
n<7> u<173> t<IntConst> p<174> l<16>
n<> u<174> t<Primary_literal> p<175> c<173> l<16>
n<> u<175> t<Constant_primary> p<176> c<174> l<16>
n<> u<176> t<Constant_expression> p<181> c<175> s<180> l<16>
n<0> u<177> t<IntConst> p<178> l<16>
n<> u<178> t<Primary_literal> p<179> c<177> l<16>
n<> u<179> t<Constant_primary> p<180> c<178> l<16>
n<> u<180> t<Constant_expression> p<181> c<179> l<16>
n<> u<181> t<Constant_range> p<182> c<176> l<16>
n<> u<182> t<Packed_dimension> p<183> c<181> l<16>
n<> u<183> t<Data_type> p<187> c<172> s<186> l<16>
n<addr_mem> u<184> t<StringConst> p<185> l<16>
n<> u<185> t<Variable_decl_assignment> p<186> c<184> l<16>
n<> u<186> t<List_of_variable_decl_assignments> p<187> c<185> l<16>
n<> u<187> t<Variable_declaration> p<188> c<183> l<16>
n<> u<188> t<Data_declaration> p<189> c<187> l<16>
n<> u<189> t<Package_or_generate_item_declaration> p<190> c<188> l<16>
n<> u<190> t<Module_or_generate_item_declaration> p<191> c<189> l<16>
n<> u<191> t<Module_common_item> p<192> c<190> l<16>
n<> u<192> t<Interface_or_generate_item> p<193> c<191> l<16>
n<> u<193> t<Non_port_interface_item> p<283> c<192> s<230> l<16>
n<system> u<194> t<StringConst> p<228> s<209> l<20>
n<> u<195> t<PortDir_Inp> p<208> s<197> l<20>
n<clk> u<196> t<StringConst> p<197> l<20>
n<> u<197> t<Modport_simple_port> p<208> c<196> s<199> l<20>
n<reset> u<198> t<StringConst> p<199> l<20>
n<> u<199> t<Modport_simple_port> p<208> c<198> s<201> l<20>
n<we_sys> u<200> t<StringConst> p<201> l<20>
n<> u<201> t<Modport_simple_port> p<208> c<200> s<203> l<20>
n<cmd_valid_sys> u<202> t<StringConst> p<203> l<20>
n<> u<203> t<Modport_simple_port> p<208> c<202> s<205> l<20>
n<addr_sys> u<204> t<StringConst> p<205> l<21>
n<> u<205> t<Modport_simple_port> p<208> c<204> s<207> l<21>
n<datao_mem> u<206> t<StringConst> p<207> l<21>
n<> u<207> t<Modport_simple_port> p<208> c<206> l<21>
n<> u<208> t<Modport_simple_ports_declaration> p<209> c<195> l<20>
n<> u<209> t<Modport_ports_declaration> p<228> c<208> s<222> l<20>
n<> u<210> t<PortDir_Out> p<221> s<212> l<22>
n<we_mem> u<211> t<StringConst> p<212> l<22>
n<> u<212> t<Modport_simple_port> p<221> c<211> s<214> l<22>
n<ce_mem> u<213> t<StringConst> p<214> l<22>
n<> u<214> t<Modport_simple_port> p<221> c<213> s<216> l<22>
n<addr_mem> u<215> t<StringConst> p<216> l<22>
n<> u<216> t<Modport_simple_port> p<221> c<215> s<218> l<22>
n<datai_mem> u<217> t<StringConst> p<218> l<23>
n<> u<218> t<Modport_simple_port> p<221> c<217> s<220> l<23>
n<ready_sys> u<219> t<StringConst> p<220> l<23>
n<> u<220> t<Modport_simple_port> p<221> c<219> l<23>
n<> u<221> t<Modport_simple_ports_declaration> p<222> c<210> l<22>
n<> u<222> t<Modport_ports_declaration> p<228> c<221> s<227> l<22>
n<> u<223> t<PortDir_Ref> p<226> s<225> l<23>
n<data_sys> u<224> t<StringConst> p<225> l<23>
n<> u<225> t<Modport_simple_port> p<226> c<224> l<23>
n<> u<226> t<Modport_simple_ports_declaration> p<227> c<223> l<23>
n<> u<227> t<Modport_ports_declaration> p<228> c<226> l<23>
n<> u<228> t<Modport_item> p<229> c<194> l<20>
n<> u<229> t<Interface_or_generate_item> p<230> c<228> l<20>
n<> u<230> t<Non_port_interface_item> p<283> c<229> s<254> l<20>
n<memory> u<231> t<StringConst> p<252> s<246> l<27>
n<> u<232> t<PortDir_Inp> p<245> s<234> l<27>
n<clk> u<233> t<StringConst> p<234> l<27>
n<> u<234> t<Modport_simple_port> p<245> c<233> s<236> l<27>
n<reset> u<235> t<StringConst> p<236> l<27>
n<> u<236> t<Modport_simple_port> p<245> c<235> s<238> l<27>
n<we_mem> u<237> t<StringConst> p<238> l<27>
n<> u<238> t<Modport_simple_port> p<245> c<237> s<240> l<27>
n<ce_mem> u<239> t<StringConst> p<240> l<27>
n<> u<240> t<Modport_simple_port> p<245> c<239> s<242> l<27>
n<addr_mem> u<241> t<StringConst> p<242> l<28>
n<> u<242> t<Modport_simple_port> p<245> c<241> s<244> l<28>
n<datai_mem> u<243> t<StringConst> p<244> l<28>
n<> u<244> t<Modport_simple_port> p<245> c<243> l<28>
n<> u<245> t<Modport_simple_ports_declaration> p<246> c<232> l<27>
n<> u<246> t<Modport_ports_declaration> p<252> c<245> s<251> l<27>
n<> u<247> t<PortDir_Out> p<250> s<249> l<28>
n<datao_mem> u<248> t<StringConst> p<249> l<28>
n<> u<249> t<Modport_simple_port> p<250> c<248> l<28>
n<> u<250> t<Modport_simple_ports_declaration> p<251> c<247> l<28>
n<> u<251> t<Modport_ports_declaration> p<252> c<250> l<28>
n<> u<252> t<Modport_item> p<253> c<231> l<27>
n<> u<253> t<Interface_or_generate_item> p<254> c<252> l<27>
n<> u<254> t<Non_port_interface_item> p<283> c<253> s<281> l<27>
n<tb> u<255> t<StringConst> p<279> s<262> l<32>
n<> u<256> t<PortDir_Inp> p<261> s<258> l<32>
n<clk> u<257> t<StringConst> p<258> l<32>
n<> u<258> t<Modport_simple_port> p<261> c<257> s<260> l<32>
n<ready_sys> u<259> t<StringConst> p<260> l<32>
n<> u<260> t<Modport_simple_port> p<261> c<259> l<32>
n<> u<261> t<Modport_simple_ports_declaration> p<262> c<256> l<32>
n<> u<262> t<Modport_ports_declaration> p<279> c<261> s<273> l<32>
n<> u<263> t<PortDir_Out> p<272> s<265> l<33>
n<reset> u<264> t<StringConst> p<265> l<33>
n<> u<265> t<Modport_simple_port> p<272> c<264> s<267> l<33>
n<we_sys> u<266> t<StringConst> p<267> l<33>
n<> u<267> t<Modport_simple_port> p<272> c<266> s<269> l<33>
n<cmd_valid_sys> u<268> t<StringConst> p<269> l<33>
n<> u<269> t<Modport_simple_port> p<272> c<268> s<271> l<33>
n<addr_sys> u<270> t<StringConst> p<271> l<33>
n<> u<271> t<Modport_simple_port> p<272> c<270> l<33>
n<> u<272> t<Modport_simple_ports_declaration> p<273> c<263> l<33>
n<> u<273> t<Modport_ports_declaration> p<279> c<272> s<278> l<33>
n<> u<274> t<PortDir_Ref> p<277> s<276> l<34>
n<data_sys> u<275> t<StringConst> p<276> l<34>
n<> u<276> t<Modport_simple_port> p<277> c<275> l<34>
n<> u<277> t<Modport_simple_ports_declaration> p<278> c<274> l<34>
n<> u<278> t<Modport_ports_declaration> p<279> c<277> l<34>
n<> u<279> t<Modport_item> p<280> c<255> l<32>
n<> u<280> t<Interface_or_generate_item> p<281> c<279> l<32>
n<> u<281> t<Non_port_interface_item> p<283> c<280> s<282> l<32>
n<> u<282> t<Endinterface> p<283> l<36>
n<> u<283> t<Interface_declaration> p<284> c<11> l<5>
n<> u<284> t<Description> p<657> c<283> s<467> l<5>
n<> u<285> t<Module_keyword> p<294> s<286> l<41>
n<memory_model> u<286> t<StringConst> p<294> s<293> l<41>
n<mem_if> u<287> t<StringConst> p<289> s<288> l<41>
n<memory> u<288> t<StringConst> p<289> l<41>
n<> u<289> t<Interface_identifier> p<290> c<287> l<41>
n<> u<290> t<Interface_port_header> p<292> c<289> s<291> l<41>
n<mif> u<291> t<StringConst> p<292> l<41>
n<> u<292> t<Ansi_port_declaration> p<293> c<290> l<41>
n<> u<293> t<List_of_port_declarations> p<294> c<292> l<41>
n<> u<294> t<Module_ansi_header> p<466> c<285> s<327> l<41>
n<> u<295> t<IntVec_TypeLogic> p<306> s<305> l<43>
n<7> u<296> t<IntConst> p<297> l<43>
n<> u<297> t<Primary_literal> p<298> c<296> l<43>
n<> u<298> t<Constant_primary> p<299> c<297> l<43>
n<> u<299> t<Constant_expression> p<304> c<298> s<303> l<43>
n<0> u<300> t<IntConst> p<301> l<43>
n<> u<301> t<Primary_literal> p<302> c<300> l<43>
n<> u<302> t<Constant_primary> p<303> c<301> l<43>
n<> u<303> t<Constant_expression> p<304> c<302> l<43>
n<> u<304> t<Constant_range> p<305> c<299> l<43>
n<> u<305> t<Packed_dimension> p<306> c<304> l<43>
n<> u<306> t<Data_type> p<321> c<295> s<320> l<43>
n<mem> u<307> t<StringConst> p<319> s<318> l<43>
n<0> u<308> t<IntConst> p<309> l<43>
n<> u<309> t<Primary_literal> p<310> c<308> l<43>
n<> u<310> t<Constant_primary> p<311> c<309> l<43>
n<> u<311> t<Constant_expression> p<316> c<310> s<315> l<43>
n<255> u<312> t<IntConst> p<313> l<43>
n<> u<313> t<Primary_literal> p<314> c<312> l<43>
n<> u<314> t<Constant_primary> p<315> c<313> l<43>
n<> u<315> t<Constant_expression> p<316> c<314> l<43>
n<> u<316> t<Constant_range> p<317> c<311> l<43>
n<> u<317> t<Unpacked_dimension> p<318> c<316> l<43>
n<> u<318> t<Variable_dimension> p<319> c<317> l<43>
n<> u<319> t<Variable_decl_assignment> p<320> c<307> l<43>
n<> u<320> t<List_of_variable_decl_assignments> p<321> c<319> l<43>
n<> u<321> t<Variable_declaration> p<322> c<306> l<43>
n<> u<322> t<Data_declaration> p<323> c<321> l<43>
n<> u<323> t<Package_or_generate_item_declaration> p<324> c<322> l<43>
n<> u<324> t<Module_or_generate_item_declaration> p<325> c<323> l<43>
n<> u<325> t<Module_common_item> p<326> c<324> l<43>
n<> u<326> t<Module_or_generate_item> p<327> c<325> l<43>
n<> u<327> t<Non_port_module_item> p<466> c<326> s<396> l<43>
n<> u<328> t<AlwaysKeywd_Always> p<393> s<392> l<48>
n<> u<329> t<Edge_Posedge> p<337> s<336> l<48>
n<mif> u<330> t<StringConst> p<334> s<331> l<48>
n<clk> u<331> t<StringConst> p<334> s<333> l<48>
n<> u<332> t<Bit_select> p<333> l<48>
n<> u<333> t<Select> p<334> c<332> l<48>
n<> u<334> t<Complex_func_call> p<335> c<330> l<48>
n<> u<335> t<Primary> p<336> c<334> l<48>
n<> u<336> t<Expression> p<337> c<335> l<48>
n<> u<337> t<Event_expression> p<338> c<329> l<48>
n<> u<338> t<Event_control> p<339> c<337> l<48>
n<> u<339> t<Procedural_timing_control> p<390> c<338> s<389> l<48>
n<mif> u<340> t<StringConst> p<344> s<341> l<49>
n<ce_mem> u<341> t<StringConst> p<344> s<343> l<49>
n<> u<342> t<Bit_select> p<343> l<49>
n<> u<343> t<Select> p<344> c<342> l<49>
n<> u<344> t<Complex_func_call> p<345> c<340> l<49>
n<> u<345> t<Primary> p<346> c<344> l<49>
n<> u<346> t<Expression> p<355> c<345> s<347> l<49>
n<> u<347> t<BinOp_LogicAnd> p<355> s<354> l<49>
n<mif> u<348> t<StringConst> p<352> s<349> l<49>
n<we_mem> u<349> t<StringConst> p<352> s<351> l<49>
n<> u<350> t<Bit_select> p<351> l<49>
n<> u<351> t<Select> p<352> c<350> l<49>
n<> u<352> t<Complex_func_call> p<353> c<348> l<49>
n<> u<353> t<Primary> p<354> c<352> l<49>
n<> u<354> t<Expression> p<355> c<353> l<49>
n<> u<355> t<Expression> p<356> c<346> l<49>
n<> u<356> t<Expression_or_cond_pattern> p<357> c<355> l<49>
n<> u<357> t<Cond_predicate> p<386> c<356> s<385> l<49>
n<mem> u<358> t<StringConst> p<359> l<50>
n<> u<359> t<Hierarchical_identifier> p<369> c<358> s<368> l<50>
n<mif> u<360> t<StringConst> p<364> s<361> l<50>
n<addr_mem> u<361> t<StringConst> p<364> s<363> l<50>
n<> u<362> t<Bit_select> p<363> l<50>
n<> u<363> t<Select> p<364> c<362> l<50>
n<> u<364> t<Complex_func_call> p<365> c<360> l<50>
n<> u<365> t<Primary> p<366> c<364> l<50>
n<> u<366> t<Expression> p<367> c<365> l<50>
n<> u<367> t<Bit_select> p<368> c<366> l<50>
n<> u<368> t<Select> p<369> c<367> l<50>
n<> u<369> t<Variable_lvalue> p<377> c<359> s<376> l<50>
n<mif> u<370> t<StringConst> p<374> s<371> l<50>
n<datai_mem> u<371> t<StringConst> p<374> s<373> l<50>
n<> u<372> t<Bit_select> p<373> l<50>
n<> u<373> t<Select> p<374> c<372> l<50>
n<> u<374> t<Complex_func_call> p<375> c<370> l<50>
n<> u<375> t<Primary> p<376> c<374> l<50>
n<> u<376> t<Expression> p<377> c<375> l<50>
n<> u<377> t<Nonblocking_assignment> p<378> c<369> l<50>
n<> u<378> t<Statement_item> p<379> c<377> l<50>
n<> u<379> t<Statement> p<380> c<378> l<50>
n<> u<380> t<Statement_or_null> p<382> c<379> s<381> l<50>
n<> u<381> t<End> p<382> l<51>
n<> u<382> t<Seq_block> p<383> c<380> l<49>
n<> u<383> t<Statement_item> p<384> c<382> l<49>
n<> u<384> t<Statement> p<385> c<383> l<49>
n<> u<385> t<Statement_or_null> p<386> c<384> l<49>
n<> u<386> t<Conditional_statement> p<387> c<357> l<49>
n<> u<387> t<Statement_item> p<388> c<386> l<49>
n<> u<388> t<Statement> p<389> c<387> l<49>
n<> u<389> t<Statement_or_null> p<390> c<388> l<49>
n<> u<390> t<Procedural_timing_control_statement> p<391> c<339> l<48>
n<> u<391> t<Statement_item> p<392> c<390> l<48>
n<> u<392> t<Statement> p<393> c<391> l<48>
n<> u<393> t<Always_construct> p<394> c<328> l<48>
n<> u<394> t<Module_common_item> p<395> c<393> l<48>
n<> u<395> t<Module_or_generate_item> p<396> c<394> l<48>
n<> u<396> t<Non_port_module_item> p<466> c<395> s<465> l<48>
n<> u<397> t<AlwaysKeywd_Always> p<462> s<461> l<56>
n<> u<398> t<Edge_Posedge> p<406> s<405> l<56>
n<mif> u<399> t<StringConst> p<403> s<400> l<56>
n<clk> u<400> t<StringConst> p<403> s<402> l<56>
n<> u<401> t<Bit_select> p<402> l<56>
n<> u<402> t<Select> p<403> c<401> l<56>
n<> u<403> t<Complex_func_call> p<404> c<399> l<56>
n<> u<404> t<Primary> p<405> c<403> l<56>
n<> u<405> t<Expression> p<406> c<404> l<56>
n<> u<406> t<Event_expression> p<407> c<398> l<56>
n<> u<407> t<Event_control> p<408> c<406> l<56>
n<> u<408> t<Procedural_timing_control> p<459> c<407> s<458> l<56>
n<mif> u<409> t<StringConst> p<413> s<410> l<57>
n<ce_mem> u<410> t<StringConst> p<413> s<412> l<57>
n<> u<411> t<Bit_select> p<412> l<57>
n<> u<412> t<Select> p<413> c<411> l<57>
n<> u<413> t<Complex_func_call> p<414> c<409> l<57>
n<> u<414> t<Primary> p<415> c<413> l<57>
n<> u<415> t<Expression> p<425> c<414> s<416> l<57>
n<> u<416> t<BinOp_LogicAnd> p<425> s<424> l<57>
n<> u<417> t<Unary_Tilda> p<424> s<423> l<57>
n<mif> u<418> t<StringConst> p<422> s<419> l<57>
n<we_mem> u<419> t<StringConst> p<422> s<421> l<57>
n<> u<420> t<Bit_select> p<421> l<57>
n<> u<421> t<Select> p<422> c<420> l<57>
n<> u<422> t<Complex_func_call> p<423> c<418> l<57>
n<> u<423> t<Primary> p<424> c<422> l<57>
n<> u<424> t<Expression> p<425> c<417> l<57>
n<> u<425> t<Expression> p<426> c<415> l<57>
n<> u<426> t<Expression_or_cond_pattern> p<427> c<425> l<57>
n<> u<427> t<Cond_predicate> p<455> c<426> s<454> l<57>
n<mif.datao_mem> u<428> t<StringConst> p<429> l<58>
n<> u<429> t<Hierarchical_identifier> p<432> c<428> s<431> l<58>
n<> u<430> t<Bit_select> p<431> l<58>
n<> u<431> t<Select> p<432> c<430> l<58>
n<> u<432> t<Variable_lvalue> p<446> c<429> s<445> l<58>
n<mem> u<433> t<StringConst> p<443> s<442> l<58>
n<mif> u<434> t<StringConst> p<438> s<435> l<58>
n<addr_mem> u<435> t<StringConst> p<438> s<437> l<58>
n<> u<436> t<Bit_select> p<437> l<58>
n<> u<437> t<Select> p<438> c<436> l<58>
n<> u<438> t<Complex_func_call> p<439> c<434> l<58>
n<> u<439> t<Primary> p<440> c<438> l<58>
n<> u<440> t<Expression> p<441> c<439> l<58>
n<> u<441> t<Bit_select> p<442> c<440> l<58>
n<> u<442> t<Select> p<443> c<441> l<58>
n<> u<443> t<Complex_func_call> p<444> c<433> l<58>
n<> u<444> t<Primary> p<445> c<443> l<58>
n<> u<445> t<Expression> p<446> c<444> l<58>
n<> u<446> t<Nonblocking_assignment> p<447> c<432> l<58>
n<> u<447> t<Statement_item> p<448> c<446> l<58>
n<> u<448> t<Statement> p<449> c<447> l<58>
n<> u<449> t<Statement_or_null> p<451> c<448> s<450> l<58>
n<> u<450> t<End> p<451> l<59>
n<> u<451> t<Seq_block> p<452> c<449> l<57>
n<> u<452> t<Statement_item> p<453> c<451> l<57>
n<> u<453> t<Statement> p<454> c<452> l<57>
n<> u<454> t<Statement_or_null> p<455> c<453> l<57>
n<> u<455> t<Conditional_statement> p<456> c<427> l<57>
n<> u<456> t<Statement_item> p<457> c<455> l<57>
n<> u<457> t<Statement> p<458> c<456> l<57>
n<> u<458> t<Statement_or_null> p<459> c<457> l<57>
n<> u<459> t<Procedural_timing_control_statement> p<460> c<408> l<56>
n<> u<460> t<Statement_item> p<461> c<459> l<56>
n<> u<461> t<Statement> p<462> c<460> l<56>
n<> u<462> t<Always_construct> p<463> c<397> l<56>
n<> u<463> t<Module_common_item> p<464> c<462> l<56>
n<> u<464> t<Module_or_generate_item> p<465> c<463> l<56>
n<> u<465> t<Non_port_module_item> p<466> c<464> l<56>
n<> u<466> t<Module_declaration> p<467> c<294> l<41>
n<> u<467> t<Description> p<657> c<466> s<506> l<41>
n<> u<468> t<Module_keyword> p<477> s<469> l<66>
n<memory_ctrl> u<469> t<StringConst> p<477> s<476> l<66>
n<mem_if> u<470> t<StringConst> p<472> s<471> l<66>
n<system> u<471> t<StringConst> p<472> l<66>
n<> u<472> t<Interface_identifier> p<473> c<470> l<66>
n<> u<473> t<Interface_port_header> p<475> c<472> s<474> l<66>
n<sif> u<474> t<StringConst> p<475> l<66>
n<> u<475> t<Ansi_port_declaration> p<476> c<473> l<66>
n<> u<476> t<List_of_port_declarations> p<477> c<475> l<66>
n<> u<477> t<Module_ansi_header> p<505> c<468> s<494> l<66>
n<IDLE> u<478> t<StringConst> p<479> l<68>
n<> u<479> t<Enum_name_declaration> p<486> c<478> s<481> l<68>
n<WRITE> u<480> t<StringConst> p<481> l<68>
n<> u<481> t<Enum_name_declaration> p<486> c<480> s<483> l<68>
n<READ> u<482> t<StringConst> p<483> l<68>
n<> u<483> t<Enum_name_declaration> p<486> c<482> s<485> l<68>
n<DONE> u<484> t<StringConst> p<485> l<68>
n<> u<485> t<Enum_name_declaration> p<486> c<484> l<68>
n<> u<486> t<Data_type> p<488> c<479> s<487> l<68>
n<fsm_t> u<487> t<StringConst> p<488> l<68>
n<> u<488> t<Type_declaration> p<489> c<486> l<68>
n<> u<489> t<Data_declaration> p<490> c<488> l<68>
n<> u<490> t<Package_or_generate_item_declaration> p<491> c<489> l<68>
n<> u<491> t<Module_or_generate_item_declaration> p<492> c<490> l<68>
n<> u<492> t<Module_common_item> p<493> c<491> l<68>
n<> u<493> t<Module_or_generate_item> p<494> c<492> l<68>
n<> u<494> t<Non_port_module_item> p<505> c<493> s<504> l<68>
n<fsm_t> u<495> t<StringConst> p<499> s<498> l<70>
n<state> u<496> t<StringConst> p<497> l<70>
n<> u<497> t<Net_decl_assignment> p<498> c<496> l<70>
n<> u<498> t<List_of_net_decl_assignments> p<499> c<497> l<70>
n<> u<499> t<Net_declaration> p<500> c<495> l<70>
n<> u<500> t<Package_or_generate_item_declaration> p<501> c<499> l<70>
n<> u<501> t<Module_or_generate_item_declaration> p<502> c<500> l<70>
n<> u<502> t<Module_common_item> p<503> c<501> l<70>
n<> u<503> t<Module_or_generate_item> p<504> c<502> l<70>
n<> u<504> t<Non_port_module_item> p<505> c<503> l<70>
n<> u<505> t<Module_declaration> p<506> c<477> l<66>
n<> u<506> t<Description> p<657> c<505> s<554> l<66>
n<test> u<507> t<StringConst> p<515> s<514> l<78>
n<mem_if> u<508> t<StringConst> p<510> s<509> l<78>
n<tb> u<509> t<StringConst> p<510> l<78>
n<> u<510> t<Interface_identifier> p<511> c<508> l<78>
n<> u<511> t<Interface_port_header> p<513> c<510> s<512> l<78>
n<tif> u<512> t<StringConst> p<513> l<78>
n<> u<513> t<Ansi_port_declaration> p<514> c<511> l<78>
n<> u<514> t<List_of_port_declarations> p<515> c<513> l<78>
n<> u<515> t<Program_ansi_header> p<553> c<507> s<551> l<78>
n<tif.reset> u<516> t<StringConst> p<517> l<81>
n<> u<517> t<Hierarchical_identifier> p<520> c<516> s<519> l<81>
n<> u<518> t<Bit_select> p<519> l<81>
n<> u<519> t<Select> p<520> c<518> l<81>
n<> u<520> t<Variable_lvalue> p<525> c<517> s<524> l<81>
n<1> u<521> t<IntConst> p<522> l<81>
n<> u<522> t<Primary_literal> p<523> c<521> l<81>
n<> u<523> t<Primary> p<524> c<522> l<81>
n<> u<524> t<Expression> p<525> c<523> l<81>
n<> u<525> t<Nonblocking_assignment> p<526> c<520> l<81>
n<> u<526> t<Statement_item> p<527> c<525> l<81>
n<> u<527> t<Statement> p<528> c<526> l<81>
n<> u<528> t<Statement_or_null> p<546> c<527> s<544> l<81>
n<#10> u<529> t<IntConst> p<530> l<83>
n<> u<530> t<Delay_control> p<531> c<529> l<83>
n<> u<531> t<Procedural_timing_control> p<541> c<530> s<540> l<83>
n<> u<532> t<Dollar_keyword> p<536> s<533> l<83>
n<finish> u<533> t<StringConst> p<536> s<535> l<83>
n<> u<534> t<Bit_select> p<535> l<83>
n<> u<535> t<Select> p<536> c<534> l<83>
n<> u<536> t<Subroutine_call> p<537> c<532> l<83>
n<> u<537> t<Subroutine_call_statement> p<538> c<536> l<83>
n<> u<538> t<Statement_item> p<539> c<537> l<83>
n<> u<539> t<Statement> p<540> c<538> l<83>
n<> u<540> t<Statement_or_null> p<541> c<539> l<83>
n<> u<541> t<Procedural_timing_control_statement> p<542> c<531> l<83>
n<> u<542> t<Statement_item> p<543> c<541> l<83>
n<> u<543> t<Statement> p<544> c<542> l<83>
n<> u<544> t<Statement_or_null> p<546> c<543> s<545> l<83>
n<> u<545> t<End> p<546> l<84>
n<> u<546> t<Seq_block> p<547> c<528> l<80>
n<> u<547> t<Statement_item> p<548> c<546> l<80>
n<> u<548> t<Statement> p<549> c<547> l<80>
n<> u<549> t<Statement_or_null> p<550> c<548> l<80>
n<> u<550> t<Initial_construct> p<551> c<549> l<80>
n<> u<551> t<Non_port_program_item> p<553> c<550> s<552> l<80>
n<> u<552> t<Endprogram> p<553> l<86>
n<> u<553> t<Program_declaration> p<554> c<515> l<78>
n<> u<554> t<Description> p<657> c<553> s<656> l<78>
n<> u<555> t<Module_keyword> p<559> s<556> l<91>
n<interface_modports> u<556> t<StringConst> p<559> s<558> l<91>
n<> u<557> t<Port> p<558> l<91>
n<> u<558> t<List_of_ports> p<559> c<557> l<91>
n<> u<559> t<Module_nonansi_header> p<655> c<555> s<576> l<91>
n<> u<560> t<IntVec_TypeLogic> p<561> l<93>
n<> u<561> t<Data_type> p<569> c<560> s<568> l<93>
n<clk> u<562> t<StringConst> p<567> s<566> l<93>
n<0> u<563> t<IntConst> p<564> l<93>
n<> u<564> t<Primary_literal> p<565> c<563> l<93>
n<> u<565> t<Primary> p<566> c<564> l<93>
n<> u<566> t<Expression> p<567> c<565> l<93>
n<> u<567> t<Variable_decl_assignment> p<568> c<562> l<93>
n<> u<568> t<List_of_variable_decl_assignments> p<569> c<567> l<93>
n<> u<569> t<Variable_declaration> p<570> c<561> l<93>
n<> u<570> t<Data_declaration> p<571> c<569> l<93>
n<> u<571> t<Package_or_generate_item_declaration> p<572> c<570> l<93>
n<> u<572> t<Module_or_generate_item_declaration> p<573> c<571> l<93>
n<> u<573> t<Module_common_item> p<574> c<572> l<93>
n<> u<574> t<Module_or_generate_item> p<575> c<573> l<93>
n<> u<575> t<Non_port_module_item> p<576> c<574> l<93>
n<> u<576> t<Module_item> p<655> c<575> s<598> l<93>
n<> u<577> t<AlwaysKeywd_Always> p<594> s<593> l<94>
n<#10> u<578> t<IntConst> p<579> l<94>
n<> u<579> t<Delay_control> p<580> c<578> l<94>
n<> u<580> t<Procedural_timing_control> p<591> c<579> s<590> l<94>
n<clk> u<581> t<StringConst> p<582> l<94>
n<> u<582> t<Hierarchical_identifier> p<585> c<581> s<584> l<94>
n<> u<583> t<Bit_select> p<584> l<94>
n<> u<584> t<Select> p<585> c<583> l<94>
n<> u<585> t<Variable_lvalue> p<587> c<582> s<586> l<94>
n<> u<586> t<IncDec_PlusPlus> p<587> l<94>
n<> u<587> t<Inc_or_dec_expression> p<588> c<585> l<94>
n<> u<588> t<Statement_item> p<589> c<587> l<94>
n<> u<589> t<Statement> p<590> c<588> l<94>
n<> u<590> t<Statement_or_null> p<591> c<589> l<94>
n<> u<591> t<Procedural_timing_control_statement> p<592> c<580> l<94>
n<> u<592> t<Statement_item> p<593> c<591> l<94>
n<> u<593> t<Statement> p<594> c<592> l<94>
n<> u<594> t<Always_construct> p<595> c<577> l<94>
n<> u<595> t<Module_common_item> p<596> c<594> l<94>
n<> u<596> t<Module_or_generate_item> p<597> c<595> l<94>
n<> u<597> t<Non_port_module_item> p<598> c<596> l<94>
n<> u<598> t<Module_item> p<655> c<597> s<612> l<94>
n<mem_if> u<599> t<StringConst> p<609> s<608> l<98>
n<miff> u<600> t<StringConst> p<601> l<98>
n<> u<601> t<Name_of_instance> p<608> c<600> s<607> l<98>
n<clk> u<602> t<StringConst> p<603> l<98>
n<> u<603> t<Primary_literal> p<604> c<602> l<98>
n<> u<604> t<Primary> p<605> c<603> l<98>
n<> u<605> t<Expression> p<606> c<604> l<98>
n<> u<606> t<Ordered_port_connection> p<607> c<605> l<98>
n<> u<607> t<List_of_port_connections> p<608> c<606> l<98>
n<> u<608> t<Hierarchical_instance> p<609> c<601> l<98>
n<> u<609> t<Module_instantiation> p<610> c<599> l<98>
n<> u<610> t<Module_or_generate_item> p<611> c<609> l<98>
n<> u<611> t<Non_port_module_item> p<612> c<610> l<98>
n<> u<612> t<Module_item> p<655> c<611> s<626> l<98>
n<memory_ctrl> u<613> t<StringConst> p<623> s<622> l<99>
n<U_ctrl> u<614> t<StringConst> p<615> l<99>
n<> u<615> t<Name_of_instance> p<622> c<614> s<621> l<99>
n<miff> u<616> t<StringConst> p<617> l<99>
n<> u<617> t<Primary_literal> p<618> c<616> l<99>
n<> u<618> t<Primary> p<619> c<617> l<99>
n<> u<619> t<Expression> p<620> c<618> l<99>
n<> u<620> t<Ordered_port_connection> p<621> c<619> l<99>
n<> u<621> t<List_of_port_connections> p<622> c<620> l<99>
n<> u<622> t<Hierarchical_instance> p<623> c<615> l<99>
n<> u<623> t<Module_instantiation> p<624> c<613> l<99>
n<> u<624> t<Module_or_generate_item> p<625> c<623> l<99>
n<> u<625> t<Non_port_module_item> p<626> c<624> l<99>
n<> u<626> t<Module_item> p<655> c<625> s<640> l<99>
n<memory_model> u<627> t<StringConst> p<637> s<636> l<100>
n<U_model> u<628> t<StringConst> p<629> l<100>
n<> u<629> t<Name_of_instance> p<636> c<628> s<635> l<100>
n<miff> u<630> t<StringConst> p<631> l<100>
n<> u<631> t<Primary_literal> p<632> c<630> l<100>
n<> u<632> t<Primary> p<633> c<631> l<100>
n<> u<633> t<Expression> p<634> c<632> l<100>
n<> u<634> t<Ordered_port_connection> p<635> c<633> l<100>
n<> u<635> t<List_of_port_connections> p<636> c<634> l<100>
n<> u<636> t<Hierarchical_instance> p<637> c<629> l<100>
n<> u<637> t<Module_instantiation> p<638> c<627> l<100>
n<> u<638> t<Module_or_generate_item> p<639> c<637> l<100>
n<> u<639> t<Non_port_module_item> p<640> c<638> l<100>
n<> u<640> t<Module_item> p<655> c<639> s<654> l<100>
n<test> u<641> t<StringConst> p<651> s<650> l<101>
n<U_test> u<642> t<StringConst> p<643> l<101>
n<> u<643> t<Name_of_instance> p<650> c<642> s<649> l<101>
n<miff> u<644> t<StringConst> p<645> l<101>
n<> u<645> t<Primary_literal> p<646> c<644> l<101>
n<> u<646> t<Primary> p<647> c<645> l<101>
n<> u<647> t<Expression> p<648> c<646> l<101>
n<> u<648> t<Ordered_port_connection> p<649> c<647> l<101>
n<> u<649> t<List_of_port_connections> p<650> c<648> l<101>
n<> u<650> t<Hierarchical_instance> p<651> c<643> l<101>
n<> u<651> t<Module_instantiation> p<652> c<641> l<101>
n<> u<652> t<Module_or_generate_item> p<653> c<651> l<101>
n<> u<653> t<Non_port_module_item> p<654> c<652> l<101>
n<> u<654> t<Module_item> p<655> c<653> l<101>
n<> u<655> t<Module_declaration> p<656> c<559> l<91>
n<> u<656> t<Description> p<657> c<655> l<91>
n<> u<657> t<Source_text> p<658> c<284> l<5>
n<> u<658> t<Top_level_rule> l<5>
[INF:CM0029] Using global timescale: "1ns/1ns".

[INF:CP0300] Compilation...

[INF:CP0303] top.v:91: Compile module "work@interface_modports".

[INF:CP0304] top.v:5: Compile interface "work@mem_if".

[INF:CP0303] top.v:66: Compile module "work@memory_ctrl".

[INF:CP0303] top.v:41: Compile module "work@memory_model".

[INF:CP0306] top.v:78: Compile program "work@test".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[WRN:CP0314] top.v:78: Using programs is discouraged "work@test", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@interface_modports work@interface_modports
[I/F] work@mem_if work@interface_modports.miff
[MOD] work@memory_ctrl work@interface_modports.U_ctrl
[MOD] work@memory_model work@interface_modports.U_model
[PRG] work@test work@interface_modports.U_test
[SCO] work@memory_model.UNNAMED work@interface_modports.U_model.UNNAMED
[SCO] work@memory_model.UNNAMED work@interface_modports.U_model.UNNAMED
[SCO] work@test.UNNAMED work@interface_modports.U_test.UNNAMED

[NTE:EL0503] top.v:91: Top level module "work@interface_modports".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] top.v:91: Instance "work@interface_modports".

[NTE:EL0524] top.v:98: Interface Instance "work@interface_modports.miff".

[NTE:EL0523] top.v:99: Instance "work@interface_modports.U_ctrl".

[NTE:EL0523] top.v:100: Instance "work@interface_modports.U_model".

[NTE:EL0525] top.v:101: Program Instance "work@interface_modports.U_test".

[NTE:EL0522] top.v:49: Scope "work@interface_modports.U_model.UNNAMED".

[NTE:EL0522] top.v:57: Scope "work@interface_modports.U_model.UNNAMED".

[NTE:EL0522] top.v:80: Scope "work@interface_modports.U_test.UNNAMED".

UHDM HTML COVERAGE REPORT: ../../build/tests/InterfaceModPort/slpp_all//surelog.uhdm.chk
====== UHDM =======
design: (work@interface_modports), id:318
|vpiName:work@interface_modports
|uhdmallPackages:
\_package: builtin, id:319, parent:work@interface_modports
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:323
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:324
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:325
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:326
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), id:327, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@interface_modports
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), id:328, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@interface_modports
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), id:329, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@interface_modports
  |vpiName:work@semaphore
|uhdmallInterfaces:
\_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
  |vpiDefName:work@mem_if
  |vpiFullName:work@mem_if
  |vpiModport:
  \_modport: (memory), id:345
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk), id:346
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset), id:347
      |vpiName:reset
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_mem), id:348
      |vpiName:we_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (ce_mem), id:349
      |vpiName:ce_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (addr_mem), id:350
      |vpiName:addr_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datai_mem), id:351
      |vpiName:datai_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datao_mem), id:352
      |vpiName:datao_mem
      |vpiDirection:2
    |vpiInterface:
    \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
  |vpiModport:
  \_modport: (system), id:353
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk), id:354
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset), id:355
      |vpiName:reset
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_sys), id:356
      |vpiName:we_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (cmd_valid_sys), id:357
      |vpiName:cmd_valid_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (addr_sys), id:358
      |vpiName:addr_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datao_mem), id:359
      |vpiName:datao_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_mem), id:360
      |vpiName:we_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (ce_mem), id:361
      |vpiName:ce_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (addr_mem), id:362
      |vpiName:addr_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (datai_mem), id:363
      |vpiName:datai_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (ready_sys), id:364
      |vpiName:ready_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (data_sys), id:365
      |vpiName:data_sys
      |vpiDirection:5
    |vpiInterface:
    \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
  |vpiModport:
  \_modport: (tb), id:366
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (clk), id:367
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (ready_sys), id:368
      |vpiName:ready_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset), id:369
      |vpiName:reset
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (we_sys), id:370
      |vpiName:we_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (cmd_valid_sys), id:371
      |vpiName:cmd_valid_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (addr_sys), id:372
      |vpiName:addr_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (data_sys), id:373
      |vpiName:data_sys
      |vpiDirection:5
    |vpiInterface:
    \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
  |vpiPort:
  \_port: (clk), id:331, line:5
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:333
      |vpiActual:
      \_logic_net: (clk), id:332, line:5
        |vpiName:clk
        |vpiFullName:work@mem_if.clk
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (clk), id:332, line:5
  |vpiNet:
  \_logic_net: (reset), id:334, line:6
    |vpiName:reset
    |vpiFullName:work@mem_if.reset
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (we_sys), id:335, line:7
    |vpiName:we_sys
    |vpiFullName:work@mem_if.we_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (cmd_valid_sys), id:336, line:8
    |vpiName:cmd_valid_sys
    |vpiFullName:work@mem_if.cmd_valid_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (ready_sys), id:337, line:9
    |vpiName:ready_sys
    |vpiFullName:work@mem_if.ready_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (data_sys), id:338, line:10
    |vpiName:data_sys
    |vpiFullName:work@mem_if.data_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (addr_sys), id:339, line:11
    |vpiName:addr_sys
    |vpiFullName:work@mem_if.addr_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (we_mem), id:340, line:12
    |vpiName:we_mem
    |vpiFullName:work@mem_if.we_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (ce_mem), id:341, line:13
    |vpiName:ce_mem
    |vpiFullName:work@mem_if.ce_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (datao_mem), id:342, line:14
    |vpiName:datao_mem
    |vpiFullName:work@mem_if.datao_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (datai_mem), id:343, line:15
    |vpiName:datai_mem
    |vpiFullName:work@mem_if.datai_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (addr_mem), id:344, line:16
    |vpiName:addr_mem
    |vpiFullName:work@mem_if.addr_mem
    |vpiNetType:36
|uhdmallPrograms:
\_program: work@test, id:320, file:top.v, line:78, parent:work@interface_modports
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_initial: , id:41
    |vpiStmt:
    \_begin: , id:42, line:80
      |vpiFullName:work@test
      |vpiStmt:
      \_assignment: , id:45, line:81
        |vpiLhs:
        \_ref_obj: (tif.reset), id:43, line:81
          |vpiName:tif.reset
          |vpiFullName:work@test.tif.reset
        |vpiRhs:
        \_constant: , id:44, line:81
          |vpiConstType:7
          |vpiSize:32
          |INT:1
      |vpiStmt:
      \_delay_control: , id:46, line:83
        |#10
        |vpiStmt:
        \_sys_func_call: ($finish), id:47, line:83
          |vpiName:$finish
  |vpiPort:
  \_port: (tif), id:321, line:78
    |vpiName:tif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: , id:322
|uhdmallModules:
\_module: work@interface_modports, id:374, file:top.v, line:91, parent:work@interface_modports
  |vpiDefName:work@interface_modports
  |vpiFullName:work@interface_modports
  |vpiProcess:
  \_always: , id:0, line:94
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , id:1, line:94
      |#10
  |vpiNet:
  \_logic_net: (clk), id:375, line:93
    |vpiName:clk
    |vpiFullName:work@interface_modports.clk
    |vpiNetType:36
|uhdmallModules:
\_module: work@memory_ctrl, id:376, file:top.v, line:66, parent:work@interface_modports
  |vpiDefName:work@memory_ctrl
  |vpiFullName:work@memory_ctrl
  |vpiPort:
  \_port: (sif), id:377, line:66
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: , id:378
      |vpiActual:
      \_modport: (system), id:353
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk), id:354
          |vpiName:clk
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (reset), id:355
          |vpiName:reset
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (we_sys), id:356
          |vpiName:we_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (cmd_valid_sys), id:357
          |vpiName:cmd_valid_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (addr_sys), id:358
          |vpiName:addr_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (datao_mem), id:359
          |vpiName:datao_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (we_mem), id:360
          |vpiName:we_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (ce_mem), id:361
          |vpiName:ce_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (addr_mem), id:362
          |vpiName:addr_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (datai_mem), id:363
          |vpiName:datai_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (ready_sys), id:364
          |vpiName:ready_sys
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (data_sys), id:365
          |vpiName:data_sys
          |vpiDirection:5
        |vpiInterface:
        \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
          |vpiDefName:work@mem_if
          |vpiFullName:work@mem_if
          |vpiModport:
          \_modport: (memory), id:345
            |vpiName:memory
            |vpiIODecl:
            \_io_decl: (clk), id:346
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset), id:347
              |vpiName:reset
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_mem), id:348
              |vpiName:we_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ce_mem), id:349
              |vpiName:ce_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (addr_mem), id:350
              |vpiName:addr_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datai_mem), id:351
              |vpiName:datai_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datao_mem), id:352
              |vpiName:datao_mem
              |vpiDirection:2
            |vpiInterface:
            \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
          |vpiModport:
          \_modport: (system), id:353
          |vpiModport:
          \_modport: (tb), id:366
            |vpiName:tb
            |vpiIODecl:
            \_io_decl: (clk), id:367
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ready_sys), id:368
              |vpiName:ready_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset), id:369
              |vpiName:reset
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (we_sys), id:370
              |vpiName:we_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (cmd_valid_sys), id:371
              |vpiName:cmd_valid_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (addr_sys), id:372
              |vpiName:addr_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (data_sys), id:373
              |vpiName:data_sys
              |vpiDirection:5
            |vpiInterface:
            \_interface: work@mem_if, id:330, file:top.v, line:5, parent:work@interface_modports
          |vpiPort:
          \_port: (clk), id:331, line:5
            |vpiName:clk
            |vpiDirection:1
            |vpiLowConn:
            \_ref_obj: , id:333
              |vpiActual:
              \_logic_net: (clk), id:332, line:5
                |vpiName:clk
                |vpiFullName:work@mem_if.clk
                |vpiNetType:1
          |vpiNet:
          \_logic_net: (clk), id:332, line:5
          |vpiNet:
          \_logic_net: (reset), id:334, line:6
            |vpiName:reset
            |vpiFullName:work@mem_if.reset
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (we_sys), id:335, line:7
            |vpiName:we_sys
            |vpiFullName:work@mem_if.we_sys
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (cmd_valid_sys), id:336, line:8
            |vpiName:cmd_valid_sys
            |vpiFullName:work@mem_if.cmd_valid_sys
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (ready_sys), id:337, line:9
            |vpiName:ready_sys
            |vpiFullName:work@mem_if.ready_sys
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (data_sys), id:338, line:10
            |vpiName:data_sys
            |vpiFullName:work@mem_if.data_sys
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (addr_sys), id:339, line:11
            |vpiName:addr_sys
            |vpiFullName:work@mem_if.addr_sys
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (we_mem), id:340, line:12
            |vpiName:we_mem
            |vpiFullName:work@mem_if.we_mem
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (ce_mem), id:341, line:13
            |vpiName:ce_mem
            |vpiFullName:work@mem_if.ce_mem
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (datao_mem), id:342, line:14
            |vpiName:datao_mem
            |vpiFullName:work@mem_if.datao_mem
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (datai_mem), id:343, line:15
            |vpiName:datai_mem
            |vpiFullName:work@mem_if.datai_mem
            |vpiNetType:36
          |vpiNet:
          \_logic_net: (addr_mem), id:344, line:16
            |vpiName:addr_mem
            |vpiFullName:work@mem_if.addr_mem
            |vpiNetType:36
  |vpiNet:
  \_logic_net: (state), id:379, line:70
    |vpiName:state
    |vpiFullName:work@memory_ctrl.state
  |vpiNet:
  \_logic_net: (sif), id:380, line:66
    |vpiName:sif
    |vpiFullName:work@memory_ctrl.sif
  |vpiTypedef:
  \_enum_typespec: (fsm_t), id:9, line:68
    |vpiName:fsm_t
    |vpiEnumConst:
    \_enum_const: (DONE), id:10, line:68
      |vpiName:DONE
      |INT:3
    |vpiEnumConst:
    \_enum_const: (IDLE), id:11, line:68
      |vpiName:IDLE
      |INT:0
    |vpiEnumConst:
    \_enum_const: (READ), id:12, line:68
      |vpiName:READ
      |INT:2
    |vpiEnumConst:
    \_enum_const: (WRITE), id:13, line:68
      |vpiName:WRITE
      |INT:1
|uhdmallModules:
\_module: work@memory_model, id:381, file:top.v, line:41, parent:work@interface_modports
  |vpiDefName:work@memory_model
  |vpiFullName:work@memory_model
  |vpiProcess:
  \_always: , id:14, line:48
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:15, line:48
      |vpiCondition:
      \_operation: , id:16, line:48
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (mif.clk), id:17, line:48
          |vpiName:mif.clk
          |vpiFullName:work@memory_model.mif.clk
      |vpiStmt:
      \_if_stmt: , id:21, line:49
        |vpiCondition:
        \_operation: , id:19, line:49
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (mif.ce_mem), id:18, line:49
            |vpiName:mif.ce_mem
            |vpiFullName:work@memory_model.mif.ce_mem
          |vpiOperand:
          \_ref_obj: (mif.we_mem), id:20, line:49
            |vpiName:mif.we_mem
            |vpiFullName:work@memory_model.mif.we_mem
        |vpiStmt:
        \_begin: , id:22, line:49
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_assignment: , id:26, line:50
            |vpiLhs:
            \_bit_select: (mem), id:23, line:50
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiIndex:
              \_ref_obj: (mif.addr_mem), id:24, line:50
                |vpiName:mif.addr_mem
            |vpiRhs:
            \_ref_obj: (mif.datai_mem), id:25, line:50
              |vpiName:mif.datai_mem
              |vpiFullName:work@memory_model.mif.datai_mem
  |vpiProcess:
  \_always: , id:27, line:56
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:28, line:56
      |vpiCondition:
      \_operation: , id:29, line:56
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (mif.clk), id:30, line:56
          |vpiName:mif.clk
          |vpiFullName:work@memory_model.mif.clk
      |vpiStmt:
      \_if_stmt: , id:35, line:57
        |vpiCondition:
        \_operation: , id:32, line:57
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (mif.ce_mem), id:31, line:57
            |vpiName:mif.ce_mem
            |vpiFullName:work@memory_model.mif.ce_mem
          |vpiOperand:
          \_operation: , id:33, line:57
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (mif.we_mem), id:34, line:57
              |vpiName:mif.we_mem
              |vpiFullName:work@memory_model.mif.we_mem
        |vpiStmt:
        \_begin: , id:36, line:57
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_assignment: , id:40, line:58
            |vpiLhs:
            \_ref_obj: (mif.datao_mem), id:37, line:58
              |vpiName:mif.datao_mem
              |vpiFullName:work@memory_model.mif.datao_mem
            |vpiRhs:
            \_bit_select: (mem), id:38, line:58
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiIndex:
              \_ref_obj: (mif.addr_mem), id:39, line:58
                |vpiName:mif.addr_mem
  |vpiPort:
  \_port: (mif), id:382, line:41
    |vpiName:mif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: , id:383
      |vpiActual:
      \_modport: (memory), id:345
  |vpiNet:
  \_logic_net: (mem), id:384, line:43
    |vpiName:mem
    |vpiFullName:work@memory_model.mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (mif), id:385, line:41
    |vpiName:mif
    |vpiFullName:work@memory_model.mif
|uhdmtopModules:
\_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
  |vpiDefName:work@interface_modports
  |vpiName:work@interface_modports
  |vpiInterface:
  \_interface: work@mem_if (miff), id:387, file:top.v, line:98, parent:work@interface_modports
    |vpiDefName:work@mem_if
    |vpiName:miff
    |vpiFullName:work@interface_modports.miff
    |vpiModport:
    \_modport: (memory), id:388, parent:miff
      |vpiName:memory
      |vpiIODecl:
      \_io_decl: (clk), id:389, parent:memory
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), id:390, parent:memory
        |vpiName:reset
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_mem), id:391, parent:memory
        |vpiName:we_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (ce_mem), id:392, parent:memory
        |vpiName:ce_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (addr_mem), id:393, parent:memory
        |vpiName:addr_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datai_mem), id:394, parent:memory
        |vpiName:datai_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datao_mem), id:395, parent:memory
        |vpiName:datao_mem
        |vpiDirection:2
      |vpiInterface:
      \_interface: work@mem_if (miff), id:387, file:top.v, line:98, parent:work@interface_modports
    |vpiModport:
    \_modport: (system), id:396, parent:miff
      |vpiName:system
      |vpiIODecl:
      \_io_decl: (clk), id:397, parent:system
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), id:398, parent:system
        |vpiName:reset
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_sys), id:399, parent:system
        |vpiName:we_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (cmd_valid_sys), id:400, parent:system
        |vpiName:cmd_valid_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (addr_sys), id:401, parent:system
        |vpiName:addr_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datao_mem), id:402, parent:system
        |vpiName:datao_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_mem), id:403, parent:system
        |vpiName:we_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (ce_mem), id:404, parent:system
        |vpiName:ce_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (addr_mem), id:405, parent:system
        |vpiName:addr_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (datai_mem), id:406, parent:system
        |vpiName:datai_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (ready_sys), id:407, parent:system
        |vpiName:ready_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (data_sys), id:408, parent:system
        |vpiName:data_sys
        |vpiDirection:5
      |vpiInterface:
      \_interface: work@mem_if (miff), id:387, file:top.v, line:98, parent:work@interface_modports
    |vpiModport:
    \_modport: (tb), id:409, parent:miff
      |vpiName:tb
      |vpiIODecl:
      \_io_decl: (clk), id:410, parent:tb
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (ready_sys), id:411, parent:tb
        |vpiName:ready_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), id:412, parent:tb
        |vpiName:reset
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (we_sys), id:413, parent:tb
        |vpiName:we_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (cmd_valid_sys), id:414, parent:tb
        |vpiName:cmd_valid_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (addr_sys), id:415, parent:tb
        |vpiName:addr_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (data_sys), id:416, parent:tb
        |vpiName:data_sys
        |vpiDirection:5
      |vpiInterface:
      \_interface: work@mem_if (miff), id:387, file:top.v, line:98, parent:work@interface_modports
    |vpiPort:
    \_port: (clk), id:55, line:5, parent:miff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), id:116, line:98
        |vpiName:clk
      |vpiLowConn:
      \_ref_obj: , id:83
        |vpiActual:
        \_logic_net: (clk), id:56, line:5, parent:miff
          |vpiName:clk
          |vpiFullName:work@interface_modports.miff.clk
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (clk), id:56, line:5, parent:miff
    |vpiNet:
    \_logic_net: (reset), id:57, line:6, parent:miff
      |vpiName:reset
      |vpiFullName:work@interface_modports.miff.reset
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (we_sys), id:58, line:7, parent:miff
      |vpiName:we_sys
      |vpiFullName:work@interface_modports.miff.we_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (cmd_valid_sys), id:59, line:8, parent:miff
      |vpiName:cmd_valid_sys
      |vpiFullName:work@interface_modports.miff.cmd_valid_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (ready_sys), id:60, line:9, parent:miff
      |vpiName:ready_sys
      |vpiFullName:work@interface_modports.miff.ready_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (data_sys), id:64, line:10, parent:miff
      |vpiName:data_sys
      |vpiFullName:work@interface_modports.miff.data_sys
      |vpiNetType:36
      |vpiRange:
      \_range: , id:61, line:10
        |vpiLeftRange:
        \_constant: , id:62, line:10
          |vpiConstType:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:63, line:10
          |vpiConstType:7
          |vpiSize:32
          |INT:0
    |vpiNet:
    \_logic_net: (addr_sys), id:68, line:11, parent:miff
      |vpiName:addr_sys
      |vpiFullName:work@interface_modports.miff.addr_sys
      |vpiNetType:36
      |vpiRange:
      \_range: , id:65, line:11
        |vpiLeftRange:
        \_constant: , id:66, line:11
          |vpiConstType:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:67, line:11
          |vpiConstType:7
          |vpiSize:32
          |INT:0
    |vpiNet:
    \_logic_net: (we_mem), id:69, line:12, parent:miff
      |vpiName:we_mem
      |vpiFullName:work@interface_modports.miff.we_mem
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (ce_mem), id:70, line:13, parent:miff
      |vpiName:ce_mem
      |vpiFullName:work@interface_modports.miff.ce_mem
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (datao_mem), id:74, line:14, parent:miff
      |vpiName:datao_mem
      |vpiFullName:work@interface_modports.miff.datao_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , id:71, line:14
        |vpiLeftRange:
        \_constant: , id:72, line:14
          |vpiConstType:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:73, line:14
          |vpiConstType:7
          |vpiSize:32
          |INT:0
    |vpiNet:
    \_logic_net: (datai_mem), id:78, line:15, parent:miff
      |vpiName:datai_mem
      |vpiFullName:work@interface_modports.miff.datai_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , id:75, line:15
        |vpiLeftRange:
        \_constant: , id:76, line:15
          |vpiConstType:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:77, line:15
          |vpiConstType:7
          |vpiSize:32
          |INT:0
    |vpiNet:
    \_logic_net: (addr_mem), id:82, line:16, parent:miff
      |vpiName:addr_mem
      |vpiFullName:work@interface_modports.miff.addr_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , id:79, line:16
        |vpiLeftRange:
        \_constant: , id:80, line:16
          |vpiConstType:7
          |vpiSize:32
          |INT:7
        |vpiRightRange:
        \_constant: , id:81, line:16
          |vpiConstType:7
          |vpiSize:32
          |INT:0
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
  |vpiModule:
  \_module: work@memory_ctrl (U_ctrl), id:417, file:top.v, line:99, parent:work@interface_modports
    |vpiDefName:work@memory_ctrl
    |vpiName:U_ctrl
    |vpiFullName:work@interface_modports.U_ctrl
    |vpiPort:
    \_port: (sif), id:117, line:66, parent:U_ctrl
      |vpiName:sif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), id:183, line:99
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff), id:54, file:top.v, line:98
          |vpiDefName:work@mem_if
          |vpiName:miff
          |vpiModport:
          \_modport: (memory), id:84
            |vpiName:memory
            |vpiIODecl:
            \_io_decl: (clk), id:85
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset), id:86
              |vpiName:reset
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_mem), id:87
              |vpiName:we_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ce_mem), id:88
              |vpiName:ce_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (addr_mem), id:89
              |vpiName:addr_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datai_mem), id:90
              |vpiName:datai_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datao_mem), id:91
              |vpiName:datao_mem
              |vpiDirection:2
            |vpiInterface:
            \_interface: work@mem_if (miff), id:54, file:top.v, line:98
          |vpiModport:
          \_modport: (system), id:92
            |vpiName:system
            |vpiIODecl:
            \_io_decl: (clk), id:93
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset), id:94
              |vpiName:reset
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_sys), id:95
              |vpiName:we_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (cmd_valid_sys), id:96
              |vpiName:cmd_valid_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (addr_sys), id:97
              |vpiName:addr_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datao_mem), id:98
              |vpiName:datao_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_mem), id:99
              |vpiName:we_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (ce_mem), id:100
              |vpiName:ce_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (addr_mem), id:101
              |vpiName:addr_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (datai_mem), id:102
              |vpiName:datai_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (ready_sys), id:103
              |vpiName:ready_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (data_sys), id:104
              |vpiName:data_sys
              |vpiDirection:5
            |vpiInterface:
            \_interface: work@mem_if (miff), id:54, file:top.v, line:98
          |vpiModport:
          \_modport: (tb), id:105
            |vpiName:tb
            |vpiIODecl:
            \_io_decl: (clk), id:106
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ready_sys), id:107
              |vpiName:ready_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset), id:108
              |vpiName:reset
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (we_sys), id:109
              |vpiName:we_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (cmd_valid_sys), id:110
              |vpiName:cmd_valid_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (addr_sys), id:111
              |vpiName:addr_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (data_sys), id:112
              |vpiName:data_sys
              |vpiDirection:5
            |vpiInterface:
            \_interface: work@mem_if (miff), id:54, file:top.v, line:98
      |vpiLowConn:
      \_ref_obj: , id:182
        |vpiActual:
        \_modport: (system), id:157
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk), id:158
            |vpiName:clk
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (clk), id:121, line:5
              |vpiName:clk
              |vpiNetType:1
          |vpiIODecl:
          \_io_decl: (reset), id:159
            |vpiName:reset
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (reset), id:122, line:6
              |vpiName:reset
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (we_sys), id:160
            |vpiName:we_sys
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (we_sys), id:123, line:7
              |vpiName:we_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (cmd_valid_sys), id:161
            |vpiName:cmd_valid_sys
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (cmd_valid_sys), id:124, line:8
              |vpiName:cmd_valid_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (addr_sys), id:162
            |vpiName:addr_sys
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (addr_sys), id:133, line:11
              |vpiName:addr_sys
              |vpiNetType:36
              |vpiRange:
              \_range: , id:130, line:11
                |vpiLeftRange:
                \_constant: , id:131, line:11
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:132, line:11
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (datao_mem), id:163
            |vpiName:datao_mem
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (datao_mem), id:139, line:14
              |vpiName:datao_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:136, line:14
                |vpiLeftRange:
                \_constant: , id:137, line:14
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:138, line:14
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (we_mem), id:164
            |vpiName:we_mem
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (we_mem), id:134, line:12
              |vpiName:we_mem
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (ce_mem), id:165
            |vpiName:ce_mem
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (ce_mem), id:135, line:13
              |vpiName:ce_mem
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (addr_mem), id:166
            |vpiName:addr_mem
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (addr_mem), id:147, line:16
              |vpiName:addr_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:144, line:16
                |vpiLeftRange:
                \_constant: , id:145, line:16
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:146, line:16
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (datai_mem), id:167
            |vpiName:datai_mem
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (datai_mem), id:143, line:15
              |vpiName:datai_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:140, line:15
                |vpiLeftRange:
                \_constant: , id:141, line:15
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:142, line:15
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (ready_sys), id:168
            |vpiName:ready_sys
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (ready_sys), id:125, line:9
              |vpiName:ready_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (data_sys), id:169
            |vpiName:data_sys
            |vpiDirection:5
            |vpiExpr:
            \_logic_net: (data_sys), id:129, line:10
              |vpiName:data_sys
              |vpiNetType:36
              |vpiRange:
              \_range: , id:126, line:10
                |vpiLeftRange:
                \_constant: , id:127, line:10
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:128, line:10
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiInterface:
          \_interface: work@mem_if (sif), id:119, file:top.v, line:99
            |vpiDefName:work@mem_if
            |vpiName:sif
            |vpiModport:
            \_modport: (memory), id:149
              |vpiName:memory
              |vpiIODecl:
              \_io_decl: (clk), id:150
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:121, line:5
              |vpiIODecl:
              \_io_decl: (reset), id:151
                |vpiName:reset
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (reset), id:122, line:6
              |vpiIODecl:
              \_io_decl: (we_mem), id:152
                |vpiName:we_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (we_mem), id:134, line:12
              |vpiIODecl:
              \_io_decl: (ce_mem), id:153
                |vpiName:ce_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (ce_mem), id:135, line:13
              |vpiIODecl:
              \_io_decl: (addr_mem), id:154
                |vpiName:addr_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (addr_mem), id:147, line:16
              |vpiIODecl:
              \_io_decl: (datai_mem), id:155
                |vpiName:datai_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (datai_mem), id:143, line:15
              |vpiIODecl:
              \_io_decl: (datao_mem), id:156
                |vpiName:datao_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (datao_mem), id:139, line:14
              |vpiInterface:
              \_interface: work@mem_if (sif), id:119, file:top.v, line:99
            |vpiModport:
            \_modport: (system), id:157
            |vpiModport:
            \_modport: (tb), id:170
              |vpiName:tb
              |vpiIODecl:
              \_io_decl: (clk), id:171
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:121, line:5
              |vpiIODecl:
              \_io_decl: (ready_sys), id:172
                |vpiName:ready_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (ready_sys), id:125, line:9
              |vpiIODecl:
              \_io_decl: (reset), id:173
                |vpiName:reset
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (reset), id:122, line:6
              |vpiIODecl:
              \_io_decl: (we_sys), id:174
                |vpiName:we_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (we_sys), id:123, line:7
              |vpiIODecl:
              \_io_decl: (cmd_valid_sys), id:175
                |vpiName:cmd_valid_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (cmd_valid_sys), id:124, line:8
              |vpiIODecl:
              \_io_decl: (addr_sys), id:176
                |vpiName:addr_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (addr_sys), id:133, line:11
              |vpiIODecl:
              \_io_decl: (data_sys), id:177
                |vpiName:data_sys
                |vpiDirection:5
                |vpiExpr:
                \_logic_net: (data_sys), id:129, line:10
              |vpiInterface:
              \_interface: work@mem_if (sif), id:119, file:top.v, line:99
    |vpiPort:
    \_port: (clk), id:120, line:5, parent:U_ctrl
      |vpiName:clk
      |vpiDirection:1
    |vpiNet:
    \_logic_net: (sif), id:180, line:66, parent:U_ctrl
      |vpiName:sif
      |vpiFullName:work@interface_modports.U_ctrl.sif
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
    |vpiModule:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
    |vpiRegArray:
    \_array_var: , id:178
      |vpiReg:
      \_enum_var: (state), id:179, line:70
        |vpiName:state
        |vpiTypespec:
        \_enum_typespec: (fsm_t), id:9, line:68
          |vpiName:fsm_t
          |vpiEnumConst:
          \_enum_const: (DONE), id:10, line:68
            |vpiName:DONE
            |INT:3
          |vpiEnumConst:
          \_enum_const: (IDLE), id:11, line:68
            |vpiName:IDLE
            |INT:0
          |vpiEnumConst:
          \_enum_const: (READ), id:12, line:68
            |vpiName:READ
            |INT:2
          |vpiEnumConst:
          \_enum_const: (WRITE), id:13, line:68
            |vpiName:WRITE
            |INT:1
  |vpiModule:
  \_module: work@memory_model (U_model), id:418, file:top.v, line:100, parent:work@interface_modports
    |vpiDefName:work@memory_model
    |vpiName:U_model
    |vpiFullName:work@interface_modports.U_model
    |vpiPort:
    \_port: (mif), id:184, line:41, parent:U_model
      |vpiName:mif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), id:253, line:100
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff), id:54, file:top.v, line:98
      |vpiLowConn:
      \_ref_obj: , id:252
        |vpiActual:
        \_modport: (memory), id:216
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk), id:217
            |vpiName:clk
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (clk), id:188, line:5
              |vpiName:clk
              |vpiNetType:1
          |vpiIODecl:
          \_io_decl: (reset), id:218
            |vpiName:reset
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (reset), id:189, line:6
              |vpiName:reset
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (we_mem), id:219
            |vpiName:we_mem
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (we_mem), id:201, line:12
              |vpiName:we_mem
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (ce_mem), id:220
            |vpiName:ce_mem
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (ce_mem), id:202, line:13
              |vpiName:ce_mem
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (addr_mem), id:221
            |vpiName:addr_mem
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (addr_mem), id:214, line:16
              |vpiName:addr_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:211, line:16
                |vpiLeftRange:
                \_constant: , id:212, line:16
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:213, line:16
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (datai_mem), id:222
            |vpiName:datai_mem
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (datai_mem), id:210, line:15
              |vpiName:datai_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:207, line:15
                |vpiLeftRange:
                \_constant: , id:208, line:15
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:209, line:15
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (datao_mem), id:223
            |vpiName:datao_mem
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (datao_mem), id:206, line:14
              |vpiName:datao_mem
              |vpiNetType:36
              |vpiRange:
              \_range: , id:203, line:14
                |vpiLeftRange:
                \_constant: , id:204, line:14
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:205, line:14
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiInterface:
          \_interface: work@mem_if (mif), id:186, file:top.v, line:100
            |vpiDefName:work@mem_if
            |vpiName:mif
            |vpiModport:
            \_modport: (memory), id:216
            |vpiModport:
            \_modport: (system), id:224
              |vpiName:system
              |vpiIODecl:
              \_io_decl: (clk), id:225
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:188, line:5
              |vpiIODecl:
              \_io_decl: (reset), id:226
                |vpiName:reset
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (reset), id:189, line:6
              |vpiIODecl:
              \_io_decl: (we_sys), id:227
                |vpiName:we_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (we_sys), id:190, line:7
                  |vpiName:we_sys
                  |vpiNetType:36
              |vpiIODecl:
              \_io_decl: (cmd_valid_sys), id:228
                |vpiName:cmd_valid_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (cmd_valid_sys), id:191, line:8
                  |vpiName:cmd_valid_sys
                  |vpiNetType:36
              |vpiIODecl:
              \_io_decl: (addr_sys), id:229
                |vpiName:addr_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (addr_sys), id:200, line:11
                  |vpiName:addr_sys
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , id:197, line:11
                    |vpiLeftRange:
                    \_constant: , id:198, line:11
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:7
                    |vpiRightRange:
                    \_constant: , id:199, line:11
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:0
              |vpiIODecl:
              \_io_decl: (datao_mem), id:230
                |vpiName:datao_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (datao_mem), id:206, line:14
              |vpiIODecl:
              \_io_decl: (we_mem), id:231
                |vpiName:we_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (we_mem), id:201, line:12
              |vpiIODecl:
              \_io_decl: (ce_mem), id:232
                |vpiName:ce_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (ce_mem), id:202, line:13
              |vpiIODecl:
              \_io_decl: (addr_mem), id:233
                |vpiName:addr_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (addr_mem), id:214, line:16
              |vpiIODecl:
              \_io_decl: (datai_mem), id:234
                |vpiName:datai_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (datai_mem), id:210, line:15
              |vpiIODecl:
              \_io_decl: (ready_sys), id:235
                |vpiName:ready_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (ready_sys), id:192, line:9
                  |vpiName:ready_sys
                  |vpiNetType:36
              |vpiIODecl:
              \_io_decl: (data_sys), id:236
                |vpiName:data_sys
                |vpiDirection:5
                |vpiExpr:
                \_logic_net: (data_sys), id:196, line:10
                  |vpiName:data_sys
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , id:193, line:10
                    |vpiLeftRange:
                    \_constant: , id:194, line:10
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:7
                    |vpiRightRange:
                    \_constant: , id:195, line:10
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:0
              |vpiInterface:
              \_interface: work@mem_if (mif), id:186, file:top.v, line:100
            |vpiModport:
            \_modport: (tb), id:237
              |vpiName:tb
              |vpiIODecl:
              \_io_decl: (clk), id:238
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:188, line:5
              |vpiIODecl:
              \_io_decl: (ready_sys), id:239
                |vpiName:ready_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (ready_sys), id:192, line:9
              |vpiIODecl:
              \_io_decl: (reset), id:240
                |vpiName:reset
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (reset), id:189, line:6
              |vpiIODecl:
              \_io_decl: (we_sys), id:241
                |vpiName:we_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (we_sys), id:190, line:7
              |vpiIODecl:
              \_io_decl: (cmd_valid_sys), id:242
                |vpiName:cmd_valid_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (cmd_valid_sys), id:191, line:8
              |vpiIODecl:
              \_io_decl: (addr_sys), id:243
                |vpiName:addr_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (addr_sys), id:200, line:11
              |vpiIODecl:
              \_io_decl: (data_sys), id:244
                |vpiName:data_sys
                |vpiDirection:5
                |vpiExpr:
                \_logic_net: (data_sys), id:196, line:10
              |vpiInterface:
              \_interface: work@mem_if (mif), id:186, file:top.v, line:100
    |vpiPort:
    \_port: (clk), id:187, line:5, parent:U_model
      |vpiName:clk
      |vpiDirection:1
    |vpiNet:
    \_logic_net: (mif), id:250, line:41, parent:U_model
      |vpiName:mif
      |vpiFullName:work@interface_modports.U_model.mif
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
    |vpiModule:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
    |vpiRegArray:
    \_array_var: , id:245
      |vpiReg:
      \_logic_var: (mem), id:249, line:43
        |vpiName:mem
        |vpiRange:
        \_range: , id:246, line:43
          |vpiLeftRange:
          \_constant: , id:247, line:43
            |vpiConstType:7
            |vpiSize:32
            |INT:7
          |vpiRightRange:
          \_constant: , id:248, line:43
            |vpiConstType:7
            |vpiSize:32
            |INT:0
  |vpiProgram:
  \_program: work@test (U_test), id:419, file:top.v, line:101, parent:work@interface_modports
    |vpiDefName:work@test
    |vpiName:U_test
    |vpiFullName:work@interface_modports.U_test
    |vpiPort:
    \_port: (tif), id:254, line:78, parent:U_test
      |vpiName:tif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), id:317, line:101
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff), id:54, file:top.v, line:98
      |vpiLowConn:
      \_ref_obj: , id:316
        |vpiActual:
        \_modport: (tb), id:307
          |vpiName:tb
          |vpiIODecl:
          \_io_decl: (clk), id:308
            |vpiName:clk
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (clk), id:258, line:5, parent:U_test
              |vpiName:clk
              |vpiFullName:work@interface_modports.U_test.clk
              |vpiNetType:1
          |vpiIODecl:
          \_io_decl: (ready_sys), id:309
            |vpiName:ready_sys
            |vpiDirection:1
            |vpiExpr:
            \_logic_net: (ready_sys), id:262, line:9, parent:U_test
              |vpiName:ready_sys
              |vpiFullName:work@interface_modports.U_test.ready_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (reset), id:310
            |vpiName:reset
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (reset), id:259, line:6, parent:U_test
              |vpiName:reset
              |vpiFullName:work@interface_modports.U_test.reset
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (we_sys), id:311
            |vpiName:we_sys
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (we_sys), id:260, line:7, parent:U_test
              |vpiName:we_sys
              |vpiFullName:work@interface_modports.U_test.we_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (cmd_valid_sys), id:312
            |vpiName:cmd_valid_sys
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (cmd_valid_sys), id:261, line:8, parent:U_test
              |vpiName:cmd_valid_sys
              |vpiFullName:work@interface_modports.U_test.cmd_valid_sys
              |vpiNetType:36
          |vpiIODecl:
          \_io_decl: (addr_sys), id:313
            |vpiName:addr_sys
            |vpiDirection:2
            |vpiExpr:
            \_logic_net: (addr_sys), id:270, line:11, parent:U_test
              |vpiName:addr_sys
              |vpiFullName:work@interface_modports.U_test.addr_sys
              |vpiNetType:36
              |vpiRange:
              \_range: , id:267, line:11
                |vpiLeftRange:
                \_constant: , id:268, line:11
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:269, line:11
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiIODecl:
          \_io_decl: (data_sys), id:314
            |vpiName:data_sys
            |vpiDirection:5
            |vpiExpr:
            \_logic_net: (data_sys), id:266, line:10, parent:U_test
              |vpiName:data_sys
              |vpiFullName:work@interface_modports.U_test.data_sys
              |vpiNetType:36
              |vpiRange:
              \_range: , id:263, line:10
                |vpiLeftRange:
                \_constant: , id:264, line:10
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:7
                |vpiRightRange:
                \_constant: , id:265, line:10
                  |vpiConstType:7
                  |vpiSize:32
                  |INT:0
          |vpiInterface:
          \_interface: work@mem_if (tif), id:256, file:top.v, line:101
            |vpiDefName:work@mem_if
            |vpiName:tif
            |vpiModport:
            \_modport: (memory), id:286
              |vpiName:memory
              |vpiIODecl:
              \_io_decl: (clk), id:287
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:258, line:5, parent:U_test
              |vpiIODecl:
              \_io_decl: (reset), id:288
                |vpiName:reset
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (reset), id:259, line:6, parent:U_test
              |vpiIODecl:
              \_io_decl: (we_mem), id:289
                |vpiName:we_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (we_mem), id:271, line:12, parent:U_test
                  |vpiName:we_mem
                  |vpiFullName:work@interface_modports.U_test.we_mem
                  |vpiNetType:36
              |vpiIODecl:
              \_io_decl: (ce_mem), id:290
                |vpiName:ce_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (ce_mem), id:272, line:13, parent:U_test
                  |vpiName:ce_mem
                  |vpiFullName:work@interface_modports.U_test.ce_mem
                  |vpiNetType:36
              |vpiIODecl:
              \_io_decl: (addr_mem), id:291
                |vpiName:addr_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (addr_mem), id:284, line:16, parent:U_test
                  |vpiName:addr_mem
                  |vpiFullName:work@interface_modports.U_test.addr_mem
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , id:281, line:16
                    |vpiLeftRange:
                    \_constant: , id:282, line:16
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:7
                    |vpiRightRange:
                    \_constant: , id:283, line:16
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:0
              |vpiIODecl:
              \_io_decl: (datai_mem), id:292
                |vpiName:datai_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (datai_mem), id:280, line:15, parent:U_test
                  |vpiName:datai_mem
                  |vpiFullName:work@interface_modports.U_test.datai_mem
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , id:277, line:15
                    |vpiLeftRange:
                    \_constant: , id:278, line:15
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:7
                    |vpiRightRange:
                    \_constant: , id:279, line:15
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:0
              |vpiIODecl:
              \_io_decl: (datao_mem), id:293
                |vpiName:datao_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (datao_mem), id:276, line:14, parent:U_test
                  |vpiName:datao_mem
                  |vpiFullName:work@interface_modports.U_test.datao_mem
                  |vpiNetType:36
                  |vpiRange:
                  \_range: , id:273, line:14
                    |vpiLeftRange:
                    \_constant: , id:274, line:14
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:7
                    |vpiRightRange:
                    \_constant: , id:275, line:14
                      |vpiConstType:7
                      |vpiSize:32
                      |INT:0
              |vpiInterface:
              \_interface: work@mem_if (tif), id:256, file:top.v, line:101
            |vpiModport:
            \_modport: (system), id:294
              |vpiName:system
              |vpiIODecl:
              \_io_decl: (clk), id:295
                |vpiName:clk
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (clk), id:258, line:5, parent:U_test
              |vpiIODecl:
              \_io_decl: (reset), id:296
                |vpiName:reset
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (reset), id:259, line:6, parent:U_test
              |vpiIODecl:
              \_io_decl: (we_sys), id:297
                |vpiName:we_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (we_sys), id:260, line:7, parent:U_test
              |vpiIODecl:
              \_io_decl: (cmd_valid_sys), id:298
                |vpiName:cmd_valid_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (cmd_valid_sys), id:261, line:8, parent:U_test
              |vpiIODecl:
              \_io_decl: (addr_sys), id:299
                |vpiName:addr_sys
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (addr_sys), id:270, line:11, parent:U_test
              |vpiIODecl:
              \_io_decl: (datao_mem), id:300
                |vpiName:datao_mem
                |vpiDirection:1
                |vpiExpr:
                \_logic_net: (datao_mem), id:276, line:14, parent:U_test
              |vpiIODecl:
              \_io_decl: (we_mem), id:301
                |vpiName:we_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (we_mem), id:271, line:12, parent:U_test
              |vpiIODecl:
              \_io_decl: (ce_mem), id:302
                |vpiName:ce_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (ce_mem), id:272, line:13, parent:U_test
              |vpiIODecl:
              \_io_decl: (addr_mem), id:303
                |vpiName:addr_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (addr_mem), id:284, line:16, parent:U_test
              |vpiIODecl:
              \_io_decl: (datai_mem), id:304
                |vpiName:datai_mem
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (datai_mem), id:280, line:15, parent:U_test
              |vpiIODecl:
              \_io_decl: (ready_sys), id:305
                |vpiName:ready_sys
                |vpiDirection:2
                |vpiExpr:
                \_logic_net: (ready_sys), id:262, line:9, parent:U_test
              |vpiIODecl:
              \_io_decl: (data_sys), id:306
                |vpiName:data_sys
                |vpiDirection:5
                |vpiExpr:
                \_logic_net: (data_sys), id:266, line:10, parent:U_test
              |vpiInterface:
              \_interface: work@mem_if (tif), id:256, file:top.v, line:101
            |vpiModport:
            \_modport: (tb), id:307
    |vpiPort:
    \_port: (clk), id:257, line:5, parent:U_test
      |vpiName:clk
      |vpiDirection:1
    |vpiNet:
    \_logic_net: (clk), id:258, line:5, parent:U_test
    |vpiNet:
    \_logic_net: (reset), id:259, line:6, parent:U_test
    |vpiNet:
    \_logic_net: (we_sys), id:260, line:7, parent:U_test
    |vpiNet:
    \_logic_net: (cmd_valid_sys), id:261, line:8, parent:U_test
    |vpiNet:
    \_logic_net: (ready_sys), id:262, line:9, parent:U_test
    |vpiNet:
    \_logic_net: (data_sys), id:266, line:10, parent:U_test
    |vpiNet:
    \_logic_net: (addr_sys), id:270, line:11, parent:U_test
    |vpiNet:
    \_logic_net: (we_mem), id:271, line:12, parent:U_test
    |vpiNet:
    \_logic_net: (ce_mem), id:272, line:13, parent:U_test
    |vpiNet:
    \_logic_net: (datao_mem), id:276, line:14, parent:U_test
    |vpiNet:
    \_logic_net: (datai_mem), id:280, line:15, parent:U_test
    |vpiNet:
    \_logic_net: (addr_mem), id:284, line:16, parent:U_test
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports), id:386, file:top.v, line:91
  |vpiRegArray:
  \_array_var: , id:113
    |vpiReg:
    \_logic_var: (clk), id:114, line:93
      |vpiName:clk
      |vpiExpr:
      \_constant: , id:115, line:93
        |vpiConstType:7
        |vpiSize:32
        |INT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 15

