// Seed: 914326251
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output id_6;
  inout id_5;
  output id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_6 = 1'b0;
  initial begin
    id_1[(1'd0)] <= 1;
  end
  logic id_6;
endmodule
