[{"id": "0802.3441", "submitter": "Javier D. Garcia-Lasheras", "authors": "Javier D. Garcia-Lasheras", "title": "Efficient implementation of GALS systems over commercial synchronous\n  FPGAs: a new approach", "comments": "English version of the paper presented in the Spanish Workshop on\n  Reconfigurable Computing and Applications, Zaragoza (2007)", "journal-ref": "\"Implementacion eficiente de sistemas GALS sobre FPGAs\", Jornadas\n  de Computacion Reconfigurable y Aplicaciones (JCRA'07), Zaragoza (2007)", "doi": null, "report-no": null, "categories": "cs.AR", "license": null, "abstract": "  The new vision presented is aimed to overcome the logic overhead issues that\nprevious works exhibit when applying GALS techniques to programmable logic\ndevices. The proposed new view relies in a 2-phase, bundled data parity based\nprotocol for data transfer and clock generation tasks. The ability of the\nintroduced methodology for smart real-time delay selection allows the\nimplementation of a variety of new methodologies for electromagnetic\ninterference mitigation and device environment changes adaptation.\n", "versions": [{"version": "v1", "created": "Sat, 23 Feb 2008 13:11:13 GMT"}], "update_date": "2008-02-26", "authors_parsed": [["Garcia-Lasheras", "Javier D.", ""]]}]