/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_misc.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 11:14a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 09:02:28 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_misc.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 11:14a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_MISC_H__
#define BCHP_MISC_H__

/***************************************************************************
 *MISC - VEC Registers
 ***************************************************************************/
#define BCHP_MISC_MISC_REVISION_ID               0x00181500 /* Revision ID Register */
#define BCHP_MISC_DELAY_REG                      0x00181504 /* DELAY Register for DACs */
#define BCHP_MISC_OUT_MUX                        0x00181508 /* Output muxing */
#define BCHP_MISC_DAC0_2_CONST                   0x0018150c /* DAC0 To 2 Const Vals */
#define BCHP_MISC_DAC3_5_CONST                   0x00181510 /* DAC3 To 5 Const Vals */
#define BCHP_MISC_OUT_CTRL                       0x00181514 /* Output Control */
#define BCHP_MISC_SEC_CO_CH0_SA_STATUS           0x00181518 /* SEC Component-Only Channel 0 SA Status Register */
#define BCHP_MISC_SEC_CO_CH1_SA_STATUS           0x0018151c /* SEC Component-Only Channel 1 SA Status Register */
#define BCHP_MISC_SEC_CO_CH2_SA_STATUS           0x00181520 /* SEC Component-Only Channel 2 SA Status Register */
#define BCHP_MISC_SEC_CO_SA_CONFIG               0x00181524 /* SEC Component-Only SA Config Register */
#define BCHP_MISC_DAC6_CONST                     0x00181530 /* DAC6 To 8 Const Vals */
#define BCHP_MISC_SYNC_DELAY_REG                 0x00181534 /* DELAY Register for Digital Sync */
#define BCHP_MISC_DVI_SA_CONFIG                  0x00181538 /* DVI SA Configuration Register */
#define BCHP_MISC_DVI_SA_STATUS                  0x0018153c /* DVI SA Status Register */
#define BCHP_MISC_PRIM_MASTER_SEL                0x00181540 /* Master Select for Primary VEC path */
#define BCHP_MISC_SEC_MASTER_SEL                 0x00181544 /* Master Select for Secondary VEC path */
#define BCHP_MISC_TERT_MASTER_SEL                0x00181548 /* Master Select for Tertiary VEC path */
#define BCHP_MISC_DVI_MASTER_SEL                 0x0018154c /* Master Select for DVI VEC path */
#define BCHP_MISC_ITU656_MASTER_SEL              0x00181550 /* Master Select for ITU656 VEC path */
#define BCHP_MISC_QDAC_BG_CTRL_REG               0x00181554 /* QDAC Bandgap Control Register */
#define BCHP_MISC_QDAC1_CTRL_REG                 0x00181558 /* QDAC1 Control Register */
#define BCHP_MISC_QDAC2_CTRL_REG                 0x0018155c /* QDAC2 Control Register */
#define BCHP_MISC_QDAC3_CTRL_REG                 0x00181560 /* QDAC3 Control Register */
#define BCHP_MISC_QDAC4_CTRL_REG                 0x00181564 /* QDAC4 Control Register */
#define BCHP_MISC_TDAC_BG_CTRL_REG               0x00181568 /* TDAC Bandgap Control Register */
#define BCHP_MISC_TDAC1_CTRL_REG                 0x0018156c /* TDAC1 Control Register */
#define BCHP_MISC_TDAC2_CTRL_REG                 0x00181570 /* TDAC2 Control Register */
#define BCHP_MISC_TDAC3_CTRL_REG                 0x00181574 /* TDAC3 Control Register */

/***************************************************************************
 *MISC_REVISION_ID - Revision ID Register
 ***************************************************************************/
/* MISC :: MISC_REVISION_ID :: reserved0 [31:16] */
#define BCHP_MISC_MISC_REVISION_ID_reserved0_MASK                  0xffff0000
#define BCHP_MISC_MISC_REVISION_ID_reserved0_SHIFT                 16

/* MISC :: MISC_REVISION_ID :: REVISION_ID [15:00] */
#define BCHP_MISC_MISC_REVISION_ID_REVISION_ID_MASK                0x0000ffff
#define BCHP_MISC_MISC_REVISION_ID_REVISION_ID_SHIFT               0

/***************************************************************************
 *DELAY_REG - DELAY Register for DACs
 ***************************************************************************/
/* MISC :: DELAY_REG :: reserved0 [31:14] */
#define BCHP_MISC_DELAY_REG_reserved0_MASK                         0xffffc000
#define BCHP_MISC_DELAY_REG_reserved0_SHIFT                        14

/* MISC :: DELAY_REG :: DAC_6 [13:12] */
#define BCHP_MISC_DELAY_REG_DAC_6_MASK                             0x00003000
#define BCHP_MISC_DELAY_REG_DAC_6_SHIFT                            12

/* MISC :: DELAY_REG :: DAC_5 [11:10] */
#define BCHP_MISC_DELAY_REG_DAC_5_MASK                             0x00000c00
#define BCHP_MISC_DELAY_REG_DAC_5_SHIFT                            10

/* MISC :: DELAY_REG :: DAC_4 [09:08] */
#define BCHP_MISC_DELAY_REG_DAC_4_MASK                             0x00000300
#define BCHP_MISC_DELAY_REG_DAC_4_SHIFT                            8

/* MISC :: DELAY_REG :: DAC_3 [07:06] */
#define BCHP_MISC_DELAY_REG_DAC_3_MASK                             0x000000c0
#define BCHP_MISC_DELAY_REG_DAC_3_SHIFT                            6

/* MISC :: DELAY_REG :: DAC_2 [05:04] */
#define BCHP_MISC_DELAY_REG_DAC_2_MASK                             0x00000030
#define BCHP_MISC_DELAY_REG_DAC_2_SHIFT                            4

/* MISC :: DELAY_REG :: DAC_1 [03:02] */
#define BCHP_MISC_DELAY_REG_DAC_1_MASK                             0x0000000c
#define BCHP_MISC_DELAY_REG_DAC_1_SHIFT                            2

/* MISC :: DELAY_REG :: DAC_0 [01:00] */
#define BCHP_MISC_DELAY_REG_DAC_0_MASK                             0x00000003
#define BCHP_MISC_DELAY_REG_DAC_0_SHIFT                            0

/***************************************************************************
 *OUT_MUX - Output muxing
 ***************************************************************************/
/* MISC :: OUT_MUX :: reserved0 [31:31] */
#define BCHP_MISC_OUT_MUX_reserved0_MASK                           0x80000000
#define BCHP_MISC_OUT_MUX_reserved0_SHIFT                          31

/* MISC :: OUT_MUX :: RFM_SEL [30:29] */
#define BCHP_MISC_OUT_MUX_RFM_SEL_MASK                             0x60000000
#define BCHP_MISC_OUT_MUX_RFM_SEL_SHIFT                            29
#define BCHP_MISC_OUT_MUX_RFM_SEL_CONST                            0
#define BCHP_MISC_OUT_MUX_RFM_SEL_PRIM                             1
#define BCHP_MISC_OUT_MUX_RFM_SEL_SEC                              2
#define BCHP_MISC_OUT_MUX_RFM_SEL_TERT                             3

/* MISC :: OUT_MUX :: IFDM_SEL [28:28] */
#define BCHP_MISC_OUT_MUX_IFDM_SEL_MASK                            0x10000000
#define BCHP_MISC_OUT_MUX_IFDM_SEL_SHIFT                           28

/* MISC :: OUT_MUX :: DAC6_SEL [27:24] */
#define BCHP_MISC_OUT_MUX_DAC6_SEL_MASK                            0x0f000000
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SHIFT                           24
#define BCHP_MISC_OUT_MUX_DAC6_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC6_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC6_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC6_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC6_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC6_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC6_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC6_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC5_SEL [23:20] */
#define BCHP_MISC_OUT_MUX_DAC5_SEL_MASK                            0x00f00000
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SHIFT                           20
#define BCHP_MISC_OUT_MUX_DAC5_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC5_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC5_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC5_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC5_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC5_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC5_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC5_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC4_SEL [19:16] */
#define BCHP_MISC_OUT_MUX_DAC4_SEL_MASK                            0x000f0000
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SHIFT                           16
#define BCHP_MISC_OUT_MUX_DAC4_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC4_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC4_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC4_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC4_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC4_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC4_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC4_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC3_SEL [15:12] */
#define BCHP_MISC_OUT_MUX_DAC3_SEL_MASK                            0x0000f000
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SHIFT                           12
#define BCHP_MISC_OUT_MUX_DAC3_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC3_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC3_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC3_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC3_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC3_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC3_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC3_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC2_SEL [11:08] */
#define BCHP_MISC_OUT_MUX_DAC2_SEL_MASK                            0x00000f00
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SHIFT                           8
#define BCHP_MISC_OUT_MUX_DAC2_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC2_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC2_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC2_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC2_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC2_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC2_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC2_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC1_SEL [07:04] */
#define BCHP_MISC_OUT_MUX_DAC1_SEL_MASK                            0x000000f0
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SHIFT                           4
#define BCHP_MISC_OUT_MUX_DAC1_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC1_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC1_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC1_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC1_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC1_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC1_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC1_SEL_TERT_CH2                        13

/* MISC :: OUT_MUX :: DAC0_SEL [03:00] */
#define BCHP_MISC_OUT_MUX_DAC0_SEL_MASK                            0x0000000f
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SHIFT                           0
#define BCHP_MISC_OUT_MUX_DAC0_SEL_CONST                           0
#define BCHP_MISC_OUT_MUX_DAC0_SEL_PRIM_CH0                        1
#define BCHP_MISC_OUT_MUX_DAC0_SEL_PRIM_CH1                        2
#define BCHP_MISC_OUT_MUX_DAC0_SEL_PRIM_CH2                        3
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CH0                         4
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CH1                         5
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CH2                         6
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CO_CH0                      7
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CO_CH1                      8
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_CO_CH2                      9
#define BCHP_MISC_OUT_MUX_DAC0_SEL_SEC_HSYNC                       10
#define BCHP_MISC_OUT_MUX_DAC0_SEL_TERT_CH0                        11
#define BCHP_MISC_OUT_MUX_DAC0_SEL_TERT_CH1                        12
#define BCHP_MISC_OUT_MUX_DAC0_SEL_TERT_CH2                        13

/***************************************************************************
 *DAC0_2_CONST - DAC0 To 2 Const Vals
 ***************************************************************************/
/* MISC :: DAC0_2_CONST :: reserved0 [31:30] */
#define BCHP_MISC_DAC0_2_CONST_reserved0_MASK                      0xc0000000
#define BCHP_MISC_DAC0_2_CONST_reserved0_SHIFT                     30

/* MISC :: DAC0_2_CONST :: DAC_2_CONST [29:20] */
#define BCHP_MISC_DAC0_2_CONST_DAC_2_CONST_MASK                    0x3ff00000
#define BCHP_MISC_DAC0_2_CONST_DAC_2_CONST_SHIFT                   20

/* MISC :: DAC0_2_CONST :: DAC_1_CONST [19:10] */
#define BCHP_MISC_DAC0_2_CONST_DAC_1_CONST_MASK                    0x000ffc00
#define BCHP_MISC_DAC0_2_CONST_DAC_1_CONST_SHIFT                   10

/* MISC :: DAC0_2_CONST :: DAC_0_CONST [09:00] */
#define BCHP_MISC_DAC0_2_CONST_DAC_0_CONST_MASK                    0x000003ff
#define BCHP_MISC_DAC0_2_CONST_DAC_0_CONST_SHIFT                   0

/***************************************************************************
 *DAC3_5_CONST - DAC3 To 5 Const Vals
 ***************************************************************************/
/* MISC :: DAC3_5_CONST :: reserved0 [31:30] */
#define BCHP_MISC_DAC3_5_CONST_reserved0_MASK                      0xc0000000
#define BCHP_MISC_DAC3_5_CONST_reserved0_SHIFT                     30

/* MISC :: DAC3_5_CONST :: DAC_5_CONST [29:20] */
#define BCHP_MISC_DAC3_5_CONST_DAC_5_CONST_MASK                    0x3ff00000
#define BCHP_MISC_DAC3_5_CONST_DAC_5_CONST_SHIFT                   20

/* MISC :: DAC3_5_CONST :: DAC_4_CONST [19:10] */
#define BCHP_MISC_DAC3_5_CONST_DAC_4_CONST_MASK                    0x000ffc00
#define BCHP_MISC_DAC3_5_CONST_DAC_4_CONST_SHIFT                   10

/* MISC :: DAC3_5_CONST :: DAC_3_CONST [09:00] */
#define BCHP_MISC_DAC3_5_CONST_DAC_3_CONST_MASK                    0x000003ff
#define BCHP_MISC_DAC3_5_CONST_DAC_3_CONST_SHIFT                   0

/***************************************************************************
 *OUT_CTRL - Output Control
 ***************************************************************************/
/* MISC :: OUT_CTRL :: reserved0 [31:20] */
#define BCHP_MISC_OUT_CTRL_reserved0_MASK                          0xfff00000
#define BCHP_MISC_OUT_CTRL_reserved0_SHIFT                         20

/* MISC :: OUT_CTRL :: RFM1_SEL [19:18] */
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_MASK                           0x000c0000
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_SHIFT                          18
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_CONST                          0
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_PRIM                           1
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_SEC                            2
#define BCHP_MISC_OUT_CTRL_RFM1_SEL_TERT                           3

/* MISC :: OUT_CTRL :: RF_CONST [17:07] */
#define BCHP_MISC_OUT_CTRL_RF_CONST_MASK                           0x0003ff80
#define BCHP_MISC_OUT_CTRL_RF_CONST_SHIFT                          7

/* MISC :: OUT_CTRL :: DAC6_SINC [06:06] */
#define BCHP_MISC_OUT_CTRL_DAC6_SINC_MASK                          0x00000040
#define BCHP_MISC_OUT_CTRL_DAC6_SINC_SHIFT                         6
#define BCHP_MISC_OUT_CTRL_DAC6_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC6_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC5_SINC [05:05] */
#define BCHP_MISC_OUT_CTRL_DAC5_SINC_MASK                          0x00000020
#define BCHP_MISC_OUT_CTRL_DAC5_SINC_SHIFT                         5
#define BCHP_MISC_OUT_CTRL_DAC5_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC5_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC4_SINC [04:04] */
#define BCHP_MISC_OUT_CTRL_DAC4_SINC_MASK                          0x00000010
#define BCHP_MISC_OUT_CTRL_DAC4_SINC_SHIFT                         4
#define BCHP_MISC_OUT_CTRL_DAC4_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC4_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC3_SINC [03:03] */
#define BCHP_MISC_OUT_CTRL_DAC3_SINC_MASK                          0x00000008
#define BCHP_MISC_OUT_CTRL_DAC3_SINC_SHIFT                         3
#define BCHP_MISC_OUT_CTRL_DAC3_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC3_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC2_SINC [02:02] */
#define BCHP_MISC_OUT_CTRL_DAC2_SINC_MASK                          0x00000004
#define BCHP_MISC_OUT_CTRL_DAC2_SINC_SHIFT                         2
#define BCHP_MISC_OUT_CTRL_DAC2_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC2_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC1_SINC [01:01] */
#define BCHP_MISC_OUT_CTRL_DAC1_SINC_MASK                          0x00000002
#define BCHP_MISC_OUT_CTRL_DAC1_SINC_SHIFT                         1
#define BCHP_MISC_OUT_CTRL_DAC1_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC1_SINC_OFF                           0

/* MISC :: OUT_CTRL :: DAC0_SINC [00:00] */
#define BCHP_MISC_OUT_CTRL_DAC0_SINC_MASK                          0x00000001
#define BCHP_MISC_OUT_CTRL_DAC0_SINC_SHIFT                         0
#define BCHP_MISC_OUT_CTRL_DAC0_SINC_ON                            1
#define BCHP_MISC_OUT_CTRL_DAC0_SINC_OFF                           0

/***************************************************************************
 *SEC_CO_CH0_SA_STATUS - SEC Component-Only Channel 0 SA Status Register
 ***************************************************************************/
/* MISC :: SEC_CO_CH0_SA_STATUS :: STATUS [31:00] */
#define BCHP_MISC_SEC_CO_CH0_SA_STATUS_STATUS_MASK                 0xffffffff
#define BCHP_MISC_SEC_CO_CH0_SA_STATUS_STATUS_SHIFT                0

/***************************************************************************
 *SEC_CO_CH1_SA_STATUS - SEC Component-Only Channel 1 SA Status Register
 ***************************************************************************/
/* MISC :: SEC_CO_CH1_SA_STATUS :: STATUS [31:00] */
#define BCHP_MISC_SEC_CO_CH1_SA_STATUS_STATUS_MASK                 0xffffffff
#define BCHP_MISC_SEC_CO_CH1_SA_STATUS_STATUS_SHIFT                0

/***************************************************************************
 *SEC_CO_CH2_SA_STATUS - SEC Component-Only Channel 2 SA Status Register
 ***************************************************************************/
/* MISC :: SEC_CO_CH2_SA_STATUS :: STATUS [31:00] */
#define BCHP_MISC_SEC_CO_CH2_SA_STATUS_STATUS_MASK                 0xffffffff
#define BCHP_MISC_SEC_CO_CH2_SA_STATUS_STATUS_SHIFT                0

/***************************************************************************
 *SEC_CO_SA_CONFIG - SEC Component-Only SA Config Register
 ***************************************************************************/
/* MISC :: SEC_CO_SA_CONFIG :: reserved0 [31:11] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_reserved0_MASK                  0xfffff800
#define BCHP_MISC_SEC_CO_SA_CONFIG_reserved0_SHIFT                 11

/* MISC :: SEC_CO_SA_CONFIG :: EDGE_SELECT [10:09] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_MASK                0x00000600
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_SHIFT               9
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_RISE_EDGE           0
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_FALL_EDGE           1
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_BOTH_EDGES          2
#define BCHP_MISC_SEC_CO_SA_CONFIG_EDGE_SELECT_NOT_DEFINED         3

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH0_EN [08:08] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_EN_MASK                  0x00000100
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_EN_SHIFT                 8
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_EN_ON                    1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_EN_OFF                   0

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH1_EN [07:07] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_EN_MASK                  0x00000080
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_EN_SHIFT                 7
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_EN_ON                    1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_EN_OFF                   0

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH2_EN [06:06] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_EN_MASK                  0x00000040
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_EN_SHIFT                 6
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_EN_ON                    1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_EN_OFF                   0

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH0_CLEAR [05:05] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_CLEAR_MASK               0x00000020
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_CLEAR_SHIFT              5
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_CLEAR_ON                 1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH0_CLEAR_OFF                0

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH1_CLEAR [04:04] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_CLEAR_MASK               0x00000010
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_CLEAR_SHIFT              4
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_CLEAR_ON                 1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH1_CLEAR_OFF                0

/* MISC :: SEC_CO_SA_CONFIG :: SA_CH2_CLEAR [03:03] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_CLEAR_MASK               0x00000008
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_CLEAR_SHIFT              3
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_CLEAR_ON                 1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_CH2_CLEAR_OFF                0

/* MISC :: SEC_CO_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_MASK              0x00000007
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_SHIFT             0
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_ZERO              0
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW        1
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS      2
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS      3
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS      4
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS      5
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS      6
#define BCHP_MISC_SEC_CO_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS      7

/***************************************************************************
 *DAC6_CONST - DAC6 To 8 Const Vals
 ***************************************************************************/
/* MISC :: DAC6_CONST :: reserved0 [31:10] */
#define BCHP_MISC_DAC6_CONST_reserved0_MASK                        0xfffffc00
#define BCHP_MISC_DAC6_CONST_reserved0_SHIFT                       10

/* MISC :: DAC6_CONST :: DAC_6_CONST [09:00] */
#define BCHP_MISC_DAC6_CONST_DAC_6_CONST_MASK                      0x000003ff
#define BCHP_MISC_DAC6_CONST_DAC_6_CONST_SHIFT                     0

/***************************************************************************
 *SYNC_DELAY_REG - DELAY Register for Digital Sync
 ***************************************************************************/
/* MISC :: SYNC_DELAY_REG :: reserved0 [31:22] */
#define BCHP_MISC_SYNC_DELAY_REG_reserved0_MASK                    0xffc00000
#define BCHP_MISC_SYNC_DELAY_REG_reserved0_SHIFT                   22

/* MISC :: SYNC_DELAY_REG :: EXT_SYNC1 [21:20] */
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC1_MASK                    0x00300000
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC1_SHIFT                   20
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC1_PRIM                    0
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC1_SEC                     1
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC1_TERT                    2

/* MISC :: SYNC_DELAY_REG :: EXT_SYNC0 [19:18] */
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC0_MASK                    0x000c0000
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC0_SHIFT                   18
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC0_PRIM                    0
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC0_SEC                     1
#define BCHP_MISC_SYNC_DELAY_REG_EXT_SYNC0_TERT                    2

/* MISC :: SYNC_DELAY_REG :: DIG_TERT_SYNC_1 [17:15] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_TERT_SYNC_1_MASK              0x00038000
#define BCHP_MISC_SYNC_DELAY_REG_DIG_TERT_SYNC_1_SHIFT             15

/* MISC :: SYNC_DELAY_REG :: DIG_TERT_SYNC_0 [14:12] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_TERT_SYNC_0_MASK              0x00007000
#define BCHP_MISC_SYNC_DELAY_REG_DIG_TERT_SYNC_0_SHIFT             12

/* MISC :: SYNC_DELAY_REG :: DIG_SEC_SYNC_1 [11:09] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_SEC_SYNC_1_MASK               0x00000e00
#define BCHP_MISC_SYNC_DELAY_REG_DIG_SEC_SYNC_1_SHIFT              9

/* MISC :: SYNC_DELAY_REG :: DIG_SEC_SYNC_0 [08:06] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_SEC_SYNC_0_MASK               0x000001c0
#define BCHP_MISC_SYNC_DELAY_REG_DIG_SEC_SYNC_0_SHIFT              6

/* MISC :: SYNC_DELAY_REG :: DIG_PRIM_SYNC_1 [05:03] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_PRIM_SYNC_1_MASK              0x00000038
#define BCHP_MISC_SYNC_DELAY_REG_DIG_PRIM_SYNC_1_SHIFT             3

/* MISC :: SYNC_DELAY_REG :: DIG_PRIM_SYNC_0 [02:00] */
#define BCHP_MISC_SYNC_DELAY_REG_DIG_PRIM_SYNC_0_MASK              0x00000007
#define BCHP_MISC_SYNC_DELAY_REG_DIG_PRIM_SYNC_0_SHIFT             0

/***************************************************************************
 *DVI_SA_CONFIG - DVI SA Configuration Register
 ***************************************************************************/
/* MISC :: DVI_SA_CONFIG :: reserved0 [31:07] */
#define BCHP_MISC_DVI_SA_CONFIG_reserved0_MASK                     0xffffff80
#define BCHP_MISC_DVI_SA_CONFIG_reserved0_SHIFT                    7

/* MISC :: DVI_SA_CONFIG :: EDGE_SELECT [06:05] */
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_MASK                   0x00000060
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_SHIFT                  5
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_RISE_EDGE              0
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_FALL_EDGE              1
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_BOTH_EDGES             2
#define BCHP_MISC_DVI_SA_CONFIG_EDGE_SELECT_NOT_DEFINED            3

/* MISC :: DVI_SA_CONFIG :: SA_EN [04:04] */
#define BCHP_MISC_DVI_SA_CONFIG_SA_EN_MASK                         0x00000010
#define BCHP_MISC_DVI_SA_CONFIG_SA_EN_SHIFT                        4
#define BCHP_MISC_DVI_SA_CONFIG_SA_EN_ON                           1
#define BCHP_MISC_DVI_SA_CONFIG_SA_EN_OFF                          0

/* MISC :: DVI_SA_CONFIG :: SA_CLEAR [03:03] */
#define BCHP_MISC_DVI_SA_CONFIG_SA_CLEAR_MASK                      0x00000008
#define BCHP_MISC_DVI_SA_CONFIG_SA_CLEAR_SHIFT                     3
#define BCHP_MISC_DVI_SA_CONFIG_SA_CLEAR_ON                        1
#define BCHP_MISC_DVI_SA_CONFIG_SA_CLEAR_OFF                       0

/* MISC :: DVI_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_MASK                 0x00000007
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_SHIFT                0
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_ZERO                 0
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW           1
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS         2
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS         3
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS         4
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS         5
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS         6
#define BCHP_MISC_DVI_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS         7

/***************************************************************************
 *DVI_SA_STATUS - DVI SA Status Register
 ***************************************************************************/
/* MISC :: DVI_SA_STATUS :: SA_DATA [31:00] */
#define BCHP_MISC_DVI_SA_STATUS_SA_DATA_MASK                       0xffffffff
#define BCHP_MISC_DVI_SA_STATUS_SA_DATA_SHIFT                      0

/***************************************************************************
 *PRIM_MASTER_SEL - Master Select for Primary VEC path
 ***************************************************************************/
/* MISC :: PRIM_MASTER_SEL :: reserved0 [31:03] */
#define BCHP_MISC_PRIM_MASTER_SEL_reserved0_MASK                   0xfffffff8
#define BCHP_MISC_PRIM_MASTER_SEL_reserved0_SHIFT                  3

/* MISC :: PRIM_MASTER_SEL :: SELECT [02:00] */
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_MASK                      0x00000007
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_SHIFT                     0
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_SEC                       1
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_TERT                      2
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_DVI                       3
#define BCHP_MISC_PRIM_MASTER_SEL_SELECT_ITU656                    4

/***************************************************************************
 *SEC_MASTER_SEL - Master Select for Secondary VEC path
 ***************************************************************************/
/* MISC :: SEC_MASTER_SEL :: reserved0 [31:03] */
#define BCHP_MISC_SEC_MASTER_SEL_reserved0_MASK                    0xfffffff8
#define BCHP_MISC_SEC_MASTER_SEL_reserved0_SHIFT                   3

/* MISC :: SEC_MASTER_SEL :: SELECT [02:00] */
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_MASK                       0x00000007
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_SHIFT                      0
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_PRIM                       0
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_TERT                       2
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_DVI                        3
#define BCHP_MISC_SEC_MASTER_SEL_SELECT_ITU656                     4

/***************************************************************************
 *TERT_MASTER_SEL - Master Select for Tertiary VEC path
 ***************************************************************************/
/* MISC :: TERT_MASTER_SEL :: reserved0 [31:03] */
#define BCHP_MISC_TERT_MASTER_SEL_reserved0_MASK                   0xfffffff8
#define BCHP_MISC_TERT_MASTER_SEL_reserved0_SHIFT                  3

/* MISC :: TERT_MASTER_SEL :: SELECT [02:00] */
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_MASK                      0x00000007
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_SHIFT                     0
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_PRIM                      0
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_SEC                       1
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_DVI                       3
#define BCHP_MISC_TERT_MASTER_SEL_SELECT_ITU656                    4

/***************************************************************************
 *DVI_MASTER_SEL - Master Select for DVI VEC path
 ***************************************************************************/
/* MISC :: DVI_MASTER_SEL :: reserved0 [31:04] */
#define BCHP_MISC_DVI_MASTER_SEL_reserved0_MASK                    0xfffffff0
#define BCHP_MISC_DVI_MASTER_SEL_reserved0_SHIFT                   4

/* MISC :: DVI_MASTER_SEL :: FREERUN [03:03] */
#define BCHP_MISC_DVI_MASTER_SEL_FREERUN_MASK                      0x00000008
#define BCHP_MISC_DVI_MASTER_SEL_FREERUN_SHIFT                     3

/* MISC :: DVI_MASTER_SEL :: SELECT [02:00] */
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_MASK                       0x00000007
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_SHIFT                      0
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_PRIM                       0
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_SEC                        1
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_TERT                       2
#define BCHP_MISC_DVI_MASTER_SEL_SELECT_ITU656                     4

/***************************************************************************
 *ITU656_MASTER_SEL - Master Select for ITU656 VEC path
 ***************************************************************************/
/* MISC :: ITU656_MASTER_SEL :: reserved0 [31:04] */
#define BCHP_MISC_ITU656_MASTER_SEL_reserved0_MASK                 0xfffffff0
#define BCHP_MISC_ITU656_MASTER_SEL_reserved0_SHIFT                4

/* MISC :: ITU656_MASTER_SEL :: FREERUN [03:03] */
#define BCHP_MISC_ITU656_MASTER_SEL_FREERUN_MASK                   0x00000008
#define BCHP_MISC_ITU656_MASTER_SEL_FREERUN_SHIFT                  3

/* MISC :: ITU656_MASTER_SEL :: SELECT [02:00] */
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_MASK                    0x00000007
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_SHIFT                   0
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_PRIM                    0
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_SEC                     1
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_TERT                    2
#define BCHP_MISC_ITU656_MASTER_SEL_SELECT_DVI                     3

/***************************************************************************
 *QDAC_BG_CTRL_REG - QDAC Bandgap Control Register
 ***************************************************************************/
/* MISC :: QDAC_BG_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_reserved0_MASK                  0xffff0000
#define BCHP_MISC_QDAC_BG_CTRL_REG_reserved0_SHIFT                 16

/* MISC :: QDAC_BG_CTRL_REG :: UNUSED [15:11] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_UNUSED_MASK                     0x0000f800
#define BCHP_MISC_QDAC_BG_CTRL_REG_UNUSED_SHIFT                    11

/* MISC :: QDAC_BG_CTRL_REG :: PWRDN [10:10] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_MASK                      0x00000400
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_SHIFT                     10
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_PWRUP                     0
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_PWRDN                     1

/* MISC :: QDAC_BG_CTRL_REG :: CORE_ADJ [09:07] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_MASK                   0x00000380
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_SHIFT                  7
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_ZERO                   0
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_ONE                    1
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_TWO                    2
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_THREE                  3
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_FOUR                   4
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_FIVE                   5
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_SIX                    6
#define BCHP_MISC_QDAC_BG_CTRL_REG_CORE_ADJ_SEVEN                  7

/* MISC :: QDAC_BG_CTRL_REG :: BANDGAP_BYP [06:06] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_BANDGAP_BYP_MASK                0x00000040
#define BCHP_MISC_QDAC_BG_CTRL_REG_BANDGAP_BYP_SHIFT               6
#define BCHP_MISC_QDAC_BG_CTRL_REG_BANDGAP_BYP_BANDGAP             0
#define BCHP_MISC_QDAC_BG_CTRL_REG_BANDGAP_BYP_AVDD2P5BY2          1

/* MISC :: QDAC_BG_CTRL_REG :: IREF_ADJ [05:01] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_MASK                   0x0000003e
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_SHIFT                  1
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_ZERO                   0
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_ONE                    1
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWO                    2
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_THREE                  3
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_FOUR                   4
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_FIVE                   5
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_SIX                    6
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_SEVEN                  7
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_EIGHT                  8
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_NINE                   9
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TEN                    10
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_ELEVEN                 11
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWELVE                 12
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_THIRTEEN               13
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_FOURTEEN               14
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_FIFTEEN                15
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_SIXTEEN                16
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_SEVENTEEN              17
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_EIGHTEEN               18
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_NINETEEN               19
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY                 20
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_ONE             21
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_TWO             22
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_THREE           23
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_FOUR            24
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_FIVE            25
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_SIX             26
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_SEVEN           27
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_EIGHT           28
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_NINE            29
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_THIRTY                 30
#define BCHP_MISC_QDAC_BG_CTRL_REG_IREF_ADJ_THIRTY_ONE             31

/* MISC :: QDAC_BG_CTRL_REG :: PWRDN_REFAMP [00:00] */
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_REFAMP_MASK               0x00000001
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_REFAMP_SHIFT              0
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_REFAMP_POWER_DOWN         1
#define BCHP_MISC_QDAC_BG_CTRL_REG_PWRDN_REFAMP_POWER_UP           0

/***************************************************************************
 *QDAC1_CTRL_REG - QDAC1 Control Register
 ***************************************************************************/
/* MISC :: QDAC1_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_QDAC1_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_QDAC1_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: QDAC1_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_QDAC1_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_QDAC1_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: QDAC1_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_QDAC1_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_QDAC1_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_QDAC1_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_QDAC1_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: QDAC1_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_QDAC1_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_QDAC1_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_QDAC1_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_QDAC1_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: QDAC1_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_QDAC1_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_QDAC1_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: QDAC1_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_QDAC1_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_QDAC1_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_QDAC1_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_QDAC1_CTRL_REG_TCOBB_COMP                        1

/* MISC :: QDAC1_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_QDAC1_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_QDAC1_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: QDAC1_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_QDAC1_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_QDAC1_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_QDAC1_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_QDAC1_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *QDAC2_CTRL_REG - QDAC2 Control Register
 ***************************************************************************/
/* MISC :: QDAC2_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_QDAC2_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_QDAC2_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: QDAC2_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_QDAC2_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_QDAC2_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: QDAC2_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_QDAC2_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_QDAC2_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_QDAC2_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_QDAC2_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: QDAC2_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_QDAC2_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_QDAC2_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_QDAC2_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_QDAC2_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: QDAC2_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_QDAC2_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_QDAC2_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: QDAC2_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_QDAC2_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_QDAC2_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_QDAC2_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_QDAC2_CTRL_REG_TCOBB_COMP                        1

/* MISC :: QDAC2_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_QDAC2_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_QDAC2_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: QDAC2_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_QDAC2_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_QDAC2_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_QDAC2_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_QDAC2_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *QDAC3_CTRL_REG - QDAC3 Control Register
 ***************************************************************************/
/* MISC :: QDAC3_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_QDAC3_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_QDAC3_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: QDAC3_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_QDAC3_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_QDAC3_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: QDAC3_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_QDAC3_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_QDAC3_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_QDAC3_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_QDAC3_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: QDAC3_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_QDAC3_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_QDAC3_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_QDAC3_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_QDAC3_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: QDAC3_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_QDAC3_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_QDAC3_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: QDAC3_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_QDAC3_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_QDAC3_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_QDAC3_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_QDAC3_CTRL_REG_TCOBB_COMP                        1

/* MISC :: QDAC3_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_QDAC3_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_QDAC3_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: QDAC3_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_QDAC3_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_QDAC3_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_QDAC3_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_QDAC3_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *QDAC4_CTRL_REG - QDAC4 Control Register
 ***************************************************************************/
/* MISC :: QDAC4_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_QDAC4_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_QDAC4_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: QDAC4_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_QDAC4_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_QDAC4_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: QDAC4_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_QDAC4_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_QDAC4_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_QDAC4_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_QDAC4_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: QDAC4_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_QDAC4_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_QDAC4_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_QDAC4_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_QDAC4_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: QDAC4_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_QDAC4_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_QDAC4_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: QDAC4_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_QDAC4_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_QDAC4_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_QDAC4_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_QDAC4_CTRL_REG_TCOBB_COMP                        1

/* MISC :: QDAC4_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_QDAC4_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_QDAC4_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: QDAC4_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_QDAC4_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_QDAC4_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_QDAC4_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_QDAC4_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *TDAC_BG_CTRL_REG - TDAC Bandgap Control Register
 ***************************************************************************/
/* MISC :: TDAC_BG_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_reserved0_MASK                  0xffff0000
#define BCHP_MISC_TDAC_BG_CTRL_REG_reserved0_SHIFT                 16

/* MISC :: TDAC_BG_CTRL_REG :: UNUSED [15:11] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_UNUSED_MASK                     0x0000f800
#define BCHP_MISC_TDAC_BG_CTRL_REG_UNUSED_SHIFT                    11

/* MISC :: TDAC_BG_CTRL_REG :: PWRDN [10:10] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_MASK                      0x00000400
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_SHIFT                     10
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_PWRUP                     0
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_PWRDN                     1

/* MISC :: TDAC_BG_CTRL_REG :: CORE_ADJ [09:07] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_MASK                   0x00000380
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_SHIFT                  7
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_ZERO                   0
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_ONE                    1
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_TWO                    2
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_THREE                  3
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_FOUR                   4
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_FIVE                   5
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_SIX                    6
#define BCHP_MISC_TDAC_BG_CTRL_REG_CORE_ADJ_SEVEN                  7

/* MISC :: TDAC_BG_CTRL_REG :: BANDGAP_BYP [06:06] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_BANDGAP_BYP_MASK                0x00000040
#define BCHP_MISC_TDAC_BG_CTRL_REG_BANDGAP_BYP_SHIFT               6
#define BCHP_MISC_TDAC_BG_CTRL_REG_BANDGAP_BYP_BANDGAP             0
#define BCHP_MISC_TDAC_BG_CTRL_REG_BANDGAP_BYP_AVDD2P5BY2          1

/* MISC :: TDAC_BG_CTRL_REG :: IREF_ADJ [05:01] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_MASK                   0x0000003e
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_SHIFT                  1
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_ZERO                   0
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_ONE                    1
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWO                    2
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_THREE                  3
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_FOUR                   4
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_FIVE                   5
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_SIX                    6
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_SEVEN                  7
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_EIGHT                  8
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_NINE                   9
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TEN                    10
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_ELEVEN                 11
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWELVE                 12
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_THIRTEEN               13
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_FOURTEEN               14
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_FIFTEEN                15
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_SIXTEEN                16
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_SEVENTEEN              17
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_EIGHTEEN               18
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_NINETEEN               19
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY                 20
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_ONE             21
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_TWO             22
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_THREE           23
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_FOUR            24
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_FIVE            25
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_SIX             26
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_SEVEN           27
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_EIGHT           28
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_TWENTY_NINE            29
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_THIRTY                 30
#define BCHP_MISC_TDAC_BG_CTRL_REG_IREF_ADJ_THIRTY_ONE             31

/* MISC :: TDAC_BG_CTRL_REG :: PWRDN_REFAMP [00:00] */
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_REFAMP_MASK               0x00000001
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_REFAMP_SHIFT              0
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_REFAMP_POWER_DOWN         1
#define BCHP_MISC_TDAC_BG_CTRL_REG_PWRDN_REFAMP_POWER_UP           0

/***************************************************************************
 *TDAC1_CTRL_REG - TDAC1 Control Register
 ***************************************************************************/
/* MISC :: TDAC1_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_TDAC1_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_TDAC1_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: TDAC1_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_TDAC1_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_TDAC1_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: TDAC1_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_TDAC1_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_TDAC1_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_TDAC1_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_TDAC1_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: TDAC1_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_TDAC1_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_TDAC1_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_TDAC1_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_TDAC1_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: TDAC1_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_TDAC1_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_TDAC1_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: TDAC1_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_TDAC1_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_TDAC1_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_TDAC1_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_TDAC1_CTRL_REG_TCOBB_COMP                        1

/* MISC :: TDAC1_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_TDAC1_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_TDAC1_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: TDAC1_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_TDAC1_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_TDAC1_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_TDAC1_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_TDAC1_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *TDAC2_CTRL_REG - TDAC2 Control Register
 ***************************************************************************/
/* MISC :: TDAC2_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_TDAC2_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_TDAC2_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: TDAC2_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_TDAC2_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_TDAC2_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: TDAC2_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_TDAC2_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_TDAC2_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_TDAC2_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_TDAC2_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: TDAC2_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_TDAC2_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_TDAC2_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_TDAC2_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_TDAC2_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: TDAC2_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_TDAC2_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_TDAC2_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: TDAC2_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_TDAC2_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_TDAC2_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_TDAC2_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_TDAC2_CTRL_REG_TCOBB_COMP                        1

/* MISC :: TDAC2_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_TDAC2_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_TDAC2_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: TDAC2_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_TDAC2_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_TDAC2_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_TDAC2_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_TDAC2_CTRL_REG_DCENBL_ON                         1

/***************************************************************************
 *TDAC3_CTRL_REG - TDAC3 Control Register
 ***************************************************************************/
/* MISC :: TDAC3_CTRL_REG :: reserved0 [31:16] */
#define BCHP_MISC_TDAC3_CTRL_REG_reserved0_MASK                    0xffff0000
#define BCHP_MISC_TDAC3_CTRL_REG_reserved0_SHIFT                   16

/* MISC :: TDAC3_CTRL_REG :: UNUSED [15:15] */
#define BCHP_MISC_TDAC3_CTRL_REG_UNUSED_MASK                       0x00008000
#define BCHP_MISC_TDAC3_CTRL_REG_UNUSED_SHIFT                      15

/* MISC :: TDAC3_CTRL_REG :: PWRUP_BAIS [14:14] */
#define BCHP_MISC_TDAC3_CTRL_REG_PWRUP_BAIS_MASK                   0x00004000
#define BCHP_MISC_TDAC3_CTRL_REG_PWRUP_BAIS_SHIFT                  14
#define BCHP_MISC_TDAC3_CTRL_REG_PWRUP_BAIS_PWRDN                  0
#define BCHP_MISC_TDAC3_CTRL_REG_PWRUP_BAIS_PWRUP                  1

/* MISC :: TDAC3_CTRL_REG :: PWRDN [13:13] */
#define BCHP_MISC_TDAC3_CTRL_REG_PWRDN_MASK                        0x00002000
#define BCHP_MISC_TDAC3_CTRL_REG_PWRDN_SHIFT                       13
#define BCHP_MISC_TDAC3_CTRL_REG_PWRDN_PWRUP                       0
#define BCHP_MISC_TDAC3_CTRL_REG_PWRDN_PWRDN                       1

/* MISC :: TDAC3_CTRL_REG :: CLKINV [12:12] */
#define BCHP_MISC_TDAC3_CTRL_REG_CLKINV_MASK                       0x00001000
#define BCHP_MISC_TDAC3_CTRL_REG_CLKINV_SHIFT                      12

/* MISC :: TDAC3_CTRL_REG :: TCOBB [11:11] */
#define BCHP_MISC_TDAC3_CTRL_REG_TCOBB_MASK                        0x00000800
#define BCHP_MISC_TDAC3_CTRL_REG_TCOBB_SHIFT                       11
#define BCHP_MISC_TDAC3_CTRL_REG_TCOBB_OFFSET                      0
#define BCHP_MISC_TDAC3_CTRL_REG_TCOBB_COMP                        1

/* MISC :: TDAC3_CTRL_REG :: DCWORD [10:01] */
#define BCHP_MISC_TDAC3_CTRL_REG_DCWORD_MASK                       0x000007fe
#define BCHP_MISC_TDAC3_CTRL_REG_DCWORD_SHIFT                      1

/* MISC :: TDAC3_CTRL_REG :: DCENBL [00:00] */
#define BCHP_MISC_TDAC3_CTRL_REG_DCENBL_MASK                       0x00000001
#define BCHP_MISC_TDAC3_CTRL_REG_DCENBL_SHIFT                      0
#define BCHP_MISC_TDAC3_CTRL_REG_DCENBL_NORM                       0
#define BCHP_MISC_TDAC3_CTRL_REG_DCENBL_ON                         1

#endif /* #ifndef BCHP_MISC_H__ */

/* End of File */
