/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
 * 
 * On Tue Dec 26 17:00:46 CET 2023
 * 
 */
#include "bluesim_primitives.h"
#include "mkTb.h"


/* String declarations */
static std::string const __str_literal_1("%0d: rule r, a = %0d", 20u);


/* Constructor */
MOD_mkTb::MOD_mkTb(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle(simHdl, "cycle", this, 32u, 0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 3u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTb::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle", SYM_MODULE, &INST_cycle);
  init_symbol(&symbols[1u], "RL_count_cycles", SYM_RULE);
  init_symbol(&symbols[2u], "RL_r", SYM_RULE);
}


/* Rule actions */

void MOD_mkTb::RL_count_cycles()
{
  tUInt32 DEF_cycle_PLUS_1___d2;
  tUInt8 DEF_NOT_cycle_SLE_7___d4;
  DEF_b__h100 = INST_cycle.METH_read();
  DEF_NOT_cycle_SLE_7___d4 = !primSLE8(1u, 32u, (tUInt32)(DEF_b__h100), 32u, 7u);
  DEF_cycle_PLUS_1___d2 = DEF_b__h100 + 1u;
  INST_cycle.METH_write(DEF_cycle_PLUS_1___d2);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_cycle_SLE_7___d4)
      dollar_finish(sim_hdl, "32", 0u);
}

void MOD_mkTb::RL_r()
{
  tUInt32 DEF_IF_cycle_BIT_0_THEN_97_ELSE_96___d9;
  tUInt8 DEF_cycle_BITS_1_TO_0___h220;
  tUInt32 DEF_signed_cycle___d5;
  tUInt32 DEF_signed_IF_cycle_BITS_1_TO_0_EQ_3_THEN_IF_cycl_ETC___d13;
  DEF_b__h100 = INST_cycle.METH_read();
  DEF_signed_cycle___d5 = DEF_b__h100;
  DEF_cycle_BITS_1_TO_0___h220 = (tUInt8)((tUInt8)3u & DEF_b__h100);
  DEF_IF_cycle_BIT_0_THEN_97_ELSE_96___d9 = (tUInt8)((tUInt8)1u & DEF_b__h100) ? 97u : 96u;
  DEF_signed_IF_cycle_BITS_1_TO_0_EQ_3_THEN_IF_cycl_ETC___d13 = (DEF_cycle_BITS_1_TO_0___h220 == (tUInt8)3u ? DEF_IF_cycle_BIT_0_THEN_97_ELSE_96___d9 + 3u : DEF_IF_cycle_BIT_0_THEN_97_ELSE_96___d9) + 86u;
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl,
		   this,
		   "s,-32,-32",
		   &__str_literal_1,
		   DEF_signed_cycle___d5,
		   DEF_signed_IF_cycle_BITS_1_TO_0_EQ_3_THEN_IF_cycl_ETC___d13);
}


/* Methods */


/* Reset routines */

void MOD_mkTb::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_cycle.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTb::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTb::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTb::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 3u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "b__h100", 32u);
  num = INST_cycle.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTb::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTb &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTb::vcd_defs(tVCDDumpType dt, MOD_mkTb &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_b__h100) != DEF_b__h100)
      {
	vcd_write_val(sim_hdl, num, DEF_b__h100, 32u);
	backing.DEF_b__h100 = DEF_b__h100;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_b__h100, 32u);
      backing.DEF_b__h100 = DEF_b__h100;
    }
}

void MOD_mkTb::vcd_prims(tVCDDumpType dt, MOD_mkTb &backing)
{
  INST_cycle.dump_VCD(dt, backing.INST_cycle);
}
