<profile>

<section name = "Vivado HLS Report for 'copy_beta_fmem2buffe_1'" level="0">
<item name = "Date">Sun Apr 28 15:58:57 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">mobile_net_hls_v1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.20, 3.675, 0.52</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 26, 1, 26, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2, 17, 3, 1, 1, 1 ~ 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 84, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 104, -</column>
<column name="Register">-, -, 81, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_27_fu_345_p2">+, 0, 0, 15, 5, 1</column>
<column name="sum_fu_316_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="tmp_fu_302_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="tmp_s_fu_340_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_betas_ARREADY">9, 2, 1, 2</column>
<column name="betas_blk_n_AR">9, 2, 1, 2</column>
<column name="betas_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_287">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_betas_ARREADY">1, 0, 1, 0</column>
<column name="betas_addr_reg_365">32, 0, 32, 0</column>
<column name="i_reg_287">5, 0, 5, 0</column>
<column name="tmp_636_reg_359">6, 0, 6, 0</column>
<column name="tmp_637_reg_389">16, 0, 16, 0</column>
<column name="tmp_638_reg_385">4, 0, 4, 0</column>
<column name="tmp_638_reg_385_pp0_iter1_reg">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, copy_beta_fmem2buffe.1, return value</column>
<column name="m_axi_betas_AWVALID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWREADY">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWADDR">out, 32, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWLEN">out, 32, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWSIZE">out, 3, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWBURST">out, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWLOCK">out, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWCACHE">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWPROT">out, 3, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWQOS">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWREGION">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_AWUSER">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_WVALID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_WREADY">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_WDATA">out, 16, m_axi, betas, pointer</column>
<column name="m_axi_betas_WSTRB">out, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_WLAST">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_WID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_WUSER">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARVALID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARREADY">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARADDR">out, 32, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARID">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARLEN">out, 32, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARSIZE">out, 3, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARBURST">out, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARLOCK">out, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARCACHE">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARPROT">out, 3, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARQOS">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARREGION">out, 4, m_axi, betas, pointer</column>
<column name="m_axi_betas_ARUSER">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RVALID">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RREADY">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RDATA">in, 16, m_axi, betas, pointer</column>
<column name="m_axi_betas_RLAST">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RID">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RUSER">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_RRESP">in, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_BVALID">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_BREADY">out, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_BRESP">in, 2, m_axi, betas, pointer</column>
<column name="m_axi_betas_BID">in, 1, m_axi, betas, pointer</column>
<column name="m_axi_betas_BUSER">in, 1, m_axi, betas, pointer</column>
<column name="betas_offset">in, 31, ap_none, betas_offset, scalar</column>
<column name="beta_buffer_0_V_din">out, 16, ap_fifo, beta_buffer_0_V, pointer</column>
<column name="beta_buffer_0_V_full_n">in, 1, ap_fifo, beta_buffer_0_V, pointer</column>
<column name="beta_buffer_0_V_write">out, 1, ap_fifo, beta_buffer_0_V, pointer</column>
<column name="beta_buffer_1_V_din">out, 16, ap_fifo, beta_buffer_1_V, pointer</column>
<column name="beta_buffer_1_V_full_n">in, 1, ap_fifo, beta_buffer_1_V, pointer</column>
<column name="beta_buffer_1_V_write">out, 1, ap_fifo, beta_buffer_1_V, pointer</column>
<column name="beta_buffer_2_V_din">out, 16, ap_fifo, beta_buffer_2_V, pointer</column>
<column name="beta_buffer_2_V_full_n">in, 1, ap_fifo, beta_buffer_2_V, pointer</column>
<column name="beta_buffer_2_V_write">out, 1, ap_fifo, beta_buffer_2_V, pointer</column>
<column name="beta_buffer_3_V_din">out, 16, ap_fifo, beta_buffer_3_V, pointer</column>
<column name="beta_buffer_3_V_full_n">in, 1, ap_fifo, beta_buffer_3_V, pointer</column>
<column name="beta_buffer_3_V_write">out, 1, ap_fifo, beta_buffer_3_V, pointer</column>
<column name="beta_buffer_4_V_din">out, 16, ap_fifo, beta_buffer_4_V, pointer</column>
<column name="beta_buffer_4_V_full_n">in, 1, ap_fifo, beta_buffer_4_V, pointer</column>
<column name="beta_buffer_4_V_write">out, 1, ap_fifo, beta_buffer_4_V, pointer</column>
<column name="beta_buffer_5_V_din">out, 16, ap_fifo, beta_buffer_5_V, pointer</column>
<column name="beta_buffer_5_V_full_n">in, 1, ap_fifo, beta_buffer_5_V, pointer</column>
<column name="beta_buffer_5_V_write">out, 1, ap_fifo, beta_buffer_5_V, pointer</column>
<column name="beta_buffer_6_V_din">out, 16, ap_fifo, beta_buffer_6_V, pointer</column>
<column name="beta_buffer_6_V_full_n">in, 1, ap_fifo, beta_buffer_6_V, pointer</column>
<column name="beta_buffer_6_V_write">out, 1, ap_fifo, beta_buffer_6_V, pointer</column>
<column name="beta_buffer_7_V_din">out, 16, ap_fifo, beta_buffer_7_V, pointer</column>
<column name="beta_buffer_7_V_full_n">in, 1, ap_fifo, beta_buffer_7_V, pointer</column>
<column name="beta_buffer_7_V_write">out, 1, ap_fifo, beta_buffer_7_V, pointer</column>
<column name="beta_buffer_8_V_din">out, 16, ap_fifo, beta_buffer_8_V, pointer</column>
<column name="beta_buffer_8_V_full_n">in, 1, ap_fifo, beta_buffer_8_V, pointer</column>
<column name="beta_buffer_8_V_write">out, 1, ap_fifo, beta_buffer_8_V, pointer</column>
<column name="beta_buffer_9_V_din">out, 16, ap_fifo, beta_buffer_9_V, pointer</column>
<column name="beta_buffer_9_V_full_n">in, 1, ap_fifo, beta_buffer_9_V, pointer</column>
<column name="beta_buffer_9_V_write">out, 1, ap_fifo, beta_buffer_9_V, pointer</column>
<column name="beta_buffer_10_V_din">out, 16, ap_fifo, beta_buffer_10_V, pointer</column>
<column name="beta_buffer_10_V_full_n">in, 1, ap_fifo, beta_buffer_10_V, pointer</column>
<column name="beta_buffer_10_V_write">out, 1, ap_fifo, beta_buffer_10_V, pointer</column>
<column name="beta_buffer_11_V_din">out, 16, ap_fifo, beta_buffer_11_V, pointer</column>
<column name="beta_buffer_11_V_full_n">in, 1, ap_fifo, beta_buffer_11_V, pointer</column>
<column name="beta_buffer_11_V_write">out, 1, ap_fifo, beta_buffer_11_V, pointer</column>
<column name="beta_buffer_12_V_din">out, 16, ap_fifo, beta_buffer_12_V, pointer</column>
<column name="beta_buffer_12_V_full_n">in, 1, ap_fifo, beta_buffer_12_V, pointer</column>
<column name="beta_buffer_12_V_write">out, 1, ap_fifo, beta_buffer_12_V, pointer</column>
<column name="beta_buffer_13_V_din">out, 16, ap_fifo, beta_buffer_13_V, pointer</column>
<column name="beta_buffer_13_V_full_n">in, 1, ap_fifo, beta_buffer_13_V, pointer</column>
<column name="beta_buffer_13_V_write">out, 1, ap_fifo, beta_buffer_13_V, pointer</column>
<column name="beta_buffer_14_V_din">out, 16, ap_fifo, beta_buffer_14_V, pointer</column>
<column name="beta_buffer_14_V_full_n">in, 1, ap_fifo, beta_buffer_14_V, pointer</column>
<column name="beta_buffer_14_V_write">out, 1, ap_fifo, beta_buffer_14_V, pointer</column>
<column name="beta_buffer_15_V_din">out, 16, ap_fifo, beta_buffer_15_V, pointer</column>
<column name="beta_buffer_15_V_full_n">in, 1, ap_fifo, beta_buffer_15_V, pointer</column>
<column name="beta_buffer_15_V_write">out, 1, ap_fifo, beta_buffer_15_V, pointer</column>
<column name="n">in, 10, ap_none, n, scalar</column>
<column name="m">in, 10, ap_none, m, scalar</column>
<column name="mLoops">in, 10, ap_none, mLoops, scalar</column>
<column name="beta_cntl_V_din">out, 1, ap_fifo, beta_cntl_V, pointer</column>
<column name="beta_cntl_V_full_n">in, 1, ap_fifo, beta_cntl_V, pointer</column>
<column name="beta_cntl_V_write">out, 1, ap_fifo, beta_cntl_V, pointer</column>
</table>
</item>
</section>
</profile>
