

================================================================
== Vivado HLS Report for 'estimate_ISI'
================================================================
* Date:           Mon Jul 26 16:07:16 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_MUL_FIX_v4
* Solution:       original
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.206|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  386|  482|  386|  482|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- estimate_ISI  |  288|  384|   3 ~ 4  |          -|          -|    96|    no    |
        |- Pack_output   |   96|   96|         3|          -|          -|    32|    no    |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    210|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        6|      -|     276|    250|    -|
|Memory           |        0|      -|      20|     15|    0|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      0|     427|    594|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |estimate_ISI_AXILiteS_s_axi_U  |estimate_ISI_AXILiteS_s_axi  |        6|      0|  276|  250|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        6|      0|  276|  250|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |ISI_V_U  |estimate_ISI_ISI_V  |        0|  20|  15|    0|    96|   10|     1|          960|
    +---------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                    |        0|  20|  15|    0|    96|   10|     1|          960|
    +---------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ret_V_1_fu_351_p2       |     *    |      0|  0|  41|           8|           8|
    |add_ln40_fu_491_p2      |     +    |      0|  0|  15|           1|           8|
    |add_ln41_fu_505_p2      |     +    |      0|  0|  15|           2|           8|
    |i_fu_454_p2             |     +    |      0|  0|  15|           6|           1|
    |j_fu_239_p2             |     +    |      0|  0|  15|           7|           1|
    |ret_V_fu_337_p2         |     -    |      0|  0|  15|           9|           9|
    |sub_ln1354_fu_395_p2    |     -    |      0|  0|  10|          10|          10|
    |sub_ln214_1_fu_401_p2   |     -    |      0|  0|  10|          10|          10|
    |sub_ln214_fu_303_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln39_fu_476_p2      |     -    |      0|  0|  15|           8|           8|
    |icmp_ln15_fu_233_p2     |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln38_fu_448_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln891_fu_418_p2    |   icmp   |      0|  0|  13|           9|           9|
    |select_ln891_fu_423_p3  |  select  |      0|  0|  10|           1|          10|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 210|          94|         106|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ISI_V_address0  |  27|          5|    7|         35|
    |ISI_V_d0        |  15|          3|   10|         30|
    |ap_NS_fsm       |  44|          9|    1|          9|
    |i_0_reg_221     |   9|          2|    6|         12|
    |j_0_reg_210     |   9|          2|    7|         14|
    |rem_r_address0  |  15|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           | 119|         24|   38|        121|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ISI_V_load_reg_620   |  10|   0|   10|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |i_0_reg_221          |   6|   0|    6|          0|
    |i_reg_604            |   6|   0|    6|          0|
    |j_0_reg_210          |   7|   0|    7|          0|
    |j_reg_541            |   7|   0|    7|          0|
    |rem_addr_reg_566     |   7|   0|    7|          0|
    |ret_V_reg_586        |   9|   0|    9|          0|
    |sub_ln214_1_reg_596  |  10|   0|   10|          0|
    |sub_ln214_reg_581    |  10|   0|   10|          0|
    |sub_ln39_reg_609     |   8|   0|    8|          0|
    |tmp_2_reg_562        |   1|   0|    1|          0|
    |tmp_3_reg_571        |  19|   0|   19|          0|
    |tmp_4_reg_576        |   9|   0|    9|          0|
    |tmp_5_reg_591        |   6|   0|    6|          0|
    |trunc_ln301_reg_558  |   1|   0|    1|          0|
    |zext_ln16_reg_546    |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                | 131|   0|  188|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |   11|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |   11|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|interrupt               | out |    1| ap_ctrl_hs | estimate_ISI | return value |
+------------------------+-----+-----+------------+--------------+--------------+

