<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _work.RAM_BISTContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000035.htm">work.RAM_BIST</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[7]" h1="19" h2="9" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#23" z="RAM_RD_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[0]" h1="9" h2="4" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#25" z="RAM_RD_BSEL[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[7]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[8]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[32]" h1="19" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[33]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[34]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[35]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[36]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[37]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[38]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[39]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[40]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[49]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[56]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[57]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[58]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[59]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[60]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[61]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[62]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#30" z="RAM_RD_DATA[63]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#29" z="RAM_RD_DVLD" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#28" z="RAM_RD_EOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#26" z="RAM_RD_RDY" h1="16" h2="8" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#22" z="RAM_RD_REQ" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[9]" h1="19" h2="9" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#24" z="RAM_RD_SIZE[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#27" z="RAM_RD_SOP" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[7]" h1="19" h2="9" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#33" z="RAM_WR_ADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[0]" h1="9" h2="4" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#35" z="RAM_WR_BSEL[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[0]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[1]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[2]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[3]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[4]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[5]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[6]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[7]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[8]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[9]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[10]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[11]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[12]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[13]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[14]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[15]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[16]" h1="12" h2="12" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[17]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[18]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[19]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[20]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[21]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[22]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[23]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[24]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[25]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[26]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[27]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[28]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[29]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[30]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[31]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[32]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[33]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[34]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[35]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[36]" h1="21" h2="21" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[37]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[38]" h1="21" h2="21" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[39]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[40]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[41]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[42]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[43]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[44]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[45]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[46]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[47]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[49]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[56]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[57]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[58]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[59]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[60]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[61]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[62]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#36" z="RAM_WR_DATA[63]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#37" z="RAM_WR_DVLD" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#39" z="RAM_WR_EOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#32" z="RAM_WR_REQ" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[9]" h1="19" h2="9" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#34" z="RAM_WR_SIZE[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#38" z="RAM_WR_SOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#19" z="USER_CLK" h1="32" h2="32" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#20" z="USER_RST" h1="16" h2="32" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[0]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#57" z="r_BRAM_RADR[7]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[0]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#50" z="r_BRAM_RCNT[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#56" z="r_BRAM_REN" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#55" z="r_BRAM_REOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#54" z="r_BRAM_RSOP" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[0]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#46" z="r_BRAM_WADR[7]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[0]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[1]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[2]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[3]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[4]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[5]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[6]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[7]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[8]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[9]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[10]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[11]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[12]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[13]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[14]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[15]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[16]" h1="12" h2="12" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[17]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[18]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[19]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[20]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[21]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[22]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[23]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[24]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[25]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[26]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[27]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[28]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[29]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[30]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[31]" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[32]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[33]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[34]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[35]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[36]" h1="21" h2="21" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[37]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[38]" h1="21" h2="21" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[39]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[40]" h1="23" h2="23" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[41]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[42]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[43]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[44]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[45]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[46]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[47]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[49]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[56]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[57]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[58]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[59]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[60]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[61]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[62]" h1="14" h2="14" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#48" z="r_BRAM_WDT[63]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#47" z="r_BRAM_WEN" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[7]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[8]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[32]" h1="19" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[33]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[34]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[35]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[36]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[37]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[38]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[39]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[40]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[49]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[56]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[57]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[58]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[59]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[60]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[61]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[62]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#62" z="r_RAM_RD_DATA[63]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#61" z="r_RAM_RD_DVLD" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#60" z="r_RAM_RD_EOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#59" z="r_RAM_RD_SOP" h1="10" h2="10" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[1]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[2]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[3]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[4]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[5]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[6]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[7]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[8]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[32]" h1="19" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[33]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[34]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[35]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[36]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[37]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[38]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[39]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[40]" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[41]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[42]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[43]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[44]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[45]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[46]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[47]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[48]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[49]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[50]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[51]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[52]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[53]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[54]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[55]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[56]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[57]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[58]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[59]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[60]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[61]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[62]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_6.htm#49" z="s_BRAM_RDT[63]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#53" z="s_BRAM_REN" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#52" z="s_BRAM_REOP" h1="19" h2="19" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_6.htm#51" z="s_BRAM_RSOP" h1="19" h2="19" c="G" p="100.00"/>
  </table>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
