/*
 * Copyright(c) 2011-2024 The Maintainers of Nanvix.
 * Licensed under the MIT License.
 */

#ifndef ARCH_X86_CPU_MSR_H_
#define ARCH_X86_CPU_MSR_H_

/**
 * @addtogroup x86-cpu-msr x86 MSR
 * @ingroup x86
 *
 * @brief x86 Model-Specific Register (MSR)
 */
/**@{*/

/*============================================================================*
 * Imports                                                                    *
 *============================================================================*/

#ifndef _ASM_FILE_
#include <arch/x86/cpu/msr/apic_base.h>
#include <nanvix/cc.h>
#include <stdint.h>
#endif /* !_ASM_FILE_ */

/*============================================================================*
 * Functions                                                                  *
 *============================================================================*/

#ifndef _ASM_FILE_

/**
 * @brief Reads a model specific register.
 *
 * @param msr Model specific register to read.
 *
 * @return Returns the contents of the model specific register @p msr.
 */
static inline uint64_t rdmsr(const uint32_t msr)
{
    uint32_t eax = 0, edx = 0;

    asm volatile("rdmsr" : "=a"(eax), "=d"(edx) : "c"(msr));

    return (((uint64_t)edx << 32) | eax);
}

/**
 * @brief Writes to a model specific register.
 *
 * @param msr Model specific register to write.
 * @param value Value to write.
 */
static inline void wrmsr(const uint32_t msr, const uint64_t value)
{
    const uint32_t eax = value & 0xffffffff;
    const uint32_t edx = value >> 32;

    asm volatile("wrmsr" : : "a"(eax), "d"(edx), "c"(msr));
}

#endif /* !_ASM_FILE_ */

/*============================================================================*/

/**@}*/

#endif /* !ARCH_X86_CPU_MSR_H_ */
