<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725790560 {padding: 0px;}
div.rbtoc1759725790560 ul {list-style: default;margin-left: 0px;padding-left: ;}
div.rbtoc1759725790560 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725790560'>
<ul class='toc-indentation'>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Overview'>Overview</a></li>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-ReferenceDocuments'>Reference Documents</a></li>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-ConfigurationSpace'>Configuration Space</a></li>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Functionalcheckandcoverage'>Functional check and coverage</a></li>
<li><a href='#Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Testcases'>Testcases</a></li>
</ul>
</div><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Overview">Overview</h1><p>To improve compatibility with interface protocols that support a different ordering model, a Subordinate interface can give stronger ordering guarantees for write transactions. A stronger ordering guarantee is known as Ordered Write Observation.</p><p>IOAIUp supports this feature on the following interfaces-</p><ul><li><p>AXI5</p></li><li><p>ACE-Lite</p></li><li><p>ACE5_Lite</p></li></ul><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-ReferenceDocuments">Reference Documents</h1><ul><li><p>ARM Spec: <a href="/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp?preview=%2F882049209%2F1432977715%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a> </p></li></ul><p>      G3.1 Summary of interface properties A6.8 Ordered write observation</p><ul><li><p>NCore Parameter Specification: <a href="/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp?preview=%2F882049209%2F1432715777%2FNcore_Parameter_Documentation_3.7_1.06.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore_Parameter_Document…</span></a> </p></li></ul><p>      TABLE 14-26: ORDEREDWRITEOBSERVATION PARAMETER</p><ul><li><p>NCore System Architecture Spec:<a href="/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp?preview=%2F882049209%2F1432945028%2FNcore_system_architecture_3.7_1.0.7.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">Ncore_system_architectur…</span></a>  </p></li></ul><p>       4.14.1 The system view of PCIe acceleration</p><ul><li><p>IOAIU uArch Spec: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/793378817/Ncore+3.7_IO-AIU+Micro-Architecture+Specification" data-linked-resource-id="793378817" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.7_IO-AIU Micro-Architecture Specification</a> </p></li></ul><p>     6.1.6 PCIe IOAIU ACE-Lite, AXI w. OWO (IOAIUp) Description</p><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-ConfigurationSpace">Configuration Space</h1><p>Block Level: Refer to following OWO configs from here: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1126039557/Ncore3.7.0+-+IOAIU+Unit+Configs" data-linked-resource-id="1126039557" data-linked-resource-version="14" data-linked-resource-type="page">Ncore3.7.0 - IOAIU Unit Configs</a> (WIP)</p><ul><li><p>ace_lite_owo_256b</p></li><li><p>axi_owo_512b</p></li><li><p>ace5_lite_owo_512b</p></li></ul><p>IO-AIU Subsys: Refer to following OWO configs here: <a data-card-appearance="inline" href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1126039568/Ncore3.7.0+-+IOAIU+SubSystem+Configs?atlOrigin=eyJpIjoiYjUyMThlOTJlYjA0NDY5ZTgxZTk1NmIwMGNiZjE1ZjAiLCJwIjoiYyJ9" rel="nofollow">https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/1126039568/Ncore3.7.0+-+IOAIU+SubSystem+Configs?atlOrigin=eyJpIjoiYjUyMThlOTJlYjA0NDY5ZTgxZTk1NmIwMGNiZjE1ZjAiLCJwIjoiYyJ9</a> (WIP)</p><ul><li><p>hw_cfg_ioaiu_subsys4</p></li></ul><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-StimulusDescription">Stimulus Description</h1><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="4b365664-7237-447d-b770-00e687dd122e" class="confluenceTable"><colgroup><col style="width: 241.0px;"/><col style="width: 287.0px;"/><col style="width: 136.0px;"/><col style="width: 163.0px;"/><col style="width: 143.0px;"/><col style="width: 187.0px;"/><col style="width: 100.0px;"/><col style="width: 181.0px;"/><col style="width: 181.0px;"/><col style="width: 181.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Name of Field</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Constraint</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc </strong></p></th><th class="confluenceTh"><p><strong>Hash tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>orderedWriteObservation=true  </p><p>nativeInterface = AXI4/AXI5/ACE_Lite/ACE5_Lite</p><p>multiCycleOdSram=true for wData=512b multiCycleOdSram=false for wData=256b</p></td><td class="confluenceTd"><p>Set the parameters to “true” in config file to enable the feature and thus creating an IOAIUp</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Parameter Specification</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Random traffic </p><ul><li><p>Reads (RdUnq, RdNoSnp) </p></li><li><p>Writes (WrUnq, WrLnUnq, WrNoSnp)</p></li><li><p>Atomics (only on AXI5/ACE5_Lite interface)</p></li><li><p>Snp traffic using system_bfm_seq</p></li></ul><p /><p /></td><td class="confluenceTd"><p>Issue read and write transactions to-</p><ul><li><p>DMI (Coh Memory), </p></li><li><p>DMI (NonCoh Memory), </p></li><li><p>DII </p></li></ul><p>on IOAIUp and other peer IOAIU/IOAIUp as well to generate snoop traffic to IOAIUp</p></td><td class="confluenceTd"><p>-n/a</p></td><td class="confluenceTd"><p>System Architecture Spec</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.OWO.RdWrAtmSnp</p></td><td class="confluenceTd"><p>axi_txn.svh</p><p>axi_seq.svh</p><p>svt_producer_seq.svh</p><p>svt_consumer_seq.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>transOrderMode_wr/transOrderMode_rd fields in XAIUTCR</p></td><td class="confluenceTd"><p>This fields should always point to reset values and never be modified</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>IOAIU uArch spec</p><p>11.4.1.6 Regarding transOrderModeRd/Wr </p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.OWO.transOrderMode</p></td><td class="confluenceTd"><p>ioaiu_csr_seq_lib.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Functionalcheckandcoverage">Functional check and coverage </h1><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="ad118687-f446-4cda-8b45-21bbd6d96c02" class="confluenceTable"><colgroup><col style="width: 355.0px;"/><col style="width: 296.0px;"/><col style="width: 201.0px;"/><col style="width: 194.0px;"/><col style="width: 182.0px;"/><col style="width: 166.0px;"/><col style="width: 175.0px;"/><col style="width: 224.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>Tb Location</strong></p></th><th class="confluenceTh"><p><strong>Priority </strong></p></th><th class="confluenceTh"><p><strong>Implemented </strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>Check that on an incoming coherent Write transaction and there are no prior cacheline-matching write transaction-</p><p>the line is established in IX state and XAIUEDR1[9]=1</p><p>sends a CleanUnique (PartialWrite)</p><p>sends a MakeUnique (FullWrite)</p><p>if XAIUEDR1[9]=0, </p><p>sends a CleanUnique (Partial/Full Writes)</p></td><td class="confluenceTd"><p>IOAIU uArch Spec</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Low</p></td><td class="confluenceTd"><p>Stalled</p></td><td class="confluenceTd"><p>n/a</p></td><td class="confluenceTd"><p>Do we want this to be done?</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-16093"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_882049209_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-16093" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-16093</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Possible 3.7.2 update</p></td></tr><tr><td class="confluenceTd"><p>If a snoop comes in and hit a line that is already in owned and oldest state that snoop is blocked and is released when the DTWrsp for the WriteBack is seen. </p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>7.9.4.1.2 Perform Write</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.UnBlockSnpCondition</p></td><td class="confluenceTd"><p>ioaiu_scoreboard</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>The OR bits for commands sent to the DII or DMI will be 2’b01 indicating that the transactions must be Write Ordered if they are not Device Transactions (AxCache[3:1] == 0). If they are device transactions, they will be Endpoint Ordered (2’b11).</p><p /><p>Note: The OR bits to the DMI is effectively don’t care as they do not effect behavior, however just wanted to make a note of why the IOAIU will have this behavior which is different than before.</p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>11.3.1.1 CMDreq</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.CMDreq.OR</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>The VZ bits must be 1 indicating that the DII and the DMI would not give an Early Write Response</p><p>What about CMDreq.VZ for Atomics to DMI?</p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>11.4.1.1 CMDreq</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.CMDreq.VZ</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-16890"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_882049209_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-16890" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-16890</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>RL bits won’t change from normal. The Writeback and Reads will be 2’b01, and the CMOs will have an RL of 2’b10</p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>11.4.1.1 CMDreq</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.CMDreq.RL</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IOAIU should send STRrsp to DMI only after receiving DTWrsp for the DMI WriteBack </p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>Figure 28</p><p>Figure 29</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.Write_STRrsp</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>IOAIU should send BResp only after sending STRrsp to DMI</p></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>Figure 28</p><p>Figure 29</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250620-150643.png" width="196" src="https://arterisip.atlassian.net/wiki/download/attachments/882049209/image-20250620-150643.png?api=v2"></span><p /></td><td class="confluenceTd"><p>IOAIU uArch Spec. </p><p>11.14.1.3 Write Ordering (WriteBacks)</p></td><td class="confluenceTd"><p>#Check.IOAIU.OWO.WriteBackOrdering</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DTWreq Ordering Point Checks</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250421-173244.png" width="295" src="https://arterisip.atlassian.net/wiki/download/attachments/882049209/image-20250421-173244.png?api=v2"></span></td><td class="confluenceTd"><p>IOAIU uArch Spec</p><p>11.3.1.7 DTWreq ordering checks</p></td><td class="confluenceTd"><p>//#Check.IOAIU.OWO.DTWreqOrdering</p></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>SNPrsp from IOAIUp should always have CMStatus=0</p></td><td class="confluenceTd"><p>IOAIU uArch Spec</p><p>11.3.1.8 SNPreq/rsp handling</p></td><td class="confluenceTd"><p>//#Check.IOAIU.OWO.SNPrsp.CMStatus</p></td><td class="confluenceTd"><p>ioaiu_scb_txn.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Non-shareable Atomics must receive DTWrsp and DTRreq to indicate observability</p></td><td class="confluenceTd"><p>IOAIU uArch Spec</p><p>12.2.3 Atomics</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>When CMO response is received (STRreq) , all cacheline-matching writes in IX state transition to UCE</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>If a SNPreq hits a one or more lines in UD/P state, the SNPrsp is blocked, until all lines DTWrsp is received. </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that on an incoming Write tranasaction , if there is a prior cacheline-matching write transaction-</p><p>if previous line in IX → incoming write transaction is established in IX</p><p>if previous line in UCE → incoming write transaction is established in  UCE</p><p>if previous line in UD/P and there is an outstanding snoop → incoming write transaction is established in IX state</p><p>if previous line in UD/P and there isn’t an outstanding snoop → incoming write transaction is established in UCE state</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Check that SMI CMDreq.WriteNCFull/WriteNCPtl will have OR='b11 (End-point Ordered) if AxCACHE[3:0] = 'b000 </p><p>else OR = 'b01 (Write Ordered)</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7.1-OrderedWriteObservation(OWO)-IOAIUp-Testcases">Testcases</h1><div class="table-wrap"><table data-table-width="1800" data-layout="center" data-local-id="d00b3a77-3d16-4fe2-a40c-1b6f55c60df1" class="confluenceTable"><colgroup><col style="width: 402.0px;"/><col style="width: 475.0px;"/><col style="width: 199.0px;"/><col style="width: 142.0px;"/><col style="width: 168.0px;"/><col style="width: 157.0px;"/><col style="width: 257.0px;"/></colgroup><tbody><tr><th class="confluenceTh"><p><strong>testCase Name</strong></p></th><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Hash-Tag</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>pcie_vseq</p></td><td class="confluenceTd"><ol start="1"><li><p>config should have at least 2 IOAIUp (more the better)</p></li><li><p>test randomly picks one of the available IOAIUp to run the producer seq, and randomly another one to run the consumer seq. </p></li><li><p>the sequence is described in CONC-15271</p></li><li><p>loop through all mem-regions (coh dmi), to create buffers. have the len set to maximum without violating the 4K byte boundary. </p></li><li><p>buffer start address is a random address in the page. addr[11:0] = $urandom. each buffer is a different page.</p></li><li><p>one of the flavor does only a single-beat, so narrow-transactions can be tested.</p></li><li><p>Memory consistency checker is enabled that does end-end data checks. </p></li><li><p>snps vip provides an additional checks that can be used in the consumer seq, with a limitation that producer and consumer should be the same bus-width.</p></li></ol></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p>Have some confusion with respect to memory regions this sequence can be run on. Discuss </p><p><a class="external-link" href="https://arterisip.atlassian.net/issues/CONC-15271" rel="nofollow">https://arterisip.atlassian.net/issues/CONC-15271</a></p><p /><p>Coherent memory</p><p>producer: IOAIUp</p><p>consumer: CHI*/ACE/any other IOAIU</p><p>================</p><p>Non coherent memory</p><p>producer: IOAIUp</p><p>consumer: any other IOAIU</p><p /><p>write to buffer and read buffer backwards. </p><p>make sure there is DMI interleaving </p><p>– at least 2 dmi.</p><p>– set dmi interleaving at cacheline granulity </p><p>– make sure the flag address is in a different target agent as the buffer. </p><p /><p /></td></tr><tr><td class="confluenceTd"><p>ioaiup_atm_only</p></td><td class="confluenceTd"><p>atomics stress testcase.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ioaiup_rd_wr_snp</p></td><td class="confluenceTd"><p>random test with reads, writes and snoops, with higher % of snoops hitting already valid otts.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ioaiup_rd_wr_same_axid</p></td><td class="confluenceTd"><p>random test with reads and writes with same axid, which allows all the axid rules to be active. </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ioaiup_rd_wr_snp_same_axid.</p></td><td class="confluenceTd"><p>same axid testcase defined above with snoop traffic.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ioaiup_rd_wr_unaligned_addr</p><p>ioaiup_rd_wr_unaligned_addr_dii</p></td><td class="confluenceTd"><p>random test with reads and writes with addr[5:0] randomized </p><p>512b IOAIUp: seeing some corner cases exposing bugs for CMDreq.smi_size to DII  </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Fail</p></td><td class="confluenceTd"><p>Need to revisit the logic for calculating smi_size. Found some information in old Jiras</p><p>that needs to be documented. </p><p><a class="external-link" href="https://arterisip.atlassian.net/issues/CONC-11680" rel="nofollow">https://arterisip.atlassian.net/issues/CONC-11680</a></p></td></tr><tr><td class="confluenceTd"><p>ioaiup_rd_wr_unaligned_addr_single_beat</p><p>ioaiup_rd_wr_unaligned_addr_single_beat_dii</p></td><td class="confluenceTd"><p>random test with single_beat reads and writes with addr[5:0] randomized</p><p>512b IOAIUp: seeing some corner cases exposing bugs for CMDreq.smi_size to DII  </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Fail</p></td><td class="confluenceTd"><p>Need thorough verification for all transactions to DII from 512b IOAIUp. </p></td></tr></tbody></table></div><p />