
[options]
isa rv32im

[depth]
insn         20

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`defined DEBUGNETS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRd.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRs1.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRs2.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/Decode_parseInstr.v