21:49:12 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
21:49:18 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
21:58:18 INFO  : Saving repository preferences.
21:58:18 INFO  : Reading in cores from local repositories: 
		 /home/teja/Documents/TAIGA/repo
21:58:18 INFO  : Cleaning BSP projects in the workspace.
22:00:14 INFO  : BSP Project P/bsp_production_freertos has been successfully migrated.
22:02:34 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
22:02:37 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
22:02:37 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
22:02:38 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
22:05:30 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:01 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:02 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:39 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:40 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:41 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:42 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:43 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:44 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:45 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:46 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:06:46 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:07:11 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:07:11 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
22:54:58 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
22:55:29 INFO  : ps7_init is completed.
22:55:29 INFO  : ps7_post_config is completed.
22:55:29 INFO  : Processor reset is completed for ps7_cortexa9_1
22:57:34 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
22:57:46 INFO  : ps7_init is completed.
22:57:46 INFO  : ps7_post_config is completed.
22:57:46 INFO  : Processor reset is completed for ps7_cortexa9_1
23:05:04 ERROR :  [Hsi 55-1676] Not supported OS. It is supported only for freertos_zynq
23:14:20 INFO  : Example project bsp_production_freertos_xllfifo_polling_example_1 has been created successfully.
23:38:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:38:13 INFO  : ps7_init is completed.
23:38:13 INFO  : ps7_post_config is completed.
23:38:14 INFO  : Processor reset is completed for ps7_cortexa9_1
23:41:42 INFO  : BSP Project P/bsp_ioi_standalone has been successfully migrated.
23:43:25 INFO  : Example project bsp_ioi_standalone_xllfifo_interrupt_example_1 has been created successfully.
23:50:26 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:51:09 INFO  : ps7_init is completed.
23:51:09 INFO  : ps7_post_config is completed.
23:51:09 INFO  : Processor reset is completed for IO_Intermediary
23:51:25 INFO  : Processor reset is completed for ps7_cortexa9_1
23:54:09 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
23:54:35 INFO  : ps7_init is completed.
23:54:35 INFO  : ps7_post_config is completed.
23:54:36 INFO  : Processor reset is completed for IO_Intermediary
23:54:44 INFO  : Processor reset is completed for ps7_cortexa9_1
23:57:45 INFO  : Processor reset is completed for IO_Intermediary
23:57:58 INFO  : Processor reset is completed for ps7_cortexa9_1
00:13:53 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:14:04 INFO  : ps7_init is completed.
00:14:04 INFO  : ps7_post_config is completed.
00:14:05 INFO  : Processor reset is completed for IO_Intermediary
00:14:19 INFO  : Processor reset is completed for ps7_cortexa9_1
00:15:58 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:16:31 INFO  : ps7_init is completed.
00:16:31 INFO  : ps7_post_config is completed.
00:16:32 INFO  : Processor reset is completed for IO_Intermediary
00:16:48 INFO  : Processor reset is completed for ps7_cortexa9_1
00:18:44 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:18:59 INFO  : ps7_init is completed.
00:18:59 INFO  : ps7_post_config is completed.
00:19:00 INFO  : Processor reset is completed for IO_Intermediary
00:19:23 INFO  : Processor reset is completed for ps7_cortexa9_1
00:20:51 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:21:04 INFO  : ps7_init is completed.
00:21:04 INFO  : ps7_post_config is completed.
00:21:04 INFO  : Processor reset is completed for IO_Intermediary
00:21:14 INFO  : Processor reset is completed for ps7_cortexa9_1
00:23:01 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:23:13 INFO  : ps7_init is completed.
00:23:13 INFO  : ps7_post_config is completed.
00:23:14 INFO  : Processor reset is completed for IO_Intermediary
00:23:23 INFO  : Processor reset is completed for ps7_cortexa9_1
00:27:00 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:28:11 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
00:40:53 INFO  : ps7_init is completed.
00:40:53 INFO  : ps7_post_config is completed.
00:40:54 INFO  : Processor reset is completed for IO_Intermediary
00:41:04 INFO  : Processor reset is completed for ps7_cortexa9_1
20:53:55 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:54:52 INFO  : ps7_init is completed.
20:54:52 INFO  : ps7_post_config is completed.
20:54:53 INFO  : Processor reset is completed for IO_Intermediary
20:57:27 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:57:51 INFO  : ps7_init is completed.
20:57:51 INFO  : ps7_post_config is completed.
20:57:52 INFO  : Processor reset is completed for IO_Intermediary
20:58:10 INFO  : Processor reset is completed for ps7_cortexa9_1
20:59:50 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
20:59:59 INFO  : ps7_init is completed.
20:59:59 INFO  : ps7_post_config is completed.
21:00:00 INFO  : Processor reset is completed for IO_Intermediary
21:00:06 INFO  : Processor reset is completed for ps7_cortexa9_1
21:01:20 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
21:01:37 INFO  : ps7_init is completed.
21:01:37 INFO  : ps7_post_config is completed.
21:01:37 INFO  : Processor reset is completed for IO_Intermediary
21:01:48 INFO  : Processor reset is completed for ps7_cortexa9_1
21:03:20 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
21:03:20 WARN  : Terminating existing sessions on processor IO_Intermediary
18:31:25 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:31:26 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
18:31:26 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:31:26 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:31:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426804144000,  Project:1426627706000
18:31:27 INFO  : The hardware specification for project 'TAIGA_System_wrapper_hw_platform_0' is different from /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:31:40 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
18:31:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:31:45 INFO  : 
18:31:46 INFO  : 
18:31:47 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
18:31:48 INFO  : Updating hardware inferred compiler options for app_production_controller.
18:31:48 INFO  : Clearing existing target manager status.
18:31:50 INFO  : Closing and re-opening the MSS file of ther project bsp_ioi_standalone
18:31:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:33:08 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
18:34:02 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:34:08 INFO  : Processing command line option -hwspec /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf.
18:34:09 INFO  : Restoring local repository preferences: 
		 /home/teja/Documents/TAIGA/repo
18:34:09 INFO  : Launching XSDB server: xsdb -s /opt/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:34:10 INFO  : Checking for hwspec changes in the project TAIGA_System_wrapper_hw_platform_0.
18:34:46 INFO  : ps7_init is completed.
18:34:46 INFO  : ps7_post_config is completed.
18:34:47 INFO  : Processor reset is completed for IO_Intermediary
18:34:59 INFO  : Processor reset is completed for ps7_cortexa9_1
19:05:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1426806281000,  Project:1426804144000
19:05:03 INFO  : Project TAIGA_System_wrapper_hw_platform_0's source hardware specification located at /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:05:05 INFO  : Copied contents of /home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper.hdf into /TAIGA_System_wrapper_hw_platform_0/system.hdf.
19:05:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:05:11 INFO  : 
19:05:12 INFO  : 
19:05:13 INFO  : Updating hardware inferred compiler options for bsp_ioi_standalone_xllfifo_interrupt_example_1.
19:05:14 INFO  : Updating hardware inferred compiler options for app_production_controller.
19:05:14 INFO  : Clearing existing target manager status.
19:05:14 INFO  : Closing and re-opening the MSS file of ther project bsp_ioi_standalone
19:05:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:08:55 INFO  : Refreshed build settings on project bsp_ioi_standalone_xllfifo_interrupt_example_1
19:11:31 INFO  : FPGA configured successfully with bitstream "/home/teja/Documents/TAIGA/Pendulum/Pendulum.sdk/TAIGA_System_wrapper_hw_platform_0/download.bit"
19:12:28 INFO  : ps7_init is completed.
19:12:29 INFO  : ps7_post_config is completed.
19:12:29 INFO  : Processor reset is completed for IO_Intermediary
19:12:38 INFO  : Processor reset is completed for ps7_cortexa9_1
