File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.68334e-08	4	64	78	62	62	82	82	8365	28688	33	99	505.28	5754.78	4.1514e-09	4.43308e-09	5.20048e-09	8.98222e-09	9.35188	13.4153	
	0.000243479	447	1548	33	31	2400	13
	0.000243109	1580	1589	0	2	2400	2
	0.000243075	1265	779	0	0	2400	1
	0.000139475	301	261	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.14982e-08	3	40	62	29	29	106	106	6042	20299	1463	4389	218.76	2235.77	2.22884e-09	4.01876e-09	4.15906e-09	5.20738e-09	6.3879	9.22614	
	0.000248689	723	859	430	714	2560	17
	0.000248505	1029	921	345	565	2560	9
	0.000115167	421	606	184	184	976	3
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.74649e-09	3	44	52	38	38	304	304	6177	21105	1260	3780	179.4	1597.06	1.60121e-09	2.49822e-09	3.21552e-09	4.22205e-09	4.85916	6.72027	
	0.000246001	1055	1274	376	772	2560	26
	0.000245704	1129	1306	221	379	2560	9
	0.000127251	390	439	97	109	1161	6
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.0697e-08	2	58	82	10	10	10	10	4598	15961	0	0	223.82	2419.09	3.4472e-09	4.8228e-09	2.49555e-09	4.22205e-09	5.94275	9.04485	
	0.000244844	389	1788	0	0	2560	1
	0.000200444	1778	386	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.1107e-08	2	66	98	16	16	40	40	4575	15455	0	0	139.11	1132.76	3.31866e-09	5.98919e-09	2.85189e-09	3.88641e-09	6.17055	9.8756	
	0.000245152	380	1366	0	0	2560	1
	0.000200752	1350	353	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.38216e-08	2	48	62	131	131	114	114	3602	12355	1122	3366	78.27	1796.4	2.15637e-09	3.04928e-09	5.52232e-09	6.2143e-09	7.67869	9.26358	
	0.000247609	1039	1157	726	894	2560	16
	0.000114132	510	555	219	228	1042	6
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.99409e-08	2	56	74	20	20	116	116	3539	12168	886	2658	255.92	1201.55	2.7881e-09	3.27489e-09	8.29024e-09	1.13869e-08	11.0783	14.6618	
	0.000237394	936	1093	495	825	2400	11
	0.000133475	615	656	60	61	1139	3
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.11707e-08	2	54	92	16	16	46	46	3690	12329	0	0	214.54	4224.5	3.37473e-09	5.09218e-09	2.83119e-09	3.53007e-09	6.20592	8.62225	
	0.0002452	337	938	0	0	2560	1
	0.0001268	922	301	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.05288e-09	1	46	38	229	229	197	197	1699	5334	224	672	38.42	139.61	9.6538e-10	1.17459e-09	1.32865e-09	1.71298e-09	2.2516	2.88757	
	0.000164859	237	453	224	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.51754e-08	1	30	38	4	4	6	6	1930	5819	8	24	41.36	136.32	2.90844e-09	4.71886e-09	5.52232e-09	7.29022e-09	8.43076	12.0091	
	0.000200504	29	29	25	8	1930	17
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	7.21026e-09	1	44	46	256	256	245	245	1591	5018	0	0	46.26	213.76	1.86649e-09	2.34918e-09	2.13921e-09	2.14611e-09	4.0057	4.49529	
	0.00015162	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.98702e-09	1	42	48	229	229	197	197	1362	4288	224	672	24.98	99.57	1.11032e-09	1.44807e-09	1.10469e-09	1.33555e-09	2.21501	2.74119	
	0.000135313	202	404	175	224	1370	15
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.19546e-08	1	36	40	64	64	39	39	1494	4907	377	1131	21.42	154.5	1.46857e-09	1.95536e-09	5.17288e-09	5.52922e-09	6.64145	7.48458	
	0.00015436	425	453	389	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	9.551e-09	1	48	54	38	38	3	3	1878	5637	0	0	29.92	355.93	2.48182e-09	3.31866e-09	2.82429e-09	2.85189e-09	5.30611	6.17055	
	0.000182395	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	8.09152e-09	1	46	54	41	41	35	35	1750	5285	0	0	58.76	333.97	2.34918e-09	3.78495e-09	2.14611e-09	2.48865e-09	4.49529	6.2736	
	0.000166862	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.05984e-08	1	30	34	52	52	122	122	1046	3650	385	1155	22	162.27	1.4002e-09	1.60941e-09	4.4878e-09	5.52232e-09	5.888	7.13173	
	0.000109238	512	443	391	385	1046	16
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	8.93318e-09	1	36	44	14	14	8	8	1522	4574	0	0	38.13	163.22	2.82367e-09	2.34918e-09	2.13921e-09	2.83119e-09	4.96288	5.18037	
	0.000152484	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	7.84539e-09	1	48	50	9	9	19	19	1262	3805	0	0	24.33	141.61	2.21244e-09	3.04108e-09	2.14611e-09	2.50245e-09	4.35855	5.54353	
	0.000122338	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	8.07296e-09	1	42	48	14	14	14	14	1397	4205	0	0	22.85	129.88	2.00323e-09	3.4431e-09	2.48175e-09	2.14611e-09	4.48498	5.58921	
	0.000137253	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.86519e-09	1	50	60	8	8	63	63	1064	3255	0	0	25.18	132.07	2.21654e-09	3.37473e-09	2.15301e-09	2.48865e-09	4.36955	5.86338	
	0.000107548	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '27412', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
