Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: RS232_Transmitter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RS232_Transmitter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RS232_Transmitter"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : RS232_Transmitter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd" into library work
Parsing entity <RS232_Transmitter>.
Parsing architecture <Behavioral> of entity <rs232_transmitter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RS232_Transmitter> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd" Line 158. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RS232_Transmitter>.
    Related source file is "D:\mohammad\FPGA\ise_project\RS232_FSM_UART\RS232_Transmitter.vhd".
    Found 1-bit register for signal <send_sync1>.
    Found 3-bit register for signal <next_state>.
    Found 1-bit register for signal <tx_busy>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <parity_bit>.
    Found 12-bit register for signal <tx_packet>.
    Found 4-bit register for signal <bit_index>.
    Found 13-bit register for signal <baud_tick_count>.
    Found 1-bit register for signal <serial_bit>.
    Found 3-bit register for signal <current_state>.
    Found 1-bit register for signal <send_sync0>.
    Found 13-bit adder for signal <baud_tick_count[12]_GND_4_o_add_4_OUT> created at line 1241.
    Found 4-bit adder for signal <bit_index[3]_GND_4_o_add_6_OUT> created at line 1241.
    Found 1-bit 12-to-1 multiplexer for signal <bit_index[3]_X_4_o_Mux_3_o> created at line 128.
    Found 4-bit comparator greater for signal <bit_index[3]_PWR_4_o_LessThan_3_o> created at line 127
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <RS232_Transmitter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 13-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 5
 12-bit register                                       : 1
 13-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 9
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_10 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_11 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <tx_packet_0> has a constant value of 0 in block <RS232_Transmitter>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <RS232_Transmitter>.
The following registers are absorbed into counter <bit_index>: 1 register on signal <bit_index>.
Unit <RS232_Transmitter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 13-bit adder                                          : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 8
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 13-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_10 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch tx_packet_11 hinder the constant cleaning in the block RS232_Transmitter.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <tx_packet_0> has a constant value of 0 in block <RS232_Transmitter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tx_packet_10> in Unit <RS232_Transmitter> is equivalent to the following FF/Latch, which will be removed : <tx_packet_11> 

Optimizing unit <RS232_Transmitter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RS232_Transmitter, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RS232_Transmitter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 92
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 12
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 2
#      LUT5                        : 8
#      LUT6                        : 32
#      MUXCY                       : 12
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 46
#      FD                          : 11
#      FDE                         : 35
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 9
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  18224     0%  
 Number of Slice LUTs:                   63  out of   9112     0%  
    Number used as Logic:                63  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     84
   Number with an unused Flip Flop:      38  out of     84    45%  
   Number with an unused LUT:            21  out of     84    25%  
   Number of fully used LUT-FF pairs:    25  out of     84    29%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_in                           | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.644ns (Maximum Frequency: 215.332MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_in'
  Clock period: 4.644ns (frequency: 215.332MHz)
  Total number of paths / destination ports: 700 / 71
-------------------------------------------------------------------------
Delay:               4.644ns (Levels of Logic = 3)
  Source:            baud_tick_count_4 (FF)
  Destination:       next_state_0 (FF)
  Source Clock:      clock_in rising
  Destination Clock: clock_in rising

  Data Path: baud_tick_count_4 to next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   1.156  baud_tick_count_4 (baud_tick_count_4)
     LUT5:I0->O            5   0.254   0.949  baud_tick_count[12]_PWR_4_o_equal_15_o<12>2 (baud_tick_count[12]_PWR_4_o_equal_15_o<12>1)
     LUT4:I2->O           16   0.250   1.182  baud_tick_count[12]_PWR_4_o_equal_15_o<12>3 (baud_tick_count[12]_PWR_4_o_equal_15_o)
     LUT6:I5->O            1   0.254   0.000  Mmux__n013015 (_n0130<10>)
     FDE:D                     0.074          baud_tick_count_3
    ----------------------------------------
    Total                      4.644ns (1.357ns logic, 3.287ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_in'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            data_in<0> (PAD)
  Destination:       data_reg_0 (FF)
  Destination Clock: clock_in rising

  Data Path: data_in<0> to data_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  data_in_0_IBUF (data_in_0_IBUF)
     FDE:D                     0.074          data_reg_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            tx_busy (FF)
  Destination:       busy_out (PAD)
  Source Clock:      clock_in rising

  Data Path: tx_busy to busy_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  tx_busy (tx_busy)
     OBUF:I->O                 2.912          busy_out_OBUF (busy_out)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_in       |    4.644|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.34 secs
 
--> 

Total memory usage is 4486924 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

