# do UART_RX.do 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_RX
# 
# Top level modules:
# 	UART_RX
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UART_RX_vlg_sample_tst
# -- Compiling module UART_RX_vlg_check_tst
# -- Compiling module UART_RX_vlg_vec_tst
# 
# Top level modules:
# 	UART_RX_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.UART_RX_vlg_vec_tst 
# Loading work.UART_RX_vlg_vec_tst
# Loading work.UART_RX
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.UART_RX_vlg_sample_tst
# Loading work.UART_RX_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Simulation passed !
# ** Note: $finish    : UART_RX.vt(426)
#    Time: 1 us  Iteration: 0  Instance: /UART_RX_vlg_vec_tst/tb_out
