INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aduan/VivadoPro/project_led_flow/project_led_flow.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aduan/VivadoPro/project_led_flow/project_led_flow.srcs/sources_1/new/led_flow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledwater
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Aduan/VivadoPro/project_led_flow/project_led_flow.srcs/sim_1/new/sim_led_flow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_led_flow
