{
  "paper": "ac76e298adc39cee881a8ad7f8e28c3e.txt",
  "words": 11393,
  "extractions": {
    "title": {
      "value": "High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND",
      "justification": "The title explicitly mentions the focus on VLSI Architecture for Ordered Reliability Bits GRAND (ORBGRAND).",
      "quote": "High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND"
    },
    "description": "The paper presents a VLSI architecture for ORBGRAND, a soft-input variant of the GRAND decoding technique. It focuses on high-throughput and energy-efficient design suitable for parallel hardware implementation, comparing its performance to existing decoders for short-length and high-rate channel codes used in applications like 5G.",
    "type": {
      "value": "empirical",
      "justification": "The paper involves empirical evaluations and comparisons of various decoding performances and implementation results for VLSI architecture.",
      "quote": "The numerical simulation results presented in this work are based on BPSK modulation over an AWGN channel. The ORBGRAND and SGRAND soft-input decoders outperform the hard-input GRANDAB variant in decoding performance."
    },
    "primary_research_field": {
      "name": {
        "value": "VLSI Architecture for Error-Correcting Codes",
        "justification": "The paper primarily deals with VLSI design for error-correcting codes, specifically focusing on the ORBGRAND algorithm.",
        "quote": "This work reports the first hardware architecture for ORBGRAND, which achieves an average throughput of up to 42.5 Gbps for a code length of 128 at a target FER of 10−7."
      },
      "aliases": []
    },
    "sub_research_fields": [
      {
        "name": {
          "value": "Error-Correcting Codes",
          "justification": "A significant aspect of the paper involves improving decoding performance for error-correcting codes.",
          "quote": "Ultra-reliable low-latency communication (URLLC), a major 5G New-Radio use case, is the key enabler for applications with strict reliability and latency requirements. These applications necessitate the use of short-length and high-rate channel codes."
        },
        "aliases": []
      },
      {
        "name": {
          "value": "Hardware Implementation of Algorithms",
          "justification": "The implementation and performance of the ORBGRAND's hardware architecture is a core part of the paper.",
          "quote": "This work reports the first hardware architecture for ORBGRAND, which achieves an average throughput of up to 42.5 Gbps for a code length of 128 at a target FER of 10−7."
        },
        "aliases": []
      }
    ],
    "models": [
      {
        "name": {
          "value": "ORBGRAND",
          "justification": "ORBGRAND is the main focus of the architectural design and evaluation presented in the paper.",
          "quote": "This work reports the first hardware architecture for ORBGRAND, which achieves an average throughput of up to 42.5 Gbps for a code length of 128 at a target FER of 10−7."
        },
        "aliases": [],
        "is_contributed": {
          "value": true,
          "justification": "The paper specifically develops and tests a VLSI architecture for ORBGRAND, thus contributing it.",
          "quote": "This work reports the first hardware architecture for ORBGRAND."
        },
        "is_executed": {
          "value": true,
          "justification": "The VLSI implementation is tested and results are provided to demonstrate the decoding performance of ORBGRAND.",
          "quote": "The numerical simulation results presented in this work are based on BPSK modulation over an AWGN channel."
        },
        "is_compared": {
          "value": true,
          "justification": "ORBGRAND's performance is compared with other decoders like GRANDAB and Fast-DSCF.",
          "quote": "When compared to the GRANDAB, a hard-input variant of GRAND, the proposed architecture enhances decoding performance by at least 2 dB."
        },
        "referenced_paper_title": {
          "value": "Ordered reliability bits guessing random additive noise decoding",
          "justification": "The referenced paper details the ORBGRAND algorithm, which is the focus of the architecture implemented herein.",
          "quote": "Ordered Reliability Bits GRAND (ORBGRAND) [24] and Soft GRAND (SGRAND) [25] are soft-input variants."
        }
      }
    ],
    "datasets": [],
    "libraries": []
  },
  "usage": {
    "completion_tokens": 819,
    "prompt_tokens": 20650,
    "total_tokens": 21469,
    "completion_tokens_details": {
      "accepted_prediction_tokens": null,
      "audio_tokens": 0,
      "reasoning_tokens": 0,
      "rejected_prediction_tokens": null
    },
    "prompt_tokens_details": {
      "audio_tokens": 0,
      "cached_tokens": 1152
    }
  }
}