analyze -format verilog {/home/projects/ljohn/aarora1/softmax/softmax/generator/results/storage_exp/softmax_p4_smem_rfloat16_alut_v64_b2_0_10.v /home/projects/ljohn/aarora1/softmax/softmax/generator/results/storage_exp/logunit.v /home/projects/ljohn/aarora1/softmax/softmax/generator/results/storage_exp/exponentialunit.v}
elaborate softmax -architecture verilog -library DEFAULT
link
create_clock -name "CLK_0" -period 4 -waveform { 0 2 }  { clk  }
set_operating_conditions -library gscl45nm typical
remove_wire_load_model
compile -exact_map
uplevel #0 { report_timing -path full -delay max -nworst 1 -max_paths 1 -significant_digits 2 -sort_by group } >> Report_mem_64.txt
uplevel #0 { report_area } >> Report_mem_64.txt
uplevel #0 { report_power -analysis_effort low } >> Report_mem_64.txt
uplevel #0 { report_design -nosplit } >> Report_mem_64.txt
exit
