#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug  9 22:54:03 2024
# Process ID: 14396
# Current directory: D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1
# Command line: vivado.exe -log example_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_top.tcl
# Log file: D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/example_top.vds
# Journal file: D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_top.tcl -notrace
WARNING: [Board 49-69] Validation failed for board file D:/Vivado2019.1/Vivado/2019.1/data/boards/board_parts/zynq/pynq-z2/A.0/board.xml:
 Frequency Parameter not provided for audio_clock

Command: synth_design -top example_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 859.203 ; gain = 179.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_top' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:147]
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:182]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:183]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:184]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:185]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:186]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:187]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:188]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:189]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:192]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:196]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:198]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:199]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:200]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:201]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:202]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:203]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:204]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:205]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:212]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:213]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_50_200' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/clk_wiz_50_200_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_50_200' (1#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/clk_wiz_50_200_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_1' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/mig_7series_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_1' (2#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/mig_7series_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_trans_app' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:23]
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'syncfifo_dist' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/syncfifo_dist_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'syncfifo_dist' (3#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/syncfifo_dist_stub.v:6]
WARNING: [Synth 8-689] width (159) of port connection 'dout' does not match port width (160) of module 'syncfifo_dist' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:89]
WARNING: [Synth 8-689] width (4) of port connection 'data_count' does not match port width (5) of module 'syncfifo_dist' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:91]
WARNING: [Synth 8-3848] Net app_sr_req in module/entity mem_trans_app does not have driver. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:40]
WARNING: [Synth 8-3848] Net app_ref_req in module/entity mem_trans_app does not have driver. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:41]
WARNING: [Synth 8-3848] Net app_zq_req in module/entity mem_trans_app does not have driver. [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mem_trans_app' (4#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_trans_app.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_test' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:25]
	Parameter APP_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 26 - type: integer 
	Parameter SIM_TRANSNUM bound to: 26'b00000000000000001111111111 
	Parameter REAL_TRANSNUM bound to: 26'b01111111111111111111111111 
	Parameter TRANSNUM bound to: 26'b01111111111111111111111111 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:73]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:81]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:82]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:83]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (5#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/.Xil/Vivado-14396-DESKTOP-C3MDEKS/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'prbs_generator' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/prbs_generator.v:4]
	Parameter TYPE_PRBS7 bound to: 4'b0000 
	Parameter TYPE_PRBS9 bound to: 4'b0001 
	Parameter TYPE_PRBS10 bound to: 4'b0010 
	Parameter TYPE_PRBS11 bound to: 4'b0011 
	Parameter TYPE_PRBS15 bound to: 4'b0100 
	Parameter TYPE_PRBS20 bound to: 4'b0101 
	Parameter TYPE_PRBS23 bound to: 4'b0110 
	Parameter TYPE_PRBS29 bound to: 4'b0111 
	Parameter TYPE_PRBS31 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/prbs_generator.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/prbs_generator.v:393]
INFO: [Synth 8-6155] done synthesizing module 'prbs_generator' (6#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/prbs_generator.v:4]
WARNING: [Synth 8-689] width (26) of port connection 'out' does not match port width (32) of module 'prbs_generator' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:179]
WARNING: [Synth 8-689] width (26) of port connection 'out' does not match port width (32) of module 'prbs_generator' [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:187]
INFO: [Synth 8-155] case statement is not full and has no default [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:358]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:144]
INFO: [Synth 8-6155] done synthesizing module 'mem_test' (7#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/new/mem_test.v:25]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mem_trans_app'. This will prevent further optimization [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:303]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mig_7series_1'. This will prevent further optimization [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:228]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_mem_test'. This will prevent further optimization [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:341]
INFO: [Synth 8-6155] done synthesizing module 'example_top' (8#1) [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/imports/imports/example_top.v:147]
WARNING: [Synth 8-3331] design mem_test has unconnected port RW_FIFO_EMPTY
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_sr_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_ref_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_zq_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_sr_active
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_ref_ack
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_zq_ack
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 925.133 ; gain = 244.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.133 ; gain = 244.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 925.133 ; gain = 244.996
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/syncfifo_dist/syncfifo_dist/syncfifo_dist_in_context.xdc] for cell 'u_mem_trans_app/u_app_syncfifo_dist'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/syncfifo_dist/syncfifo_dist/syncfifo_dist_in_context.xdc] for cell 'u_mem_trans_app/u_app_syncfifo_dist'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc] for cell 'u_mig_7series_1'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc] for cell 'u_mig_7series_1'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200/clk_wiz_50_200_in_context.xdc] for cell 'clk_wiz_50_200'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200/clk_wiz_50_200_in_context.xdc] for cell 'clk_wiz_50_200'
Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_mem_test/vio_0'
Finished Parsing XDC File [d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'u_mem_test/vio_0'
Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc]
Finished Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/constrs_1/imports/imports/example_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/example_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/example_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1066.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1066.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[14]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/mig_7series_1/mig_7series_1/mig_7series_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200/clk_wiz_50_200_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  d:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.srcs/sources_1/ip/clk_wiz_50_200/clk_wiz_50_200/clk_wiz_50_200_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_mem_trans_app/u_app_syncfifo_dist. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mig_7series_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_wiz_50_200. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_mem_test/vio_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mem_test'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'mem_test', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE4 |                              101 |                              101
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 484   
+---Registers : 
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 7     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	  11 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   7 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mem_trans_app 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module prbs_generator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 242   
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module mem_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 3     
	   2 Input     26 Bit       Adders := 3     
+---Registers : 
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 7     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 1     
	   5 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     29 Bit        Muxes := 1     
	   6 Input     26 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   7 Input     26 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      2 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mem_test has unconnected port RW_FIFO_EMPTY
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_sr_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_ref_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_zq_req
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_rd_data_end
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_sr_active
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_ref_ack
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port app_zq_ack
WARNING: [Synth 8-3331] design mem_trans_app has unconnected port rst
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[0]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[32]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[1]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[33]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[2]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[34]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[3]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[35]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[4]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[36]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[5]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[37]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[6]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[38]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[7]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[8]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[40]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[9]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[41]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[10]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[42]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[11]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[43]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[12]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[44]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[13]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[45]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[14]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[46]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[15]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[16]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[48]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[17]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[49]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[18]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[50]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[19]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[51]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[20]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[52]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[21]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[53]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[22]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[54]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[23]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[24]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[56]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[25]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[57]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[26]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[27]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[28]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[29]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[30]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[31]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[58]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[32]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[64]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[33]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[65]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[34]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[66]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[35]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[67]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[36]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[68]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[37]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[69]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[38]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[70]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[39]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[40]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[72]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[41]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[73]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[42]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[74]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[43]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[75]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[44]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[76]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[45]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[77]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[46]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[78]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[47]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[48]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[80]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[49]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[81]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[50]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[82]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[51]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[83]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[52]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[84]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[53]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[85]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[54]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[86]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[55]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[56]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[88]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[57]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[89]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[58]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[59]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[59]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[60]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[60]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[61]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[61]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[62]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[62]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[63]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[90]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[64]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[96]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[65]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[97]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[66]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[98]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[67]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[99]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[68]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[100]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[69]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[101]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[70]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[102]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[71]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[72]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[104]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[73]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[105]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[74]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[106]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[75]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[107]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[76]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[108]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[77]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[109]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[78]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[110]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[79]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[111]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[80]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[112]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[81]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[113]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[82]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[114]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[83]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[115]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[84]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[116]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[85]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[117]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[86]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[118]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[87]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[119]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[88]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[120]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[89]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[121]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[90]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[91]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[91]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[92]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[92]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[93]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[93]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[94]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[94]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[95]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[122]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[122]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[123]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[123]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[124]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[124]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[125]'
INFO: [Synth 8-3886] merging instance 'u_mem_test/ddr_wr_data_reg[125]' (FDRE) to 'u_mem_test/ddr_wr_data_reg[126]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_mig_7series_1/ui_clk' to pin 'u_mig_7series_1/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_50_200/clk_out1' to pin 'clk_wiz_50_200/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1066.043 ; gain = 385.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1111.070 ; gain = 430.934
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1112.121 ; gain = 431.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |syncfifo_dist  |         1|
|2     |vio_0          |         1|
|3     |clk_wiz_50_200 |         1|
|4     |mig_7series_1  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_50_200 |     1|
|2     |mig_7series_1  |     1|
|3     |syncfifo_dist  |     1|
|4     |vio_0          |     1|
|5     |CARRY4         |   104|
|6     |LUT1           |    11|
|7     |LUT2           |    35|
|8     |LUT3           |    34|
|9     |LUT4           |    68|
|10    |LUT5           |   380|
|11    |LUT6           |   122|
|12    |FDRE           |   799|
|13    |FDSE           |    52|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  1965|
|2     |  u_mem_trans_app          |mem_trans_app    |   172|
|3     |  u_mem_test               |mem_test         |  1612|
|4     |    u_prbs_generator_cmprd |prbs_generator   |    94|
|5     |    u_prbs_generator_wr    |prbs_generator_0 |   164|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1112.953 ; gain = 291.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1112.953 ; gain = 432.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'example_top' is not ideal for floorplanning, since the cellview 'mem_test' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1129.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
165 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1129.027 ; gain = 722.098
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1129.027 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/self_learning/hulang/hulang001_plus/2_projects/mig_7series_app/mig_7series_app.runs/synth_1/example_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_top_utilization_synth.rpt -pb example_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  9 22:54:45 2024...
