# Parallel_In_Serial_Out_verilog
 Design a 16 bit deep FF based parallel in serial out


## Installation

You can copy this using this command:

```bash
git clone https://github.com/rksingh23/Parallel_In_Serial_Out_verilog.git
```

### Run main:

You can run this using .dat file provided`:

Double Click the do_PISO.bat file 

or execute the comment on command Prmpt
```.bat
vsim -do do_PISO.do
```

### Run Tests:
You need to have Questasim or Modelsim installed on your local host PC.