{
    "name": "leaf",
    "folder": "leaf",
    "sim_files": [
        "cpu/tbs/alu_ctrl_tb.vhdl",
        "cpu/tbs/alu_tb.vhdl",
        "cpu/tbs/br_detector_tb.vhdl",
        "cpu/tbs/core_tb.vhdl",
        "cpu/tbs/csrs_tb.vhdl",
        "cpu/tbs/ex_block_tb.vhdl",
        "cpu/tbs/id_block_tb.vhdl",
        "cpu/tbs/id_ex_stage_tb.vhdl",
        "cpu/tbs/if_stage_tb.vhdl",
        "cpu/tbs/imm_gen_tb.vhdl",
        "cpu/tbs/int_strg_tb.vhdl",
        "cpu/tbs/lsu_tb.vhdl",
        "cpu/tbs/main_ctrl_tb.vhdl",
        "cpu/tbs/reg_file_tb.vhdl",
        "cpu/tbs/tbs_pkg.vhdl",
        "sim/rtl/leaf_sim.vhdl",
        "sim/rtl/leaf_sim_pkg.vhdl",
        "sim/rtl/sim_halt.vhdl",
        "sim/rtl/sim_io.vhdl",
        "sim/rtl/sim_mem.vhdl",
        "sim/rtl/sim_syscon.vhdl",
        "sim/tbs/sim_mem_tb.vhdl",
        "soc/tbs/leaf_soc_tb.vhdl",
        "soc/tbs/ram_tb.vhdl",
        "soc/tbs/soc_syscon_tb.vhdl",
        "uart/tbs/uart_tb.vhdl"
    ],
    "files": [
        "cpu/rtl/alu.vhdl",
        "cpu/rtl/alu_ctrl.vhdl",
        "cpu/rtl/br_detector.vhdl",
        "cpu/rtl/core.vhdl",
        "cpu/rtl/core_pkg.vhdl",
        "cpu/rtl/csrs.vhdl",
        "cpu/rtl/ex_block.vhdl",
        "cpu/rtl/id_block.vhdl",
        "cpu/rtl/id_ex_stage.vhdl",
        "cpu/rtl/if_stage.vhdl",
        "cpu/rtl/imm_gen.vhdl",
        "cpu/rtl/int_strg.vhdl",
        "cpu/rtl/leaf.vhdl",
        "cpu/rtl/lsu.vhdl",
        "cpu/rtl/main_ctrl.vhdl",
        "cpu/rtl/reg_file.vhdl",
        "cpu/rtl/wb_ctrl.vhdl",
        "soc/rtl/debug_reg.vhdl",
        "soc/rtl/leaf_soc.vhdl",
        "soc/rtl/leaf_soc_pkg.vhdl",
        "soc/rtl/ram.vhdl",
        "soc/rtl/rom.vhdl",
        "soc/rtl/soc_syscon.vhdl",
        "uart/rtl/down_counter.vhdl",
        "uart/rtl/fifo.vhdl",
        "uart/rtl/piso.vhdl",
        "uart/rtl/sipo.vhdl",
        "uart/rtl/uart.vhdl",
        "uart/rtl/uart_pkg.vhdl",
        "uart/rtl/uart_rx.vhdl",
        "uart/rtl/uart_tx.vhdl",
        "uart/rtl/uart_wbsl.vhdl"
    ],
    "include_dirs": [],
    "repository": "https://github.com/daniel-santos-7/leaf",
    "top_module": "",
    "extra_flags": [],
    "language_version": "08",
    "modules": [
        {
            "module": "alu",
            "file": "cpu/rtl/alu.vhdl"
        },
        {
            "module": "alu_ctrl",
            "file": "cpu/rtl/alu_ctrl.vhdl"
        },
        {
            "module": "br_detector",
            "file": "cpu/rtl/br_detector.vhdl"
        },
        {
            "module": "core",
            "file": "cpu/rtl/core.vhdl"
        },
        {
            "module": "csrs",
            "file": "cpu/rtl/csrs.vhdl"
        },
        {
            "module": "ex_block",
            "file": "cpu/rtl/ex_block.vhdl"
        },
        {
            "module": "id_block",
            "file": "cpu/rtl/id_block.vhdl"
        },
        {
            "module": "id_ex_stage",
            "file": "cpu/rtl/id_ex_stage.vhdl"
        },
        {
            "module": "if_stage",
            "file": "cpu/rtl/if_stage.vhdl"
        },
        {
            "module": "imm_gen",
            "file": "cpu/rtl/imm_gen.vhdl"
        },
        {
            "module": "int_strg",
            "file": "cpu/rtl/int_strg.vhdl"
        },
        {
            "module": "leaf",
            "file": "cpu/rtl/leaf.vhdl"
        },
        {
            "module": "lsu",
            "file": "cpu/rtl/lsu.vhdl"
        },
        {
            "module": "main_ctrl",
            "file": "cpu/rtl/main_ctrl.vhdl"
        },
        {
            "module": "reg_file",
            "file": "cpu/rtl/reg_file.vhdl"
        },
        {
            "module": "wb_ctrl",
            "file": "cpu/rtl/wb_ctrl.vhdl"
        },
        {
            "module": "alu_ctrl_tb",
            "file": "cpu/tbs/alu_ctrl_tb.vhdl"
        },
        {
            "module": "alu_tb",
            "file": "cpu/tbs/alu_tb.vhdl"
        },
        {
            "module": "br_detector_tb",
            "file": "cpu/tbs/br_detector_tb.vhdl"
        },
        {
            "module": "core_tb",
            "file": "cpu/tbs/core_tb.vhdl"
        },
        {
            "module": "csrs_tb",
            "file": "cpu/tbs/csrs_tb.vhdl"
        },
        {
            "module": "ex_block_tb",
            "file": "cpu/tbs/ex_block_tb.vhdl"
        },
        {
            "module": "id_block_tb",
            "file": "cpu/tbs/id_block_tb.vhdl"
        },
        {
            "module": "id_ex_stage_tb",
            "file": "cpu/tbs/id_ex_stage_tb.vhdl"
        },
        {
            "module": "if_stage_tb",
            "file": "cpu/tbs/if_stage_tb.vhdl"
        },
        {
            "module": "imm_gen_tb",
            "file": "cpu/tbs/imm_gen_tb.vhdl"
        },
        {
            "module": "int_strg_tb",
            "file": "cpu/tbs/int_strg_tb.vhdl"
        },
        {
            "module": "lsu_tb",
            "file": "cpu/tbs/lsu_tb.vhdl"
        },
        {
            "module": "main_ctrl_tb",
            "file": "cpu/tbs/main_ctrl_tb.vhdl"
        },
        {
            "module": "reg_file_tb",
            "file": "cpu/tbs/reg_file_tb.vhdl"
        },
        {
            "module": "leaf_sim",
            "file": "sim/rtl/leaf_sim.vhdl"
        },
        {
            "module": "sim_halt",
            "file": "sim/rtl/sim_halt.vhdl"
        },
        {
            "module": "sim_io",
            "file": "sim/rtl/sim_io.vhdl"
        },
        {
            "module": "sim_mem",
            "file": "sim/rtl/sim_mem.vhdl"
        },
        {
            "module": "sim_syscon",
            "file": "sim/rtl/sim_syscon.vhdl"
        },
        {
            "module": "sim_mem_tb",
            "file": "sim/tbs/sim_mem_tb.vhdl"
        },
        {
            "module": "debug_reg",
            "file": "soc/rtl/debug_reg.vhdl"
        },
        {
            "module": "leaf_soc",
            "file": "soc/rtl/leaf_soc.vhdl"
        },
        {
            "module": "ram",
            "file": "soc/rtl/ram.vhdl"
        },
        {
            "module": "rom",
            "file": "soc/rtl/rom.vhdl"
        },
        {
            "module": "soc_syscon",
            "file": "soc/rtl/soc_syscon.vhdl"
        },
        {
            "module": "leaf_soc_tb",
            "file": "soc/tbs/leaf_soc_tb.vhdl"
        },
        {
            "module": "ram_tb",
            "file": "soc/tbs/ram_tb.vhdl"
        },
        {
            "module": "soc_syscon_tb",
            "file": "soc/tbs/soc_syscon_tb.vhdl"
        },
        {
            "module": "down_counter",
            "file": "uart/rtl/down_counter.vhdl"
        },
        {
            "module": "fifo",
            "file": "uart/rtl/fifo.vhdl"
        },
        {
            "module": "piso",
            "file": "uart/rtl/piso.vhdl"
        },
        {
            "module": "sipo",
            "file": "uart/rtl/sipo.vhdl"
        },
        {
            "module": "status",
            "file": "uart/rtl/uart.vhdl"
        },
        {
            "module": "uart",
            "file": "uart/rtl/uart.vhdl"
        },
        {
            "module": "uart_rx",
            "file": "uart/rtl/uart_rx.vhdl"
        },
        {
            "module": "uart_tx",
            "file": "uart/rtl/uart_tx.vhdl"
        },
        {
            "module": "uart_wbsl",
            "file": "uart/rtl/uart_wbsl.vhdl"
        },
        {
            "module": "uart_tb",
            "file": "uart/tbs/uart_tb.vhdl"
        }
    ],
    "module_graph": {
        "alu": [],
        "alu_ctrl": [],
        "br_detector": [],
        "core": [],
        "csrs": [],
        "ex_block": [],
        "id_block": [],
        "id_ex_stage": [],
        "if_stage": [],
        "imm_gen": [],
        "int_strg": [],
        "leaf": [],
        "lsu": [],
        "main_ctrl": [],
        "reg_file": [],
        "wb_ctrl": [],
        "alu_ctrl_tb": [],
        "alu_tb": [],
        "br_detector_tb": [],
        "core_tb": [],
        "csrs_tb": [],
        "ex_block_tb": [],
        "id_block_tb": [],
        "id_ex_stage_tb": [],
        "if_stage_tb": [],
        "imm_gen_tb": [],
        "int_strg_tb": [],
        "lsu_tb": [],
        "main_ctrl_tb": [],
        "reg_file_tb": [],
        "leaf_sim": [],
        "sim_halt": [],
        "sim_io": [],
        "sim_mem": [],
        "sim_syscon": [],
        "sim_mem_tb": [],
        "debug_reg": [],
        "leaf_soc": [],
        "ram": [],
        "rom": [],
        "soc_syscon": [],
        "leaf_soc_tb": [],
        "ram_tb": [],
        "soc_syscon_tb": [],
        "down_counter": [],
        "fifo": [],
        "piso": [],
        "sipo": [],
        "status": [],
        "uart": [],
        "uart_rx": [],
        "uart_tx": [],
        "uart_wbsl": [],
        "uart_tb": []
    },
    "module_graph_inverse": {
        "alu": [],
        "alu_ctrl": [],
        "br_detector": [],
        "core": [],
        "csrs": [],
        "ex_block": [],
        "id_block": [],
        "id_ex_stage": [],
        "if_stage": [],
        "imm_gen": [],
        "int_strg": [],
        "leaf": [],
        "lsu": [],
        "main_ctrl": [],
        "reg_file": [],
        "wb_ctrl": [],
        "alu_ctrl_tb": [],
        "alu_tb": [],
        "br_detector_tb": [],
        "core_tb": [],
        "csrs_tb": [],
        "ex_block_tb": [],
        "id_block_tb": [],
        "id_ex_stage_tb": [],
        "if_stage_tb": [],
        "imm_gen_tb": [],
        "int_strg_tb": [],
        "lsu_tb": [],
        "main_ctrl_tb": [],
        "reg_file_tb": [],
        "leaf_sim": [],
        "sim_halt": [],
        "sim_io": [],
        "sim_mem": [],
        "sim_syscon": [],
        "sim_mem_tb": [],
        "debug_reg": [],
        "leaf_soc": [],
        "ram": [],
        "rom": [],
        "soc_syscon": [],
        "leaf_soc_tb": [],
        "ram_tb": [],
        "soc_syscon_tb": [],
        "down_counter": [],
        "fifo": [],
        "piso": [],
        "sipo": [],
        "status": [],
        "uart": [],
        "uart_rx": [],
        "uart_tx": [],
        "uart_wbsl": [],
        "uart_tb": []
    },
    "non_tb_files": [
        "cpu/rtl/alu.vhdl",
        "cpu/rtl/alu_ctrl.vhdl",
        "cpu/rtl/br_detector.vhdl",
        "cpu/rtl/core.vhdl",
        "cpu/rtl/core_pkg.vhdl",
        "cpu/rtl/csrs.vhdl",
        "cpu/rtl/ex_block.vhdl",
        "cpu/rtl/id_block.vhdl",
        "cpu/rtl/id_ex_stage.vhdl",
        "cpu/rtl/if_stage.vhdl",
        "cpu/rtl/imm_gen.vhdl",
        "cpu/rtl/int_strg.vhdl",
        "cpu/rtl/leaf.vhdl",
        "cpu/rtl/lsu.vhdl",
        "cpu/rtl/main_ctrl.vhdl",
        "cpu/rtl/reg_file.vhdl",
        "cpu/rtl/wb_ctrl.vhdl",
        "soc/rtl/debug_reg.vhdl",
        "soc/rtl/leaf_soc.vhdl",
        "soc/rtl/leaf_soc_pkg.vhdl",
        "soc/rtl/ram.vhdl",
        "soc/rtl/rom.vhdl",
        "soc/rtl/soc_syscon.vhdl",
        "uart/rtl/down_counter.vhdl",
        "uart/rtl/fifo.vhdl",
        "uart/rtl/piso.vhdl",
        "uart/rtl/sipo.vhdl",
        "uart/rtl/uart.vhdl",
        "uart/rtl/uart_pkg.vhdl",
        "uart/rtl/uart_rx.vhdl",
        "uart/rtl/uart_tx.vhdl",
        "uart/rtl/uart_wbsl.vhdl"
    ]
}