\hypertarget{structi2cBase}{}\section{i2c\+Base Struct Reference}
\label{structi2cBase}\index{i2c\+Base@{i2c\+Base}}


I2C Base Register Definition.  




{\ttfamily \#include $<$reg\+\_\+i2c.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a96c4486bd2527a84eed4bd18803b5826}{O\+AR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a74d027eb9dbb6d578a04eeddb21db12a}{I\+MR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_ad7d4f7dca32da0bdf0fca5f5cf6c2c58}{S\+TR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a7693e99a51d0a6b9b2154c0ac845bf7c}{C\+KL}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a56bf7d44f7c3b0cd5c41056c8e4d6864}{C\+KH}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a4f00b9b1013384dd6814e9447e8cbfe7}{C\+NT}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_aa97348ad0460434f507237f326f9a6ab}{rsvd3}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_a51fb82d359c0f1a92a2a32faa033230c}{rsvd2}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_a7b2c3dca960f7ee7abc150a7be298bcd}{rsvd1}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_aeb453c379b5d1f00d08474410894908a}{D\+RR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a1e6c7b3fec813674897b126a5023a8ac}{S\+AR}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_a6d7693e55195ed7c6326c674487611d8}{rsvd6}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_a2a59cdb9e119ba17be8553574dd2133c}{rsvd5}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_aa20d2b4a449c40f421a4304ce755c38a}{rsvd4}}
\item 
uint8 \mbox{\hyperlink{structi2cBase_abe0cbe979728f5d402aefab15fc79c90}{D\+XR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a7d562365d45a5eb2acc131f13f8c3829}{M\+DR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a5fb3523b1d9f0926fb40b1301a43bfed}{I\+VR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a2d5d0e354759ebcfbd3545a3304a5df8}{E\+M\+DR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a7e4224de46a1e3bf76173fad706e234a}{P\+SC}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_ac2a8d3f7406280a2aceb78fd3177710f}{P\+I\+D11}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_af58e5e7caf8f739476a1e3a379d6e22d}{P\+I\+D12}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a667ed767356fcea0b80a97a1d49f505f}{D\+M\+A\+CR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_ac461e9e170ef430025c672720cd8dc25}{rsvd7}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a10a534e6efbb4b1088a2d096869b97e5}{rsvd8}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_af2b9ffc3fba4477b94ca6dbdb5588101}{P\+F\+NC}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a2146785f6130deb34e5dc0331f4b7982}{D\+IR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_ae8e8d6e6846b9d8dca96acc4935778e7}{D\+IN}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a753b427e74a41034269df54a860f2902}{D\+O\+UT}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a1b041d2289a5b5840384653151f8b64a}{S\+ET}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a784bac70d3f6dba62bf6d56e58b0214c}{C\+LR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_add2f13b4a10f8cad5b183782eb921643}{P\+DR}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a239a4ecf5eca1585fa1aa410a79fea71}{P\+D\+IS}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a08dd81b32b1cd0bf8cc74a010019f130}{P\+S\+EL}}
\item 
uint32 \mbox{\hyperlink{structi2cBase_a7b4fc475a2d9d59c0e6252bec08b983a}{P\+S\+RS}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
I2C Base Register Definition. 

This structure is used to access the I2C module registers. 

Definition at line 70 of file reg\+\_\+i2c.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{structi2cBase_a56bf7d44f7c3b0cd5c41056c8e4d6864}\label{structi2cBase_a56bf7d44f7c3b0cd5c41056c8e4d6864}} 
\index{i2c\+Base@{i2c\+Base}!C\+KH@{C\+KH}}
\index{C\+KH@{C\+KH}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{C\+KH}{CKH}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+C\+KH}

0x0010 I2C Clock Divider High register 

Definition at line 77 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a7693e99a51d0a6b9b2154c0ac845bf7c}\label{structi2cBase_a7693e99a51d0a6b9b2154c0ac845bf7c}} 
\index{i2c\+Base@{i2c\+Base}!C\+KL@{C\+KL}}
\index{C\+KL@{C\+KL}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{C\+KL}{CKL}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+C\+KL}

0x000C I2C Clock Divider Low register 

Definition at line 76 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a784bac70d3f6dba62bf6d56e58b0214c}\label{structi2cBase_a784bac70d3f6dba62bf6d56e58b0214c}} 
\index{i2c\+Base@{i2c\+Base}!C\+LR@{C\+LR}}
\index{C\+LR@{C\+LR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{C\+LR}{CLR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+C\+LR}

0x005C Pin Data Clr Register 

Definition at line 116 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a4f00b9b1013384dd6814e9447e8cbfe7}\label{structi2cBase_a4f00b9b1013384dd6814e9447e8cbfe7}} 
\index{i2c\+Base@{i2c\+Base}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{C\+NT}{CNT}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+C\+NT}

0x0014 I2C Data Count register 

Definition at line 78 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_ae8e8d6e6846b9d8dca96acc4935778e7}\label{structi2cBase_ae8e8d6e6846b9d8dca96acc4935778e7}} 
\index{i2c\+Base@{i2c\+Base}!D\+IN@{D\+IN}}
\index{D\+IN@{D\+IN}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+IN}{DIN}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+D\+IN}

0x0050 Pin Data In Register 

Definition at line 113 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a2146785f6130deb34e5dc0331f4b7982}\label{structi2cBase_a2146785f6130deb34e5dc0331f4b7982}} 
\index{i2c\+Base@{i2c\+Base}!D\+IR@{D\+IR}}
\index{D\+IR@{D\+IR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+IR}{DIR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+D\+IR}

0x004C Pin Direction Register 

Definition at line 112 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a667ed767356fcea0b80a97a1d49f505f}\label{structi2cBase_a667ed767356fcea0b80a97a1d49f505f}} 
\index{i2c\+Base@{i2c\+Base}!D\+M\+A\+CR@{D\+M\+A\+CR}}
\index{D\+M\+A\+CR@{D\+M\+A\+CR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+M\+A\+CR}{DMACR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+D\+M\+A\+CR}

0x003C I2C D\+MA Control Register 

Definition at line 108 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a753b427e74a41034269df54a860f2902}\label{structi2cBase_a753b427e74a41034269df54a860f2902}} 
\index{i2c\+Base@{i2c\+Base}!D\+O\+UT@{D\+O\+UT}}
\index{D\+O\+UT@{D\+O\+UT}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+O\+UT}{DOUT}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+D\+O\+UT}

0x0054 Pin Data Out Register 

Definition at line 114 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_aeb453c379b5d1f00d08474410894908a}\label{structi2cBase_aeb453c379b5d1f00d08474410894908a}} 
\index{i2c\+Base@{i2c\+Base}!D\+RR@{D\+RR}}
\index{D\+RR@{D\+RR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+RR}{DRR}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::\+D\+RR}

0x0018\+: I2C Data Receive register, 

Definition at line 88 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_abe0cbe979728f5d402aefab15fc79c90}\label{structi2cBase_abe0cbe979728f5d402aefab15fc79c90}} 
\index{i2c\+Base@{i2c\+Base}!D\+XR@{D\+XR}}
\index{D\+XR@{D\+XR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{D\+XR}{DXR}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::\+D\+XR}

0x0020\+: I2C Data Transmit register, 

Definition at line 100 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a2d5d0e354759ebcfbd3545a3304a5df8}\label{structi2cBase_a2d5d0e354759ebcfbd3545a3304a5df8}} 
\index{i2c\+Base@{i2c\+Base}!E\+M\+DR@{E\+M\+DR}}
\index{E\+M\+DR@{E\+M\+DR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{E\+M\+DR}{EMDR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+E\+M\+DR}

0x002C I2C Extended Mode register 

Definition at line 104 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a74d027eb9dbb6d578a04eeddb21db12a}\label{structi2cBase_a74d027eb9dbb6d578a04eeddb21db12a}} 
\index{i2c\+Base@{i2c\+Base}!I\+MR@{I\+MR}}
\index{I\+MR@{I\+MR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{I\+MR}{IMR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+I\+MR}

0x0004 I2C Interrupt Mask/\+Status register 

Definition at line 74 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a5fb3523b1d9f0926fb40b1301a43bfed}\label{structi2cBase_a5fb3523b1d9f0926fb40b1301a43bfed}} 
\index{i2c\+Base@{i2c\+Base}!I\+VR@{I\+VR}}
\index{I\+VR@{I\+VR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{I\+VR}{IVR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+I\+VR}

0x0028 I2C Interrupt Vector register 

Definition at line 103 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a7d562365d45a5eb2acc131f13f8c3829}\label{structi2cBase_a7d562365d45a5eb2acc131f13f8c3829}} 
\index{i2c\+Base@{i2c\+Base}!M\+DR@{M\+DR}}
\index{M\+DR@{M\+DR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{M\+DR}{MDR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+M\+DR}

0x0024 I2C Mode register 

Definition at line 102 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a96c4486bd2527a84eed4bd18803b5826}\label{structi2cBase_a96c4486bd2527a84eed4bd18803b5826}} 
\index{i2c\+Base@{i2c\+Base}!O\+AR@{O\+AR}}
\index{O\+AR@{O\+AR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{O\+AR}{OAR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+O\+AR}

0x0000 I2C Own Address register 

Definition at line 73 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a239a4ecf5eca1585fa1aa410a79fea71}\label{structi2cBase_a239a4ecf5eca1585fa1aa410a79fea71}} 
\index{i2c\+Base@{i2c\+Base}!P\+D\+IS@{P\+D\+IS}}
\index{P\+D\+IS@{P\+D\+IS}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+D\+IS}{PDIS}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+D\+IS}

0x0064 Pin Pullup/\+Pulldown Disable Register 

Definition at line 118 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_add2f13b4a10f8cad5b183782eb921643}\label{structi2cBase_add2f13b4a10f8cad5b183782eb921643}} 
\index{i2c\+Base@{i2c\+Base}!P\+DR@{P\+DR}}
\index{P\+DR@{P\+DR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+DR}{PDR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+DR}

0x0060 Pin Open Drain Output Enable Register 

Definition at line 117 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_af2b9ffc3fba4477b94ca6dbdb5588101}\label{structi2cBase_af2b9ffc3fba4477b94ca6dbdb5588101}} 
\index{i2c\+Base@{i2c\+Base}!P\+F\+NC@{P\+F\+NC}}
\index{P\+F\+NC@{P\+F\+NC}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+F\+NC}{PFNC}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+F\+NC}

0x0048 Pin Function Register 

Definition at line 111 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_ac2a8d3f7406280a2aceb78fd3177710f}\label{structi2cBase_ac2a8d3f7406280a2aceb78fd3177710f}} 
\index{i2c\+Base@{i2c\+Base}!P\+I\+D11@{P\+I\+D11}}
\index{P\+I\+D11@{P\+I\+D11}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+I\+D11}{PID11}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+I\+D11}

0x0034 I2C Peripheral ID register 1 

Definition at line 106 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_af58e5e7caf8f739476a1e3a379d6e22d}\label{structi2cBase_af58e5e7caf8f739476a1e3a379d6e22d}} 
\index{i2c\+Base@{i2c\+Base}!P\+I\+D12@{P\+I\+D12}}
\index{P\+I\+D12@{P\+I\+D12}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+I\+D12}{PID12}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+I\+D12}

0x0038 I2C Peripheral ID register 2 

Definition at line 107 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a7e4224de46a1e3bf76173fad706e234a}\label{structi2cBase_a7e4224de46a1e3bf76173fad706e234a}} 
\index{i2c\+Base@{i2c\+Base}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+SC}{PSC}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+SC}

0x0030 I2C Prescaler register 

Definition at line 105 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a08dd81b32b1cd0bf8cc74a010019f130}\label{structi2cBase_a08dd81b32b1cd0bf8cc74a010019f130}} 
\index{i2c\+Base@{i2c\+Base}!P\+S\+EL@{P\+S\+EL}}
\index{P\+S\+EL@{P\+S\+EL}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+S\+EL}{PSEL}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+S\+EL}

0x0068 Pin Pullup/\+Pulldown Selection Register 

Definition at line 119 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a7b4fc475a2d9d59c0e6252bec08b983a}\label{structi2cBase_a7b4fc475a2d9d59c0e6252bec08b983a}} 
\index{i2c\+Base@{i2c\+Base}!P\+S\+RS@{P\+S\+RS}}
\index{P\+S\+RS@{P\+S\+RS}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{P\+S\+RS}{PSRS}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+P\+S\+RS}

0x006C Pin Slew Rate Select Register 

Definition at line 120 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a7b2c3dca960f7ee7abc150a7be298bcd}\label{structi2cBase_a7b2c3dca960f7ee7abc150a7be298bcd}} 
\index{i2c\+Base@{i2c\+Base}!rsvd1@{rsvd1}}
\index{rsvd1@{rsvd1}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd1}{rsvd1}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd1}

0x0018\+: I2C Data Receive register, Reserved 

Definition at line 87 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a51fb82d359c0f1a92a2a32faa033230c}\label{structi2cBase_a51fb82d359c0f1a92a2a32faa033230c}} 
\index{i2c\+Base@{i2c\+Base}!rsvd2@{rsvd2}}
\index{rsvd2@{rsvd2}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd2}{rsvd2}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd2}

0x0018\+: I2C Data Receive register, Reserved 

Definition at line 86 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_aa97348ad0460434f507237f326f9a6ab}\label{structi2cBase_aa97348ad0460434f507237f326f9a6ab}} 
\index{i2c\+Base@{i2c\+Base}!rsvd3@{rsvd3}}
\index{rsvd3@{rsvd3}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd3}{rsvd3}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd3}

0x0018\+: I2C Data Receive register, Reserved 

Definition at line 85 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_aa20d2b4a449c40f421a4304ce755c38a}\label{structi2cBase_aa20d2b4a449c40f421a4304ce755c38a}} 
\index{i2c\+Base@{i2c\+Base}!rsvd4@{rsvd4}}
\index{rsvd4@{rsvd4}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd4}{rsvd4}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd4}

0x0020\+: I2C Data Transmit register, Reserved 

Definition at line 99 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a2a59cdb9e119ba17be8553574dd2133c}\label{structi2cBase_a2a59cdb9e119ba17be8553574dd2133c}} 
\index{i2c\+Base@{i2c\+Base}!rsvd5@{rsvd5}}
\index{rsvd5@{rsvd5}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd5}{rsvd5}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd5}

0x0020\+: I2C Data Transmit register, Reserved 

Definition at line 98 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a6d7693e55195ed7c6326c674487611d8}\label{structi2cBase_a6d7693e55195ed7c6326c674487611d8}} 
\index{i2c\+Base@{i2c\+Base}!rsvd6@{rsvd6}}
\index{rsvd6@{rsvd6}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd6}{rsvd6}}
{\footnotesize\ttfamily uint8 i2c\+Base\+::rsvd6}

0x0020\+: I2C Data Transmit register, Reserved 

Definition at line 97 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_ac461e9e170ef430025c672720cd8dc25}\label{structi2cBase_ac461e9e170ef430025c672720cd8dc25}} 
\index{i2c\+Base@{i2c\+Base}!rsvd7@{rsvd7}}
\index{rsvd7@{rsvd7}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd7}{rsvd7}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::rsvd7}

0x0040 Reserved 

Definition at line 109 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a10a534e6efbb4b1088a2d096869b97e5}\label{structi2cBase_a10a534e6efbb4b1088a2d096869b97e5}} 
\index{i2c\+Base@{i2c\+Base}!rsvd8@{rsvd8}}
\index{rsvd8@{rsvd8}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{rsvd8}{rsvd8}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::rsvd8}

0x0044 Reserved 

Definition at line 110 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a1e6c7b3fec813674897b126a5023a8ac}\label{structi2cBase_a1e6c7b3fec813674897b126a5023a8ac}} 
\index{i2c\+Base@{i2c\+Base}!S\+AR@{S\+AR}}
\index{S\+AR@{S\+AR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{S\+AR}{SAR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+S\+AR}

0x001C I2C Slave Address register 

Definition at line 90 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_a1b041d2289a5b5840384653151f8b64a}\label{structi2cBase_a1b041d2289a5b5840384653151f8b64a}} 
\index{i2c\+Base@{i2c\+Base}!S\+ET@{S\+ET}}
\index{S\+ET@{S\+ET}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{S\+ET}{SET}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+S\+ET}

0x0058 Pin Data Set Register 

Definition at line 115 of file reg\+\_\+i2c.\+h.

\mbox{\Hypertarget{structi2cBase_ad7d4f7dca32da0bdf0fca5f5cf6c2c58}\label{structi2cBase_ad7d4f7dca32da0bdf0fca5f5cf6c2c58}} 
\index{i2c\+Base@{i2c\+Base}!S\+TR@{S\+TR}}
\index{S\+TR@{S\+TR}!i2c\+Base@{i2c\+Base}}
\subsubsection{\texorpdfstring{S\+TR}{STR}}
{\footnotesize\ttfamily uint32 i2c\+Base\+::\+S\+TR}

0x0008 I2C Interrupt Status register 

Definition at line 75 of file reg\+\_\+i2c.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
generated\+\_\+launchpad/include/\mbox{\hyperlink{reg__i2c_8h}{reg\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
