#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 16 15:24:15 2025
# Process ID: 9632
# Current directory: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2904 C:\Users\256608\Documents\DE1\Project\DE1-project\589v01\DE1_Project_589_V2\DE1_Project_589_V1.xpr
# Log file: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/vivado.log
# Journal file: C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/DE1_Project_589_V1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1' since last save.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorVersionActiveHdl
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXsim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionModelSim
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionQuesta
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionXcelium
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionVCS
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionRiviera
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimulatorGccVersionActiveHdl
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/vojte/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/DE1_Project_589_V1.gen/sources_1', nor could it be found using path 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1/DE1_Project_589_V1.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/256608/Documents/DE1/Project/DE1-project/589v01/DE1_Project_589_V2/DE1_Project_589_V1.ip_user_files', nor could it be found using path 'D:/Aplikace/Smazat_projektDE1/DE1_Project_589_V1/DE1_Project_589_V1.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name UseInlineHdlIP
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Project 1-208] No val for DA Elab Attr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2024) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2024) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'DE1_Project_589_V1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/appz/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 999.207 ; gain = 0.000
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
save_project_as projectiiiikkkkkkkasda C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda -force
file mkdir C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new/tb.vhd w ]
add_files -fileset sim_1 C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new/tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/bin2seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bin2seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/clock_en.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_en'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/countdown_timer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'countdown_timer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd:36]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux_4_seg [mux_4_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_en [clock_en_default]
Compiling architecture behavioral of entity xil_defaultlib.countdown_timer [countdown_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/xsim.dir/top_level_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 16 15:31:08 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: End of Simulation
Time: 770 ns  Iteration: 0  Process: /top_level_tb/stim_proc  File: C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 999.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 4 [C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/mux_4_seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_4_seg'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 8 [C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd:59]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'mux_out' expects 8 [C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd:70]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_level_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_level_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_level_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
"xelab -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/appz/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c8f0a1abb7094f68a7c0f5336e5ed403 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_level_tb_behav xil_defaultlib.top_level_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.mux_4_seg [mux_4_seg_default]
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_en [clock_en_default]
Compiling architecture behavioral of entity xil_defaultlib.countdown_timer [countdown_timer_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture behavior of entity xil_defaultlib.top_level_tb
Built simulation snapshot top_level_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_level_tb_behav -key {Behavioral:sim_1:Functional:top_level_tb} -tclbatch {top_level_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source top_level_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: End of Simulation
Time: 770 ns  Iteration: 0  Process: /top_level_tb/stim_proc  File: C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sim_1/new/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_level_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 999.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 15:48:11 2025...
