{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444227971663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444227971663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 07 09:26:11 2015 " "Processing started: Wed Oct 07 09:26:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444227971663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444227971663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD -c LCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444227971664 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444227972318 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd.vhd 2 1 " "Using design file lcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-RTL " "Found design unit 1: LCD-RTL" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444227973446 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444227973446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1444227973446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD " "Elaborating entity \"LCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444227973455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L lcd.vhd(167) " "VHDL Process Statement warning at lcd.vhd(167): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1444227973462 "|LCD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L lcd.vhd(177) " "VHDL Process Statement warning at lcd.vhd(177): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1444227973462 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "POWER lcd.vhd(63) " "VHDL Process Statement warning at lcd.vhd(63): inferring latch(es) for signal or variable \"POWER\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444227973463 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS lcd.vhd(63) " "VHDL Process Statement warning at lcd.vhd(63): inferring latch(es) for signal or variable \"RS\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444227973463 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RW lcd.vhd(63) " "VHDL Process Statement warning at lcd.vhd(63): inferring latch(es) for signal or variable \"RW\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444227973464 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E lcd.vhd(63) " "VHDL Process Statement warning at lcd.vhd(63): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444227973464 "|LCD"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D lcd.vhd(63) " "VHDL Process Statement warning at lcd.vhd(63): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444227973464 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] lcd.vhd(63) " "Inferred latch for \"D\[1\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973467 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] lcd.vhd(63) " "Inferred latch for \"D\[2\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973468 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] lcd.vhd(63) " "Inferred latch for \"D\[3\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973468 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] lcd.vhd(63) " "Inferred latch for \"D\[4\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973468 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] lcd.vhd(63) " "Inferred latch for \"D\[5\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973469 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] lcd.vhd(63) " "Inferred latch for \"D\[6\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973469 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] lcd.vhd(63) " "Inferred latch for \"D\[7\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973469 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] lcd.vhd(63) " "Inferred latch for \"D\[8\]\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973470 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E lcd.vhd(63) " "Inferred latch for \"E\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973470 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW lcd.vhd(63) " "Inferred latch for \"RW\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973470 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS lcd.vhd(63) " "Inferred latch for \"RS\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973470 "|LCD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "POWER lcd.vhd(63) " "Inferred latch for \"POWER\" at lcd.vhd(63)" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444227973472 "|LCD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444227974697 "|LCD|RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER VCC " "Pin \"POWER\" is stuck at VCC" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444227974697 "|LCD|POWER"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[8\] GND " "Pin \"D\[8\]\" is stuck at GND" {  } { { "lcd.vhd" "" { Text "C:/altera/Diseño de Hardware/LCD/lcd.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444227974697 "|LCD|D[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444227974697 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444227975131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444227975131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444227975220 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444227975220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444227975220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444227975220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444227975251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 07 09:26:15 2015 " "Processing ended: Wed Oct 07 09:26:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444227975251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444227975251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444227975251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444227975251 ""}
