# system info niosLab2 on 2020.09.23.20:46:53
system_info:
name,value
DEVICE,5CSXFC6D6F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1600904765
#
#
# Files generated for niosLab2 on 2020.09.23.20:46:53
files:
filepath,kind,attributes,module,is_top
simulation/niosLab2.vhd,VHDL,,niosLab2,true
simulation/nioslab2_rst_controller.vhd,VHDL,,niosLab2,false
simulation/nioslab2_rst_controller_001.vhd,VHDL,,niosLab2,false
simulation/submodules/niosLab2_jtag_uart_0.vhd,VHDL,,niosLab2_jtag_uart_0,false
simulation/submodules/niosLab2_nios2_gen2_0.v,VERILOG,,niosLab2_nios2_gen2_0,false
simulation/submodules/niosLab2_onchip_memory2_0.hex,HEX,,niosLab2_onchip_memory2_0,false
simulation/submodules/niosLab2_onchip_memory2_0.vhd,VHDL,,niosLab2_onchip_memory2_0,false
simulation/submodules/peripheral_LED.vhd,VHDL,,peripheral_LED,false
simulation/submodules/peripheral_motor.vhd,VHDL,,peripheral_motor,false
simulation/submodules/niosLab2_pio_1.vhd,VHDL,,niosLab2_pio_1,false
simulation/submodules/niosLab2_pio_2.vhd,VHDL,,niosLab2_pio_2,false
simulation/submodules/niosLab2_mm_interconnect_0.v,VERILOG,,niosLab2_mm_interconnect_0,false
simulation/submodules/niosLab2_irq_mapper.sv,SYSTEM_VERILOG,,niosLab2_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_test_bench.v,VERILOG,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu.sdc,SDC,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu.v,VERILOG,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/niosLab2_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,niosLab2_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/niosLab2_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_router,false
simulation/submodules/niosLab2_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_router_001,false
simulation/submodules/niosLab2_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_router_002,false
simulation/submodules/niosLab2_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_router_005,false
simulation/submodules/niosLab2_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_demux,false
simulation/submodules/niosLab2_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/niosLab2_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_mux,false
simulation/submodules/niosLab2_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/niosLab2_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_rsp_demux,false
simulation/submodules/niosLab2_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_rsp_mux,false
simulation/submodules/niosLab2_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,niosLab2_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
niosLab2.jtag_uart_0,niosLab2_jtag_uart_0
niosLab2.nios2_gen2_0,niosLab2_nios2_gen2_0
niosLab2.nios2_gen2_0.cpu,niosLab2_nios2_gen2_0_cpu
niosLab2.onchip_memory2_0,niosLab2_onchip_memory2_0
niosLab2.peripheral_LED_OK_0,peripheral_LED
niosLab2.peripheral_motor_0,peripheral_motor
niosLab2.pio_1,niosLab2_pio_1
niosLab2.pio_2,niosLab2_pio_2
niosLab2.mm_interconnect_0,niosLab2_mm_interconnect_0
niosLab2.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
niosLab2.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
niosLab2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.peripheral_LED_OK_0_avalon_slave_0_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.peripheral_motor_0_avalon_slave_0_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.pio_2_s1_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.pio_1_s1_translator,altera_merlin_slave_translator
niosLab2.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
niosLab2.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
niosLab2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.peripheral_LED_OK_0_avalon_slave_0_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.peripheral_motor_0_avalon_slave_0_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.pio_2_s1_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.pio_1_s1_agent,altera_merlin_slave_agent
niosLab2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.peripheral_LED_OK_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.peripheral_motor_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.pio_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.pio_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
niosLab2.mm_interconnect_0.router,niosLab2_mm_interconnect_0_router
niosLab2.mm_interconnect_0.router_001,niosLab2_mm_interconnect_0_router_001
niosLab2.mm_interconnect_0.router_002,niosLab2_mm_interconnect_0_router_002
niosLab2.mm_interconnect_0.router_003,niosLab2_mm_interconnect_0_router_002
niosLab2.mm_interconnect_0.router_004,niosLab2_mm_interconnect_0_router_002
niosLab2.mm_interconnect_0.router_007,niosLab2_mm_interconnect_0_router_002
niosLab2.mm_interconnect_0.router_008,niosLab2_mm_interconnect_0_router_002
niosLab2.mm_interconnect_0.router_005,niosLab2_mm_interconnect_0_router_005
niosLab2.mm_interconnect_0.router_006,niosLab2_mm_interconnect_0_router_005
niosLab2.mm_interconnect_0.cmd_demux,niosLab2_mm_interconnect_0_cmd_demux
niosLab2.mm_interconnect_0.cmd_demux_001,niosLab2_mm_interconnect_0_cmd_demux_001
niosLab2.mm_interconnect_0.rsp_demux_003,niosLab2_mm_interconnect_0_cmd_demux_001
niosLab2.mm_interconnect_0.rsp_demux_004,niosLab2_mm_interconnect_0_cmd_demux_001
niosLab2.mm_interconnect_0.cmd_mux,niosLab2_mm_interconnect_0_cmd_mux
niosLab2.mm_interconnect_0.cmd_mux_001,niosLab2_mm_interconnect_0_cmd_mux
niosLab2.mm_interconnect_0.cmd_mux_002,niosLab2_mm_interconnect_0_cmd_mux
niosLab2.mm_interconnect_0.cmd_mux_005,niosLab2_mm_interconnect_0_cmd_mux
niosLab2.mm_interconnect_0.cmd_mux_006,niosLab2_mm_interconnect_0_cmd_mux
niosLab2.mm_interconnect_0.cmd_mux_003,niosLab2_mm_interconnect_0_cmd_mux_003
niosLab2.mm_interconnect_0.cmd_mux_004,niosLab2_mm_interconnect_0_cmd_mux_003
niosLab2.mm_interconnect_0.rsp_demux,niosLab2_mm_interconnect_0_rsp_demux
niosLab2.mm_interconnect_0.rsp_demux_001,niosLab2_mm_interconnect_0_rsp_demux
niosLab2.mm_interconnect_0.rsp_demux_002,niosLab2_mm_interconnect_0_rsp_demux
niosLab2.mm_interconnect_0.rsp_demux_005,niosLab2_mm_interconnect_0_rsp_demux
niosLab2.mm_interconnect_0.rsp_demux_006,niosLab2_mm_interconnect_0_rsp_demux
niosLab2.mm_interconnect_0.rsp_mux,niosLab2_mm_interconnect_0_rsp_mux
niosLab2.mm_interconnect_0.rsp_mux_001,niosLab2_mm_interconnect_0_rsp_mux_001
niosLab2.mm_interconnect_0.avalon_st_adapter,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_001,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_002,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_003,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_004,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_005,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.mm_interconnect_0.avalon_st_adapter_006,niosLab2_mm_interconnect_0_avalon_st_adapter
niosLab2.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,niosLab2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
niosLab2.irq_mapper,niosLab2_irq_mapper
niosLab2.rst_controller,altera_reset_controller
niosLab2.rst_controller_001,altera_reset_controller
niosLab2.rst_controller,altera_reset_controller
niosLab2.rst_controller_001,altera_reset_controller
