================================================================================ 
Commit: 5a9115ca0d619f32bce2927c7b65880d810ba6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 12:02:59 2020 -0700 
-------------------------------------------------------------------------------- 
Copying over SiPkg for 3175.01

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothPkg.dec
BluetoothPkg/BluetoothPkg.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1821ac9e36f7c5f4aec5aa2358a65f39179e4184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:59:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3175.01

Hsd-es-id: N/A
Original commit date: Fri Apr 24 13:12:26 2020 -0700
Change-Id: I68999e8711fa0aac88bc52c7adb50871aac31ef0
Original commit hash: b70a8cd310749e5e1f91735cbd255dcd7481a7bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8c0d55a1ebd701114c177ba15ace82c31892a8c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:59:21 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "TGL: Enable UCSI by default"

This reverts commit eae4b9ed5ab5f12da3a83c3fd6400fda56e32ec2.
Enabled UCSI will impact PKC residency

Hsd-es-id: 14011327221, 16011042908, 22010577015
Original commit date: Fri Apr 24 12:56:21 2020 -0700
Change-Id: Ia074163ababcd65675d29d69cbdcd7e9c2b369a3
Original commit hash: fe9d1ccdd3dfd32c78570be08a6553c63af1446d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 591346efdeec82bf47e38973fb3ebadb6ef8c7b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:59:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 24 20:38:14 2020 +0000
Original commit date: Fri Apr 24 20:38:14 2020 +0000
Original commit hash: 24ff1f078baa8278a8757dca992a59f2905b3ac3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5c4a7875edc44e2ea2a4b0950a69fdc200daaec0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:59:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL PnP][LP4x][UP3 B0 POE gate] PC 0080 hang with B0 POE kits RC1 and RC2 (Re-add due to incomplete merge of earlier checkin)

Issue:
    Platform gets stuck at pc 0080 during boot. If the boot is successful, it is stable for sometime but then next reboots cause the board to be stuck at pc 0080 frequently

Root cause:
    Memory Clean input parameter is set by latest IFWI versions, therefore Memory Scrub is executed in Cold and Fast flow
    Current Memory Scrub function executes MRH commands before MRC Restore Training values task in Fast/Warm flow causing failure to MRH timeout

Change:
    Update MRC Call table to execute MrcEccClean for Memory Scrub after MrcRestoreTrainingValues in Warm and Fast flow
    Merging "Commit:I93467ae4ed3da6d03f4e422e8c66206c6b94cda9" needed from MRC_Dev (0.6.7.25 version) to complete the fix in Tigerlake-Master

Hsd-es-id: 22010556189
Original commit date: Tue Apr 14 14:36:04 2020 -0700
Change-Id: I85e59aa8c7d35451d10d338d7980874ffe5fdf58
Original commit hash: 231d29e796dd0765bd6e5e42cd1ca71206ee297f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 941c169628e7e224f61f3d1e112b39f889870c8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:59:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Apr 24 09:59:05 2020 -0700
Change-Id: If9d5a3b0249c86b0a2297a315bcfcd0c916a0793
Original commit hash: 7666229cd1d515ba8b5295de396d4231139b7651

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1bd601da696bf1603ab04dbe98f5613a2b50b1e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3175_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 24 09:09:23 2020 -0700
Change-Id: I9961c49cf13414383d9eab9c37cdf26707026c7d
Original commit hash: 3ff1eb07db3b7f41ac818d94038c1af440c0b4f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ba237430683c09d720a64639e2dcf43dd9814e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3174.00

Hsd-es-id: N/A
Original commit date: Thu Apr 23 12:57:01 2020 -0700
Change-Id: Id26725df7e448b5994dfd176b1793595cb269eb5
Original commit hash: 585f5d4e6e513533b6b0a2c925ae10d7edef79b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1b7a74e3c7e47d1a62e8ae6bc582983fe49d6b45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:49 2020 -0700 
-------------------------------------------------------------------------------- 
Add-TigerLake B0 Unified (uCode+Punit) Production Patch 0x22

Hsd-es-id: 16011041829

Original commit date: Thu Apr 23 15:54:07 2020 -0700
Change-Id: I7f03486bb6b219c14a4d7870ff073543d7a5aa09
Original commit hash: 6d6f61b91827ce1e424fac245a4b9021ddc318bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9a3e70bbb3b9a948a965229a3fa74b26d4693c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:44 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "TigerLake B0 Unified (uCode+Punit) Production Patch 0x22"

Hsd-es-id: 16011041829

Original commit date: Thu Apr 23 14:13:02 2020 -0800
Change-Id: I262278f50166e0c0419e3d0c8339184fadc343bc
Original commit hash: 65406f6126988da048ee007b9d9d9a3fc3b962b6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 80fbedda34d5a361115f151e15fec1a1827b3624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:40 2020 -0700 
-------------------------------------------------------------------------------- 
Enabling Vt-d by default for TGL H

Work-around has been added as part of https://git-amr-7.devtools.intel.com/gerrit/#/c/82685/

Hsd-es-id:22010503411
Original commit date: Thu Apr 23 13:09:07 2020 -0700
Change-Id: I68591c8be43f2c784ab1fe3479d59747fec4de9d
Original commit hash: aa283a62b44a13d55a99036804e5de28138d6788

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: dc843a40632f717bb17bf2f98f8d67500f99af1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:36 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake B0 Unified (uCode+Punit) Production Patch 0x22

Hsd-es-id: 16011041829

Original commit date: Thu Apr 23 11:14:38 2020 -0700
Change-Id: Ie1a9af68307903450765880cdf93b61b2966b5e0
Original commit hash: 4351e34cb0eb198bc65e1f74e49876d7506a8986

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 568ec5da4d7bc4d34257b8cbd71ec821a8019756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:32 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL-H][MRC] Putting back safe mode setting"

This reverts commit a25bcbe8da2dfed0cef98f08b6bb85261b31b1b2.

Hsd-es-id: 22010571071
Original commit date: Fri Apr 17 15:35:04 2020 -0800
Change-Id: Idf23abe6ea70f912b7388123f1ec1a5dc47fc967
Original commit hash: 02e9cd22d1809d34e7a79b8cbf921aad4eb9c0e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: ba262ba0173e09c66fb50b504300eeb585ed4d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 22 14:17:25 2020 -0700
Original commit date: Wed Apr 22 14:17:25 2020 -0700
Change-Id: Iba7cf07789082b54dbac857c562c87d3b03cda7f
Original commit hash: bf7c9e0f4babe09f539ef6b6b6d2235f6040f2cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2b345332786d7b0ee9c0dd3d0c9e1512b0dd3ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] FSP Wrapper API failure fix

Update code for TC FSP Wrapper API failure

Hsd-es-id: N/A
Original commit date: Wed Apr 22 14:01:20 2020 -0700
Change-Id: I4c20970bd4c0c5ac3e2617b7a08da8917ad15225
Original commit hash: 92ec5db29d124b6203cc69b17bbb8ef21f8045bd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 3dabe871109e4d646ec3b1ab0b1c376949f950dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 22 13:59:19 2020 -0700
Original commit date: Wed Apr 22 13:59:19 2020 -0700
Change-Id: I18221bb3a2df432b3b5b912246647ed28d9e8ecc
Original commit hash: bba2876549971f6bd237b9ecf5ac401edcd0a1dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12373dc95d16e0a835a53e96333a6e65bf2f82f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:15 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "C1S/MemoryInit/Tgl: [TGL][MRC] Combined LP4 CmdMirror and LP5 CCC Config knobs"

This reverts commit 03036c9e5e1226dccfae3e94e43accc9f97c87f7.

Tue Apr 21 13:08:25 2020 -0700
Original commit date: Tue Apr 21 13:08:25 2020 -0700
Original commit hash: 4d4598eedcbd1dc26ddf64416f2b1d8fb0e68216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f26c3ccb56864b634b78f429babe54f2c4012033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.7.0.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Mon Apr 20 16:35:14 2020 -0700
Change-Id: I0ec51098d84e5364a871fb9a33f1c35ba6ad8f52
Original commit hash: 702d5799d7711d05e9a1d2a6ec1141db33fddb91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1d97802a405b6948b0718d1a94b7286a6e4ce15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:58:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 20 18:01:59 2020 +0000
Original commit date: Mon Apr 20 18:01:59 2020 +0000
Original commit hash: dbd776f36173659235713d173ebe4536b16053ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c975f7fa7a2afe0b6e024b9571ecc7ab44320df7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:56 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.3.69][Merge from ICL 0.3.69] Porting Enable Fast MRC by default ICL to TGL"

This reverts commit "Commit:Ib7106fe06aa0882b0bd4ec732eed9f936b9c4f1a"

Hsd-es-id: 1507776939
Original commit date: Thu Apr 16 02:22:24 2020 -0700
Change-Id: Ie106e27b0307c9f0d81f9812e59a6903e7c874e6
Original commit hash: b80514bad028e46534dc7574515c8986f16569cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0d4b76588e0634f64bde001d940ff8cbf9b5fc3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 17 23:33:47 2020 +0000
Original commit date: Fri Apr 17 23:33:47 2020 +0000
Original commit hash: dc8f49f103a347e4ffc7620b5e348d50edead333

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28d295eb270c75a3a6389a36673a0ce9666f9614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:45 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl:[TGL-H] MRC 0.6.7.29 Hangs in SW Memory Test on Fast Boot

Issue:
    TGL-H Hangs in SW Memory Test on Fast Boot.
Root cause:
    1. SaveDataCommonDtHalo register table is saved but not restored.
    2. MrcDdrIoPreInit is not executing in "MF_WARM | MF_S3 | MF_FAST" boot
       flows resulting in PhyInit Complete not asserting on these flows.
       MrcDdrIoPreInit includes a call to MrcDdrioCrRestore which performs
       required PHY register accesses which must be performed on every boot.
Change:
    1. Add SaveDataCommonDtHalo to MrcRestoreTrainingValues routine.
    2. Adding | MF_WARM | MF_S3 | MF_FAST flags to MrcDdrIoPreInit.

Hsd-es-id: 22010571071
Original commit date: Fri Apr 17 09:31:04 2020 -0700
Change-Id: I56b0306036ad8477e511c0c5d4cdb6abec55ca69
Original commit hash: c173fca79b090acd1d8d32b1f0e3c19494d72c9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 736e1debb7925e5f5d12b6bcb1531488fb34f91d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 17 22:04:00 2020 +0000
Original commit date: Fri Apr 17 22:04:00 2020 +0000
Original commit hash: 2a7f8fb1488528dc8cbb6898b6b8a297aa2184c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 75a13fcdebe80c33ed9eb89903ba5f24fb4334ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:37 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Combined LP4 CmdMirror and LP5 CCC Config knobs

Due to each knob was taking UINT32 and reserved region is limited.  Combined both of these knobs as they are mutually execulsive.

Hsd-es-id: N/A
Original commit date: Fri Apr 17 10:24:23 2020 -0700
Change-Id: I62c56423baefd89167c9ba1e0de183c87ca6d9be
Original commit hash: 98f54d513b593bc548142a5adbe9b593dd6f2e0a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: badfb49972d46df957844562ff5da6d7b9ec4666 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 15 23:45:11 2020 +0000
Original commit date: Wed Apr 15 23:45:11 2020 +0000
Original commit hash: a4aa361f1f20d7b3095bd6179998c718c831efe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5acaacd6cb691758d0538d7fa06d92a9d4b79c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL B0][U] Need MRC update to change "rdbuf_credits field"  to avoid stalls on VC1 traffic

Leave MCMNTS_RDDATA_CTL fields as their default values.

Hsd-es-id: 22010554486
Original commit date: Tue Apr 14 14:49:30 2020 -0700
Change-Id: Idaeeae63f953ff9ff8c5ba31f1621662d7b26a0c
Original commit hash: 6bf99b61160d4f7eacf2307170fc877e86472180

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: cc1b5d9bf48ffd78ffecc653f2c5c95deadf0c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 14 22:53:11 2020 +0000
Original commit date: Tue Apr 14 22:53:11 2020 +0000
Original commit hash: 13e1030743ec354dc49afec4412db4b33148be4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4b62797c55c5e8f804fd95e13c0d5921723b142 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:15 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL] Request TGL LP4 CA mirroring support

Issue: No support of LP4 Command Mirror

Fix: Added input parameter to allow OEM to tell MRC what LP4 channels have command mirrored.
     Updated related configuration register fields to match.

Hsd-es-id: 22010093726
Original commit date: Tue Jan 28 09:49:40 2020 -0800
Change-Id: Idbb6fedb1ba1012c4a5b84239f2ba444dd4134cb
Original commit hash: b1ce666ca05244faed0b383f643c0c53909bfa32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: fe3e898e9363cbda7186017486716738897daae9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 14 01:42:55 2020 +0000
Original commit date: Tue Apr 14 01:42:55 2020 +0000
Original commit hash: 90b207672611b7f5d1e07b16f67eec060c8572c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78e9242e8fc9d9b53814ff502b9027253998d248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:57:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.3.69] Porting Enable Fast MRC by default ICL to TGL

[HSD-ES][client_platf][bug][1407151405][][ICL MRC][Enable Fast MRC by default]

changes:
 - Add an error message if memory is TXT-locked at the beginning of MRC, and avoid an endless MRC loop when MC PLL is not locked.
 - Skip SPD hex dump on Warm/S3 flows as we don't read SPD data in these flows.

Hsd-es-id: 1507776939
Original commit date: Wed Apr 1 10:49:05 2020 +0800
Change-Id: Ib7106fe06aa0882b0bd4ec732eed9f936b9c4f1a
Original commit hash: 3b171ee1f788eb15365b0606970c49da67d5b514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: c437f2350d8c81d5ea8237bff75be7aeb2da29d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 14 01:22:03 2020 +0000
Original commit date: Tue Apr 14 01:22:03 2020 +0000
Original commit hash: 548fe7ac94371c2080c28dc4e1c7139f669d6398

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 20d9e2cd05510730a75fd0fac86e997288be54dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:53 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.4.59] Porting CmdVC1D  inconsistent pass / fail  issue from ICL to TGL

[HSD-ES][client_platf][bug][1408753008][ICL MRC][CmdVC1D - inconsistent pass / fail report during CAVref sweep on LP4/X]
Issue:
 During CMDVC1D step on LP4/X we see false pass regions in the failing range, sporadically.
Root cause:
 When MRC changes CA Vref, we program FSP[1] while being at FSP[1].
Solution:
 Program CA Vref from FSP[0] point, similar to JEDEC Init flow:
 - Set MR13 FSP_WR=1, FSP_OP = 0
 - Switch to 1067/G1
 - Issue MRW's to MR12 to set CaVref code/range in FSP[1]
 - Switch back to FSP_OP=1, and High Frequency
 Keep CKE Low during frequency change.

Hsd-es-id: 1507760622
Original commit date: Wed Feb 12 13:19:47 2020 +0800
Change-Id: Ic2b02d1172a2e49e1377d4bd1f44a8f00e2f8d39
Original commit hash: 34de87a76761fbeffc72a4b833bf43a82f71b533

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c9cd2dc5ccc794f7405184c0e9ad2ca50d67dc15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 13 22:50:50 2020 +0000
Original commit date: Mon Apr 13 22:50:50 2020 +0000
Original commit hash: f224241ee7aa2d9f450dd01918c44491f61ffc42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9227571daea413b546b695e442cf0bfd1b71e922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 13 19:23:16 2020 +0000
Original commit date: Mon Apr 13 19:23:16 2020 +0000
Original commit hash: 95ba85aa8fee552d6130bb203c60b7dcbc3d7f4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d76ba43464ca9d27bf54706f951225db938de48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:40 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Reordered Save/Restore list and updated total size needed

Reordered the array to be ascending order to make it easier to find where to add things if later checkins needs to find where.
Moved DDRMISCCONTROL0 to be saved/restored first (before common array) for DqInterleave field
Updated the total size usage based on the arrays and calculated usage based on Y/U and H to determine total size needed.

Hsd-es-id: N/A
Original commit date: Mon Apr 6 18:39:56 2020 -0700
Change-Id: I1ffd65ca1659d99941d30910bd65b423da2cad0c
Original commit hash: d52193c62a1df2d9159aaef16d884753c462995f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: e6a5d40178d7816f185af697424b6cbdac2e9826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 13 18:42:09 2020 +0000
Original commit date: Mon Apr 13 18:42:09 2020 +0000
Original commit hash: ac91583a7960f18320fd8f82872287a0460cc7f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee7e34a982b19f04c83c617ec21ce71fb6d3156e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Dq Swizzle Mapping Function

This algorithm finds the Dq mapping between CPU and DRAM
by using CPGC to issue reads and and walking through setting
each bit and reading it back through datatrainfeedback.

The algorithm supports Ddr5, Lp4, and Lp5, BUT only Lp4 will be
enabling this function at this time.
Delete previous hardcoded Dq Sqwizzle Tables

Hsd-es-id: 2203967906
Original commit date: Tue Mar 24 08:37:06 2020 -0700
Change-Id: I4882b707f086f8e93723f7f28bfc8f956b0fe3ef
Original commit hash: 272fe1c465b6cb63adbb39efb98159d403730b42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: cc055a4d774a494bbb52543ec8c7f73d79f3ba4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 13 17:58:53 2020 +0000
Original commit date: Mon Apr 13 17:58:53 2020 +0000
Original commit hash: 13ccace46668ae9a13fbaafe11cccfcda6927c01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47adfa66e9ed126cd2d7e6cad09983b541bcb4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:21 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 10 21:27:15 2020 +0000
Original commit date: Fri Apr 10 21:27:15 2020 +0000
Original commit hash: 65303067a5ac95e1568124f34fbb70544067e587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f616ffc9e9432bcd2296c95dbfcd737caa16648f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Enable LP5 Y platform

Pass different values to Lp5CccConfig input parameter for ascending and descending CCC pin mapping
U Ascending
Y Descending
Create Lp5CccConfig as a new MRC input parameter in SaSetup of platform files
Set Lp5CccConfig based on boardId in miniBios files
Add byte and bit swizzle table in TglYBoard files as well as minibios
Change LP4Aep board id from 0x0C to 0x0D in minibios
Create mTigerlakeYLp5RvpConfigPatchStruct and propagate them in appropriate board package files

Testing
Tested full BIOS on the following platforms and they booted to EFI
DDR4 A0
Lp4 A0
LP5 U B0
LP5 Y B0

Hsd-es-id: 14011106850
Original commit date: Fri Apr 3 15:54:17 2020 -0700
Change-Id: Iabd291f6c1e55e450793725aa9cfd8f1443aa470
Original commit hash: 133f1ab1d9f3c7d6e0277bd4b34aea15edb0803b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 6c7823b00f0e9ac657df6382855425584c2967d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 10 20:13:25 2020 +0000
Original commit date: Fri Apr 10 20:13:25 2020 +0000
Original commit hash: 8174e7ec732972dcf897d7221227e040068e1e5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5eef1a35ab6003724e452dc16f5991899f34c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: LP4x - Incorrect Timing Registers Programming

Issue:
    LPDDR4 timing values tFAW, tREFI, tWRPRE, tRRD, tWRPDEN and tXPdll are programmed with incorrect values

Root cause:
    These LPDDR4 timing values are using an incorrect formula

Change:
    Update LPDDR4 timing formulas to match JEDEC spec values

Validation:
    This change has been validated by FV team
    Log files and Registers dump attached to HSD

Hsd-es-id: 14011253222
Original commit date: Thu Apr 2 01:11:05 2020 -0700
Change-Id: I8b2436c9f1ef7ef0a1d4d8449dadc8f13035d1d0
Original commit hash: 98c922878bb549f5fc9ced3680e664225ba4a780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 67c03b5510218ab1ed046bacae8e0bc5cb18fd50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:56:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Apr 10 19:49:28 2020 +0000
Original commit date: Fri Apr 10 19:49:28 2020 +0000
Original commit hash: 80bd510801eccbe3e09c75931c9ef6feeb1762d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5708884d329671dc3d1a863dfbd7a8c8ada642d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 23:10:46 2020 +0000
Original commit date: Thu Apr 9 23:10:46 2020 +0000
Original commit hash: 0778766cc8579e398bc19d7897ffe33113d005b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef805acaca170d29c0097104d7c76e67b933a128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Lp5 fixes

Add BlockTrainReset in LCT
Increase the range of ClkGrpPi sweep in RMT for LP5
Remove CbtPhase print in ECT
Increase the loopcount to 10 for WriteTimeCentering as per designs recommendation
For LP5, remove updating TxDqsDelay in cache and register write in function ShiftDqPis, during Clkpi sweep

Testing
Full BIOS on LP4 and DDR4 passes
LP5 U passes

Hsd-es-id: 22010529506
Original commit date: Wed Apr 1 18:18:46 2020 -0700
Change-Id: I7c77a85896af8d3b39ff5aa54125792ae1609e1e
Original commit hash: ccc0d8e7cc5bdbbeb46eb55679f4456e45c3b930

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: de74d9c55309a6547090100472a3eee029d228eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 22:59:27 2020 +0000
Original commit date: Thu Apr 9 22:59:27 2020 +0000
Original commit hash: 1a1629253085f461638176cf6ec34131fa35757f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0ec2f0a2e85ac23a80f345ff7199fc2bdc28876 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 22:20:21 2020 +0000
Original commit date: Thu Apr 9 22:20:21 2020 +0000
Original commit hash: b81198c7926ad366e917cab4fc010fcbdbae573b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd37fd50880019ccd6e8e2207d0cff2c1714f27e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 18:52:53 2020 +0000
Original commit date: Thu Apr 9 18:52:53 2020 +0000
Original commit hash: 922aa50085b3201180549fede7d65e430ba3b9a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9e5b822b99b6afba7eb74e364d2b3ab5721993b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:30 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request

New settings for FLL on B0 and P0
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_cmd_cfg_reg.fllvr_bypass = 0x0
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_0_reg.ldo_vrefsel = 0x7 for LP4 = 0x4 for DDR4
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_1_reg.delay_fllenable =0x5

Hsd-es-id: 22010410551
Original commit date: Fri Mar 6 13:32:35 2020 -0800
Change-Id: Id7a761d8a6831aa61a7196a6c9b21b7f044f2d15
Original commit hash: 3f29dea1638b98833ff7f8832abd33bcece9b1a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d00e70a4c15518ad2f523a7b2c64c743bcb1c5ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 18:24:06 2020 +0000
Original commit date: Thu Apr 9 18:24:06 2020 +0000
Original commit hash: fc6c8d5ce2dbe5ebe374e0f2173733efe3b614cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1f5111a0f49e3c7fc2980156f7371501b3cb5abc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:22 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][YUP][DDR*] Work-around for "read after partial write" hazard in MC

For all products in the TGL family and for all memory technologies:
dis_deprd_opt=1 in sched_cbit_0_0_0_mchbar

Hsd-es-id: 22010529263
Original commit date: Tue Apr 7 17:11:34 2020 -0700
Change-Id: I69818464164fdfd2c2d1c96a294675aa92b7e583
Original commit hash: 01ef0c9cdb630dac7580802033e102111c62a232

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f96a5465764470a1cf0edd664ad0ad9a9f8eb27c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 9 04:11:13 2020 +0000
Original commit date: Thu Apr 9 04:11:13 2020 +0000
Original commit hash: f0f8611d92cdf882b0f1b3be8c291caf74f94ac8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 230c4a94945dad2738abd36249b6b145825e77b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL-MRC] Fix size issue for tgl-h save/restore

Issue:
  Tgl-h fails to boot
Root Cause:
  Register array overflow. Forgot to increase while moving around qos regs.
Change:
  Increased the size

Hsd-es-id: 16010977285
Original commit date: Tue Mar 31 19:01:38 2020 -0700
Change-Id: I749eb96ec6e160ebc2afe40ca7b6c52df2e7dbf5
Original commit hash: 509f147c0f01e24f56cf744607dc38549b911e72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: d297fa94f2dabcb7433c0ed7b853b16a859beaf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 22:53:43 2020 +0000
Original commit date: Wed Apr 8 22:53:43 2020 +0000
Original commit hash: f885bd0612b56c93fc680fd30f79a7ec95084044

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f18ce3e8985cd39d0b911c5f362f16829b24711d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:05 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Lp5 fixes"

This reverts commit a67b369cfe0ac8780014c9c39c444b9ce67ffa7e.

Hsd-es-id: 22010529506
Original commit date: Wed Apr 8 15:18:23 2020 -0700
Change-Id: Ib16e1cf2d6d8fb17d8713a62c1d4095a29ba4269
Original commit hash: 449dad30a4ed9620c1212abca1bf5d7f4c9d4b94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5fadc88c5e63eb915840486064ba62ebad09a663 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:55:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 22:14:43 2020 +0000
Original commit date: Wed Apr 8 22:14:43 2020 +0000
Original commit hash: a79255bee2b3d9f407ff6c8166930ddc9a12e493

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8a4c8c417cdb66da5852e36a41b3c13ec38d468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: Adding missing parts of Ecc support to RDMPR and Write leveling Flyby trainings

Issue:
    both trainings were failing with ASSERT 64 bit overflow for LShift function
Root cause:
    Edk2 implementation of LShift64 function failed with 9 bytes (72 bits which is more than 64 maximum)
Change:
    Separate Ecc byte and add margin check for minibios version of LShift64

Hsd-es-id: 22010262995
Original commit date: Wed Feb 26 22:01:34 2020 -0800
Change-Id: I1a341cdbb02e40bcedbcb0bf42c8a77fa9d78aa9
Original commit hash: d3299aec88a596fd80c623e2a57d005c3fd59955

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/MemoryUtils.c

================================================================================ 
Commit: f6e303b31d284fd2759cd0967c9d9bc76aa8afc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 20:40:57 2020 +0000
Original commit date: Wed Apr 8 20:40:57 2020 +0000
Original commit hash: 0b5dc80b521c7827d4f6b3a3350203590ea0d25e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f730ab8404831047f7bbb4bbd79c4375d74b878e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Lp5 fixes

Add BlockTrainReset in LCT
Increase the range of ClkGrpPi sweep in RMT for LP5
Remove CbtPhase print in ECT
Increase the loopcount to 10 for WriteTimeCentering as per designs recommendation
For LP5, remove updating TxDqsDelay in cache and register write in function ShiftDqPis, during Clkpi sweep

Hsd-es-id: 22010529506
Original commit date: Wed Apr 1 18:18:46 2020 -0700
Change-Id: I06c3762d631e7859e797c7278915a7469acc6830
Original commit hash: b24b0332b30760557f1c6879fe89d35f8f5d69bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: c09659f00bc1468aeb04b839a12d3a05fc3fe019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 16:40:20 2020 +0000
Original commit date: Wed Apr 8 16:40:20 2020 +0000
Original commit hash: f412aea45e007c78a6fe8a268919391c5d8f812d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c07916a6b88a3400fc23c932882523d9ce04898a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiMemoryInitLib:[TGL][MRC] SaGv architecture improvements

- Optimize SaGv training muiltiple points, whose freq\gear pairing are the same
  and are sequential.
- Add BitMask to track optimized list of enable\diabled points
- If SaGv freq is set to auto, process spd and get the PoR freq\gear for that point.
- Add flow that allows a point to call MrcSaGvSwitch only instead of excuting the call table.

Hsd-es-id: 14010941519
Original commit date: Fri Jan 10 09:33:48 2020 -0800
Change-Id: Ic34959b5e8bfee00f76d650646c4e52f6925f37d
Original commit hash: 519e917ae5ad7e74d3952fee052f6b9760f09b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 3f9c12539a00897b7b9093db456eadf4edd8fd87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 00:53:12 2020 +0000
Original commit date: Wed Apr 8 00:53:12 2020 +0000
Original commit hash: c197a0d257b78cee3983880dfb2228dcb4488d80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d39b5603da34009fe48b9929b0d8fde90d17da6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:28 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][PO] Set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank"

This reverts commit "I0f471c9a7d0056a160cc5e3ebc0ad348bb137d80"

Hsd-es-id: 22010442540
Original commit date: Thu Apr 2 12:57:32 2020 -0700
Change-Id: I10b11aa988c642656f6363761109ece126ba128b
Original commit hash: 0058b65d1bc034c309ff00eec1bc9d887a34d335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: a9e6607ef7bb24288ec880aee64badd3e11c445b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 8 00:33:43 2020 +0000
Original commit date: Wed Apr 8 00:33:43 2020 +0000
Original commit hash: cf734b0752e9bf8175fc75f91a3dee0d8cbe2238

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 780b622f8962c8ba28b1f36ecc3b7e968ff75f51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:19 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL-MRC][LP5] Disable DQ/DQS Retraining for LP5
Issue:
  Dq/DQS retraining causing memory corruption
Root Cause:
  WIP
Change:
  Temporarily disable DQ/DQS Retraining for LP5 only

Hsd-es-id: 14011114012
Original commit date: Mon Mar 30 15:26:34 2020 -0700
Change-Id: I5c7b22d544a0b73a8ae31c26922a71cf1edc1a69
Original commit hash: 710637686ca689142638c86c76f0805510cc94f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 1eb7b4ced784cebc8c0fe20c0bd0dc970d63b14c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 7 23:41:57 2020 +0000
Original commit date: Tue Apr 7 23:41:57 2020 +0000
Original commit hash: 9b26a6eb9b6f42dbb69cf42dccda20b254e8c57d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5922ae3881649123b9275efa814c3926dfb405cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: DDR4 with PPD enabled for 2 Rank fails to boot with freq higher then 2400

Issue: PPD enabled on DDR4 2R systems showing screen flickers

Culprit: Incorrect programming of tCKCKEH parameter (ck_to_cke field).  For DDR4, this parameter needs to match tCKSRX

Fix: Adjusted code to do calculation based on 10ns for tCK.

Hsd-es-id: 14011243968
Original commit date: Fri Mar 27 17:09:18 2020 -0700
Change-Id: Ic44fc51590a53e1fa2cea278fed7f817cea61289
Original commit hash: deeed73cf17fe47293cceb1bdb7b73d7b961d465

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: cd253fe943aefeef82de8a519580bd7c710b394f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 7 20:48:02 2020 +0000
Original commit date: Tue Apr 7 20:48:02 2020 +0000
Original commit hash: 7472c5b319f052fdeac479739eed0f38d3a3ce3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 755615e0f81986a707c4e5a2888e99da22b688bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:54:04 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: MRC fails in Reset Recovery flow if MC has bad reset on first retry even though MRC_MAX_RESET_RECOVERY_ATTEMPTS is set to 10

Need to account for RetrainLoop count when doing MC1 Reset Recovery.

Hsd-es-id: 14011228266
Original commit date: Tue Mar 31 12:19:46 2020 -0700
Change-Id: Ic573f6d1cdd1413e58a90685712150412a55b0b2
Original commit hash: dcc26555137581c066884dcf56f6578a34c6bf10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 8cb3602a77162891c80bb9a5eb2d6beafb2165b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 7 18:52:09 2020 +0000
Original commit date: Tue Apr 7 18:52:09 2020 +0000
Original commit hash: 924c60b8847c51ade05fef8e878e08432b1501d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 98c1030249dac0a062276fe081af1e00a144d9b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:53 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/PeiMemoryInitLib:[TGL][MRC] Fix LocalStub mode memory access

Issue:
    Pointer is moving to an incorrect memory location.

Solution:
    Fix bad math. Move from the location of the last pointer foward.

Hsd-es-id: 22010359199
Original commit date: Tue Mar 31 13:18:23 2020 -0700
Change-Id: I8b316cd81a122f87b0cf5b3811ff47b0d76daa50
Original commit hash: b91615952a9638295c7e621f45e85342be16529b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: f75c9448db5b16c9c709e94b90ebfa1b7b558ec3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] TGL H VccDll changes

TGL H added a new rail for VccDll which comes with two new registers
VccDllControl P0
VccDllSampler P0
Also added a new data partition for ECC
So now MRC has VCCDLL0, VCCDLL 1 (U/Y) and VCCDLL2 (H only) versions of the above registers.
This affects
Phyinit
VccDll compensation steps
SaveRestore code

In Phyinit both VccDllControl and VccDllSampler are programmed using multicast registers. Confirmed with
design that multicast will program all instances (per stepping) of both the registers. So no changes there.

VccDll compensation steps
Defined another VccDll rail VCCDLL3
Changes in functions
MrcOffsetCorrectionPre
   Save and restore three instances of VccDllSampler register for DtHalo
   Several for loops had limits as VCCDLL2 , changed that to VCCDLL3 for DtHalo
   Set  DDRPHY_COMP_CR_VCCDLLTARGET_REG.SelectTargetRail to 4 to enable VCCDLL3 rail.
MrcDdrioOffset
   Offset for register VccDllControl and VccDllSampler now considers the VCCDLL3 registers
MrcVccDllPartitionDecode
   TargetRail for CCC partition is VCCDLL2 for DtHalo
   TargetRails for data partitions are VCCDLL1 and VCCDLL3 for DtHalo
Skip step 4 for DtHalo as its failing and debug is deprioritized by design.

Save restore changes
Created SaveDataCommonDtHalo function to add VCCDLLVOLTAGES P0 register

SeekCacheLocation
SetCache32
MrcFlushRegisterCachedData
   Added checks for NO_ADJ bit in the register offset which is required to
   prevent register offset translation for TGL-H specific registers offsets
   which alias with U/Y register offsets.

Testing passes with full BIOS for the following systems
LP4 A0
DDR4 U A0
DDR4 H
LP5 B0
final testing after adding code to skip ECC byte DLL partition for UlxUlt
LP4 A0 minibios passes MRC

Hsd-es-id: 22010434541
Original commit date: Mon Mar 23 14:51:37 2020 -0700
Change-Id: If4aac5bf4ee133103eb6e56c537a8149c2da1360
Original commit hash: ce08b0cb1d1866ffb59b49d36eae34e652879c1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 867380ac6763371e5cf3fb04f9845baf24d98147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 6 23:25:38 2020 +0000
Original commit date: Mon Apr 6 23:25:38 2020 +0000
Original commit hash: 6ad573f9f61eb6dae7ff0e6664db20b1398887ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c19f069733ae6e8cec50838073bb98460e9f47b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Enable DCC on TGL-H

Enable Duty Cycle Correction (DCC) on TGL-H

Hsd-es-id: 22010487991
Original commit date: Fri Mar 27 16:43:05 2020 -0700
Change-Id: I58b4d621540e2a46cb21ca8ab10a5f6b09d1ed00
Original commit hash: ac43e2ee22567dfb585d80cb21d96fd30adb32fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 3386971a4f7c889591ce9eb94d9c3b9656d7fdcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 6 23:01:26 2020 +0000
Original commit date: Mon Apr 6 23:01:26 2020 +0000
Original commit hash: c970994c4909b1e54f24802472ae95310f8f0071

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be60472da2ab29c8b269591d07f29205afe6c039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: MRC changes for robust margin stability (mainly DDR4)

1) Make WrDS Up/Dn training use a diagonal sweep to limit the difference between the two params (too much causes low RMT margins).
2) Turn off Tx Slew Rate training, it randomly causes margin degradation.
3) Re-center data bus after comp optimization to prevent failures due to margins being skewed prior to advanced training cleaning it back up.
4) Re-center RcvEnable after power training steps that affect it.
5) Fix bug where RcvEnable offsets are only applied to rank 0, and rank 1 is ignored.
6) Convert RMT to use the raw RcvEnable PI instead of the offset, as the offset suffers from random margin instability issues while the raw PI does not.
   The RcvEnable PI offset is not used anywhere else, nor do any other offsets show this issue.

Change: MRC changes for robust margin stability (mainly DDR4)

Hsd-es-id: 22010409783
Original commit date: Wed Mar 4 17:34:09 2020 -0800
Change-Id: I0ff566c3b680ef9e63a31d20dd4d3a613169d868
Original commit hash: f6a467ae2531eee8d2cefd057e0416a533f81b56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 0763fce2ab8dfec271f6ba210028e97f0946aff1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Apr 6 22:43:33 2020 +0000
Original commit date: Mon Apr 6 22:43:33 2020 +0000
Original commit hash: 87846915ba867d7aa5d40995672e5480a3baac84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77d1c1c31efba9100923ef2a01b172d4c6604769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:19 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:[MRC] Adding MF_WARM | MF_S3 | MF_FAST flags to MrcDdrIoPreInit call

Issue:
    Fastboot fails with phy initcomplete=0 starting with MRC 6.3.3 on TGL-H board
Root cause:
    MrcDdrIoPreInit is not called during warm reset cycled
Change:
    Adding | MF_WARM | MF_S3 | MF_FAST flags to MrcDdrIoPreInit resolves the fast boot issue

Hsd-es-id: 22010446335
Original commit date: Tue Mar 31 15:45:46 2020 -0700
Change-Id: I3c09312efe5236d7b018f4a46808a31cac79cae9
Original commit hash: b32a17027eeeb555bd9ab2e23a12a7946366b8f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 712b611cbd7ba00354de506bcbb97a044569096f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:15 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.7.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: Mon Apr 6 14:40:18 2020 -0700
Change-Id: Ice899d955d55b06c75dbede8180aa7f6a1685ff6
Original commit hash: 236911755446957e531455cbe2c7ae7692cd6fc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 35d771f588ac40d5cd8d6660d6fe531141aaf687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] PLDR does not get triggered in CVNd

PLDR is not triggered with Discrete WiFi module(CcP) but
it does works fine with Integrated WiFi module(HrP)

Hsd-es-id: 16011023551
Original commit date: Mon Apr 20 12:54:45 2020 +0530
Change-Id: Ieaa6d1267307cc247d7ff6466d7536122e58d96e
Original commit hash: 36b4a350ee267fbebe76ae9bc7870ae9185e0852

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl

================================================================================ 
Commit: a056af4c4944ea6733e0c81dd12ea617ae53d0cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:53:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Apr 23 09:58:11 2020 -0700
Change-Id: I8b3a5525e19c801c1c46438773010e93c1713766
Original commit hash: c2b19fdb27a5df8118cf01700c4dfbec7e52148d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0b479554077c44bd78904081a8e2e5ca9a440ee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:57 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UP3/UP4 - PCIe L0s support for PRQ.

For ASPM, L0s and L0sL1 options keeping for internal testing only and L1 will be default

Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/77442

Hsd-es-id: 16010822148
Impacted platforms: TGL
Original commit date: Thu Mar 19 19:22:14 2020 +0530
Change-Id: I8b1356ace05360405c06987b0b8b84694daeaebe
Original commit hash: ee2870bc77fd7b4f54dec46602eac13807c8fe50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 37a737a6d9d9bb9084014cbc55898f4bd1fcc62b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:52 2020 -0700 
-------------------------------------------------------------------------------- 
Platform/Generic C1S KW Fixes for Tigerlake-Master

Hsd-es-id: 14011336970
Original commit date: Fri Apr 17 22:45:27 2020 -0700
Change-Id: I005ef1c2d3379984ab2404de608978615169ac21
Original commit hash: 62fc67947810e3ef4ec03b576147fda62f6a0475

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 785fd9ab76a78219147de916f7afbf648f89f1cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Platform/Generic C1S KW Fixes identified with Tigerlake-Master branch Revision  3163.01

Fix KW #12871:  Array 'HardwareRemappedStorageConfig' of size 3 may use index value(s) 3..255.

Hsd-es-id: 14011336970
Original commit date: Wed Apr 22 11:32:04 2020 +0800
Change-Id: If1812b577be7046cb4984b5bb54282a27b990faa
Original commit hash: fe0bf3900dfb25bfd52c034a5b5176dc89fcd0e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 9d033f79cc21fd92740c8720613e7fb5fb1f7a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:42 2020 -0700 
-------------------------------------------------------------------------------- 
PeiBootGuardEventLogLib: Remove Tcg2PhysicalPresenceLib dependency.

Tcg2PhysicalPresenceLib is not used in the PeiBootGuardEventLogLib and
can be removed from the registered LibraryClasses.

Hsd-es-id: 22010183142
Original commit date: Mon Mar 30 14:19:24 2020 -0700
Change-Id: Idd59fe05ddb6ff5b512c7d22bd4712de0d92359b
Original commit hash: e663e5e4c59c23d106e5683b4210d00282c4eb2c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf

================================================================================ 
Commit: 42f59b3f97699ce846c03253a32df46c726b400d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL]Lp5 on TGL_U/Y platforms fail to boot due to overclocking settings

LPDDR5 supports the memory voltage minimum value is 500mV
Adding option in setup menu

Hsd-es-id: 22010507632
Original commit date: Wed Apr 22 13:41:54 2020 +0800
Change-Id: I43834166e9dacb11081e923fdd4f22779c8dfb61
Original commit hash: 3d9d360c8dcc7b1de42679ffeb161788f6d09363

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 26c12a0c48236b72a4da9db96a28b321dd26202c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIoPrivateLib: Adding reads after BAR1 MMIO writes for Serial IO library

 - Adding readback after BAR1 writes to ensure bridge observes the BAR1 access

Hsd-es-id: 14011046221
Original commit date: Wed Mar 4 14:07:16 2020 -0800
Change-Id: Id3efe127d40422a311953e38ddec18a9e65b8e68
Original commit hash: f8a2ef98381437789dcc468417585dff3c0e4596

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLib.c

================================================================================ 
Commit: abbe0738fe55e942fd3177b95893b3db8db22c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:26 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Startup ACM : Add support for 256KB Startup ACM

The large size of Startup ACM 256KB will be introduced to
support new required features for client projects.
- This commit adjusts flashmap to support the ACM.
- The ACM base address requires to align to 256KB, so
  this commit changes the alignment option to 256KB to
  include the ACM in BoardPkg FDF.
- This commit also makes flashmap order changes with Microcode FV,
  FirmwareBinaries FV and PostMemory FV. The change is intended to
  reduce development efforts on complicated alignment calculation
  on every single changes, so can prevent miscalculation.

Internal only below.
- Makes build script changes at flashmap alignment check
  on 256KB alignment. This is internal only change.
- Leaves comment at flashmap FDF files on the minimum size requirement
  at Microcode FV and Firmware Binaries FV.

Hsd-es-id: 14010874563
Original commit date: Thu Apr 2 20:20:17 2020 -0700
Change-Id: If443d5bd91ecf4d390b1ef20e73c5c043239f787
Original commit hash: 3f5f92b406b59ba55174576ade6d545ee6dde24e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeBoardPkg/bld.bat
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c

================================================================================ 
Commit: eeb7cc5a5c3133750cf105ea88d967777137acec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: MemTest with TME enabled fails during Warm Reset boot.

The TME/MKTME keys are re-generated during warm reset boot causing new encryption
key to be utilized even though memory is preseved with previous encryption key.

Solution: Restore previous encryption key during warm reset.

Hsd-es-id: 2208171194
Original commit date: Fri Apr 17 09:17:09 2020 -0700
Change-Id: I989529be870418c884baddb791d2d8256d8cc082
Original commit hash: 7d8c734e60c969019538b2babb95e3f61265c3ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf

================================================================================ 
Commit: 6c2c2cfa640401db799610f66a8fea3a1457a13d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:52:03 2020 -0700 
-------------------------------------------------------------------------------- 
TGL master fails to boot on H silicon unless VtD is disabled

adding temp WA by adding PRMRR reservation

Hsd-es-id: 22010503411
Impact Platforms: TGL

Original commit date: Thu Apr 23 02:22:00 2020 +0530
Change-Id: Ia1aff200865e1d95fb0172c60c428358b5625a18
Original commit hash: 2546f4ef02b5314bd4fd0a1a3540777acbf68c08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 97edd04bb31a1cf29d6e7f8d814117aba193a0a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS setting for Gen3 DMI and DMI equalization

adding link retrain and dekel init
added warm reset flow
added gen2 fix
Keeping Gen1 as default

Cherry-picked from Reviewed-on: https://git-amr-7.devtools.intel.com/gerrit/80086
Merged https://git-amr-7.devtools.intel.com/gerrit/#/c/80536/
Merged https://git-amr-7.devtools.intel.com/gerrit/#/c/80178/

Impact Platforms: TGL
Hsd-es-id: 1507801701

Original commit date: Mon Apr 6 17:37:04 2020 +0530
Change-Id: I227447fe5e8569ac5b462895f578aba404b30195
Original commit hash: 0a7d76f751d4e5b9ee134427cdd06e7dfe4e21f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.inf
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuDmiDekelInitLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/Library/CpuDmiInfoLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 59d79ac00b59bdb627b30ad5bd54c70f30898872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:46 2020 -0700 
-------------------------------------------------------------------------------- 
SLP_S0 LED does not turn off during S0ix with XDP connected

cherry pick from master https://git-amr-7.devtools.intel.com/gerrit/82128
Fix side effect caused by https://git-amr-7.devtools.intel.com/gerrit/#/c/78750/
1. Rename Bclk w/a to more generic term, since 0xA1 carries settings more than just a w/a for future expansion/requirement.
2. Removed obsolete functions for 0xA1.

Hsd-es-id: 22010527028
Original commit date: Wed Apr 22 16:01:56 2020 +0800
Change-Id: I359e9032f2fc09b5dae485ed6da509b478d4a44d
Original commit hash: dfa183d7c0e5cef52834e09e52d0ee9abbb546fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: 10a583f2967c5b2541567665658477cc72e12a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Apr 22 10:20:30 2020 -0700
Change-Id: I98dcd059104639a4d783265340a7cd9cc570027b
Original commit hash: e79aaa0a81366532e9288d034f844d2c52681a9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 51c078edcad0abf3a2847a0409c54c64eb641afe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:27 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Use value in StartupLocality event based on reported S-CRTM.

Depending on which entity establishes the S-CRTM the TPM startup locality might
differ. There are different scenarios in which CBnT ACM could initialize the
TPM, but will not be the S-CRTM.

BIOS will always create the StartupLocality event to describe the locality used
at the time of the TPM Startup command. When ACM is the S-CRTM, BIOS will read
the ACM policy status TpmStartupLocality field to reflect the locality used by
ACM. When BIOS is the S-CRTM, the locality will remain 0.

Moreover, for all cases in which ACM is the S-CRTM, BIOS needs to recreate the
static PCR measurements into PCR[00] in behalf of ACM.

Hsd-es-id: 14011248331
Original commit date: Thu Apr 2 13:23:50 2020 -0700
Change-Id: Ia939aa3e220cd800310f4d5f42e1f98fd36d044a
Original commit hash: 61a19cbda9a88784d6bc523c9cfb7c0abd835971

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 787ef245f0aeda6544d224abfab0c95e6aaaea37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3173_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 22 09:26:45 2020 -0700
Change-Id: Id1073b9bb952fc40675bf09e54a997c1ece4800b
Original commit hash: ebb65d9c7bb760073a6f46c6d5585765d94b6efd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2d55d5836d378a2bfff59c6c5e127a75999aa460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:51:12 2020 -0700 
-------------------------------------------------------------------------------- 
[RCR][TGL-U/-Y] BIOS menu provides options of PEP PCIe RP Disabled/Enabled

Modifed the PEP constraint for PEG0 and PCH PCIe RPs to suport both D0:F1 and D3 constraint
Based on the driver installed on the system, user need to upate this option.

Hsd-es-id: 22010372924
Original commit date: Thu Mar 26 19:53:34 2020 -0700
Change-Id: I5da2a7120144d2cb88f5c0af94f4f14439b5d987
Original commit hash: 401e23fc02afa5a6bc34280bbff54f7248b1e90d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 73361203b2610d7db37bfaca919bb5f1c1917041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:50:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: Update TDS documentation and flow to clarify requirement and behavior for TDS systems for BIOS Config Lock

If TDS is active but the TDS BIOS Configuration Lock option is NOT set (the user has aborted the lock or seal is BROKEN for other reason),
the BIOS SHOULD follow its normal boot sequence

Hsd-es-id: 16010925624
Original commit date: Thu Apr 9 11:06:51 2020 +0530
Change-Id: I4276099888517a6933fbad62abb379aad0468861
Original commit hash: 1f51eebed0de110e7b026cd127356de7fd0acf4d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c

================================================================================ 
Commit: 7845b4f6be366463ca19388e86bac2cc89221ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:50:51 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Enable UCSI by default

Hsd-es-id: 22010577015
Original commit date: Fri Apr 17 10:46:16 2020 -0700
Change-Id: I24c7c6713b8b87ec47fc6536ba6daa15d9408ed7
Original commit hash: eae4b9ed5ab5f12da3a83c3fd6400fda56e32ec2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 645df27ba5efd9c891bdec61c29171c33e494b14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:50:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Apr 21 10:01:00 2020 -0700
Change-Id: I213b7fdc51fa6dd47b342ef31e6756bf28ed2fac
Original commit hash: 13dc2c96b5540de3cb5a2959f57651b4a2328388

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f8e8f9f6dd614288c3dc83492c6f8f9e753a499d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:50:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS TGLMaster Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Tue Apr 21 09:56:03 2020 -0700
Change-Id: I8dc3732d007b3962b24733fa4954870c786cdb5d
Original commit hash: bd9cb808cb32d458b91ea80af4edfa392c765bc9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: b37459cb52f2911d5d54de0315be5f84f21bbfff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:50:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3172_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 21 09:10:34 2020 -0700
Change-Id: I4b3082e23e97b8622bcd2b7d8a508d053fdd7e33
Original commit hash: 609b93158ee514815fbd6667101fd3852d2bedc0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 241894622091254a2dc41c248b0657d93e8b6357 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:49:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Apr 20 09:57:14 2020 -0700
Change-Id: I96fd2286df774023a4dc1d5e860142b865e71c59
Original commit hash: 703997e737899e6a2976e20ec91379ac2be1364c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2a6d3a6374870eefaeaaad3458e8bd21c29ab81b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:49:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3171_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 20 09:10:51 2020 -0700
Change-Id: Id8a289b0263df82a24c1c94b386b5a9dd4c95606
Original commit hash: 36df8a711b0deb09247eb07802b60d85e2ce5d94

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c1f1f419fe5a0b2d070b11e08bf4bd6a3a9055c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:49:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:59:29 2020 -0700
Change-Id: I6325350b2128f0efde1654df348bb928097897a5
Original commit hash: 20f7d4557b75e4beae8412ab3f30eb9e4044fca0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fd968ac5deb10700a4902e1bd00d357cbd90386e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:49:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:49:53 2020 -0700
Change-Id: Iee3b4fea36e5c4b55047fde7df2cfe9ed9935285
Original commit hash: 02a25b26bc762a9ad1b5de724e925370f74ab301

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d12a6e565754ebbbf5ec6c0b8687346897ba23ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:49:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3167_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:08:38 2020 -0700
Change-Id: I35aa0a51cca4c108217475bc2e8d6f59c1e7bda4
Original commit hash: 2049468845b5643e0b5a977075f49ec657be02a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c6592f1dfea52d2645af8e54b9656b4c09509c22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:48:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Apr 18 09:59:25 2020 -0700
Change-Id: I6ec6fb3875434841822ebf3c1bec3c80b17ac297
Original commit hash: 61bb839c079e06b03f454ee18e52fd0c21acf868

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d1ad8b23e2712370770f9b36f095a31fe1276da4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:48:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3166_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 18 09:09:12 2020 -0700
Change-Id: Ie89d9dd9c09c8ae28c00ebd31620ccc068957c85
Original commit hash: 58f518c997d1a173e0de640aa103e88ec478bb6e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a1a20e3786a190fe2e462bec0b1febe5af79d308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:48:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Apr 17 09:58:54 2020 -0700
Change-Id: I0b6fb0dec5dc8a9784e550258a260e0c2e258186
Original commit hash: 252d00b1f0486242eba74654d5c3151fc60c20e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f4a13a6ee74ab75a474942f184f55eb81fb5cb08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:48:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3165_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 17 09:09:30 2020 -0700
Change-Id: Icd4faafa6347659a6a23a1415d5337f1e7b3a693
Original commit hash: febaa2384798733f3d0c02a758997351faec7b63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 86f0721e3fe8ec45576e6b3eea96fe7e1000f122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:47:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 10:01:05 2020 -0700
Change-Id: I5994ef91f54d7ce64e5ee9280523dd760195c8fa
Original commit hash: e645e099f59b4184a4c4c7f132fef972ec784a89

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1031c54f0bd6e039014c60c92850a89e40ecf040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:47:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3164_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 09:13:39 2020 -0700
Change-Id: If008ef78ef796b383c585443fbaac138f412284f
Original commit hash: 85171b7456cf2b2fd26093722b3f0f45f2da9a33

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03a0bac7291a5295caef18ac1446e9e09bcaf74d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:47:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add initial maintainer for TCC IpBlock

Add initial maintainer for TCC IpBlock

Hsd-es-id: NA
Original commit date: Wed Apr 15 16:47:19 2020 -0700
Change-Id: Id4db7ae9bd237b5703737f0d4cb25f183a5618a5
Original commit hash: 6a878522a84417dd4287301638ce172aab7f0146

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 689ff0bf280cb4897fda09127dde083873bdc5d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Typhoon Peak CNVd support

Adding support for new Typhoon Peak features
such as 11ax R2 support and UHB channels.

Hsd-es-id: 16010720454
Original commit date: Mon Jan 27 11:50:50 2020 +0530
Change-Id: I71565980c4161d21278480133c964941ad33297f
Original commit hash: 095bbbf220ae9c47e6eb4c8aacaaf7764061a7f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/DiscreteConnectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiRegulatory.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: b8b4c93c5c00e6e98d2b20fd82d167181f0548d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:41 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg\FspSerialIoUartDebugHelper: UART debug messages not working for Coreboot/Kernel after FSP initializes Uart.

FSP should utilize Skip option even for Debug UART (since it was configured previously).
If FspmUpd for UartDebugMode is set to Skip init, SerialIoUartConfiguration should return.

Hsd-es-id: 14011291487
Original commit date: Tue Apr 14 16:36:23 2020 -0700
Change-Id: Ic474e8cbe38a6c40bca194680a343dc1a53c9a9e
Original commit hash: 0bf54e6add02fd31d9e9a980db94b603b22c017b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c

================================================================================ 
Commit: d77fe6cabd960d39f8bc0c322c46d516c664d3f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Apr 21 05:46:13 2020 +0000
Original commit date: Tue Apr 21 05:46:13 2020 +0000
Original commit hash: fcfa1589dd1c219875c2f1185768047f9c2a3e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 970137cd3435c11aa9afd967c9bd208f7dc52e4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: KW fixes.

2LM C1S KW Fixes identified with Tigerlake-Master branch Revision 3163.01

Hsd-es-id: 14011336980
Original commit date: Mon Apr 20 12:39:10 2020 -0700
Change-Id: I555340f02c1314c3e6baba4dead6a0c8c25e57bc
Original commit hash: 56b21f12cc3e7af76a01613be902da9398e9f1ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c

================================================================================ 
Commit: c9cabdb1d1f80142bf4e9fab336c0e5ac868cf65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix IO stanby state and termination programming

BIOS used to incorectly map the enum values into HW values. Enum
values are shifted left by 1 to allow software to specify 0 as a
HW default state and before those values are written to the HW they
should be shifted right by 1.

Hsd-es-id: 22010559827
Original commit date: Thu Apr 16 21:03:04 2020 +0200
Change-Id: I4ae66fd4737bf16a8c96a1d2cc98acb0709b7c93
Original commit hash: 4e936f3b5fbdbbf57ec207e4c0b1dc0254e15634

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLib.c

================================================================================ 
Commit: 31b67569e6193587b4fb4f97f752e7555089cb62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:23 2020 -0700 
-------------------------------------------------------------------------------- 
Remove BIOS write to the IOP register PRIMDN_MASK1_0_0_0_MCHBAR_IMPH.tcss_in_d3 bit

Hsd-es-id: 22010583683
Original commit date: Wed Apr 15 19:17:54 2020 -0700
Change-Id: I42f2b841b1c51c4e99ee986bba6796ba55b3c362
Original commit hash: 22aee834b9c577877a9b96731796937ed7a83110

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c

================================================================================ 
Commit: 2cf3c0a50863d9360f1797e8dd727c26ab2d4ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Apr 20 09:57:14 2020 -0700
Change-Id: I96fd2286df774023a4dc1d5e860142b865e71c59
Original commit hash: 703997e737899e6a2976e20ec91379ac2be1364c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7996adf37c56eb049766854182b36d38e0201f4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:14 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY B0 - Need update to Chipset Init to optimize CDR settings for PVT

Hsd-es-id: 16011022171
Impact Platforms: TGL

Original commit date: Mon Apr 20 13:08:43 2020 +0530
Change-Id: I59e9d1a03de98b48b49d29d78545f8e1d0505359
Original commit hash: ce5ea0103091e9ac845ff13b7f76cb813385916e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 19823b6eb44217fc9018eb8864d287b281329bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3171_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 20 09:10:51 2020 -0700
Change-Id: Id8a289b0263df82a24c1c94b386b5a9dd4c95606
Original commit hash: 36df8a711b0deb09247eb07802b60d85e2ce5d94

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c791f8ffa769ee57dbda32357bed6eb265cad6ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Set platform flavor of TGL-H to FlavorMobile

TGL-H is missing DeepSx configuration options in setup menu for DC-only mode.

Hsd-es-id: 16010981878
Original commit date: Fri Apr 10 15:03:31 2020 +0800
Change-Id: I30bb051370508d61f1d6106d14f2438c2f903348
Original commit hash: e9a7a387873ffe33cc3a03f4c5355d3b2c4b6f1b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c

================================================================================ 
Commit: c6c115e204d2579701f8f1c5ba32541a15c12ca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:38:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:59:29 2020 -0700
Change-Id: I6325350b2128f0efde1654df348bb928097897a5
Original commit hash: 20f7d4557b75e4beae8412ab3f30eb9e4044fca0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5737efb40dfd76f8b040ecfd3eb4c0b03674e52c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:49:53 2020 -0700
Change-Id: Iee3b4fea36e5c4b55047fde7df2cfe9ed9935285
Original commit hash: 02a25b26bc762a9ad1b5de724e925370f74ab301

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e7d430b7e1ddeb81c634521d6f18923ec7e3e93d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3167_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 19 09:08:38 2020 -0700
Change-Id: I35aa0a51cca4c108217475bc2e8d6f59c1e7bda4
Original commit hash: 2049468845b5643e0b5a977075f49ec657be02a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ba1be269d603101e26c1731ef5180e18593ee49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update modPHY lanes used for TSN

Wrong lane numbers were checked in FIA for TSN

Hsd-es-id: 16010507164
Original commit date: Wed Apr 15 16:20:46 2020 -0700
Change-Id: I5976c37ed70f662c56baabf1cf0f5677b4e06ac4
Original commit hash: c1507dd0024b249c32ceba2986c0400ad6d6a847

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer2.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: 24f8721e3511ce146f7af30425e5fa712f728dab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Apr 18 09:59:25 2020 -0700
Change-Id: I6ec6fb3875434841822ebf3c1bec3c80b17ac297
Original commit hash: 61bb839c079e06b03f454ee18e52fd0c21acf868

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 511b81a969030f561580d76aa6c2ca4cf2400de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3166_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 18 09:09:12 2020 -0700
Change-Id: Ie89d9dd9c09c8ae28c00ebd31620ccc068957c85
Original commit hash: 58f518c997d1a173e0de640aa103e88ec478bb6e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 52b2dc57d5d7a5b7d060cd6646b3c83719471b1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:42 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: M.2-CPU - NVMe drive not detected

-CLKReq for PEG60,PEG10,PEG11,PEG12 were not defined
-Remove PO Safe Settings

Hsd-es-id: 22010572621
Original commit date: Thu Apr 16 15:47:21 2020 -0700
Change-Id: I4512fb21e6ef6e47276f4f14a93aa55c64e8bf5d
Original commit hash: 29d22759cef3a3430490ea2d5739d3f2ca26c8ff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 7c6f895d9a17d420f14189cc3d74acc78e69b2b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PCIe] PEG11 and PEG12 are disabled during boot

There was a documentation gap for STRPFUSECFG[RPC] register for 1x8-2x4(PEG12)

Hsd-es-id: 22010375609

Original commit date: Thu Apr 16 20:02:15 2020 +0530
Change-Id: I4da31308b3fc34d4e1f5c611ff7bbf93fe8fcce7
Original commit hash: 7b818b27ecc66844f034b7f45ae866cc4f155fa0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/CpuPcieInfo.h

================================================================================ 
Commit: b54872e2d8356a0be2589d44faf013d8eadcd18e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:35 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake H Microcode Update 0x20

Hsd-es-id: NA
Original commit date: Fri Apr 17 16:45:17 2020 -0700
Change-Id: Ib8cf8a97cb26c321dd08b2aa560565cf79aee099
Original commit hash: ce86b33e9a360326ef3f7975cedfeadaae8a4dad

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6606237a21b6a15c6490550215968c864f6511db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update PCI Express Configuration

Tx Speed Toggle is not happening with latest recipe implementation.
Since recipe change is not feasible we need to have a different implementation to unblock customer PCIe Gen 3 Tx Compliance Test

Hsd-es-id: 14011217468
Original commit date: Fri Mar 27 15:03:54 2020 -0700
Change-Id: I8078e8ca680348758120904269d0ba71eeea4902
Original commit hash: aab723b8799b4641852e52dd6c176b5bbe17c588

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsHsio.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c

================================================================================ 
Commit: 3ca84d5184e5795e907da99d4216750fc395b1c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Apr 17 09:58:54 2020 -0700
Change-Id: I0b6fb0dec5dc8a9784e550258a260e0c2e258186
Original commit hash: 252d00b1f0486242eba74654d5c3151fc60c20e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 13c079eeeb2164ce4d124471f5396faed4ede353 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3165_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 17 09:09:30 2020 -0700
Change-Id: Icd4faafa6347659a6a23a1415d5337f1e7b3a693
Original commit hash: febaa2384798733f3d0c02a758997351faec7b63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: eda4508f5cd31c0b27a78d2f6b8c56fca3a37752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Compliace]Failed to erase the Intel SSD when Secure Erase to Real.

Issue: SSD is in freeze lock status, so AMT can't send erase command to it.
Resolution: 1. Register a callback function to execute erase command before SSD is locked.
            2. Add SOL as a trusted console to be able to use SOL to enter HDD password.
Impacted: All TGL projects.

Hsd-es-id: 1307185979
Original commit date: Thu Apr 9 16:59:42 2020 +0800
Change-Id: Ic53638d9dd256eac2067f7c2256de8aaa8cdc14e
Original commit hash: c010ba73c8fe429b1bb3173951a128588ef128d9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/NvmeSecureErase.c
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.h
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureEraseDxe.inf
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.c
TigerLakePlatSamplePkg/Features/Amt/SecureEraseDxe/Ui.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 6c398fdd9ae5455e16680a34343297fb418191d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Tigerlake-Master IOTG] IEH workaround to hide invalid global correctable error message until IEH driver takeover

Mask global correctable error mask at IEH initialization
clear error status registers

Hsd-es-id: 1409440843
Original commit date: Tue Mar 31 17:34:02 2020 +0800
Change-Id: I092b6744dc15ce93e3fce5006f8f30bd570b0e2d
Original commit hash: 4e3074fcbc76f6c463a7492004ed3b10d1a36104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ieh/Include/Register/IehRegs.h
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehInitLib/PeiIehInitLibVer2.inf

================================================================================ 
Commit: 848f26725ee012d0719f543dd9de281e30fbe296 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:37:04 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Capsule: TGL U Security [Harmonized capsules]: PD  FW capsule update is failing

The timing to install gEnableCypressPDFmpProtocolGuid is too late which makes CYPD FMP is dispatch after EndOfDxe while we need this FMP to be dispatched before EndOfDxe.
Change the timing to install gEnableCypressPDFmpProtocolGuid and early DXE rather than BDS phase.

Hsd-es-id: 16010806216
Original commit date: Mon Apr 13 15:48:25 2020 +0800
Change-Id: Ie6e77ab8a711de211c7f21d600150af02074f869
Original commit hash: a2d061226425cafb21fb6bca6ca86dc8d5d68bdd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 2294cf6ec37fc408042fc824136f15d0240010dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:36:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 10:01:05 2020 -0700
Change-Id: I5994ef91f54d7ce64e5ee9280523dd760195c8fa
Original commit hash: e645e099f59b4184a4c4c7f132fef972ec784a89

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cfe55172a36424a0891b22a238c3466d50f9d16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:36:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] TGLMaster Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 09:36:19 2020 -0700
Change-Id: I523311929d1f5902efab85ed010c4c45488c2ffa
Original commit hash: 1a079ce5fb8cef40597cc04a6636a311b41d7c5c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: ca53ac69f5a27ff80fac36c59d124beef905d4bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:36:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3164_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 16 09:13:39 2020 -0700
Change-Id: If008ef78ef796b383c585443fbaac138f412284f
Original commit hash: 85171b7456cf2b2fd26093722b3f0f45f2da9a33

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b12ee5bc7286ba75a983d3cafa6cf1a989b5a4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 12 11:36:46 2020 -0700 
-------------------------------------------------------------------------------- 
Cannot achieve s0i3.2 when OpenIPC software applies LVM overrides at boot prep with USB2 DBC

cherry pick from master : https://git-amr-7.devtools.intel.com/gerrit/#/c/81493/
To achieve deeper sleep state with USB2 DbC needs ALL_PSF_IDLE_QUAL_EN_PSF to be 0, which is 1 by BWG default.
OpenIpc tool clears the bit and BIOS do not touch it if USB2 DbC connection is established.

Hsd-es-id: 22010555630
Original commit date: Thu Apr 16 12:16:50 2020 +0800
Change-Id: I7083c48437812be12da47620bdbfbb6c5b3dbef3
Original commit hash: 498ff4470f59cd921ab9d6ddac2c775567b20494

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
