{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730090148674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730090148674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 11:35:48 2024 " "Processing started: Mon Oct 28 11:35:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730090148674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730090148674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle -c single_cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730090148674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730090149205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "brc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/brc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i\$.sv 1 1 " "Found 1 design units, including 1 entities, in source file i\$.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I\$ " "Found entity 1: I\$" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "ImmGen.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/ImmGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insn_vld.sv 1 1 " "Found 1 design units, including 1 entities, in source file insn_vld.sv" { { "Info" "ISGN_ENTITY_NAME" "1 insn_vld " "Found entity 1: insn_vld" {  } { { "insn_vld.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/insn_vld.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149280 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "lsu.sv(214) " "Verilog HDL Event Control warning at lsu.sv(214): Event Control contains a complex event expression" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 214 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1730090149281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 2 2 " "Found 2 design units, including 2 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149282 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram " "Found entity 2: sram" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_adder " "Found entity 1: pc_adder" {  } { { "pc_adder.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_debug.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_debug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_debug " "Found entity 1: pc_debug" {  } { { "pc_debug.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc_debug.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc Pc single_cycle.sv(26) " "Verilog HDL Declaration information at single_cycle.sv(26): object \"pc\" differs only in case from object \"Pc\" in the same scope" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1730090149313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle " "Found entity 1: single_cycle" {  } { { "single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_single_cycle " "Found entity 1: tb_single_cycle" {  } { { "tb_single_cycle.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/tb_single_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730090149320 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(27) " "Verilog HDL error at lsu.sv(27): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 27 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149321 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(28) " "Verilog HDL error at lsu.sv(28): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 28 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149321 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(29) " "Verilog HDL error at lsu.sv(29): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 29 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149321 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(30) " "Verilog HDL error at lsu.sv(30): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 30 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(31) " "Verilog HDL error at lsu.sv(31): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 31 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(32) " "Verilog HDL error at lsu.sv(32): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 32 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(33) " "Verilog HDL error at lsu.sv(33): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 33 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(34) " "Verilog HDL error at lsu.sv(34): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 34 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(35) " "Verilog HDL error at lsu.sv(35): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 35 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(36) " "Verilog HDL error at lsu.sv(36): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 36 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(37) " "Verilog HDL error at lsu.sv(37): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 37 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(38) " "Verilog HDL error at lsu.sv(38): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 38 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(39) " "Verilog HDL error at lsu.sv(39): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 39 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(40) " "Verilog HDL error at lsu.sv(40): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 40 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(41) " "Verilog HDL error at lsu.sv(41): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 41 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(42) " "Verilog HDL error at lsu.sv(42): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 42 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "i_st_data lsu.sv(43) " "Verilog HDL error at lsu.sv(43): value cannot be assigned to input \"i_st_data\"" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 43 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149322 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_fpga.sv 1 1 " "Using design file top_fpga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "top_fpga.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/top_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730090149364 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1730090149364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730090149365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_cycle single_cycle:u_single_cycle " "Elaborating entity \"single_cycle\" for hierarchy \"single_cycle:u_single_cycle\"" {  } { { "top_fpga.sv" "u_single_cycle" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/top_fpga.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 single_cycle:u_single_cycle\|mux_2to1:mux211 " "Elaborating entity \"mux_2to1\" for hierarchy \"single_cycle:u_single_cycle\|mux_2to1:mux211\"" {  } { { "single_cycle.sv" "mux211" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc single_cycle:u_single_cycle\|pc:Pc " "Elaborating entity \"pc\" for hierarchy \"single_cycle:u_single_cycle\|pc:Pc\"" {  } { { "single_cycle.sv" "Pc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_adder single_cycle:u_single_cycle\|pc_adder:adder " "Elaborating entity \"pc_adder\" for hierarchy \"single_cycle:u_single_cycle\|pc_adder:adder\"" {  } { { "single_cycle.sv" "adder" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I\$ single_cycle:u_single_cycle\|I\$:i\$ " "Elaborating entity \"I\$\" for hierarchy \"single_cycle:u_single_cycle\|I\$:i\$\"" {  } { { "single_cycle.sv" "i\$" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149452 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 2048 I\$.sv(8) " "Verilog HDL warning at I\$.sv(8): number of words (4) in memory file does not match the number of elements in the address range \[0:2048\]" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1730090149458 "|top_fpga|single_cycle:u_single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.data_a 0 I\$.sv(5) " "Net \"instructions_value.data_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730090149458 "|top_fpga|single_cycle:u_single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.waddr_a 0 I\$.sv(5) " "Net \"instructions_value.waddr_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730090149458 "|top_fpga|single_cycle:u_single_cycle|I$:i$"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_value.we_a 0 I\$.sv(5) " "Net \"instructions_value.we_a\" at I\$.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "I\$.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/I\$.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730090149458 "|top_fpga|single_cycle:u_single_cycle|I$:i$"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile single_cycle:u_single_cycle\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"single_cycle:u_single_cycle\|regfile:regf\"" {  } { { "single_cycle.sv" "regf" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen single_cycle:u_single_cycle\|ImmGen:immgen " "Elaborating entity \"ImmGen\" for hierarchy \"single_cycle:u_single_cycle\|ImmGen:immgen\"" {  } { { "single_cycle.sv" "immgen" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc single_cycle:u_single_cycle\|brc:Brc " "Elaborating entity \"brc\" for hierarchy \"single_cycle:u_single_cycle\|brc:Brc\"" {  } { { "single_cycle.sv" "Brc" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu single_cycle:u_single_cycle\|alu:Alu " "Elaborating entity \"alu\" for hierarchy \"single_cycle:u_single_cycle\|alu:Alu\"" {  } { { "single_cycle.sv" "Alu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu single_cycle:u_single_cycle\|lsu:Lsu " "Elaborating entity \"lsu\" for hierarchy \"single_cycle:u_single_cycle\|lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730090149496 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(170) " "Verilog HDL Case Statement warning at lsu.sv(170): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 170 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1730090149501 "|top_fpga|single_cycle:u_single_cycle|lsu:Lsu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lsu.sv(165) " "Verilog HDL Case Statement warning at lsu.sv(165): incomplete case statement has no default case item" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 165 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1730090149501 "|top_fpga|single_cycle:u_single_cycle|lsu:Lsu"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lsu.sv(147) " "Verilog HDL Case Statement information at lsu.sv(147): all case item expressions in this case statement are onehot" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 147 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1730090149501 "|top_fpga|single_cycle:u_single_cycle|lsu:Lsu"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[6\] i_st_data\[6\] lsu.sv(26) " "Net \"i_st_data\[6\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[6\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[6\] lsu.sv(5) " "\"i_st_data\[6\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[5\] i_st_data\[5\] lsu.sv(26) " "Net \"i_st_data\[5\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[5\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[5\] lsu.sv(5) " "\"i_st_data\[5\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[4\] i_st_data\[4\] lsu.sv(26) " "Net \"i_st_data\[4\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[4\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[4\] lsu.sv(5) " "\"i_st_data\[4\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[3\] i_st_data\[3\] lsu.sv(26) " "Net \"i_st_data\[3\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[3\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[3\] lsu.sv(5) " "\"i_st_data\[3\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[2\] i_st_data\[2\] lsu.sv(26) " "Net \"i_st_data\[2\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[2\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[2\] lsu.sv(5) " "\"i_st_data\[2\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[1\] i_st_data\[1\] lsu.sv(26) " "Net \"i_st_data\[1\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[1\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[1\] lsu.sv(5) " "\"i_st_data\[1\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "i_st_data\[0\] i_st_data\[0\] lsu.sv(26) " "Net \"i_st_data\[0\]\" at lsu.sv(26) is already driven by input port \"i_st_data\[0\]\", and cannot be driven by another signal" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 26 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "i_st_data\[0\] lsu.sv(5) " "\"i_st_data\[0\]\" was declared at lsu.sv(5)" {  } { { "lsu.sv" "" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/lsu.sv" 5 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Quartus II" 0 -1 1730090149516 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "single_cycle:u_single_cycle\|lsu:Lsu " "Can't elaborate user hierarchy \"single_cycle:u_single_cycle\|lsu:Lsu\"" {  } { { "single_cycle.sv" "Lsu" { Text "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/single_cycle.sv" 128 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730090149517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg " "Generated suppressed messages file C:/Users/Admin/Documents/SEM241/Computer_Organization_and_Design_(EE4423)/milestone/ctmt/milestone2/output_files/single_cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730090149556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 32 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 32 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730090149697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 28 11:35:49 2024 " "Processing ended: Mon Oct 28 11:35:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730090149697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730090149697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730090149697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730090149697 ""}
