
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf7_readFilters53'.
Generating RTLIL representation for module `\td_fused_top_mux_416_64_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_416_64_1_1
root of   1 design levels: td_fused_top_tdf7_readFilters53
Automatically selected td_fused_top_tdf7_readFilters53 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_readFilters53
Used module:     \td_fused_top_mux_416_64_1_1
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Generating RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 64
Parameter \din1_WIDTH = 64
Parameter \din2_WIDTH = 64
Parameter \din3_WIDTH = 64
Parameter \din4_WIDTH = 16
Parameter \dout_WIDTH = 64
Found cached RTLIL representation for module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_readFilters53
Used module:     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf7_readFilters53
Used module:     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1
Removing unused module `\td_fused_top_mux_416_64_1_1'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:943$387 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:935$381 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:927$377 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:919$371 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:911$367 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:903$361 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:895$357 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:887$351 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:879$347 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:871$341 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:863$337 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:855$331 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:847$327 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:839$321 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:831$317 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:823$311 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:815$307 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:807$301 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:799$297 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:791$291 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:783$287 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:775$281 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:767$277 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:759$271 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:751$267 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:743$261 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:735$257 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:727$251 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:719$247 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:711$241 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:703$237 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:695$231 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:687$227 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:679$218 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:671$211 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:663$205 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:655$199 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:647$193 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:639$187 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:631$185 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:623$177 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:615$169 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:607$161 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:599$157 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:591$155 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:583$153 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:524$105 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:516$89 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:508$73 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:500$57 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:492$41 in module td_fused_top_tdf7_readFilters53.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:480$30 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:470$27 in module td_fused_top_tdf7_readFilters53.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22 in module td_fused_top_tdf7_readFilters53.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:444$7 in module td_fused_top_tdf7_readFilters53.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:432$3 in module td_fused_top_tdf7_readFilters53.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:424$1 in module td_fused_top_tdf7_readFilters53.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 53 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:0$460'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:0$460'.
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:998$432'.
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:943$387'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:935$381'.
     1/1: $1\weight_vecs_3_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:927$377'.
     1/1: $1\weight_vecs_3_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:919$371'.
     1/1: $1\weight_vecs_3_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:911$367'.
     1/1: $1\weight_vecs_3_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:903$361'.
     1/1: $1\weight_vecs_3_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:895$357'.
     1/1: $1\weight_vecs_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:887$351'.
     1/1: $1\weight_vecs_3_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:879$347'.
     1/1: $1\weight_vecs_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:871$341'.
     1/1: $1\weight_vecs_2_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:863$337'.
     1/1: $1\weight_vecs_2_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:855$331'.
     1/1: $1\weight_vecs_2_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:847$327'.
     1/1: $1\weight_vecs_2_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:839$321'.
     1/1: $1\weight_vecs_2_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:831$317'.
     1/1: $1\weight_vecs_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:823$311'.
     1/1: $1\weight_vecs_2_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:815$307'.
     1/1: $1\weight_vecs_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:807$301'.
     1/1: $1\weight_vecs_1_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:799$297'.
     1/1: $1\weight_vecs_1_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:791$291'.
     1/1: $1\weight_vecs_1_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:783$287'.
     1/1: $1\weight_vecs_1_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:775$281'.
     1/1: $1\weight_vecs_1_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:767$277'.
     1/1: $1\weight_vecs_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:759$271'.
     1/1: $1\weight_vecs_1_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:751$267'.
     1/1: $1\weight_vecs_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:743$261'.
     1/1: $1\weight_vecs_0_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:735$257'.
     1/1: $1\weight_vecs_0_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:727$251'.
     1/1: $1\weight_vecs_0_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:719$247'.
     1/1: $1\weight_vecs_0_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:711$241'.
     1/1: $1\weight_vecs_0_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:703$237'.
     1/1: $1\weight_vecs_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:695$231'.
     1/1: $1\weight_vecs_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:687$227'.
     1/1: $1\weight_vecs_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:679$218'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:671$211'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:663$205'.
     1/1: $1\filter_data_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:655$199'.
     1/1: $1\filter_data_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:647$193'.
     1/1: $1\filter_data_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:639$187'.
     1/1: $1\filter_data_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:631$185'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:623$177'.
     1/1: $1\ap_phi_mux_jj_phi_fu_449_p4[1:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:615$169'.
     1/1: $1\ap_phi_mux_ii_phi_fu_427_p4[1:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:607$161'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:599$157'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:591$155'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:583$153'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:577$151'.
     1/1: $0\sext_ln47_reg_989[9:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:570$143'.
     1/2: $0\select_ln48_3_reg_1016[1:0]
     2/2: $0\select_ln47_4_reg_1003[1:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
     1/3: $0\lshr_ln_reg_1023_pp0_iter1_reg[2:0]
     2/3: $0\icmp_ln47_reg_999_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln47_reg_999[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
     1/4: $0\filter_data_3_load_reg_1079[63:0]
     2/4: $0\filter_data_2_load_reg_1074[63:0]
     3/4: $0\filter_data_1_load_reg_1069[63:0]
     4/4: $0\filter_data_0_load_reg_1064[63:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:546$129'.
     1/2: $0\lshr_ln_reg_1023[2:0]
     2/2: $0\add_ln55_reg_1010[9:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
     1/3: $0\add_ln55_4_reg_1039_pp0_iter2_reg[5:0]
     2/3: $0\lshr_ln_reg_1023_pp0_iter2_reg[2:0]
     3/3: $0\icmp_ln47_reg_999_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:532$121'.
     1/1: $0\add_ln55_4_reg_1039[5:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:524$105'.
     1/1: $0\kk_reg_456[5:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:516$89'.
     1/1: $0\jj_reg_445[1:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:508$73'.
     1/1: $0\indvar_flatten_reg_434[5:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:500$57'.
     1/1: $0\indvar_flatten13_reg_412[6:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:492$41'.
     1/1: $0\ii_reg_423[1:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:480$30'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:470$27'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:444$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:432$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:424$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_block_state1' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:998$432'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_NS_fsm' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:943$387'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_3_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:935$381'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_3_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:927$377'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_2_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:919$371'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_2_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:911$367'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_1_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:903$361'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_1_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:895$357'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_0_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:887$351'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_3_0_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:879$347'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_3_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:871$341'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_3_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:863$337'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_2_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:855$331'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_2_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:847$327'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_1_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:839$321'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_1_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:831$317'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_0_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:823$311'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_2_0_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:815$307'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_3_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:807$301'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_3_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:799$297'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_2_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:791$291'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_2_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:783$287'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_1_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:775$281'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_1_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:767$277'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_0_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:759$271'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_1_0_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:751$267'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_3_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:743$261'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_3_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:735$257'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_2_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:727$251'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_2_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:719$247'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_1_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:711$241'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_1_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:703$237'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_0_we0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:695$231'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\weight_vecs_0_0_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:687$227'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\indices_23_read' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:679$218'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\indices_23_blk_n' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:671$211'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\filter_data_3_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:663$205'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\filter_data_2_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:655$199'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\filter_data_1_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:647$193'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\filter_data_0_ce0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:639$187'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_ready' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:631$185'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_phi_mux_jj_phi_fu_449_p4' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:623$177'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_phi_mux_ii_phi_fu_427_p4' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:615$169'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_idle_pp0' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:607$161'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_idle' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:599$157'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_done' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:591$155'.
No latch inferred for signal `\td_fused_top_tdf7_readFilters53.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:583$153'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf7_readFilters53.\sext_ln47_reg_989' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:577$151'.
  created $dff cell `$procdff$735' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\select_ln47_4_reg_1003' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:570$143'.
  created $dff cell `$procdff$736' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\select_ln48_3_reg_1016' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:570$143'.
  created $dff cell `$procdff$737' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\icmp_ln47_reg_999' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
  created $dff cell `$procdff$738' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\icmp_ln47_reg_999_pp0_iter1_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
  created $dff cell `$procdff$739' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\lshr_ln_reg_1023_pp0_iter1_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
  created $dff cell `$procdff$740' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\filter_data_0_load_reg_1064' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
  created $dff cell `$procdff$741' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\filter_data_1_load_reg_1069' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
  created $dff cell `$procdff$742' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\filter_data_2_load_reg_1074' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
  created $dff cell `$procdff$743' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\filter_data_3_load_reg_1079' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
  created $dff cell `$procdff$744' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\add_ln55_reg_1010' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:546$129'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\lshr_ln_reg_1023' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:546$129'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\icmp_ln47_reg_999_pp0_iter2_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\lshr_ln_reg_1023_pp0_iter2_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\add_ln55_4_reg_1039_pp0_iter2_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\add_ln55_4_reg_1039' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:532$121'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\kk_reg_456' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:524$105'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\jj_reg_445' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:516$89'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\indvar_flatten_reg_434' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:508$73'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\indvar_flatten13_reg_412' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:500$57'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ii_reg_423' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:492$41'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:480$30'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:470$27'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:444$7'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_done_reg' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:432$3'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\td_fused_top_tdf7_readFilters53.\ap_CS_fsm' using process `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:424$1'.
  created $dff cell `$procdff$761' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:0$460'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:998$432'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:943$387'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:943$387'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:935$381'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:935$381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:927$377'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:927$377'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:919$371'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:919$371'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:911$367'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:911$367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:903$361'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:903$361'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:895$357'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:895$357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:887$351'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:887$351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:879$347'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:879$347'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:871$341'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:871$341'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:863$337'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:863$337'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:855$331'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:855$331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:847$327'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:847$327'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:839$321'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:839$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:831$317'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:831$317'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:823$311'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:823$311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:815$307'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:815$307'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:807$301'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:807$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:799$297'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:799$297'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:791$291'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:791$291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:783$287'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:783$287'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:775$281'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:775$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:767$277'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:767$277'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:759$271'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:759$271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:751$267'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:751$267'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:743$261'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:743$261'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:735$257'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:735$257'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:727$251'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:727$251'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:719$247'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:719$247'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:711$241'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:711$241'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:703$237'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:703$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:695$231'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:695$231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:687$227'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:687$227'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:679$218'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:679$218'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:671$211'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:671$211'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:663$205'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:663$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:655$199'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:655$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:647$193'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:647$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:639$187'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:639$187'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:631$185'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:631$185'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:623$177'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:623$177'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:615$169'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:615$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:607$161'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:607$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:599$157'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:599$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:591$155'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:591$155'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:583$153'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:583$153'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:577$151'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:577$151'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:570$143'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:570$143'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:562$139'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:553$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:546$129'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:546$129'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:538$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:532$121'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:532$121'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:524$105'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:524$105'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:516$89'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:516$89'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:508$73'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:508$73'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:500$57'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:500$57'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:492$41'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:492$41'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:480$30'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:480$30'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:470$27'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:470$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:456$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:444$7'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:444$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:432$3'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:432$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:424$1'.
Removing empty process `td_fused_top_tdf7_readFilters53.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:424$1'.
Cleaned up 81 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_tdf7_readFilters53.
<suppressed ~345 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf7_readFilters53.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf7_readFilters53'.
<suppressed ~354 debug messages>
Removed a total of 119 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf7_readFilters53..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$695.
    dead port 2/2 on $mux $procmux$695.
    dead port 1/2 on $mux $procmux$479.
    dead port 2/2 on $mux $procmux$481.
    dead port 1/2 on $mux $procmux$603.
    dead port 2/2 on $mux $procmux$603.
    dead port 2/2 on $mux $procmux$488.
    dead port 2/2 on $mux $procmux$496.
Removed 8 multiplexer ports.
<suppressed ~73 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf7_readFilters53.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf7_readFilters53'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$755 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$693_Y, Q = \ii_reg_423).
Adding EN signal on $procdff$754 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$688_Y, Q = \indvar_flatten13_reg_412).
Adding EN signal on $procdff$753 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$683_Y, Q = \indvar_flatten_reg_434).
Adding EN signal on $procdff$752 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$678_Y, Q = \jj_reg_445).
Adding EN signal on $procdff$751 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$673_Y, Q = \kk_reg_456).
Adding EN signal on $procdff$746 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:1036$455_Y [4:2], Q = \lshr_ln_reg_1023).
Adding SRST signal on $procdff$761 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding EN signal on $procdff$745 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:984$431_Y, Q = \add_ln55_reg_1010).
Adding EN signal on $procdff$744 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \filter_data_3_q0, Q = \filter_data_3_load_reg_1079).
Adding EN signal on $procdff$743 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \filter_data_2_q0, Q = \filter_data_2_load_reg_1074).
Adding EN signal on $procdff$742 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \filter_data_1_q0, Q = \filter_data_1_load_reg_1069).
Adding EN signal on $procdff$741 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \filter_data_0_q0, Q = \filter_data_0_load_reg_1064).
Adding EN signal on $procdff$740 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \lshr_ln_reg_1023, Q = \lshr_ln_reg_1023_pp0_iter1_reg).
Adding EN signal on $procdff$739 ($dff) from module td_fused_top_tdf7_readFilters53 (D = \icmp_ln47_reg_999, Q = \icmp_ln47_reg_999_pp0_iter1_reg).
Adding EN signal on $procdff$738 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:1020$440_Y, Q = \icmp_ln47_reg_999).
Adding EN signal on $procdff$737 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:1032$451_Y, Q = \select_ln48_3_reg_1016).
Adding EN signal on $procdff$736 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:1028$447_Y, Q = \select_ln47_4_reg_1003).
Adding EN signal on $procdff$735 ($dff) from module td_fused_top_tdf7_readFilters53 (D = { 1'0 $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:1052$458_Y }, Q = \sext_ln47_reg_989).
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$795 ($dffe) from module td_fused_top_tdf7_readFilters53.
Adding SRST signal on $procdff$759 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$716_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$797 ($sdff) from module td_fused_top_tdf7_readFilters53 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$756 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$698_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$758 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$711_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$760 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$724_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$757 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $procmux$703_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding EN signal on $procdff$750 ($dff) from module td_fused_top_tdf7_readFilters53 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf7_readFilters53.v:982$430_Y, Q = \add_ln55_4_reg_1039).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf7_readFilters53..
Removed 35 unused cells and 680 unused wires.
<suppressed ~41 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf7_readFilters53.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf7_readFilters53..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf7_readFilters53.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf7_readFilters53'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf7_readFilters53..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf7_readFilters53.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf7_readFilters53..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
  Optimizing cells in module \td_fused_top_tdf7_readFilters53.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1'.
Finding identical cells in module `\td_fused_top_tdf7_readFilters53'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1..
Finding unused cells or wires in module \td_fused_top_tdf7_readFilters53..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1.
Optimizing module td_fused_top_tdf7_readFilters53.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1 ===

   Number of wires:                 24
   Number of wire bits:           1440
   Number of public wires:          24
   Number of public wire bits:    1440
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                          192

=== td_fused_top_tdf7_readFilters53 ===

   Number of wires:                235
   Number of wire bits:           2285
   Number of public wires:         187
   Number of public wire bits:    2201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                          100
     $and                           14
     $dff                           10
     $dffe                         316
     $eq                            22
     $mux                           86
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           75

=== design hierarchy ===

   td_fused_top_tdf7_readFilters53      1
     $paramod$ab94746a42091e92ea832e1dab14e57f925e29d9\td_fused_top_mux_416_64_1_1      0

   Number of wires:                235
   Number of wire bits:           2285
   Number of public wires:         187
   Number of public wire bits:    2201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                112
     $add                          100
     $and                           14
     $dff                           10
     $dffe                         316
     $eq                            22
     $mux                           86
     $not                           12
     $or                             4
     $pmux                           3
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                           7
     $sdffe                          1
     $sub                           75

End of script. Logfile hash: aff16523c0, CPU: user 0.26s system 0.00s, MEM: 17.28 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 35% 2x read_verilog (0 sec), 19% 5x opt_expr (0 sec), ...
