
---------- Begin Simulation Statistics ----------
final_tick                                 2473451000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 162307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 796140                       # Number of bytes of host memory used
host_op_rate                                   266814                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.86                       # Real time elapsed on the host
host_tick_rate                              138470820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2899194                       # Number of instructions simulated
sim_ops                                       4765983                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002473                       # Number of seconds simulated
sim_ticks                                  2473451000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               645274                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            105367                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1024641                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             369066                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          645274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           276208                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1079609                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        40064                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3209265                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2764253                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            105375                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     570044                       # Number of branches committed
system.cpu.commit.bw_lim_events                236841                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2610104                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2899194                       # Number of instructions committed
system.cpu.commit.committedOps                4765983                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2091628                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.278600                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.900971                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       936884     44.79%     44.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       320507     15.32%     60.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       131162      6.27%     66.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       134746      6.44%     72.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95828      4.58%     77.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        49772      2.38%     79.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        49202      2.35%     82.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       136686      6.53%     88.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       236841     11.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2091628                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        312                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8278                       # Number of function calls committed.
system.cpu.commit.int_insts                   4749452                       # Number of committed integer instructions.
system.cpu.commit.loads                        420352                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8234      0.17%      0.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4008626     84.11%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              36      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          420324      8.82%     93.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         328471      6.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4765983                       # Class of committed instruction
system.cpu.commit.refs                         748975                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2899194                       # Number of Instructions Simulated
system.cpu.committedOps                       4765983                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.853152                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.853152                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                462814                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                8948784                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   629936                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1102094                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 105463                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                166259                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      518554                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      410714                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.fetch.Branches                     1079609                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    607427                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1697559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 30660                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5859794                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            72                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  210926                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.436479                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             663452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             389955                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.369075                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2466566                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.864974                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.694113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1074888     43.58%     43.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11962      0.48%     44.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7099      0.29%     44.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   184813      7.49%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    29058      1.18%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    99878      4.05%     57.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40844      1.66%     58.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    52263      2.12%     60.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   965761     39.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2466566                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       515                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      172                       # number of floating regfile writes
system.cpu.idleCycles                            6886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               116366                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   721435                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.594359                       # Inst execution rate
system.cpu.iew.exec_refs                       928975                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     410713                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  271732                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                616711                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 32                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             16490                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               531622                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             7376088                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                518262                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            273140                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6417022                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    123                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   386                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 105463                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   517                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            26152                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          110                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       196359                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       202999                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            110                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        78481                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37885                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6211043                       # num instructions consuming a value
system.cpu.iew.wb_count                       6350767                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.721478                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4481128                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.567572                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6372525                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  8640962                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5201084                       # number of integer regfile writes
system.cpu.ipc                               1.172125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.172125                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             17846      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5673376     84.80%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   50      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   54      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  64      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               555463      8.30%     93.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              440350      6.58%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2776      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            153      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6690162                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3128                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                6243                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          375                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              25438                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      211589                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031627                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  211444     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    103      0.05%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6880777                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16072130                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6350392                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9960857                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    7376023                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6690162                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  65                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2610104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19894                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2834693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2466566                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.712339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.481770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              829971     33.65%     33.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              179782      7.29%     40.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              240019      9.73%     50.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              238372      9.66%     60.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              257173     10.43%     70.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              229301      9.30%     80.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              327079     13.26%     93.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              141397      5.73%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               23472      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2466566                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.704787                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      607440                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            44                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            142277                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           160188                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               616711                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              531622                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2432653                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          2473452                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  377515                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5919236                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4598                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   707381                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 56246                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19926499                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8441363                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10462248                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1120365                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  20111                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 105463                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                155073                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4543012                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              7228                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         12079611                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            769                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 24                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    684550                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9230874                       # The number of ROB reads
system.cpu.rob.rob_writes                    15129481                       # The number of ROB writes
system.cpu.timesIdled                             195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1916                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1008                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          164                       # Transaction distribution
system.membus.trans_dist::WritebackClean          132                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadExReq               572                       # Transaction distribution
system.membus.trans_dist::ReadExResp              572                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            354                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           655                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          839                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2657                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  120064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1581                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000633                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.025150                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1580     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1581                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3100000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1869750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            6557750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          22592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          78528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             101120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9133797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31748355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40882152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9133797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9133797                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4243464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4243464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4243464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9133797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31748355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45125616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002939208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3984                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                256                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1581                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        296                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1581                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                3                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18025500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7755000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                47106750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11621.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30371.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      982                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     229                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1581                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  296                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.911814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.389595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   167.577387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          117     19.47%     19.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          402     66.89%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      6.16%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      2.33%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      1.33%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.67%     96.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.33%     97.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.33%     98.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          601                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.812500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.227069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.003363                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              7     43.75%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5     31.25%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      6.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.957392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.264911                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     56.25%     56.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     37.50%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  99264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  101184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2473443000                       # Total gap between requests
system.mem_ctrls.avgGap                    1317763.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        77568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 8771550.356162300333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31360233.131766099483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7037940.108779191040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          296                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10167750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36939000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  51137924250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28722.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30105.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 172763257.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               580635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2627520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             480240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     194840880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        260724270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        730248000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1190629665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.363757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1896058750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     82420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    494972250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3241560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1700160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8446620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     194840880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        618020790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        429366720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1256556330                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.017474                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1110710500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     82420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1280320500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       606974                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           606974                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       606974                       # number of overall hits
system.cpu.icache.overall_hits::total          606974                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26278000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26278000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26278000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26278000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       607427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       607427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       607427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       607427                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000746                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000746                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000746                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000746                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58008.830022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58008.830022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58008.830022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58008.830022                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          132                       # number of writebacks
system.cpu.icache.writebacks::total               132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           99                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           99                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           99                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21473000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21473000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21473000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000583                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000583                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60658.192090                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60658.192090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60658.192090                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60658.192090                       # average overall mshr miss latency
system.cpu.icache.replacements                    132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       606974                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          606974                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26278000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26278000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       607427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       607427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000746                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000746                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58008.830022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58008.830022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21473000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60658.192090                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60658.192090                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           207.222243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              607327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1720.473088                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   207.222243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.809462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.809462                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1215207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1215207                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       818395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           818395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       818395                       # number of overall hits
system.cpu.dcache.overall_hits::total          818395                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2585                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2585                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2585                       # number of overall misses
system.cpu.dcache.overall_misses::total          2585                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    143705999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    143705999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    143705999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    143705999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       820980                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       820980                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       820980                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       820980                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003149                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003149                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003149                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55592.262669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55592.262669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55592.262669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55592.262669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          255                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.dcache.writebacks::total               164                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1358                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1358                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1358                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1227                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1227                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1227                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76494999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76494999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76494999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76494999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62343.112469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62343.112469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62343.112469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62343.112469                       # average overall mshr miss latency
system.cpu.dcache.replacements                    203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       490383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          490383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    105427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    105427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       492356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       492356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53434.870755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53434.870755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62050.381679                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62050.381679                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       328012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         328012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38278999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38278999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       328624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001862                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62547.383987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62547.383987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35851999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35851999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62678.319930                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62678.319930                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2473451000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           663.088522                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              819622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1227                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            667.988590                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   663.088522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.647547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.647547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1643187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1643187                       # Number of data accesses

---------- End Simulation Statistics   ----------
