	component seven_tube_debug is
		port (
			probe  : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- probe
			source : out std_logic_vector(23 downto 0)                     -- source
		);
	end component seven_tube_debug;

