{"vcs1":{"timestamp_begin":1765799258.501175522, "rt":3.13, "ut":1.45, "st":0.16}}
{"vcselab":{"timestamp_begin":1765799261.704911086, "rt":1.71, "ut":0.27, "st":0.06}}
{"link":{"timestamp_begin":1765799263.453510781, "rt":0.23, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765799258.160000305}
{"VCS_COMP_START_TIME": 1765799258.160000305}
{"VCS_COMP_END_TIME": 1765799263.750287331}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 383632}}
{"vcselab": {"peak_mem": 241112}}
