// Seed: 1530051152
module module_0 (
    input supply1 id_0,
    output wire id_1,
    output supply1 id_2,
    output supply0 id_3[-1 : -1],
    input wor id_4
);
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_1  = 32'd38,
    parameter id_12 = 32'd99
) (
    input uwire id_0,
    input tri _id_1,
    input wor id_2[id_12 : id_1],
    output tri id_3,
    output wire id_4,
    output wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    output supply0 id_8,
    output supply1 id_9,
    output tri id_10,
    input wand id_11,
    output tri _id_12,
    input wor id_13,
    input wire id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_9,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
