Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 30 18:04:30 2023
| Host         : LAPTOP-K6G3ST0S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    57          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (71)
5. checking no_input_delay (8)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK/ACLK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: CLK/CLK_DIV_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Drive/PWM0/TC/E_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Station/WasherPWM/TCR0/E_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (71)
-------------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.896        0.000                      0                  118        0.211        0.000                      0                  118        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.896        0.000                      0                  118        0.211        0.000                      0                  118        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.289ns (55.662%)  route 1.823ns (44.338%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.474 r  Station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.561     6.035    Station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     6.717 r  Station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.726    Station/SSEGDriver0/state3_carry_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.039 f  Station/SSEGDriver0/state3_carry__0/O[3]
                         net (fo=2, routed)           0.815     7.854    Station/SSEGDriver0/in7[8]
    SLICE_X28Y76         LUT2 (Prop_lut2_I0_O)        0.331     8.185 f  Station/SSEGDriver0/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.439     8.623    Station/SSEGDriver0/FSM_sequential_state[0]_i_5_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.332     8.955 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.000     8.955    Station/SSEGDriver0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X28Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     9.167 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.167    Station/SSEGDriver0/state__0[0]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422    14.763    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)        0.064    15.064    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/capture_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 1.720ns (43.982%)  route 2.191ns (56.018%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.474 r  Station/SSEGDriver0/capture_reg[2]/Q
                         net (fo=2, routed)           0.561     6.035    Station/SSEGDriver0/capture_reg_n_0_[2]
    SLICE_X29Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.682     6.717 r  Station/SSEGDriver0/state3_carry/CO[3]
                         net (fo=1, routed)           0.009     6.726    Station/SSEGDriver0/state3_carry_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.039 r  Station/SSEGDriver0/state3_carry__0/O[3]
                         net (fo=2, routed)           0.815     7.854    Station/SSEGDriver0/in7[8]
    SLICE_X28Y76         LUT3 (Prop_lut3_I0_O)        0.306     8.160 r  Station/SSEGDriver0/capture[8]_i_1/O
                         net (fo=1, routed)           0.806     8.966    Station/SSEGDriver0/capture[8]
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[8]/C
                         clock pessimism              0.272    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X29Y75         FDRE (Setup_fdre_C_D)       -0.105    14.893    Station/SSEGDriver0/capture_reg[8]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 Station/SSEGDriver0/capture_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/capture_reg[11]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.679ns (45.855%)  route 1.983ns (54.145%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  Station/SSEGDriver0/capture_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.419     5.474 f  Station/SSEGDriver0/capture_reg[7]/Q
                         net (fo=2, routed)           0.793     6.266    Station/SSEGDriver0/capture_reg_n_0_[7]
    SLICE_X29Y75         LUT1 (Prop_lut1_I0_O)        0.297     6.563 r  Station/SSEGDriver0/state3_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.563    Station/SSEGDriver0/state3_carry__0_i_2_n_0
    SLICE_X29Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  Station/SSEGDriver0/state3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.961    Station/SSEGDriver0/state3_carry__0_n_0
    SLICE_X29Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.200 f  Station/SSEGDriver0/state3_carry__1/O[2]
                         net (fo=2, routed)           1.190     8.390    Station/SSEGDriver0/in7[11]
    SLICE_X30Y76         LUT3 (Prop_lut3_I0_O)        0.326     8.716 r  Station/SSEGDriver0/capture[11]_inv_i_2/O
                         net (fo=1, routed)           0.000     8.716    Station/SSEGDriver0/capture[11]
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/capture_reg[11]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.420    14.761    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  Station/SSEGDriver0/capture_reg[11]_inv/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X30Y76         FDRE (Setup_fdre_C_D)        0.118    15.102    Station/SSEGDriver0/capture_reg[11]_inv
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.260%)  route 2.323ns (76.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  CLK/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.982     6.503    CLK/ACLK_GEN[15]
    SLICE_X34Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.627 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.661     7.289    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.679     8.092    CLK/ACLK_0
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.424    14.765    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[5]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.429    14.574    CLK/ACLK_GEN_reg[5]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.260%)  route 2.323ns (76.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  CLK/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.982     6.503    CLK/ACLK_GEN[15]
    SLICE_X34Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.627 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.661     7.289    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.679     8.092    CLK/ACLK_0
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.424    14.765    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[6]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.429    14.574    CLK/ACLK_GEN_reg[6]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.260%)  route 2.323ns (76.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  CLK/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.982     6.503    CLK/ACLK_GEN[15]
    SLICE_X34Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.627 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.661     7.289    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.679     8.092    CLK/ACLK_0
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.424    14.765    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[7]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.429    14.574    CLK/ACLK_GEN_reg[7]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.704ns (23.260%)  route 2.323ns (76.740%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.544     5.065    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  CLK/ACLK_GEN_reg[15]/Q
                         net (fo=2, routed)           0.982     6.503    CLK/ACLK_GEN[15]
    SLICE_X34Y80         LUT4 (Prop_lut4_I2_O)        0.124     6.627 f  CLK/ACLK_GEN[16]_i_4/O
                         net (fo=1, routed)           0.661     7.289    CLK/ACLK_GEN[16]_i_4_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.679     8.092    CLK/ACLK_0
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.424    14.765    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  CLK/ACLK_GEN_reg[8]/C
                         clock pessimism              0.273    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X35Y81         FDRE (Setup_fdre_C_R)       -0.429    14.574    CLK/ACLK_GEN_reg[8]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.392%)  route 2.306ns (76.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.490    CLK/ACLK_GEN[3]
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.614 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.284    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.408 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.662     8.070    CLK/ACLK_0
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[13]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X35Y83         FDRE (Setup_fdre_C_R)       -0.429    14.577    CLK/ACLK_GEN_reg[13]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.392%)  route 2.306ns (76.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.490    CLK/ACLK_GEN[3]
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.614 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.284    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.408 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.662     8.070    CLK/ACLK_0
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[14]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X35Y83         FDRE (Setup_fdre_C_R)       -0.429    14.577    CLK/ACLK_GEN_reg[14]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 CLK/ACLK_GEN_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/ACLK_GEN_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.704ns (23.392%)  route 2.306ns (76.608%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  CLK/ACLK_GEN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  CLK/ACLK_GEN_reg[3]/Q
                         net (fo=2, routed)           0.973     6.490    CLK/ACLK_GEN[3]
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124     6.614 f  CLK/ACLK_GEN[16]_i_3/O
                         net (fo=1, routed)           0.670     7.284    CLK/ACLK_GEN[16]_i_3_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.124     7.408 r  CLK/ACLK_GEN[16]_i_1/O
                         net (fo=18, routed)          0.662     8.070    CLK/ACLK_0
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.427    14.768    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y83         FDRE                                         r  CLK/ACLK_GEN_reg[15]/C
                         clock pessimism              0.273    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X35Y83         FDRE (Setup_fdre_C_R)       -0.429    14.577    CLK/ACLK_GEN_reg[15]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                  6.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.226ns (71.595%)  route 0.090ns (28.405%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/Q
                         net (fo=20, routed)          0.090     1.663    Station/SSEGDriver0/FSM_sequential_state_reg_n_0_[0]
    SLICE_X28Y76         MUXF7 (Prop_muxf7_S_O)       0.085     1.748 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.748    Station/SSEGDriver0/state__0[0]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.943    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.432    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    Station/SSEGDriver0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.889%)  route 0.187ns (50.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  Station/SSEGDriver0/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  Station/SSEGDriver0/y_reg[3]/Q
                         net (fo=6, routed)           0.187     1.763    Station/SSEGDriver0/y_reg_n_0_[3]
    SLICE_X30Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  Station/SSEGDriver0/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Station/SSEGDriver0/y[4]
    SLICE_X30Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X30Y80         FDRE (Hold_fdre_C_D)         0.120     1.570    Station/SSEGDriver0/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.189ns (46.709%)  route 0.216ns (53.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.216     1.789    Station/SSEGDriver0/Q[0]
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.048     1.837 r  Station/SSEGDriver0/y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    Station/SSEGDriver0/y[7]_i_1_n_0
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[7]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.131     1.597    Station/SSEGDriver0/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.311%)  route 0.216ns (53.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.549     1.432    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.216     1.789    Station/SSEGDriver0/Q[0]
    SLICE_X30Y77         LUT4 (Prop_lut4_I3_O)        0.045     1.834 r  Station/SSEGDriver0/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    Station/SSEGDriver0/y[6]
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.944    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y77         FDRE                                         r  Station/SSEGDriver0/y_reg[6]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X30Y77         FDRE (Hold_fdre_C_D)         0.120     1.586    Station/SSEGDriver0/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  CLK/CLK_DIV_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  CLK/CLK_DIV_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    CLK/CLK_DIV_reg_n_0_[11]
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  CLK/CLK_DIV_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.793    CLK/CLK_DIV_reg[8]_i_1_n_4
    SLICE_X31Y80         FDRE                                         r  CLK/CLK_DIV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.819     1.947    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  CLK/CLK_DIV_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.105     1.541    CLK/CLK_DIV_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  CLK/CLK_DIV_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  CLK/CLK_DIV_reg[7]/Q
                         net (fo=1, routed)           0.108     1.684    CLK/CLK_DIV_reg_n_0_[7]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  CLK/CLK_DIV_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    CLK/CLK_DIV_reg[4]_i_1_n_4
    SLICE_X31Y79         FDRE                                         r  CLK/CLK_DIV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.818     1.946    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  CLK/CLK_DIV_reg[7]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.105     1.540    CLK/CLK_DIV_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  CLK/CLK_DIV_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  CLK/CLK_DIV_reg[15]/Q
                         net (fo=1, routed)           0.108     1.686    CLK/CLK_DIV_reg_n_0_[15]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  CLK/CLK_DIV_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.794    CLK/CLK_DIV_reg[12]_i_1_n_4
    SLICE_X31Y81         FDRE                                         r  CLK/CLK_DIV_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.948    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  CLK/CLK_DIV_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.105     1.542    CLK/CLK_DIV_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  CLK/CLK_DIV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  CLK/CLK_DIV_reg[3]/Q
                         net (fo=1, routed)           0.108     1.683    CLK/CLK_DIV_reg_n_0_[3]
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  CLK/CLK_DIV_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    CLK/CLK_DIV_reg[0]_i_1_n_4
    SLICE_X31Y78         FDRE                                         r  CLK/CLK_DIV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.817     1.945    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  CLK/CLK_DIV_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    CLK/CLK_DIV_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Station/SSEGDriver0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/SSEGDriver0/decimalTemp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.758%)  route 0.194ns (54.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y80         FDRE                                         r  Station/SSEGDriver0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  Station/SSEGDriver0/y_reg[4]/Q
                         net (fo=4, routed)           0.194     1.795    Station/SSEGDriver0/p_0_in[0]
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X29Y79         FDSE (Hold_fdse_C_D)         0.070     1.539    Station/SSEGDriver0/decimalTemp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 CLK/CLK_DIV_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK/CLK_DIV_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.555     1.438    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  CLK/CLK_DIV_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  CLK/CLK_DIV_reg[16]/Q
                         net (fo=1, routed)           0.105     1.684    CLK/CLK_DIV_reg_n_0_[16]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  CLK/CLK_DIV_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.799    CLK/CLK_DIV_reg[16]_i_1_n_7
    SLICE_X31Y82         FDRE                                         r  CLK/CLK_DIV_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.949    CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  CLK/CLK_DIV_reg[16]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.105     1.543    CLK/CLK_DIV_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      Station/XADC0/xadc1/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y80   CLK/ACLK_GEN_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y82   CLK/ACLK_GEN_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y82   CLK/ACLK_GEN_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y82   CLK/ACLK_GEN_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y83   CLK/ACLK_GEN_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y83   CLK/ACLK_GEN_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y83   CLK/ACLK_GEN_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y83   CLK/ACLK_GEN_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y80   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y80   CLK/ACLK_GEN_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y83   CLK/ACLK_GEN_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y83   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y80   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y80   CLK/ACLK_GEN_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y82   CLK/ACLK_GEN_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y83   CLK/ACLK_GEN_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y83   CLK/ACLK_GEN_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.508ns  (logic 5.313ns (39.334%)  route 8.195ns (60.666%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.633     5.085    LED_OBUF[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.150     5.235 r  LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.562     9.797    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.710    13.508 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.508    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.473ns  (logic 5.331ns (39.568%)  route 8.142ns (60.432%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.591     5.044    LED_OBUF[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.150     5.194 r  LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.551     9.745    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.728    13.473 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.473    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.221ns  (logic 5.078ns (38.405%)  route 8.143ns (61.595%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.591     5.044    LED_OBUF[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.168 r  LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.552     9.720    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.221 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.221    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.873ns  (logic 5.354ns (41.592%)  route 7.519ns (58.408%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.763     5.215    LED_OBUF[0]
    SLICE_X30Y68         LUT2 (Prop_lut2_I1_O)        0.152     5.367 r  LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.756     9.124    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.749    12.873 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.873    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.517ns  (logic 5.081ns (40.588%)  route 7.437ns (59.412%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.633     5.085    LED_OBUF[0]
    SLICE_X30Y67         LUT2 (Prop_lut2_I1_O)        0.124     5.209 r  LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.804     9.014    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.517 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.517    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.467ns  (logic 5.085ns (40.788%)  route 7.382ns (59.212%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF_inst/O
                         net (fo=7, routed)           3.775     5.228    LED_OBUF[0]
    SLICE_X32Y68         LUT2 (Prop_lut2_I1_O)        0.124     5.352 r  LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.607     8.959    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.467 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.467    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.068ns  (logic 4.235ns (38.267%)  route 6.833ns (61.733%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=18, routed)          0.863     1.319    Station/SSEGDriver0/seg_OBUF[5]_inst_i_1_0[0]
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124     1.443 f  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.021     2.464    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     2.588 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.949     7.537    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.068 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.068    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JC0
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 5.003ns (45.562%)  route 5.978ns (54.438%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  JC0 (IN)
                         net (fo=0)                   0.000     0.000    JC0
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  JC0_IBUF_inst/O
                         net (fo=5, routed)           5.978     7.460    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    10.982 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.982    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.625ns  (logic 4.224ns (39.755%)  route 6.401ns (60.245%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=18, routed)          0.886     1.342    Station/SSEGDriver0/seg_OBUF[5]_inst_i_1_0[0]
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124     1.466 f  Station/SSEGDriver0/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.808     2.274    Station/SSEGDriver0/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.707     7.105    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.625 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.625    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEG_Display0/ASEL_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.603ns  (logic 4.233ns (39.924%)  route 6.370ns (60.076%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDRE                         0.000     0.000 r  Station/SSEG_Display0/ASEL_reg[0]/C
    SLICE_X28Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  Station/SSEG_Display0/ASEL_reg[0]/Q
                         net (fo=18, routed)          0.914     1.370    Station/SSEGDriver0/seg_OBUF[5]_inst_i_1_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.124     1.494 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.951     2.445    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.124     2.569 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.505     7.074    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.603 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.603    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/controlServo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/CCRServo_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.028%)  route 0.147ns (50.972%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE                         0.000     0.000 r  Station/matSys/controlServo_reg/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Station/matSys/controlServo_reg/Q
                         net (fo=3, routed)           0.147     0.288    Station/WasherPWM/controlServo
    SLICE_X33Y73         FDRE                                         r  Station/WasherPWM/CCRServo_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/OutA/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/MotorIn_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  Drive/PWM0/OutA/R_reg/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Drive/PWM0/OutA/R_reg/Q
                         net (fo=3, routed)           0.093     0.257    Drive/PWM0/OutA/R
    SLICE_X35Y79         LUT3 (Prop_lut3_I2_O)        0.045     0.302 r  Drive/PWM0/OutA/MotorIn0/O
                         net (fo=1, routed)           0.000     0.302    Drive/PWM0/OutA/MotorIn0__0
    SLICE_X35Y79         FDRE                                         r  Drive/PWM0/OutA/MotorIn_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/OutA/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/Motorx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  Drive/PWM0/OutA/R_reg/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Drive/PWM0/OutA/R_reg/Q
                         net (fo=3, routed)           0.094     0.258    Drive/PWM0/OutA/R
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.045     0.303 r  Drive/PWM0/OutA/Motorx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    Drive/PWM0/OutA/p_1_out[0]
    SLICE_X35Y79         FDRE                                         r  Drive/PWM0/OutA/Motorx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/OutA/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/Motorx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y79         FDRE                         0.000     0.000 r  Drive/PWM0/OutA/R_reg/C
    SLICE_X34Y79         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  Drive/PWM0/OutA/R_reg/Q
                         net (fo=3, routed)           0.094     0.258    Drive/PWM0/OutA/R
    SLICE_X35Y79         LUT5 (Prop_lut5_I0_O)        0.049     0.307 r  Drive/PWM0/OutA/Motorx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    Drive/PWM0/OutA/p_1_out[1]
    SLICE_X35Y79         FDRE                                         r  Drive/PWM0/OutA/Motorx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutB/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.191ns (58.924%)  route 0.133ns (41.076%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[6]/C
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.133     0.279    Drive/PWM0/TC/TCR[6]
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  Drive/PWM0/TC/R_i_1/O
                         net (fo=1, routed)           0.000     0.324    Drive/PWM0/OutB/R_reg_0
    SLICE_X34Y79         FDRE                                         r  Drive/PWM0/OutB/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/PWM0/TC/TCR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/PWM0/OutA/R_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.191ns (58.563%)  route 0.135ns (41.437%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE                         0.000     0.000 r  Drive/PWM0/TC/TCR_reg[6]/C
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Drive/PWM0/TC/TCR_reg[6]/Q
                         net (fo=4, routed)           0.135     0.281    Drive/PWM0/TC/TCR[6]
    SLICE_X34Y79         LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  Drive/PWM0/TC/R_i_1__0/O
                         net (fo=1, routed)           0.000     0.326    Drive/PWM0/OutA/R_reg_0
    SLICE_X34Y79         FDRE                                         r  Drive/PWM0/OutA/R_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Drive/M0/CrossNum_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Drive/M0/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE                         0.000     0.000 r  Drive/M0/CrossNum_reg/C
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Drive/M0/CrossNum_reg/Q
                         net (fo=2, routed)           0.147     0.288    Drive/M0/CrossNum_reg_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.333 r  Drive/M0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.333    Drive/M0/state[2]
    SLICE_X35Y77         FDRE                                         r  Drive/M0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/matSys/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/matSys/controlServo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE                         0.000     0.000 r  Station/matSys/state_reg[0]/C
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Station/matSys/state_reg[0]/Q
                         net (fo=10, routed)          0.130     0.294    Station/matSys/state_reg[3]_0[0]
    SLICE_X31Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.339 r  Station/matSys/controlServo_i_1/O
                         net (fo=1, routed)           0.000     0.339    Station/matSys/controlServo_i_1_n_0
    SLICE_X31Y72         FDRE                                         r  Station/matSys/controlServo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/ServoMotorOUT/R_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/ServoMotorOUT/out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  Station/WasherPWM/ServoMotorOUT/R_reg/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Station/WasherPWM/ServoMotorOUT/R_reg/Q
                         net (fo=1, routed)           0.155     0.296    Station/WasherPWM/ServoMotorOUT/R_reg_n_0
    SLICE_X32Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.341 r  Station/WasherPWM/ServoMotorOUT/out0/O
                         net (fo=1, routed)           0.000     0.341    Station/WasherPWM/ServoMotorOUT/out0_n_0
    SLICE_X32Y72         FDRE                                         r  Station/WasherPWM/ServoMotorOUT/out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/WasherPWM/TCR0/TCR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/WasherPWM/TCR0/TCR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.191ns (54.936%)  route 0.157ns (45.064%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE                         0.000     0.000 r  Station/WasherPWM/TCR0/TCR_reg[5]/C
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  Station/WasherPWM/TCR0/TCR_reg[5]/Q
                         net (fo=10, routed)          0.157     0.303    Station/WasherPWM/TCR0/Q[5]
    SLICE_X33Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  Station/WasherPWM/TCR0/TCR[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    Station/WasherPWM/TCR0/TCR[5]_i_1__0_n_0
    SLICE_X33Y72         FDRE                                         r  Station/WasherPWM/TCR0/TCR_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 4.297ns (37.499%)  route 7.163ns (62.501%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.539     5.060    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDSE (Prop_fdse_C_Q)         0.518     5.578 r  Station/SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           1.193     6.771    Station/SSEGDriver0/sel0[2]
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.124     6.895 f  Station/SSEGDriver0/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.021     7.916    Station/SSEGDriver0/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.040 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.949    12.989    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.520 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.520    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 4.233ns (40.137%)  route 6.314ns (59.863%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           0.857     6.375    Station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.951     7.451    Station/SSEGDriver0/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.505    12.080    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.609 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.609    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 4.224ns (40.442%)  route 6.220ns (59.558%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.706     6.223    Station/SSEGDriver0/sel0[0]
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.124     6.347 f  Station/SSEGDriver0/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.808     7.155    Station/SSEGDriver0/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.707    11.986    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.506 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.506    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.358ns  (logic 4.264ns (41.161%)  route 6.095ns (58.839%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.539     5.060    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDSE (Prop_fdse_C_Q)         0.518     5.578 r  Station/SSEGDriver0/decimalTemp_reg[6]/Q
                         net (fo=8, routed)           1.050     6.627    Station/SSEGDriver0/sel0[2]
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  Station/SSEGDriver0/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.282     7.033    Station/SSEGDriver0/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X30Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.157 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.763    11.920    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    15.418 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.418    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.250ns  (logic 4.270ns (41.661%)  route 5.980ns (58.339%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDSE (Prop_fdse_C_Q)         0.518     5.579 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=8, routed)           0.860     6.439    Station/SSEGDriver0/sel0[1]
    SLICE_X29Y79         LUT6 (Prop_lut6_I2_O)        0.124     6.563 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.433     6.996    Station/SSEGDriver0/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.120 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.687    11.807    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.311 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.311    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.301ns (42.243%)  route 5.881ns (57.757%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDSE (Prop_fdse_C_Q)         0.518     5.579 r  Station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           1.007     6.586    Station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.710 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.401     7.111    Station/SSEGDriver0/seg_OBUF[5]_inst_i_2_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.235 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.473    11.708    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.243 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.243    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.985ns  (logic 4.473ns (44.794%)  route 5.512ns (55.206%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.541     5.062    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.456     5.518 r  Station/SSEGDriver0/decimalTemp_reg[3]/Q
                         net (fo=8, routed)           1.007     6.525    Station/SSEGDriver0/decimalTemp_reg_n_0_[3]
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.124     6.649 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.649    Station/SSEGDriver0/seg_OBUF[7]_inst_i_2_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I0_O)      0.209     6.858 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.506    11.363    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.684    15.047 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.047    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.946ns  (logic 4.565ns (45.893%)  route 5.382ns (54.107%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.540     5.061    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDSE (Prop_fdse_C_Q)         0.518     5.579 r  Station/SSEGDriver0/decimalTemp_reg[5]/Q
                         net (fo=8, routed)           0.865     6.444    Station/SSEGDriver0/sel0[1]
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.124     6.568 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.568    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I1_O)      0.214     6.782 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.516    11.298    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.709    15.007 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.007    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.408ns  (logic 1.946ns (35.981%)  route 3.462ns (64.019%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.534     5.055    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[12])
                                                      1.214     6.269 r  Station/XADC0/xadc1/inst/DO[12]
                         net (fo=5, routed)           1.155     7.424    Station/XADC0/do_out[7]
    SLICE_X30Y76         LUT2 (Prop_lut2_I1_O)        0.153     7.577 r  Station/XADC0/state[0]_i_13/O
                         net (fo=1, routed)           0.802     8.379    Station/XADC0/state[0]_i_13_n_0
    SLICE_X31Y75         LUT6 (Prop_lut6_I5_O)        0.331     8.710 r  Station/XADC0/state[0]_i_10/O
                         net (fo=2, routed)           0.530     9.239    Station/XADC0/state[0]_i_10_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.363 r  Station/XADC0/state[0]_i_3/O
                         net (fo=1, routed)           0.976    10.339    Station/matSys/state_reg[0]_0
    SLICE_X30Y72         LUT5 (Prop_lut5_I1_O)        0.124    10.463 r  Station/matSys/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.463    Station/matSys/p_0_in[0]
    SLICE_X30Y72         FDRE                                         r  Station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/XADC0/xadc1/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Station/matSys/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.346ns (46.435%)  route 0.399ns (53.565%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.548     1.431    Station/XADC0/xadc1/dclk_in
    XADC_X0Y0            XADC                                         r  Station/XADC0/xadc1/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.687 r  Station/XADC0/xadc1/inst/DO[11]
                         net (fo=6, routed)           0.200     1.887    Station/XADC0/do_out[6]
    SLICE_X30Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.932 f  Station/XADC0/state[0]_i_5/O
                         net (fo=1, routed)           0.199     2.131    Station/matSys/state_reg[0]_1
    SLICE_X30Y72         LUT5 (Prop_lut5_I3_O)        0.045     2.176 r  Station/matSys/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.176    Station/matSys/p_0_in[0]
    SLICE_X30Y72         FDRE                                         r  Station/matSys/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.244ns  (logic 1.422ns (43.828%)  route 1.822ns (56.172%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.167     1.743    Station/SSEGDriver0/sel0[0]
    SLICE_X29Y77         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  Station/SSEGDriver0/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.656     3.444    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.680 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.680    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.439ns (43.095%)  route 1.900ns (56.905%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=8, routed)           0.218     1.816    Station/SSEGDriver0/sel0[3]
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  Station/SSEGDriver0/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.682     3.543    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.773 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.773    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.342ns  (logic 1.407ns (42.096%)  route 1.935ns (57.904%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  Station/SSEGDriver0/decimalTemp_reg[2]/Q
                         net (fo=8, routed)           0.179     1.756    Station/SSEGDriver0/decimalTemp_reg_n_0_[2]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.801 r  Station/SSEGDriver0/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.756     3.556    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.777 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.777    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.392ns (41.627%)  route 1.951ns (58.373%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  Station/SSEGDriver0/decimalTemp_reg[3]/Q
                         net (fo=8, routed)           0.209     1.785    Station/SSEGDriver0/decimalTemp_reg_n_0_[3]
    SLICE_X29Y79         LUT6 (Prop_lut6_I1_O)        0.045     1.830 r  Station/SSEGDriver0/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.743     3.573    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.778 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.778    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.362ns  (logic 1.548ns (46.044%)  route 1.814ns (53.956%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.551     1.434    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y78         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y78         FDSE (Prop_fdse_C_Q)         0.164     1.598 r  Station/SSEGDriver0/decimalTemp_reg[7]/Q
                         net (fo=8, routed)           0.154     1.752    Station/SSEGDriver0/sel0[3]
    SLICE_X30Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.797    Station/SSEGDriver0/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I1_O)      0.064     1.861 r  Station/SSEGDriver0/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.660     3.521    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.275     4.796 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.796    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.376ns  (logic 1.549ns (45.892%)  route 1.827ns (54.108%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  Station/SSEGDriver0/decimalTemp_reg[4]/Q
                         net (fo=8, routed)           0.160     1.737    Station/SSEGDriver0/sel0[0]
    SLICE_X30Y78         LUT5 (Prop_lut5_I4_O)        0.045     1.782 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.782    Station/SSEGDriver0/seg_OBUF[4]_inst_i_3_n_0
    SLICE_X30Y78         MUXF7 (Prop_muxf7_I1_O)      0.064     1.846 r  Station/SSEGDriver0/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.666     3.512    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.299     4.811 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.811    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.418ns (41.460%)  route 2.003ns (58.540%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  Station/SSEGDriver0/decimalTemp_reg[3]/Q
                         net (fo=8, routed)           0.156     1.732    Station/SSEGDriver0/decimalTemp_reg_n_0_[3]
    SLICE_X30Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.777 r  Station/SSEGDriver0/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.847     3.624    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.856 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.856    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Station/SSEGDriver0/decimalTemp_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.445ns  (logic 1.408ns (40.863%)  route 2.037ns (59.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.552     1.435    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y79         FDSE                                         r  Station/SSEGDriver0/decimalTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDSE (Prop_fdse_C_Q)         0.164     1.599 r  Station/SSEGDriver0/decimalTemp_reg[1]/Q
                         net (fo=8, routed)           0.256     1.855    Station/SSEGDriver0/decimalTemp_reg_n_0_[1]
    SLICE_X30Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  Station/SSEGDriver0/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.781     3.682    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.199     4.880 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.880    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.770ns  (logic 0.642ns (36.277%)  route 1.128ns (63.723%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          1.128     1.646    Station/SSEGDriver0/out
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.770 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    Station/SSEGDriver0/state__0[1]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422     4.763    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.593ns  (logic 0.859ns (53.931%)  route 0.734ns (46.069%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          0.734     1.252    Station/XADC0/out
    SLICE_X28Y76         LUT6 (Prop_lut6_I0_O)        0.124     1.376 r  Station/XADC0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.376    Station/SSEGDriver0/FSM_sequential_state_reg[0]_0
    SLICE_X28Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     1.593 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.593    Station/SSEGDriver0/state__0[0]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.422     4.763    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.271ns (44.225%)  route 0.342ns (55.775%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          0.342     0.506    Station/SSEGDriver0/out
    SLICE_X28Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.551 r  Station/SSEGDriver0/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.000     0.551    Station/SSEGDriver0/FSM_sequential_state[0]_i_2_n_0
    SLICE_X28Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     0.613 r  Station/SSEGDriver0/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.613    Station/SSEGDriver0/state__0[0]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.943    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Station/matSys/correctStation_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.209ns (30.794%)  route 0.470ns (69.206%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y71         FDRE                         0.000     0.000 r  Station/matSys/correctStation_reg/C
    SLICE_X30Y71         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Station/matSys/correctStation_reg/Q
                         net (fo=10, routed)          0.470     0.634    Station/SSEGDriver0/out
    SLICE_X28Y76         LUT3 (Prop_lut3_I1_O)        0.045     0.679 r  Station/SSEGDriver0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.679    Station/SSEGDriver0/state__0[1]
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.816     1.943    Station/SSEGDriver0/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y76         FDRE                                         r  Station/SSEGDriver0/FSM_sequential_state_reg[1]/C





