# UART Transmitter
Systemverilog implementation of a UART transmitter. Includes button support to test the transmitter module.
