# Configuration file for the LBNE Calibration Module
# Please leave the file name intact
# Please don't change the names of the configuration keys

# ip address in string value
ip = "192.168.1.107";

# number of pulse sets to generate
# 0..131071 (0x0001FFFF)
pulse_sets = 131071;

# pulse height
# 0x00040000..0x00040FFF in DAC unit
pulse_height = 0x00040FFF;

# pulse height bias control
# 0 or 1
bias_control = 1;

################################################################################
# registers for IU channels
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
iu_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
iu_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
iu_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
iu_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
iu_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for TPC channels
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
tpc_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
tpc_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
tpc_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
tpc_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
tpc_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channels as a whole
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channel 1
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd1_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd1_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd1_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd1_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd1_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channel 2
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd2_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd2_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd2_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd2_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd2_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channel 3
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd3_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd3_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd3_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd3_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd3_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channel 4
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd4_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd4_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd4_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd4_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd4_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

################################################################################
# registers for PD channel 5
// The following 5 values constitute a single 32 bit register
# NOvA trigger
# bit 31:31
pd5_nova_enable = 1;

# trigger source
# bit 30:28
# 0 = disable
# 1-5 = timestamp trigger
# 6 = manual/pulsed control input
# 7 = front panel inpit
# 1: 2.289 kHz 2: 143.051 Hz 3: 35.763 Hz 4: 8.941 Hz 5: 1.118 Hz
pd5_trigger_source = 2;

# pulse delay
# bit 27:16
# 3.333 ns per count
# 0..0xFFF
pd5_pulse_delay = 0;

# width of the second pulse
# bit 15:8
# 3.333 ns per count
# 0..0xFF
pd5_pulse_width_2 = 0;

# width of the first pulse
# bit 7:0
# 3.333 ns per count
# 0..0xFF
pd5_pulse_width_1= 0x3F;
// The above 5 values constitute a single 32 bit register

