// Seed: 1889515424
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1[1'h0] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  inout logic [7:0] id_2;
  input wire id_1;
  logic id_4 = -1;
  assign id_2[-1] = -1;
  timeprecision 1ps;
endmodule
module module_2 (
    output tri0 id_0
    , id_5,
    input  wor  id_1,
    output tri  id_2,
    output tri  id_3
);
endmodule
module module_3 #(
    parameter id_10 = 32'd56,
    parameter id_12 = 32'd88
) (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wand id_7,
    output tri0 id_8,
    output wand id_9
    , id_21,
    input wand _id_10,
    input tri1 id_11,
    input wand _id_12,
    input tri1 id_13,
    input wire id_14,
    output supply1 id_15,
    output uwire id_16,
    input wire id_17
    , id_22,
    output logic id_18,
    input tri1 id_19
);
  always @(id_21[id_10 : id_12] or posedge -1) begin : LABEL_0
    id_18 <= id_22;
  end
  module_2 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
