ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"I2C_1.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.I2C_1_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	I2C_1_Interrupt, %function
  25              	I2C_1_Interrupt:
  26              	.LFB250:
  27              		.file 1 "Generated_Source\\PSoC6\\I2C_1.h"
   1:Generated_Source\PSoC6/I2C_1.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2C_1.h **** * \file I2C_1.c
   3:Generated_Source\PSoC6/I2C_1.h **** * \version 2.0
   4:Generated_Source\PSoC6/I2C_1.h **** *
   5:Generated_Source\PSoC6/I2C_1.h **** *  This file provides constants and parameter values for the I2C component.
   6:Generated_Source\PSoC6/I2C_1.h **** *
   7:Generated_Source\PSoC6/I2C_1.h **** ********************************************************************************
   8:Generated_Source\PSoC6/I2C_1.h **** * \copyright
   9:Generated_Source\PSoC6/I2C_1.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_1.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_1.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_1.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_1.h **** 
  15:Generated_Source\PSoC6/I2C_1.h **** #if !defined(I2C_1_CY_SCB_I2C_PDL_H)
  16:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_CY_SCB_I2C_PDL_H
  17:Generated_Source\PSoC6/I2C_1.h **** 
  18:Generated_Source\PSoC6/I2C_1.h **** #include "cyfitter.h"
  19:Generated_Source\PSoC6/I2C_1.h **** #include "scb/cy_scb_i2c.h"
  20:Generated_Source\PSoC6/I2C_1.h **** 
  21:Generated_Source\PSoC6/I2C_1.h **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/I2C_1.h **** extern "C" {
  23:Generated_Source\PSoC6/I2C_1.h **** #endif
  24:Generated_Source\PSoC6/I2C_1.h **** 
  25:Generated_Source\PSoC6/I2C_1.h **** /***************************************
  26:Generated_Source\PSoC6/I2C_1.h **** *   Initial Parameter Constants
  27:Generated_Source\PSoC6/I2C_1.h **** ****************************************/
  28:Generated_Source\PSoC6/I2C_1.h **** 
  29:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_MODE               (0x1U)
  30:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_MODE_SLAVE_MASK    (0x1U)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 2


  31:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_MODE_MASTER_MASK   (0x2U)
  32:Generated_Source\PSoC6/I2C_1.h **** 
  33:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_ENABLE_SLAVE       (0UL != (I2C_1_MODE & I2C_1_MODE_SLAVE_MASK))
  34:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_ENABLE_MASTER      (0UL != (I2C_1_MODE & I2C_1_MODE_MASTER_MASK))
  35:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_MANUAL_SCL_CONTROL (0U)
  36:Generated_Source\PSoC6/I2C_1.h **** 
  37:Generated_Source\PSoC6/I2C_1.h **** 
  38:Generated_Source\PSoC6/I2C_1.h **** /***************************************
  39:Generated_Source\PSoC6/I2C_1.h **** *        Function Prototypes
  40:Generated_Source\PSoC6/I2C_1.h **** ***************************************/
  41:Generated_Source\PSoC6/I2C_1.h **** /**
  42:Generated_Source\PSoC6/I2C_1.h **** * \addtogroup group_general
  43:Generated_Source\PSoC6/I2C_1.h **** * @{
  44:Generated_Source\PSoC6/I2C_1.h **** */
  45:Generated_Source\PSoC6/I2C_1.h **** /* Component only APIs. */
  46:Generated_Source\PSoC6/I2C_1.h **** void I2C_1_Start(void);
  47:Generated_Source\PSoC6/I2C_1.h **** 
  48:Generated_Source\PSoC6/I2C_1.h **** /* Basic functions. */
  49:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_Init(cy_stc_scb_i2c_config_t const *config);
  50:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_DeInit (void);
  51:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Enable (void);
  52:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Disable(void);
  53:Generated_Source\PSoC6/I2C_1.h **** 
  54:Generated_Source\PSoC6/I2C_1.h **** /* Data rate configuration functions. */
  55:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SetDataRate(uint32_t dataRateHz, uint32_t scbClockHz);
  56:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_GetDataRate(uint32_t scbClockHz);
  57:Generated_Source\PSoC6/I2C_1.h **** 
  58:Generated_Source\PSoC6/I2C_1.h **** /* Register callbacks. */
  59:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_RegisterEventCallback(cy_cb_scb_i2c_handle_events_t callback);
  60:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
  61:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_RegisterAddrCallback (cy_cb_scb_i2c_handle_addr_t callback);
  62:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
  63:Generated_Source\PSoC6/I2C_1.h **** 
  64:Generated_Source\PSoC6/I2C_1.h **** /* Configuration functions. */
  65:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
  66:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveSetAddress(uint8_t addr);
  67:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetAddress(void);
  68:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveSetAddressMask(uint8_t addrMask);
  69:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetAddressMask(void);
  70:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
  71:Generated_Source\PSoC6/I2C_1.h **** 
  72:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_MASTER)
  73:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterSetLowPhaseDutyCycle (uint32_t clockCycles);
  74:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterSetHighPhaseDutyCycle(uint32_t clockCycles);
  75:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_MASTER) */
  76:Generated_Source\PSoC6/I2C_1.h **** 
  77:Generated_Source\PSoC6/I2C_1.h **** /* Bus status. */
  78:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE bool     I2C_1_IsBusBusy(void);
  79:Generated_Source\PSoC6/I2C_1.h **** 
  80:Generated_Source\PSoC6/I2C_1.h **** /* Slave functions. */
  81:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
  82:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetStatus(void);
  83:Generated_Source\PSoC6/I2C_1.h **** 
  84:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveConfigReadBuf(uint8_t *buffer, uint32_t size);
  85:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveAbortRead(void);
  86:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetReadTransferCount(void);
  87:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveClearReadStatus(void);
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 3


  88:Generated_Source\PSoC6/I2C_1.h **** 
  89:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveConfigWriteBuf(uint8_t *buffer, uint32_t size);
  90:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void     I2C_1_SlaveAbortWrite(void);
  91:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetWriteTransferCount(void);
  92:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveClearWriteStatus(void);
  93:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
  94:Generated_Source\PSoC6/I2C_1.h **** 
  95:Generated_Source\PSoC6/I2C_1.h **** /* Master interrupt processing functions. */
  96:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_MASTER)
  97:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_MasterGetStatus(void);
  98:Generated_Source\PSoC6/I2C_1.h **** 
  99:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterRead(cy_stc_scb_i2c_master_xfer_config_t *xferCo
 100:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterAbortRead(void);
 101:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterWrite(cy_stc_scb_i2c_master_xfer_config_t *xferC
 102:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterAbortWrite(void);
 103:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_MasterGetTransferCount(void);
 104:Generated_Source\PSoC6/I2C_1.h **** 
 105:Generated_Source\PSoC6/I2C_1.h **** /* Master manual processing functions. */
 106:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendStart(uint32_t address, cy_en_scb_i2c_direct
 107:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendReStart(uint32_t address, cy_en_scb_i2c_dire
 108:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendStop(uint32_t timeoutMs);
 109:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterReadByte(cy_en_scb_i2c_command_t ackNack, uint8_
 110:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterWriteByte(uint8_t byte, uint32_t timeoutMs);
 111:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_MASTER) */
 112:Generated_Source\PSoC6/I2C_1.h **** 
 113:Generated_Source\PSoC6/I2C_1.h **** /* Interrupt handler. */
 114:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Interrupt(void);
 115:Generated_Source\PSoC6/I2C_1.h **** /** @} group_general */
 116:Generated_Source\PSoC6/I2C_1.h **** 
 117:Generated_Source\PSoC6/I2C_1.h **** 
 118:Generated_Source\PSoC6/I2C_1.h **** /***************************************
 119:Generated_Source\PSoC6/I2C_1.h **** *    Variables with External Linkage
 120:Generated_Source\PSoC6/I2C_1.h **** ***************************************/
 121:Generated_Source\PSoC6/I2C_1.h **** /**
 122:Generated_Source\PSoC6/I2C_1.h **** * \addtogroup group_globals
 123:Generated_Source\PSoC6/I2C_1.h **** * @{
 124:Generated_Source\PSoC6/I2C_1.h **** */
 125:Generated_Source\PSoC6/I2C_1.h **** extern uint8_t I2C_1_initVar;
 126:Generated_Source\PSoC6/I2C_1.h **** extern cy_stc_scb_i2c_config_t const I2C_1_config;
 127:Generated_Source\PSoC6/I2C_1.h **** extern cy_stc_scb_i2c_context_t I2C_1_context;
 128:Generated_Source\PSoC6/I2C_1.h **** /** @} group_globals */
 129:Generated_Source\PSoC6/I2C_1.h **** 
 130:Generated_Source\PSoC6/I2C_1.h **** 
 131:Generated_Source\PSoC6/I2C_1.h **** /***************************************
 132:Generated_Source\PSoC6/I2C_1.h **** *         Preprocessor Macros
 133:Generated_Source\PSoC6/I2C_1.h **** ***************************************/
 134:Generated_Source\PSoC6/I2C_1.h **** /**
 135:Generated_Source\PSoC6/I2C_1.h **** * \addtogroup group_macros
 136:Generated_Source\PSoC6/I2C_1.h **** * @{
 137:Generated_Source\PSoC6/I2C_1.h **** */
 138:Generated_Source\PSoC6/I2C_1.h **** /** The pointer to the base address of the SCB instance */
 139:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_HW     ((CySCB_Type *) I2C_1_SCB__HW)
 140:Generated_Source\PSoC6/I2C_1.h **** 
 141:Generated_Source\PSoC6/I2C_1.h **** /** The desired data rate in Hz */
 142:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_DATA_RATE_HZ      (100000U)
 143:Generated_Source\PSoC6/I2C_1.h **** 
 144:Generated_Source\PSoC6/I2C_1.h **** /** The frequency of the clock used by the Component in Hz */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 4


 145:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_CLK_FREQ_HZ       (12500000U)
 146:Generated_Source\PSoC6/I2C_1.h **** 
 147:Generated_Source\PSoC6/I2C_1.h **** /** The number of Component clocks used by the master to generate the SCL
 148:Generated_Source\PSoC6/I2C_1.h **** * low phase. This number is calculated by GUI based on the selected data rate.
 149:Generated_Source\PSoC6/I2C_1.h **** */
 150:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_LOW_PHASE_DUTY_CYCLE   (0U)
 151:Generated_Source\PSoC6/I2C_1.h **** 
 152:Generated_Source\PSoC6/I2C_1.h **** /** The number of Component clocks used by the master to generate the SCL
 153:Generated_Source\PSoC6/I2C_1.h **** * high phase. This number is calculated by GUI based on the selected data rate.
 154:Generated_Source\PSoC6/I2C_1.h **** */
 155:Generated_Source\PSoC6/I2C_1.h **** #define I2C_1_HIGH_PHASE_DUTY_CYCLE  (0U)
 156:Generated_Source\PSoC6/I2C_1.h **** /** @} group_macros */
 157:Generated_Source\PSoC6/I2C_1.h **** 
 158:Generated_Source\PSoC6/I2C_1.h **** 
 159:Generated_Source\PSoC6/I2C_1.h **** /***************************************
 160:Generated_Source\PSoC6/I2C_1.h **** *    In-line Function Implementation
 161:Generated_Source\PSoC6/I2C_1.h **** ***************************************/
 162:Generated_Source\PSoC6/I2C_1.h **** 
 163:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 164:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_Init
 165:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 166:Generated_Source\PSoC6/I2C_1.h **** *
 167:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_Init() PDL driver function.
 168:Generated_Source\PSoC6/I2C_1.h **** *
 169:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 170:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_Init(cy_stc_scb_i2c_config_t const *config)
 171:Generated_Source\PSoC6/I2C_1.h **** {
 172:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_Init(I2C_1_HW, config, &I2C_1_context);
 173:Generated_Source\PSoC6/I2C_1.h **** }
 174:Generated_Source\PSoC6/I2C_1.h **** 
 175:Generated_Source\PSoC6/I2C_1.h **** 
 176:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 177:Generated_Source\PSoC6/I2C_1.h **** *  Function Name: I2C_1_DeInit
 178:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 179:Generated_Source\PSoC6/I2C_1.h **** *
 180:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_DeInit() PDL driver function.
 181:Generated_Source\PSoC6/I2C_1.h **** *
 182:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 183:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_DeInit(void)
 184:Generated_Source\PSoC6/I2C_1.h **** {
 185:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_DeInit(I2C_1_HW);
 186:Generated_Source\PSoC6/I2C_1.h **** }
 187:Generated_Source\PSoC6/I2C_1.h **** 
 188:Generated_Source\PSoC6/I2C_1.h **** 
 189:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 190:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_Enable
 191:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 192:Generated_Source\PSoC6/I2C_1.h **** *
 193:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_Enable() PDL driver function.
 194:Generated_Source\PSoC6/I2C_1.h **** *
 195:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 196:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Enable(void)
 197:Generated_Source\PSoC6/I2C_1.h **** {
 198:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_Enable(I2C_1_HW);
 199:Generated_Source\PSoC6/I2C_1.h **** }
 200:Generated_Source\PSoC6/I2C_1.h **** 
 201:Generated_Source\PSoC6/I2C_1.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 5


 202:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 203:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_Disable
 204:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 205:Generated_Source\PSoC6/I2C_1.h **** *
 206:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_Disable() PDL driver function.
 207:Generated_Source\PSoC6/I2C_1.h **** *
 208:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 209:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Disable(void)
 210:Generated_Source\PSoC6/I2C_1.h **** {
 211:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_Disable(I2C_1_HW, &I2C_1_context);
 212:Generated_Source\PSoC6/I2C_1.h **** }
 213:Generated_Source\PSoC6/I2C_1.h **** 
 214:Generated_Source\PSoC6/I2C_1.h **** 
 215:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 216:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SetDataRate
 217:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 218:Generated_Source\PSoC6/I2C_1.h **** *
 219:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SetDataRate() PDL driver function.
 220:Generated_Source\PSoC6/I2C_1.h **** *
 221:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 222:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SetDataRate(uint32_t dataRateHz, uint32_t scbClockHz)
 223:Generated_Source\PSoC6/I2C_1.h **** {
 224:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SetDataRate(I2C_1_HW, dataRateHz, scbClockHz);
 225:Generated_Source\PSoC6/I2C_1.h **** }
 226:Generated_Source\PSoC6/I2C_1.h **** 
 227:Generated_Source\PSoC6/I2C_1.h **** 
 228:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 229:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_GetDataRate
 230:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 231:Generated_Source\PSoC6/I2C_1.h **** *
 232:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_GetDataRate() PDL driver function.
 233:Generated_Source\PSoC6/I2C_1.h **** *
 234:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 235:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_GetDataRate(uint32_t scbClockHz)
 236:Generated_Source\PSoC6/I2C_1.h **** {
 237:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_GetDataRate(I2C_1_HW, scbClockHz);
 238:Generated_Source\PSoC6/I2C_1.h **** }
 239:Generated_Source\PSoC6/I2C_1.h **** 
 240:Generated_Source\PSoC6/I2C_1.h **** 
 241:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 242:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_RegisterEventCallback
 243:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 244:Generated_Source\PSoC6/I2C_1.h **** *
 245:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_RegisterEventCallback() PDL driver function.
 246:Generated_Source\PSoC6/I2C_1.h **** *
 247:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 248:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_RegisterEventCallback(cy_cb_scb_i2c_handle_events_t callback)
 249:Generated_Source\PSoC6/I2C_1.h **** {
 250:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_RegisterEventCallback(I2C_1_HW, callback, &I2C_1_context);
 251:Generated_Source\PSoC6/I2C_1.h **** }
 252:Generated_Source\PSoC6/I2C_1.h **** 
 253:Generated_Source\PSoC6/I2C_1.h **** 
 254:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
 255:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 256:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_RegisterAddrCallback
 257:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 258:Generated_Source\PSoC6/I2C_1.h **** *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 6


 259:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_RegisterAddrCallback() PDL driver function.
 260:Generated_Source\PSoC6/I2C_1.h **** *
 261:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 262:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_RegisterAddrCallback(cy_cb_scb_i2c_handle_addr_t callback)
 263:Generated_Source\PSoC6/I2C_1.h **** {
 264:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_RegisterAddrCallback(I2C_1_HW, callback, &I2C_1_context);
 265:Generated_Source\PSoC6/I2C_1.h **** }
 266:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
 267:Generated_Source\PSoC6/I2C_1.h **** 
 268:Generated_Source\PSoC6/I2C_1.h **** 
 269:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 270:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_IsBusBusy
 271:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 272:Generated_Source\PSoC6/I2C_1.h **** *
 273:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_IsBusBusy() PDL driver function.
 274:Generated_Source\PSoC6/I2C_1.h **** *
 275:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 276:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE bool I2C_1_IsBusBusy(void)
 277:Generated_Source\PSoC6/I2C_1.h **** {
 278:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_IsBusBusy(I2C_1_HW);
 279:Generated_Source\PSoC6/I2C_1.h **** }
 280:Generated_Source\PSoC6/I2C_1.h **** 
 281:Generated_Source\PSoC6/I2C_1.h **** 
 282:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
 283:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 284:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveSetAddress
 285:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 286:Generated_Source\PSoC6/I2C_1.h **** *
 287:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddress() PDL driver function.
 288:Generated_Source\PSoC6/I2C_1.h **** *
 289:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 290:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveSetAddress(uint8_t addr)
 291:Generated_Source\PSoC6/I2C_1.h **** {
 292:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveSetAddress(I2C_1_HW, addr);
 293:Generated_Source\PSoC6/I2C_1.h **** }
 294:Generated_Source\PSoC6/I2C_1.h **** 
 295:Generated_Source\PSoC6/I2C_1.h **** 
 296:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 297:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveGetAddress
 298:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 299:Generated_Source\PSoC6/I2C_1.h **** *
 300:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddress() PDL driver function.
 301:Generated_Source\PSoC6/I2C_1.h **** *
 302:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 303:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetAddress(void)
 304:Generated_Source\PSoC6/I2C_1.h **** {
 305:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveGetAddress(I2C_1_HW);
 306:Generated_Source\PSoC6/I2C_1.h **** }
 307:Generated_Source\PSoC6/I2C_1.h **** 
 308:Generated_Source\PSoC6/I2C_1.h **** 
 309:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 310:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveSetAddressMask
 311:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 312:Generated_Source\PSoC6/I2C_1.h **** *
 313:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveSetAddressMask() PDL driver function.
 314:Generated_Source\PSoC6/I2C_1.h **** *
 315:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 7


 316:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveSetAddressMask(uint8_t addrMask)
 317:Generated_Source\PSoC6/I2C_1.h **** {
 318:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveSetAddressMask(I2C_1_HW, addrMask);
 319:Generated_Source\PSoC6/I2C_1.h **** }
 320:Generated_Source\PSoC6/I2C_1.h **** 
 321:Generated_Source\PSoC6/I2C_1.h **** 
 322:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 323:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveGetAddressMask
 324:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 325:Generated_Source\PSoC6/I2C_1.h **** *
 326:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetAddressMask() PDL driver function.
 327:Generated_Source\PSoC6/I2C_1.h **** *
 328:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 329:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetAddressMask(void)
 330:Generated_Source\PSoC6/I2C_1.h **** {
 331:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveGetAddressMask(I2C_1_HW);
 332:Generated_Source\PSoC6/I2C_1.h **** }
 333:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
 334:Generated_Source\PSoC6/I2C_1.h **** 
 335:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_MASTER)
 336:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 337:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterSetLowPhaseDutyCycle
 338:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 339:Generated_Source\PSoC6/I2C_1.h **** *
 340:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterSetLowPhaseDutyCycle() PDL driver function.
 341:Generated_Source\PSoC6/I2C_1.h **** *
 342:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 343:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterSetLowPhaseDutyCycle(uint32_t clockCycles)
 344:Generated_Source\PSoC6/I2C_1.h **** {
 345:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_MasterSetLowPhaseDutyCycle(I2C_1_HW, clockCycles);
 346:Generated_Source\PSoC6/I2C_1.h **** }
 347:Generated_Source\PSoC6/I2C_1.h **** 
 348:Generated_Source\PSoC6/I2C_1.h **** 
 349:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 350:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterSetHighPhaseDutyCycle
 351:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 352:Generated_Source\PSoC6/I2C_1.h **** *
 353:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterSetHighPhaseDutyCycle() PDL driver function.
 354:Generated_Source\PSoC6/I2C_1.h **** *
 355:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 356:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterSetHighPhaseDutyCycle(uint32_t clockCycles)
 357:Generated_Source\PSoC6/I2C_1.h **** {
 358:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(I2C_1_HW, clockCycles);
 359:Generated_Source\PSoC6/I2C_1.h **** }
 360:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_MASTER) */
 361:Generated_Source\PSoC6/I2C_1.h **** 
 362:Generated_Source\PSoC6/I2C_1.h **** 
 363:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_SLAVE)
 364:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 365:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveGetStatus
 366:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 367:Generated_Source\PSoC6/I2C_1.h **** *
 368:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetStatus() PDL driver function.
 369:Generated_Source\PSoC6/I2C_1.h **** *
 370:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 371:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetStatus(void)
 372:Generated_Source\PSoC6/I2C_1.h **** {
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 8


 373:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveGetStatus(I2C_1_HW, &I2C_1_context);
 374:Generated_Source\PSoC6/I2C_1.h **** }
 375:Generated_Source\PSoC6/I2C_1.h **** 
 376:Generated_Source\PSoC6/I2C_1.h **** 
 377:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 378:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveConfigReadBuf
 379:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 380:Generated_Source\PSoC6/I2C_1.h **** *
 381:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveConfigReadBuf() PDL driver function.
 382:Generated_Source\PSoC6/I2C_1.h **** *
 383:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 384:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveConfigReadBuf(uint8_t *buffer, uint32_t size)
 385:Generated_Source\PSoC6/I2C_1.h **** {
 386:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveConfigReadBuf(I2C_1_HW, buffer, size, &I2C_1_context);
 387:Generated_Source\PSoC6/I2C_1.h **** }
 388:Generated_Source\PSoC6/I2C_1.h **** 
 389:Generated_Source\PSoC6/I2C_1.h **** 
 390:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 391:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveAbortRead
 392:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 393:Generated_Source\PSoC6/I2C_1.h **** *
 394:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveAbortRead() PDL driver function.
 395:Generated_Source\PSoC6/I2C_1.h **** *
 396:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 397:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveAbortRead(void)
 398:Generated_Source\PSoC6/I2C_1.h **** {
 399:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveAbortRead(I2C_1_HW, &I2C_1_context);
 400:Generated_Source\PSoC6/I2C_1.h **** }
 401:Generated_Source\PSoC6/I2C_1.h **** 
 402:Generated_Source\PSoC6/I2C_1.h **** 
 403:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 404:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveGetReadTransferCount
 405:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 406:Generated_Source\PSoC6/I2C_1.h **** *
 407:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetReadTransferCount() PDL driver function.
 408:Generated_Source\PSoC6/I2C_1.h **** *
 409:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 410:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetReadTransferCount(void)
 411:Generated_Source\PSoC6/I2C_1.h **** {
 412:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveGetReadTransferCount(I2C_1_HW, &I2C_1_context);
 413:Generated_Source\PSoC6/I2C_1.h **** }
 414:Generated_Source\PSoC6/I2C_1.h **** 
 415:Generated_Source\PSoC6/I2C_1.h **** 
 416:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 417:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveClearReadStatus
 418:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 419:Generated_Source\PSoC6/I2C_1.h **** *
 420:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveClearReadStatus() PDL driver function.
 421:Generated_Source\PSoC6/I2C_1.h **** *
 422:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 423:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveClearReadStatus(void)
 424:Generated_Source\PSoC6/I2C_1.h **** {
 425:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveClearReadStatus(I2C_1_HW, &I2C_1_context);
 426:Generated_Source\PSoC6/I2C_1.h **** }
 427:Generated_Source\PSoC6/I2C_1.h **** 
 428:Generated_Source\PSoC6/I2C_1.h **** 
 429:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 9


 430:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveConfigWriteBuf
 431:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 432:Generated_Source\PSoC6/I2C_1.h **** *
 433:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveConfigWriteBuf() PDL driver function.
 434:Generated_Source\PSoC6/I2C_1.h **** *
 435:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 436:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveConfigWriteBuf(uint8_t *buffer, uint32_t size)
 437:Generated_Source\PSoC6/I2C_1.h **** {
 438:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveConfigWriteBuf(I2C_1_HW, buffer, size, &I2C_1_context);
 439:Generated_Source\PSoC6/I2C_1.h **** }
 440:Generated_Source\PSoC6/I2C_1.h **** 
 441:Generated_Source\PSoC6/I2C_1.h **** 
 442:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 443:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveAbortWrite
 444:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 445:Generated_Source\PSoC6/I2C_1.h **** *
 446:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveAbortWrite() PDL driver function.
 447:Generated_Source\PSoC6/I2C_1.h **** *
 448:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 449:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_SlaveAbortWrite(void)
 450:Generated_Source\PSoC6/I2C_1.h **** {
 451:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_SlaveAbortWrite(I2C_1_HW, &I2C_1_context);
 452:Generated_Source\PSoC6/I2C_1.h **** }
 453:Generated_Source\PSoC6/I2C_1.h **** 
 454:Generated_Source\PSoC6/I2C_1.h **** 
 455:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 456:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveGetWriteTransferCount
 457:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 458:Generated_Source\PSoC6/I2C_1.h **** *
 459:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveGetWriteTransferCount() PDL driver function.
 460:Generated_Source\PSoC6/I2C_1.h **** *
 461:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 462:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveGetWriteTransferCount(void)
 463:Generated_Source\PSoC6/I2C_1.h **** {
 464:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveGetWriteTransferCount(I2C_1_HW, &I2C_1_context);
 465:Generated_Source\PSoC6/I2C_1.h **** }
 466:Generated_Source\PSoC6/I2C_1.h **** 
 467:Generated_Source\PSoC6/I2C_1.h **** 
 468:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 469:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_SlaveClearWriteStatus
 470:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 471:Generated_Source\PSoC6/I2C_1.h **** *
 472:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_SlaveClearWriteStatus() PDL driver function.
 473:Generated_Source\PSoC6/I2C_1.h **** *
 474:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 475:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_SlaveClearWriteStatus(void)
 476:Generated_Source\PSoC6/I2C_1.h **** {
 477:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_SlaveClearWriteStatus(I2C_1_HW, &I2C_1_context);
 478:Generated_Source\PSoC6/I2C_1.h **** }
 479:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_SLAVE) */
 480:Generated_Source\PSoC6/I2C_1.h **** 
 481:Generated_Source\PSoC6/I2C_1.h **** 
 482:Generated_Source\PSoC6/I2C_1.h **** #if (I2C_1_ENABLE_MASTER)
 483:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 484:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterGetStatus
 485:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 486:Generated_Source\PSoC6/I2C_1.h **** *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 10


 487:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterGetStatus() PDL driver function.
 488:Generated_Source\PSoC6/I2C_1.h **** *
 489:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 490:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_MasterGetStatus(void)
 491:Generated_Source\PSoC6/I2C_1.h **** {
 492:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterGetStatus(I2C_1_HW, &I2C_1_context);
 493:Generated_Source\PSoC6/I2C_1.h **** }
 494:Generated_Source\PSoC6/I2C_1.h **** 
 495:Generated_Source\PSoC6/I2C_1.h **** 
 496:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 497:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterRead
 498:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 499:Generated_Source\PSoC6/I2C_1.h **** *
 500:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterRead() PDL driver function.
 501:Generated_Source\PSoC6/I2C_1.h **** *
 502:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 503:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterRead(cy_stc_scb_i2c_master_xfer_config_t *xferCo
 504:Generated_Source\PSoC6/I2C_1.h **** {
 505:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterRead(I2C_1_HW, xferConfig, &I2C_1_context);
 506:Generated_Source\PSoC6/I2C_1.h **** }
 507:Generated_Source\PSoC6/I2C_1.h **** 
 508:Generated_Source\PSoC6/I2C_1.h **** 
 509:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 510:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterAbortRead
 511:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 512:Generated_Source\PSoC6/I2C_1.h **** *
 513:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterAbortRead() PDL driver function.
 514:Generated_Source\PSoC6/I2C_1.h **** *
 515:Generated_Source\PSoC6/I2C_1.h **** ******************************************************************************/
 516:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterAbortRead(void)
 517:Generated_Source\PSoC6/I2C_1.h **** {
 518:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_MasterAbortRead(I2C_1_HW, &I2C_1_context);
 519:Generated_Source\PSoC6/I2C_1.h **** }
 520:Generated_Source\PSoC6/I2C_1.h **** 
 521:Generated_Source\PSoC6/I2C_1.h **** 
 522:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 523:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterWrite
 524:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 525:Generated_Source\PSoC6/I2C_1.h **** *
 526:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterWrite() PDL driver function.
 527:Generated_Source\PSoC6/I2C_1.h **** *
 528:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 529:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterWrite(cy_stc_scb_i2c_master_xfer_config_t *xferC
 530:Generated_Source\PSoC6/I2C_1.h **** {
 531:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterWrite(I2C_1_HW, xferConfig, &I2C_1_context);
 532:Generated_Source\PSoC6/I2C_1.h **** }
 533:Generated_Source\PSoC6/I2C_1.h **** 
 534:Generated_Source\PSoC6/I2C_1.h **** 
 535:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 536:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterAbortWrite
 537:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 538:Generated_Source\PSoC6/I2C_1.h **** *
 539:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterAbortWrite() PDL driver function.
 540:Generated_Source\PSoC6/I2C_1.h **** *
 541:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 542:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_MasterAbortWrite(void)
 543:Generated_Source\PSoC6/I2C_1.h **** {
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 11


 544:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_MasterAbortWrite(I2C_1_HW, &I2C_1_context);
 545:Generated_Source\PSoC6/I2C_1.h **** }
 546:Generated_Source\PSoC6/I2C_1.h **** 
 547:Generated_Source\PSoC6/I2C_1.h **** 
 548:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 549:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterGetTransferCount
 550:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 551:Generated_Source\PSoC6/I2C_1.h **** *
 552:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterGetTransferCount() PDL driver function.
 553:Generated_Source\PSoC6/I2C_1.h **** *
 554:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 555:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE uint32_t I2C_1_MasterGetTransferCount(void)
 556:Generated_Source\PSoC6/I2C_1.h **** {
 557:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterGetTransferCount(I2C_1_HW, &I2C_1_context);
 558:Generated_Source\PSoC6/I2C_1.h **** }
 559:Generated_Source\PSoC6/I2C_1.h **** 
 560:Generated_Source\PSoC6/I2C_1.h **** 
 561:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 562:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterSendStart
 563:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 564:Generated_Source\PSoC6/I2C_1.h **** *
 565:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterSendStart() PDL driver function.
 566:Generated_Source\PSoC6/I2C_1.h **** *
 567:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 568:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendStart(uint32_t address, cy_en_scb_i2c_direct
 569:Generated_Source\PSoC6/I2C_1.h **** {
 570:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterSendStart(I2C_1_HW, address, bitRnW, timeoutMs, &I2C_1_context);
 571:Generated_Source\PSoC6/I2C_1.h **** }
 572:Generated_Source\PSoC6/I2C_1.h **** 
 573:Generated_Source\PSoC6/I2C_1.h **** 
 574:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 575:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterSendReStart
 576:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 577:Generated_Source\PSoC6/I2C_1.h **** *
 578:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterSendReStart() PDL driver function.
 579:Generated_Source\PSoC6/I2C_1.h **** *
 580:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 581:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendReStart(uint32_t address, cy_en_scb_i2c_dire
 582:Generated_Source\PSoC6/I2C_1.h **** {
 583:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterSendReStart(I2C_1_HW, address, bitRnW, timeoutMs, &I2C_1_context);
 584:Generated_Source\PSoC6/I2C_1.h **** }
 585:Generated_Source\PSoC6/I2C_1.h **** 
 586:Generated_Source\PSoC6/I2C_1.h **** 
 587:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 588:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterSendStop
 589:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 590:Generated_Source\PSoC6/I2C_1.h **** *
 591:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterSendStop() PDL driver function.
 592:Generated_Source\PSoC6/I2C_1.h **** *
 593:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 594:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterSendStop(uint32_t timeoutMs)
 595:Generated_Source\PSoC6/I2C_1.h **** {
 596:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterSendStop(I2C_1_HW, timeoutMs, &I2C_1_context);
 597:Generated_Source\PSoC6/I2C_1.h **** }
 598:Generated_Source\PSoC6/I2C_1.h **** 
 599:Generated_Source\PSoC6/I2C_1.h **** 
 600:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 12


 601:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterReadByte
 602:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 603:Generated_Source\PSoC6/I2C_1.h **** *
 604:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterReadByte() PDL driver function.
 605:Generated_Source\PSoC6/I2C_1.h **** *
 606:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 607:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterReadByte(cy_en_scb_i2c_command_t ackNack, uint8_
 608:Generated_Source\PSoC6/I2C_1.h **** {
 609:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterReadByte(I2C_1_HW, ackNack, byte, timeoutMs, &I2C_1_context);
 610:Generated_Source\PSoC6/I2C_1.h **** }
 611:Generated_Source\PSoC6/I2C_1.h **** 
 612:Generated_Source\PSoC6/I2C_1.h **** 
 613:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 614:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_MasterWriteByte
 615:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 616:Generated_Source\PSoC6/I2C_1.h **** *
 617:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_MasterWriteByte() PDL driver function.
 618:Generated_Source\PSoC6/I2C_1.h **** *
 619:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 620:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE cy_en_scb_i2c_status_t I2C_1_MasterWriteByte(uint8_t byte, uint32_t timeoutMs)
 621:Generated_Source\PSoC6/I2C_1.h **** {
 622:Generated_Source\PSoC6/I2C_1.h ****     return Cy_SCB_I2C_MasterWriteByte(I2C_1_HW, byte, timeoutMs, &I2C_1_context);
 623:Generated_Source\PSoC6/I2C_1.h **** }
 624:Generated_Source\PSoC6/I2C_1.h **** #endif /* (I2C_1_ENABLE_MASTER) */
 625:Generated_Source\PSoC6/I2C_1.h **** 
 626:Generated_Source\PSoC6/I2C_1.h **** 
 627:Generated_Source\PSoC6/I2C_1.h **** /*******************************************************************************
 628:Generated_Source\PSoC6/I2C_1.h **** * Function Name: I2C_1_Interrupt
 629:Generated_Source\PSoC6/I2C_1.h **** ****************************************************************************//**
 630:Generated_Source\PSoC6/I2C_1.h **** *
 631:Generated_Source\PSoC6/I2C_1.h **** * Invokes the Cy_SCB_I2C_Interrupt() PDL driver function.
 632:Generated_Source\PSoC6/I2C_1.h **** *
 633:Generated_Source\PSoC6/I2C_1.h **** *******************************************************************************/
 634:Generated_Source\PSoC6/I2C_1.h **** __STATIC_INLINE void I2C_1_Interrupt(void)
 635:Generated_Source\PSoC6/I2C_1.h **** {
  28              		.loc 1 635 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 636:Generated_Source\PSoC6/I2C_1.h ****     Cy_SCB_I2C_Interrupt(I2C_1_HW, &I2C_1_context);
  36              		.loc 1 636 0
  37 0002 0249     		ldr	r1, .L3
  38 0004 0248     		ldr	r0, .L3+4
  39 0006 FFF7FEFF 		bl	Cy_SCB_I2C_Interrupt
  40              	.LVL0:
  41 000a 08BD     		pop	{r3, pc}
  42              	.L4:
  43              		.align	2
  44              	.L3:
  45 000c 00000000 		.word	I2C_1_context
  46 0010 00006340 		.word	1080229888
  47              		.cfi_endproc
  48              	.LFE250:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 13


  49              		.size	I2C_1_Interrupt, .-I2C_1_Interrupt
  50              		.section	.text.I2C_1_Start,"ax",%progbits
  51              		.align	2
  52              		.global	I2C_1_Start
  53              		.thumb
  54              		.thumb_func
  55              		.type	I2C_1_Start, %function
  56              	I2C_1_Start:
  57              	.LFB254:
  58              		.file 2 "Generated_Source\\PSoC6\\I2C_1.c"
   1:Generated_Source\PSoC6/I2C_1.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6/I2C_1.c **** * \file I2C_1.c
   3:Generated_Source\PSoC6/I2C_1.c **** * \version 2.0
   4:Generated_Source\PSoC6/I2C_1.c **** *
   5:Generated_Source\PSoC6/I2C_1.c **** *  This file provides the source code to the API for the I2C Component.
   6:Generated_Source\PSoC6/I2C_1.c **** *
   7:Generated_Source\PSoC6/I2C_1.c **** ********************************************************************************
   8:Generated_Source\PSoC6/I2C_1.c **** * \copyright
   9:Generated_Source\PSoC6/I2C_1.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6/I2C_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6/I2C_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6/I2C_1.c **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6/I2C_1.c **** *******************************************************************************/
  14:Generated_Source\PSoC6/I2C_1.c **** 
  15:Generated_Source\PSoC6/I2C_1.c **** #include "I2C_1.h"
  16:Generated_Source\PSoC6/I2C_1.c **** #include "sysint/cy_sysint.h"
  17:Generated_Source\PSoC6/I2C_1.c **** #include "cyfitter_sysint.h"
  18:Generated_Source\PSoC6/I2C_1.c **** #include "cyfitter_sysint_cfg.h"
  19:Generated_Source\PSoC6/I2C_1.c **** 
  20:Generated_Source\PSoC6/I2C_1.c **** 
  21:Generated_Source\PSoC6/I2C_1.c **** #if defined(__cplusplus)
  22:Generated_Source\PSoC6/I2C_1.c **** extern "C" {
  23:Generated_Source\PSoC6/I2C_1.c **** #endif
  24:Generated_Source\PSoC6/I2C_1.c **** 
  25:Generated_Source\PSoC6/I2C_1.c **** /***************************************
  26:Generated_Source\PSoC6/I2C_1.c **** *     Global variables
  27:Generated_Source\PSoC6/I2C_1.c **** ***************************************/
  28:Generated_Source\PSoC6/I2C_1.c **** 
  29:Generated_Source\PSoC6/I2C_1.c **** /** I2C_1_initVar indicates whether the I2C_1
  30:Generated_Source\PSoC6/I2C_1.c **** *  component has been initialized. The variable is initialized to 0
  31:Generated_Source\PSoC6/I2C_1.c **** *  and set to 1 the first time I2C_1_Start() is called.
  32:Generated_Source\PSoC6/I2C_1.c **** *  This allows  the component to restart without reinitialization
  33:Generated_Source\PSoC6/I2C_1.c **** *  after the first call to the I2C_1_Start() routine.
  34:Generated_Source\PSoC6/I2C_1.c **** *
  35:Generated_Source\PSoC6/I2C_1.c **** *  If re-initialization of the component is required, then the
  36:Generated_Source\PSoC6/I2C_1.c **** *  I2C_1_Init() function can be called before the
  37:Generated_Source\PSoC6/I2C_1.c **** *  I2C_1_Start() or I2C_1_Enable() function.
  38:Generated_Source\PSoC6/I2C_1.c **** */
  39:Generated_Source\PSoC6/I2C_1.c **** uint8_t I2C_1_initVar = 0U;
  40:Generated_Source\PSoC6/I2C_1.c **** 
  41:Generated_Source\PSoC6/I2C_1.c **** /** The instance-specific configuration structure.
  42:Generated_Source\PSoC6/I2C_1.c **** * The pointer to this structure should be passed to Cy_SCB_I2C_Init function
  43:Generated_Source\PSoC6/I2C_1.c **** * to initialize component with GUI selected settings.
  44:Generated_Source\PSoC6/I2C_1.c **** */
  45:Generated_Source\PSoC6/I2C_1.c **** cy_stc_scb_i2c_config_t const I2C_1_config =
  46:Generated_Source\PSoC6/I2C_1.c **** {
  47:Generated_Source\PSoC6/I2C_1.c ****     .i2cMode    = CY_SCB_I2C_SLAVE,
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 14


  48:Generated_Source\PSoC6/I2C_1.c **** 
  49:Generated_Source\PSoC6/I2C_1.c ****     .useRxFifo = false,
  50:Generated_Source\PSoC6/I2C_1.c ****     .useTxFifo = false,
  51:Generated_Source\PSoC6/I2C_1.c **** 
  52:Generated_Source\PSoC6/I2C_1.c ****     .slaveAddress        = 0x8U,
  53:Generated_Source\PSoC6/I2C_1.c ****     .slaveAddressMask    = 0xFEU,
  54:Generated_Source\PSoC6/I2C_1.c ****     .acceptAddrInFifo    = false,
  55:Generated_Source\PSoC6/I2C_1.c ****     .ackGeneralAddr      = false,
  56:Generated_Source\PSoC6/I2C_1.c **** 
  57:Generated_Source\PSoC6/I2C_1.c ****     .enableWakeFromSleep = false
  58:Generated_Source\PSoC6/I2C_1.c **** };
  59:Generated_Source\PSoC6/I2C_1.c **** 
  60:Generated_Source\PSoC6/I2C_1.c **** /** The instance-specific context structure.
  61:Generated_Source\PSoC6/I2C_1.c **** * It is used while the driver operation for internal configuration and
  62:Generated_Source\PSoC6/I2C_1.c **** * data keeping for the I2C. The user should not modify anything in this
  63:Generated_Source\PSoC6/I2C_1.c **** * structure.
  64:Generated_Source\PSoC6/I2C_1.c **** */
  65:Generated_Source\PSoC6/I2C_1.c **** cy_stc_scb_i2c_context_t I2C_1_context;
  66:Generated_Source\PSoC6/I2C_1.c **** 
  67:Generated_Source\PSoC6/I2C_1.c **** 
  68:Generated_Source\PSoC6/I2C_1.c **** /*******************************************************************************
  69:Generated_Source\PSoC6/I2C_1.c **** * Function Name: I2C_1_Start
  70:Generated_Source\PSoC6/I2C_1.c **** ****************************************************************************//**
  71:Generated_Source\PSoC6/I2C_1.c **** *
  72:Generated_Source\PSoC6/I2C_1.c **** * Invokes I2C_1_Init() and I2C_1_Enable().
  73:Generated_Source\PSoC6/I2C_1.c **** * Also configures interrupt and low and high oversampling phases.
  74:Generated_Source\PSoC6/I2C_1.c **** * After this function call the component is enabled and ready for operation.
  75:Generated_Source\PSoC6/I2C_1.c **** * This is the preferred method to begin component operation.
  76:Generated_Source\PSoC6/I2C_1.c **** *
  77:Generated_Source\PSoC6/I2C_1.c **** * \globalvars
  78:Generated_Source\PSoC6/I2C_1.c **** * \ref I2C_1_initVar - used to check initial configuration,
  79:Generated_Source\PSoC6/I2C_1.c **** * modified  on first function call.
  80:Generated_Source\PSoC6/I2C_1.c **** *
  81:Generated_Source\PSoC6/I2C_1.c **** *******************************************************************************/
  82:Generated_Source\PSoC6/I2C_1.c **** void I2C_1_Start(void)
  83:Generated_Source\PSoC6/I2C_1.c **** {
  59              		.loc 2 83 0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              		.cfi_def_cfa_offset 8
  65              		.cfi_offset 3, -8
  66              		.cfi_offset 14, -4
  84:Generated_Source\PSoC6/I2C_1.c ****     if (0U == I2C_1_initVar)
  67              		.loc 2 84 0
  68 0002 114B     		ldr	r3, .L9
  69 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  70 0006 5BB9     		cbnz	r3, .L6
  85:Generated_Source\PSoC6/I2C_1.c ****     {
  86:Generated_Source\PSoC6/I2C_1.c ****         /* Configure component */
  87:Generated_Source\PSoC6/I2C_1.c ****         (void) Cy_SCB_I2C_Init(I2C_1_HW, &I2C_1_config, &I2C_1_context);
  71              		.loc 2 87 0
  72 0008 104A     		ldr	r2, .L9+4
  73 000a 1149     		ldr	r1, .L9+8
  74 000c 1148     		ldr	r0, .L9+12
  75 000e FFF7FEFF 		bl	Cy_SCB_I2C_Init
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 15


  76              	.LVL1:
  88:Generated_Source\PSoC6/I2C_1.c **** 
  89:Generated_Source\PSoC6/I2C_1.c ****     #if (I2C_1_ENABLE_MASTER)
  90:Generated_Source\PSoC6/I2C_1.c ****         /* Configure desired data rate */
  91:Generated_Source\PSoC6/I2C_1.c ****         (void) Cy_SCB_I2C_SetDataRate(I2C_1_HW, I2C_1_DATA_RATE_HZ, I2C_1_CLK_FREQ_HZ);
  92:Generated_Source\PSoC6/I2C_1.c **** 
  93:Generated_Source\PSoC6/I2C_1.c ****         #if (I2C_1_MANUAL_SCL_CONTROL)
  94:Generated_Source\PSoC6/I2C_1.c ****             Cy_SCB_I2C_MasterSetLowPhaseDutyCycle (I2C_1_HW, I2C_1_LOW_PHASE_DUTY_CYCLE);
  95:Generated_Source\PSoC6/I2C_1.c ****             Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(I2C_1_HW, I2C_1_HIGH_PHASE_DUTY_CYCLE);
  96:Generated_Source\PSoC6/I2C_1.c ****         #endif /* (I2C_1_MANUAL_SCL_CONTROL) */
  97:Generated_Source\PSoC6/I2C_1.c ****     #endif /* (I2C_1_ENABLE_MASTER) */
  98:Generated_Source\PSoC6/I2C_1.c **** 
  99:Generated_Source\PSoC6/I2C_1.c ****         /* Hook interrupt service routine */
 100:Generated_Source\PSoC6/I2C_1.c ****     #if defined(I2C_1_SCB_IRQ__INTC_ASSIGNED)
 101:Generated_Source\PSoC6/I2C_1.c ****         (void) Cy_SysInt_Init(&I2C_1_SCB_IRQ_cfg, &I2C_1_Interrupt);
  77              		.loc 2 101 0
  78 0012 1149     		ldr	r1, .L9+16
  79 0014 1148     		ldr	r0, .L9+20
  80 0016 FFF7FEFF 		bl	Cy_SysInt_Init
  81              	.LVL2:
 102:Generated_Source\PSoC6/I2C_1.c ****     #endif /* (I2C_1_SCB_IRQ__INTC_ASSIGNED) */
 103:Generated_Source\PSoC6/I2C_1.c **** 
 104:Generated_Source\PSoC6/I2C_1.c ****         I2C_1_initVar = 1U;
  82              		.loc 2 104 0
  83 001a 0122     		movs	r2, #1
  84 001c 0A4B     		ldr	r3, .L9
  85 001e 1A70     		strb	r2, [r3]
  86              	.L6:
 105:Generated_Source\PSoC6/I2C_1.c ****     }
 106:Generated_Source\PSoC6/I2C_1.c **** 
 107:Generated_Source\PSoC6/I2C_1.c ****     /* Enable interrupt in NVIC */
 108:Generated_Source\PSoC6/I2C_1.c **** #if defined(I2C_1_SCB_IRQ__INTC_ASSIGNED)
 109:Generated_Source\PSoC6/I2C_1.c ****     NVIC_EnableIRQ((IRQn_Type) I2C_1_SCB_IRQ_cfg.intrSrc);
  87              		.loc 2 109 0
  88 0020 0E4B     		ldr	r3, .L9+20
  89 0022 B3F90030 		ldrsh	r3, [r3]
  90              	.LVL3:
  91              	.LBB6:
  92              	.LBB7:
  93              		.file 3 ".\\CIMSIS_M4\\CMSIS\\Core\\Include/core_cm4.h"
   1:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @version  V5.0.7
   5:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * @date     28. May 2018
   6:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*
   8:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  10:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  12:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
  16:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 16


  18:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  24:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  25:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
  30:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  31:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  34:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  36:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
  38:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
  39:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  40:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
  41:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  44:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  47:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  50:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  53:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  54:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  55:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
  59:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
  61:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
  62:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  63:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  
  65:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  71:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  73:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 17


  75:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
  76:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
  81:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
  84:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
  85:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
  87:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
  88:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
  93:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
  96:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
  97:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
  99:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 100:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 105:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 108:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 109:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 111:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 112:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 117:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 120:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 121:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 123:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 124:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 129:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 18


 132:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 133:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 135:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 136:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 141:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 144:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 145:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 147:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 148:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #else
 153:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #endif
 156:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #else
 157:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 159:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 160:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 161:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 162:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 164:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 165:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
 167:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 168:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 169:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 171:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 173:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 176:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  extern "C" {
 178:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 179:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 180:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 186:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 187:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 19


 189:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 191:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 192:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 196:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 197:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 201:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 202:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
 206:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 207:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 208:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 210:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 212:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
 216:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef __cplusplus
 217:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
 219:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
 221:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 224:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 225:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 229:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 231:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 232:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 233:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
 234:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                 Register Abstraction
 235:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   Core Register contain:
 236:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Register
 237:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Register
 238:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SCB Register
 239:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Register
 240:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Register
 241:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core MPU Register
 242:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core FPU Register
 243:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
 244:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 245:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 20


 246:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
 248:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 249:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 250:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 254:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 255:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 256:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 257:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 259:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 260:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 261:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 262:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 263:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } APSR_Type;
 274:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 275:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 276:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 279:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 282:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 285:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 288:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 291:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 294:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 295:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 296:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 298:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 299:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 300:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 301:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 302:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 21


 303:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } IPSR_Type;
 307:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 308:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 309:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 312:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 313:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 314:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 316:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 317:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 318:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 319:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 320:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } xPSR_Type;
 335:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 336:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 337:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 340:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 343:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 346:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 349:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 352:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 355:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 358:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 22


 360:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 361:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 364:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 367:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 368:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 369:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 371:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef union
 372:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 373:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   struct
 374:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 375:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } CONTROL_Type;
 382:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 383:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 387:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 390:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 393:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 395:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 396:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 397:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 401:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 402:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 403:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 404:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 406:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 407:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 408:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 23


 417:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }  NVIC_Type;
 422:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 423:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 427:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 429:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 430:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 431:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 435:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 436:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 437:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 438:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 440:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 441:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 442:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SCB_Type;
 464:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 465:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 469:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 472:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 24


 474:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 475:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 478:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 481:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 485:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 488:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 491:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 494:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 497:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 500:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 503:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 506:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 509:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 512:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 516:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 520:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 523:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 526:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 529:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 25


 531:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 532:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 535:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 538:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 542:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 545:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 548:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 552:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 555:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 558:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 561:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 564:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 567:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 571:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 574:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 577:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 580:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 583:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 586:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 26


 588:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 589:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 592:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 595:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 598:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 601:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 604:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 607:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 610:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 614:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 617:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 620:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 624:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 627:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 630:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 633:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 636:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 639:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 643:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 27


 645:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 646:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 649:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 652:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 655:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 658:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 661:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 665:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 668:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 671:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 674:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 677:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 680:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 684:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 687:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 690:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 694:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 697:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 700:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 28


 702:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 703:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 706:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 708:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 709:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 710:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 714:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 715:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 716:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 717:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 719:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 720:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 721:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SCnSCB_Type;
 725:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 726:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 730:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 734:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 737:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 740:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 743:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 746:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 748:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 749:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 750:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 754:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 755:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 756:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 757:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 29


 759:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 760:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 761:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } SysTick_Type;
 766:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 767:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 771:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 774:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 777:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 780:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 784:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 788:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 792:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 795:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 798:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 800:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 801:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 802:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 806:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 807:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 808:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 809:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 811:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 812:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 813:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  union
 814:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
 815:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 30


 816:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } ITM_Type;
 846:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 847:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 851:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 855:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 858:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 861:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 864:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 867:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 870:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 31


 873:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 876:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 879:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 883:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 887:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 891:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 895:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 898:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 901:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 903:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 904:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 905:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
 909:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 910:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 911:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
 912:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
 914:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
 915:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
 916:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 32


 930:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } DWT_Type;
 940:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 941:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 945:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 948:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 951:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 954:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 957:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 960:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 963:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 966:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 969:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 972:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 975:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 978:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 981:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 984:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 33


 987:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 990:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 993:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
 996:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1000:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1004:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1008:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1012:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1016:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1020:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1024:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1027:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1030:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1033:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1036:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1039:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1042:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 34


1044:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1045:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1048:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1050:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1051:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1052:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1056:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1057:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1058:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1059:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1061:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1062:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1063:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } TPI_Type;
1088:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1089:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1093:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1096:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1100:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 35


1101:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1104:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1107:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1110:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1113:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1117:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1120:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1124:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1128:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1131:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1134:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1137:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1140:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1143:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1146:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1150:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1154:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1157:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 36


1158:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1160:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1163:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1166:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1169:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1172:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1176:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1180:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1184:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1187:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1190:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1193:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1196:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1199:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1203:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1206:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1208:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1209:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1211:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 37


1215:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1216:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1217:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1218:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1220:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1221:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1222:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } MPU_Type;
1234:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1235:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1237:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1238:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1241:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1244:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1247:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1248:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1251:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1254:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1257:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1261:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1265:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1268:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1271:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 38


1272:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1275:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1278:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1281:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1284:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1287:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1290:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1293:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1296:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1299:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1302:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1305:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1306:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1307:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1311:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1312:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1313:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1314:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1316:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1317:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1318:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } FPU_Type;
1325:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1326:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 39


1329:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1330:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1333:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1336:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1339:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1342:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1345:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1348:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1351:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1354:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1358:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1362:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1365:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1368:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1371:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1375:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1378:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1381:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1384:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 40


1386:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1387:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1390:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1393:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1396:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1400:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1403:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1406:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1409:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1411:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1412:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1413:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1417:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1418:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1419:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1420:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1422:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** typedef struct
1423:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1424:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** } CoreDebug_Type;
1429:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1430:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1434:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1437:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1440:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 41


1443:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1446:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1449:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1452:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1455:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1458:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1461:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1464:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1467:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1471:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1474:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1478:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1481:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1484:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1487:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1490:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1493:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1496:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1499:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 42


1500:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1502:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1505:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1508:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1511:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1514:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1516:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1517:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1518:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1522:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1523:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1524:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1525:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1529:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1530:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1532:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1533:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1538:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1540:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1542:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1543:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1544:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1548:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1549:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1550:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 43


1557:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1560:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1569:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif
1573:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1574:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1577:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*@} */
1578:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1579:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1580:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1581:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /*******************************************************************************
1582:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   Core Function Interface contains:
1584:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core NVIC Functions
1585:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core SysTick Functions
1586:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Debug Functions
1587:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   - Core Register Access Functions
1588:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  ******************************************************************************/
1589:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1590:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** */
1592:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1593:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1594:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1595:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1597:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   @{
1601:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1602:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1603:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
1607:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
1609:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 44


1614:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1623:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #endif
1627:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #else
1629:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1633:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1635:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1636:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1637:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1638:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1639:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1640:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1641:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1642:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1643:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1644:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1645:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1646:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1647:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1648:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1649:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1650:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1651:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1652:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1653:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1654:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1655:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1656:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t reg_value;
1657:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1658:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1659:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1660:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1661:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1662:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1663:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1664:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1665:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1666:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1667:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1668:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1669:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1670:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 45


1671:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1672:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1673:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1674:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1675:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1676:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** }
1677:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1678:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** 
1679:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** /**
1680:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1681:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1682:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1684:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****  */
1685:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1686:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h **** {
1687:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  94              		.loc 3 1687 0
  95 0026 002B     		cmp	r3, #0
  96 0028 08DB     		blt	.L7
1688:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****   {
1689:.\CIMSIS_M4\CMSIS\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  97              		.loc 3 1689 0
  98 002a 5909     		lsrs	r1, r3, #5
  99 002c 03F01F03 		and	r3, r3, #31
 100              	.LVL4:
 101 0030 0122     		movs	r2, #1
 102 0032 02FA03F3 		lsl	r3, r2, r3
 103 0036 0A4A     		ldr	r2, .L9+24
 104 0038 42F82130 		str	r3, [r2, r1, lsl #2]
 105              	.L7:
 106              	.LVL5:
 107              	.LBE7:
 108              	.LBE6:
 109              	.LBB8:
 110              	.LBB9:
 111              		.file 4 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \file cy_scb_i2c.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \version 2.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides I2C API declarations of the SCB driver.
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Driver API for I2C Bus Peripheral
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C - The Inter-Integrated Circuit (I2C) bus is an industry-standard.
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 46


  21:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The functions and other declarations used in this part of the driver are in 
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * cy_scb_i2c.h. You can also include cy_pdl.h (ModusToolbox only) to get access 
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to all functions and declarations in the PDL.
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C peripheral driver provides an API to implement I2C slave, master,
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or master-slave devices based on the SCB hardware block.
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C devices based on SCB hardware are compatible with I2C
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Standard-mode, Fast-mode, and Fast-mode Plus specifications as defined in
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the I2C-bus specification.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Features:
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * An industry-standard I2C bus interface
  34:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Supports slave, master, and master-slave operation
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Supports standard data rates of 100/400/1000 kbps
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Hardware Address Match, multiple addresses
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * Wake from Deep Sleep on Address Match
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_configuration Configuration Considerations
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver configuration can be divided to number of sequential
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * steps listed below:
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_config
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_pins
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_clock
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_data_rate
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_intr
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * * \ref group_scb_i2c_enable
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * I2C driver is built on top of the SCB hardware block. The SCB3 instance is
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * used as an example for all code snippets. Modify the code to match your
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * design.
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_config Configure I2C
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To set up the I2C  driver, provide the configuration parameters in the
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref cy_stc_scb_i2c_config_t structure. Provide i2cMode to the select
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operation mode slave, master or master-slave. The useRxFifo and useTxFifo 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * parameters specify if RX and TX FIFO is used during operation. Typically, both
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * FIFOs should be enabled to reduce possibility of clock stringing. However, 
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * using RX FIFO has side effects that needs to be taken into account 
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * (see useRxFifo field description in \ref cy_stc_scb_i2c_config_t structure). 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For master modes, parameters lowPhaseDutyCycle, highPhaseDutyCycle and 
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * enableDigitalFilter can be used to define output data rate (refer to section 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_data_rate for more information).
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For slave mode, provide the slaveAddress and slaveAddressMask. The other 
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * parameters are optional for operation.\n
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To initialize the driver, call \ref Cy_SCB_I2C_Init
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * function providing a pointer to the populated \ref cy_stc_scb_i2c_config_t
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * structure and the allocated \ref cy_stc_scb_i2c_context_t structure.
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Set up I2C slave read and write buffer before enabling its
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 47


  78:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operation using \ref Cy_SCB_I2C_SlaveConfigReadBuf and \ref
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Cy_SCB_I2C_SlaveConfigWriteBuf appropriately. Note that the master reads
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * data from the slave read buffer and writes data into the slave write buffer.
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_BUFFER
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_pins Assign and Configure Pins
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Only dedicated SCB pins can be used for I2C operation. The HSIOM
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * register must be configured to connect dedicated SCB I2C pins to the 
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * SCB block. Also the I2C pins must be configured in Open-Drain, Drives Low mode 
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * (this pins  configuration implies usage of external pull-up resistors):
  91:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_PINS
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The alternative pins configuration is Resistive Pull-ups which implies usage
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * internal pull-up resistors. This configuration is not recommended because
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * resistor value is fixed and cannot be used for all supported data rates.
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Refer to the device datasheet parameter RPULLUP for resistor value specifications.
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_clock Assign Clock Divider
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * A clock source must be connected to the SCB block to oversample input and
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * output signals, in this document this clock will be referred as clk_scb.
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * You must use one of the 8-bit or 16-bit dividers. Use the \ref group_sysclk 
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * driver API to do this.
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_ASSIGN_CLOCK
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_data_rate Configure Data Rate
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To get I2C slave operation with the desired data rate, the clk_scb must be
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * fast enough to provide sufficient oversampling. Use the
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_sysclk driver API to do this.
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_DATA_RATE_SLAVE
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To get I2C master operation with the desired data rate, the source clock
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * frequency and SCL low and high phase duration must be configured. Use the
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_sysclk driver API to configure source clock frequency. Then call
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SetDataRate to set the SCL low, high phase duration and 
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * digital filter. This function sets SCL low and high phase settings based on 
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * source clock frequency.
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_CFG_DATA_RATE_MASTER
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Alternatively, the low, high phase and digital filter can be set directly 
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * using configuration structure \ref cy_stc_scb_i2c_config_t fields 
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * lowPhaseDutyCycle, highPhaseDutyCycle and enableDigitalFilter appropriately.\n
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Refer to the technical reference manual (TRM) section I2C sub-section
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Oversampling and Bit Rate to get information how to configure I2C to run with
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the desired data rate.</b>
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 48


 135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For I2C slave, the analog filter is used for all supported data rates. \n
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For I2C master, the analog filter is used for Standard and Fast modes and the
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * digital filter for Fast Plus mode.
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_intr Configure Interrupt
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The interrupt is mandatory for I2C operation. The exception is the when only  
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the \ref group_scb_i2c_master_low_level_functions functions are used.
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The driver provides three interrupt functions: \ref Cy_SCB_I2C_Interrupt,
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveInterrupt, and \ref Cy_SCB_I2C_MasterInterrupt. One of
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * these functions must be called in the interrupt handler for the selected SCB
 148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * instance. Call \ref Cy_SCB_I2C_SlaveInterrupt when I2C is configured to
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * operate as a slave, \ref Cy_SCB_I2C_MasterInterrupt when I2C is configured
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to operate as a master and \ref Cy_SCB_I2C_Interrupt when I2C is configured
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to operate as master and slave. Using the slave- or master-specific interrupt
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * function allows reducing the flash consumed by the I2C driver. Also this
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * interrupt must be enabled in the NVIC otherwise it will not work.
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver documentation refers to the \ref Cy_SCB_I2C_Interrupt function
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * when interrupt processing is mandatory for the operation. This is done to
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * simplify the readability of the driver's documentation. The application should
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *  call the slave- or master-specific interrupt functions \ref Cy_SCB_I2C_SlaveInterrupt
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or \ref Cy_SCB_I2C_MasterInterrupt, when appropriate.
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_INTR_A
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_INTR_B
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_enable Enable I2C
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Finally, enable the I2C operation by calling \ref Cy_SCB_I2C_Enable. Then I2C
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * slave starts respond to the assigned address and I2C master ready to execute
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transfers.
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_ENABLE
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_use_cases Common Use Cases
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_master_mode Master Operation
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master API is divided into two categories:
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_master_high_level_functions and
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_master_low_level_functions. Therefore, there are two
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * methods for initiating I2C master transactions using either <b>Low-Level or
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * High-Level</b> API. These two methods are described below. Only one method
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * should be used at a time. <b>They should not be mixed.</b>
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsubsection  group_scb_i2c_master_hl Use High-Level Functions
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *  Call \ref Cy_SCB_I2C_MasterRead or \ref Cy_SCB_I2C_MasterWrite to
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * communicate with the slave. These functions do not block and only start a
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transaction. After a transaction starts, the \ref Cy_SCB_I2C_Interrupt
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * handles further data transaction until its completion (successfully or 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 49


 192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * with error occurring). To monitor the transaction,
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * use \ref Cy_SCB_I2C_MasterGetStatus or register callback function using
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_RegisterEventCallback to be notified about
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_callback_events.
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_WRITE_READ_INT
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsubsection group_scb_i2c_master_ll Use Low-Level Functions
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Call \ref Cy_SCB_I2C_MasterSendStart to generate a start, send an address
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * with the Read/Write direction bit, and receive acknowledgment. After the
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * address is ACKed by the slave, the transaction can be continued by calling
 205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterReadByte or \ref Cy_SCB_I2C_MasterWriteByte depending
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * on its direction. These functions handle one byte per call. Therefore,
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * they should be called for each byte in the transaction. Note that for the
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Read transaction, the last byte must be NAKed. To complete the current
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transaction, call \ref Cy_SCB_I2C_MasterSendStop or call
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterSendReStart to complete the current transaction and
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * start a new one. Typically, do a restart to change the transaction
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * direction without releasing the bus from the master control.
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The Low-Level functions are blocking and do not require calling
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt inside the interrupt handler. Using these
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * functions requires extensive knowledge of the I2C protocol to execute
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transactions correctly.
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Master Write Operation</b>
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_WRITE_MANUAL
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Master Read Operation</b>
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_MASTER_READ_MANUAL
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \subsection group_scb_i2c_slave Slave Operation
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Slave operation requires the \ref Cy_SCB_I2C_Interrupt be
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * called inside the interrupt handler. The read and write buffers must
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * be provided for the slave to enable communication with the master. Use
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveConfigReadBuf and \ref Cy_SCB_I2C_SlaveConfigWriteBuf
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * for this purpose. Note that after transaction completion the buffer must be
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * configured again. Otherwise, the same buffer is used starting from the point
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * where the master stopped a previous transaction.
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For example: The read buffer is configured to be 10 bytes and the master reads
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * 8 bytes. If the read buffer is not configured again, the next master read
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * will start from the 9th byte.
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * To monitor the transaction status, use \ref Cy_SCB_I2C_SlaveGetStatus or
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * use \ref Cy_SCB_I2C_RegisterEventCallback to register a callback function
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * to be notified about \ref group_scb_i2c_macros_callback_events.
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Get Slave Events Notification</b>
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_REG_CALLBACK
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_NOTIFICATION
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <b>Polling Slave Completion Events</b>
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \snippet SCB_CompDatasheet_sut_01_revA.cydsn\i2c_snippets.c I2C_SLAVE_POLLING
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 50


 249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All slave API (except \ref Cy_SCB_I2C_SlaveAbortRead and
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveAbortWrite) <b>are not interrupt-protected</b> and to
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * prevent a race condition, they should be protected from the I2C interruption
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in the place where they are called. The code snippet Polling Slave 
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Completion Events above shows how to prevent a race condition when detect 
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * transfer completion and update I2C slave write buffer. 
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The simple example of race condition is: application updates slave read 
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * buffer the I2C master starts read transfer. The I2C interrupts read buffer 
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * update and I2C interrupt loads current read buffer content in the TX FIFO . 
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * After I2C interrupt returns the application updates remaining part of the read 
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * buffer. As a result the mater read partly updated buffer.
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_lp Low Power Support
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The I2C driver provides callback functions to handle power mode transition.
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The callback \ref Cy_SCB_I2C_DeepSleepCallback must be called
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * during execution of \ref Cy_SysPm_CpuEnterDeepSleep \ref Cy_SCB_I2C_HibernateCallback
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * must be called during execution of \ref Cy_SysPm_SystemEnterHibernate. To trigger the
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * callback execution, the callback must be registered before calling the
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * power mode transition function. Refer to \ref group_syspm driver for more
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * information about power mode transitions and callback registration.
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \note
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Only applicable for <b>rev-08 of the CY8CKIT-062-BLE</b>.
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For proper operation, when the I2C slave is configured to be a wakeup
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * source from Deep Sleep mode, the \ref Cy_SCB_I2C_DeepSleepCallback must be
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * copied and modified. Refer to the function description to get the details.
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_more_information More Information
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * For more information on the SCB peripheral, refer to the technical reference
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * manual (TRM).
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_MISRA MISRA-C Compliance
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ********************************************************************************
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <table class="doxtable">
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>MISRA Rule</th>
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Rule Class (Required/Advisory)</th>
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Rule Description</th>
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <th>Description of Deviation(s)</th>
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>11.4</td>
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A</td>
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A cast should not be performed between a pointer to object type and
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         a different pointer to object type.</td>
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The functions \ref Cy_SCB_I2C_DeepSleepCallback and
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref Cy_SCB_I2C_HibernateCallback are callback of
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref cy_en_syspm_status_t type. The cast operation safety in these
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         functions becomes the user's responsibility because pointers are
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         initialized when callback is registered in SysPm driver.</td>
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 51


 306:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.1</td>
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>There shall be no unreachable code.</td>
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The SCB block parameters can be a constant false or true depends on
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the selected device and cause code to be unreachable.</td>
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>13.7</td>
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Boolean operations whose results are invariant shall not be
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         permitted.</td>
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         * The SCB block parameters can be a constant false or true depends on
 319:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the selected device and cause this violation.
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         * The same condition check is executed before and after callback is
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         called because after the callback returns, the condition might be not
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         true any more.</td>
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.2</td>
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>All non-null statements shall either: a) have at least one side-effect
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         however executed, or b) cause control flow to change.</td>
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The unused function parameters are cast to void. This statement
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         has no side-effect and is used to suppress a compiler warning.</td>
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>14.7</td>
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>R</td>
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>A function shall have a single point of exit at the end of the
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         function.</td>
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The functions can return from several points. This is done to improve
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         code clarity when returning error status code if input parameters
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         validation fails.</td>
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * </table>
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \section group_scb_i2c_changelog Changelog
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * <table class="doxtable">
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="4"> 2.20</td>
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Flattened the organization of the driver source code into the single 
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         source directory and the single include directory.
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Driver library directory-structure simplification.</td>
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the enableDigitalFilter, highPhaseDutyCycle and lowPhaseDutyCycle 
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         fields to the \ref cy_stc_scb_i2c_config_t configuration structure.
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the I2C master data rate configuration using the configuration structure.
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the \ref Cy_SCB_I2C_SetDataRate function to properly configure data rates 
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         greater than 400 kbps in Master and Master-Slave modes. \n
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 52


 363:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         Added verification that clk_scb is within the valid range for the desired data rate.
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>     
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The analog filter was enabled for all data rates in Master and Master-Slave modes. 
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         This prevents reaching the maximum supported data rate of 1000 kbps which requires a digi
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added register access layer. Use register access macros instead
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         of direct register access using dereferenced pointers.</td>
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Makes register access device-independent, so that the PDL does 
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         not need to be recompiled for each supported part number.</td>
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 376:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="4"> 2.10</td>
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the ReStart condition generation sequence for a write
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction in the \ref Cy_SCB_I2C_MasterWrite function.</td>
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The driver can notify about a zero length write transaction completion 
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         before the address byte is sent if the \ref Cy_SCB_I2C_MasterWrite 
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         function execution was interrupted between setting the restart 
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generation command and writing the address byte into the TX FIFO.</td>
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added the slave- and master-specific interrupt functions:
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         \ref Cy_SCB_I2C_SlaveInterrupt and \ref Cy_SCB_I2C_MasterInterrupt.
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     </td>
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Improved the interrupt configuration options for the I2C slave and
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         master mode configurations.</td>
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Updated the Start condition generation sequence in the \ref 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         Cy_SCB_I2C_MasterWrite and \ref Cy_SCB_I2C_MasterRead.</td>
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Updated the ReStart condition generation sequence for a write
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction in the \ref Cy_SCB_I2C_MasterSendReStart function.</td>
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td rowspan="5"> 2.0</td>
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the \ref Cy_SCB_I2C_MasterSendReStart function to properly 
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generate the ReStart condition when the previous transaction was 
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         a write.</td>
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The master interpreted the address byte written into the TX FIFO as a
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         data byte and continued a write transaction. The ReStart condition was
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         generated after the master completed transferring the data byte.
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         The SCL line was stretched by the master waiting for the address byte
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         to be written into the TX FIFO after the ReStart condition generation.
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         The following timeout detection released the bus from the master
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         control.</td>
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Fixed the slave operation after the address byte was NACKed by the
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         firmware.</td>
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>The observed slave operation failure depends on whether Level 2 assert
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         is enabled or not. Enabled: the device stuck in the fault handler due
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         to the assert assignment in the \ref Cy_SCB_I2C_Interrupt. Disabled: 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 53


 420:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the slave sets the transaction completion status and notifies on the 
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         transaction completion event after the address was NACKed. The failure
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         is observed only when the slave is configured to accept an address in 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         the RX FIFO.</td>
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added parameters validation for public API.</td>
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Replaced variables which have limited range of values with enumerated
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *         types.</td>
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 433:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Added missing "cy_cb_" to the callback function type names.</td>
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   <tr>
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>1.0</td>
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td>Initial version.</td>
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *     <td></td>
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *   </tr>
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * </table>
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros Macros
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_functions Functions
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_general_functions General
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_slave_functions Slave
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_master_high_level_functions Master High-Level
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_master_low_level_functions Master Low-Level
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_interrupt_functions Interrupt
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_low_power_functions Low Power Callbacks
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \}
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_data_structures Data Structures
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_enums Enumerated Types
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #if !defined(CY_SCB_I2C_H)
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_H
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #include "cy_scb_common.h"
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #if defined(__cplusplus)
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** extern "C" {
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #endif
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                            Enumerated Types
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_enums
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 54


 477:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C status codes */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** Operation completed successfully */
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_SUCCESS = 0U,
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** One or more of input parameters are invalid */
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 1U),
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master is not ready to start a new transaction.
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Either the master is still processing a previous transaction or in the
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * master-slave mode, the slave operation is in progress.
 490:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_NOT_READY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 2U),
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master operation timed out before completing. Applicable only for
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the \ref group_scb_i2c_master_low_level_functions functions.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_TIMEOUT = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 3U),
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The slave NACKed the address. Applicable only for the
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions functions.
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ADDR_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 4U),
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The slave NACKed the data byte.  Applicable only for the
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions.
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 5U),
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master lost arbitration, the transaction was aborted. Applicable only
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * for the \ref group_scb_i2c_master_low_level_functions functions.
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ARB_LOST = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 6U),
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master detected an erroneous start or stop, the transaction was
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * aborted. Applicable only for the
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_master_low_level_functions functions.
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_BUS_ERR = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 7U),
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The master transaction was aborted and the slave transaction is on-going
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * because the slave was addressed before the master generated a start.
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Applicable only for the \ref group_scb_i2c_master_low_level_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * functions.
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_MANUAL_ABORT_START = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 8U)
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_status_t;
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Operation Modes */
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 55


 534:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_SLAVE        = 1U,    /**< Configures SCB for I2C Slave operation */
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER       = 2U,    /**< Configures SCB for I2C Master operation */
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_MASTER_SLAVE = 3U,    /**< Configures SCB for I2C Master-Slave operation */
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_mode_t;
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Transaction Direction */
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_WRITE_XFER = 0U,  /**< Current transaction is Write */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_READ_XFER  = 1U,  /**< Current transaction is Read */
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_direction_t;
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C Command ACK / NAK */
 547:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef enum
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_ACK,     /**< Send ACK to current byte */
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     CY_SCB_I2C_NAK,     /**< Send NAK to current byte */
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_en_scb_i2c_command_t;
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_enums */
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                              Type Definitions
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_data_structures
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides the typedef for the callback function called in the
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt to notify the user about occurrences of
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_callback_events.
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef void (* cy_cb_scb_i2c_handle_events_t)(uint32_t event);
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Provides the typedef for the callback function called in the
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_Interrupt to notify the user about occurrences of
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref group_scb_i2c_macros_addr_callback_events.
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This callback must return a decision to ACK (continue transaction) or
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * NAK (end transaction) the received address.
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Note if the slave is configured to accept an address in RX FIFO, it must read
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * from it using the \ref Cy_SCB_ReadRxFifo function.
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef cy_en_scb_i2c_command_t (* cy_cb_scb_i2c_handle_addr_t)(uint32_t event);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C configuration structure */
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_config
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** Specifies the mode of operation */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_en_scb_i2c_mode_t i2cMode;
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The SCB provides an RX FIFO in hardware (consult the selected device
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * datasheet to get the actual FIFO size). The useRxFifo field defines
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 56


 591:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * how the driver firmware reads data from the RX FIFO:
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is enabled, the hardware is configured to automatically
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   ACK incoming data, and interrupt is enabled to take data out of the RX
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   FIFO when it has some number of bytes (typically, when it is half full).
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is disabled, the interrupt is enabled to take data out of
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the RX FIFO when a byte is available. Also, hardware does not
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   automatically ACK the data. Firmware must tell the hardware to ACK
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the byte (so each byte requires interrupt processing).
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>Typically, this option should be enabled</b> to configure hardware to
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * automatically ACK incoming data. Otherwise hardware might not get the command
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to ACK or NACK a byte fast enough, and clock stretching is applied
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * (the transaction is delayed) until the command is set. When this option is
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * enabled, the number of interrupts required to process the transaction
 604:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * is significantly reduced because several bytes are handled at once.
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>However, there is a side effect:</b>
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * For master mode, the drawback is that the master may receive more
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   data than desired due to the interrupt latency. An interrupt fires
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   when the second-to-last byte has been received. This interrupt tells
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the hardware to stop receiving data. If the latency of this interrupt
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   is longer than one transaction of the byte on the I2C bus, then the
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   hardware automatically ACKs the following bytes until the interrupt
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   is serviced or the RX FIFO becomes full.
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * For slave mode, the drawback is that the slave only NACKs
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the master when the RX FIFO becomes full, NOT when the slave write
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   firmware buffer becomes full.
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n In either master or slave mode, all received extra bytes are dropped.
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \note The useRxFifo option is not available if acceptAddrInFifo is true.
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useRxFifo;
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The SCB provides a TX FIFO in hardware (consult the selected device
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * datasheet to get the actual FIFO size). The useTxFifo option defines how the
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * driver firmware loads data into the TX FIFO:
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is enabled, the TX FIFO is fully loaded with data and the
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   interrupt is enabled to keep the TX FIFO loaded until the end of the transaction.
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * * If this option is disabled, a single byte is loaded into the TX FIFO and
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   the interrupt enabled to load the next byte when the TX FIFO becomes empty
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     *   (so each byte requires interrupt processing).
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>Typically, this option should be enabled</b> to keep the TX FIFO loaded with
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * data and reduce the probability of clock stretching. When there is no data
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to transfer, clock stretching is applied (the transaction is delayed) until
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the data is loaded. When this option is enabled, the number of interrupts required
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * to process the transaction is significantly reduced because several
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bytes are handled at once.
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \n <b>The drawback of enabling useTxFifo</b> is that the abort operation clears
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the TX FIFO. The TX FIFO clear operation also clears the shift
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * register. As a result the shifter may be cleared in the middle of a byte
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * transaction, corrupting it. The remaining bits to transaction within the
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * corrupted byte are complemented with 1s. If this is an issue,
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * then do not enable this option.
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useTxFifo;
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The 7-bit right justified slave address, used only for the slave mode
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 57


 648:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t slaveAddress;
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The slave address mask is used to mask bits of the slave address during 
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the address match procedure (it is used only for the slave mode). 
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Bit 0 of the address mask corresponds to the 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * read/write direction bit and is always a do not care in the address match 
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * therefore must be set 0. Bit value 0 - excludes bit from address 
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * comparison. Bit value 1 - the bit needs to match with the corresponding 
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bit of the I2C slave address.
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t slaveAddressMask;
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 661:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * True - the slave address is accepted in the RX FIFO, false - the slave
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * addresses are not accepted in the RX FIFO
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool acceptAddrInFifo;
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * True - accept the general call address; false - ignore the general
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * call address.
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool ackGeneralAddr;
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * When set, the slave will wake the device from Deep Sleep on an address
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * match (the device datasheet must be consulted to determine which SCBs
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * support this mode)
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool enableWakeFromSleep;
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Enables a digital 3-tap median filter to be applied to the inputs
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * of filter glitches on the lines.
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool enableDigitalFilter;
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The number of SCB clock cycles in the low phase of SCL. Only applicable 
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * in master modes. The valid range is 7 to 16.
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t lowPhaseDutyCycle;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The number of SCB clock cycles in the high phase of SCL. Only applicable 
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * in master modes. The valid range is 5 to 16.
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t highPhaseDutyCycle;
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_config_t;
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** I2C context structure.
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All fields for the context structure are internal. Firmware never reads or
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * writes these values. Firmware allocates the structure and provides the
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * address of the structure to the driver in function calls. Firmware must
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * ensure that the defined instance of this structure remains in scope
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 58


 705:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * while the drive is in use.
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_context
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** \cond INTERNAL */
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useRxFifo;             /**< Stores RX FIFO configuration */
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool useTxFifo;             /**< Stores TX FIFO configuration */
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t state;    /**< The driver state */
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterStatus; /**< The master status */
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     masterPause;           /**< Stores how the master ends the transaction */
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     masterRdDir;           /**< The direction of the master transaction */
 718:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *masterBuffer;     /**< The pointer to the master buffer (either for a transmit or a r
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  masterBufferSize;         /**< The current master buffer size */
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterBufferIdx;  /**< The current location in the master buffer */
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t masterNumBytes;   /**< The number of bytes to send or receive */
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveStatus;       /**< The slave status */
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile bool     slaveRdBufEmpty;   /**< Tracks slave Read buffer empty event */
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *slaveTxBuffer;             /**< The pointer to the slave transmit buffer (a master re
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  slaveTxBufferSize;         /**< The current slave transmit buffer size */
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveTxBufferIdx;  /**< The current location in the slave buffer */
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveTxBufferCnt;  /**< The number of transferred bytes */
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *slaveRxBuffer;             /**< The pointer to the slave receive buffer (a master wri
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t  slaveRxBufferSize;         /**< The current slave receive buffer size */
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     volatile uint32_t slaveRxBufferIdx;  /**< The current location in the slave buffer */
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to an event callback that is called when any of
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_macros_callback_events occurs
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_cb_scb_i2c_handle_events_t cbEvents;
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to an address callback that is called when any of
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * \ref group_scb_i2c_macros_addr_callback_events occurs (applicable only
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * for the slave)
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     cy_cb_scb_i2c_handle_addr_t   cbAddr;
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** \endcond */
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_context_t;
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The I2C Master transfer structure */
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** typedef struct cy_stc_scb_i2c_master_xfer_config
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The 7-bit right justified slave address to communicate with */
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  slaveAddress;
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The pointer to the buffer for data to read from the slave or 
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * data to write into the slave
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 59


 762:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint8_t  *buffer;
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /** The size of the buffer */
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     uint32_t bufferSize;
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     /**
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * The transfer operation is pending - the stop condition will not
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * be generated. 
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * A new transfer starts from start condition and ends 
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * with or without stop condition. The stop condition releases I2C 
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bus from master control. When stop is not generated master keeps 
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * bus control (transfer is pending) and can issue the next transfer 
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * using restart condition instead of start. The I2C driver 
 775:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * automatically generates start or restart condition depends on 
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * current state.
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * Note if master lost arbitration during transfer it stops control 
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * the bus and does not send/receive data or generate stop condition - the 
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     * transfer ends.
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     */
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     bool     xferPending;
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** } cy_stc_scb_i2c_master_xfer_config_t;
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_data_structures */
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                            Function Prototypes
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_general_functions
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_Init(CySCB_Type *base, cy_stc_scb_i2c_config_t const *config,
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                        cy_stc_scb_i2c_context_t *context);
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_DeInit(CySCB_Type *base);
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_Enable(CySCB_Type *base);
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_Disable(CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SetDataRate(CySCB_Type *base, uint32_t dataRateHz, uint32_t scbClockHz);
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_GetDataRate(CySCB_Type const *base, uint32_t scbClockHz);
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void     Cy_SCB_I2C_SlaveSetAddress(CySCB_Type *base, uint8_t addr);
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddress(CySCB_Type const *base);
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void     Cy_SCB_I2C_SlaveSetAddressMask(CySCB_Type *base, uint8_t addrMask);
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddressMask(CySCB_Type const *base);
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE bool Cy_SCB_I2C_IsBusBusy(CySCB_Type const *base);
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_MasterSetLowPhaseDutyCycle (CySCB_Type *base, uint32_t clockCycles)
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(CySCB_Type *base, uint32_t clockCycles)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_general_functions */
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_slave_functions
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveConfigReadBuf (CySCB_Type const *base, uint8_t *buffer, uint32_t size,
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 60


 819:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     cy_stc_scb_i2c_context_t *context);
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveAbortRead     (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveConfigWriteBuf(CySCB_Type const *base, uint8_t *buffer, uint32_t size,
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     cy_stc_scb_i2c_context_t *context);
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveAbortWrite    (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetStatus       (CySCB_Type const *base, cy_stc_scb_i2c_context_t const *c
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveClearReadStatus (CySCB_Type const *base, cy_stc_scb_i2c_context_t *context
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveClearWriteStatus(CySCB_Type const *base, cy_stc_scb_i2c_context_t *context
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetReadTransferCount (CySCB_Type const *base, cy_stc_scb_i2c_context_t con
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_SlaveGetWriteTransferCount(CySCB_Type const *base, cy_stc_scb_i2c_context_t con
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_slave_functions */
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_master_high_level_functions
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWrite(CySCB_Type *base, cy_stc_scb_i2c_master_xfer_config_t
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               cy_stc_scb_i2c_context_t *context);
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void     Cy_SCB_I2C_MasterAbortWrite         (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterRead (CySCB_Type *base, cy_stc_scb_i2c_master_xfer_config_t
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               cy_stc_scb_i2c_context_t *context);
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void     Cy_SCB_I2C_MasterAbortRead          (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_MasterGetStatus          (CySCB_Type const *base, cy_stc_scb_i2c_context_t cons
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** uint32_t Cy_SCB_I2C_MasterGetTransferCount   (CySCB_Type const *base, cy_stc_scb_i2c_context_t cons
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_master_low_high_functions */
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_master_low_level_functions
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStart  (CySCB_Type *base, uint32_t address, cy_en_scb_i
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendReStart(CySCB_Type *base, uint32_t address, cy_en_scb_i
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 855:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterSendStop   (CySCB_Type *base,uint32_t timeoutMs, cy_stc_scb
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterReadByte   (CySCB_Type *base, cy_en_scb_i2c_command_t ackNa
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     uint32_t timeoutMs, cy_stc_scb_i2c_context_t *c
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_scb_i2c_status_t Cy_SCB_I2C_MasterWriteByte  (CySCB_Type *base, uint8_t byte, uint32_t timeou
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                     cy_stc_scb_i2c_context_t *context);
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_master_low_level_functions */
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_interrupt_functions
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_Interrupt      (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_SlaveInterrupt (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** void Cy_SCB_I2C_MasterInterrupt (CySCB_Type *base, cy_stc_scb_i2c_context_t *context);
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_RegisterEventCallback(CySCB_Type const *base, cy_cb_scb_i2c_handle_
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       cy_stc_scb_i2c_context_t *context);
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_RegisterAddrCallback (CySCB_Type const *base, cy_cb_scb_i2c_handle_
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       cy_stc_scb_i2c_context_t *context);
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_interrupt_functions */
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 61


 876:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_low_power_functions
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_syspm_status_t Cy_SCB_I2C_DeepSleepCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** cy_en_syspm_status_t Cy_SCB_I2C_HibernateCallback(cy_stc_syspm_callback_params_t *callbackParams, c
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_low_power_functions */
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                               API Constants
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_macros
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_slave_status I2C Slave Status
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check current I2C slave status returned by 
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_SlaveGetStatus function. Each I2C slave status is encoded 
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in a separate bit, therefore multiple bits may be set to indicate the 
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * current status.
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** There is a read transaction in progress */
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_BUSY       (0x00000001UL)
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All read data has been loaded into the TX FIFO, applicable only if
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * the TX FIFO is used
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_IN_FIFO    (0x00000002UL)
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 912:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has finished reading data from the slave
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CMPLT      (0x00000004UL)
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Set when the master tried to read more bytes than available in the configured
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * read buffer. The slave is not able to finish the transaction and sends
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref CY_SCB_I2C_DEFAULT_TX.
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_UNDRFL     (0x00000008UL)
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** There is a write transaction in progress */
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_BUSY       (0x00000010UL)
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has finished writing data into the slave
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CMPLT      (0x00000020UL)
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master attempted to write more bytes than space available in the
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 62


 933:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * configured Write buffer. Note that all subsequent bytes are dropped.
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_OVRFL      (0x00000040UL)
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The slave lost arbitration, and the transaction was aborted */
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ARB_LOST      (0x00000080UL)
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The slave captured an error on the bus during a master transaction (source
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * of error is misplaced Start or Stop).
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_BUS_ERR       (0x00000100UL)
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_slave_status */
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_master_status I2C Master Status
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check current I2C master status returned by 
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_I2C_MasterGetStatus function. Each I2C master status is encoded 
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * in a separate bit, therefore multiple bits may be set to indicate the 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * current status.
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master is busy executing operation started by \ref Cy_SCB_I2C_MasterRead
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or \ref Cy_SCB_I2C_MasterWrite
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_BUSY         (0x00010000UL)
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All Write data has been loaded into the TX FIFO
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_IN_FIFO   (0x00020000UL)
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The slave NACKed the address. */
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ADDR_NAK     (0x00100000UL)
 969:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** Write completed before all bytes were sent (last byte was NAKed)
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_DATA_NAK     (0x00200000UL)
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master lost arbitration, the transaction was aborted */
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ARB_LOST     (0x00400000UL)
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master detected an erroneous start or stop, the transaction was aborted
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_BUS_ERR      (0x00800000UL)
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master transaction was aborted and the slave transaction is on-going
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * because the slave was addressed before the master generated a start
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ABORT_START  (0x01000000UL)
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_master_status */
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 63


 990:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_callback_events I2C Callback Events
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check I2C events passed by \ref cy_cb_scb_i2c_handle_events_t callback.
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Each event is encoded in a separate bit, and therefore it is possible to
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * notify about multiple events.
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates that the slave was addressed and the master wants to read data.
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the slave Read buffer.
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_READ_EVENT            (0x00000001UL)
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates that the slave was addressed and the master wants to write data.
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the slave Write buffer.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WRITE_EVENT           (0x00000002UL)
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All slave data from the configured Read buffer has been loaded into the
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * TX FIFO. The content of the Read buffer can be modified. Applicable only
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * if the TX FIFO is used.
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_IN_FIFO_EVENT      (0x00000004UL)
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The master has read all data out of the configured Read buffer.
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This event can be used to configure the next Read buffer. If the buffer
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * remains empty, the \ref CY_SCB_I2C_DEFAULT_TX bytes are returned to the master.
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT    (0x00000008UL)
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the master completed reading from the slave (set by the master NAK
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or Stop)
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1026:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CMPLT_EVENT        (0x00000010UL)
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the master completed writing to the slave (set by the master Stop
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * or Restart)
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CMPLT_EVENT        (0x00000020UL)
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the I2C hardware detected an error.
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Check \ref Cy_SCB_I2C_SlaveGetStatus to determine the source of the error.
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ERR_EVENT             (0x00000040UL)
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * All data specified by \ref Cy_SCB_I2C_MasterWrite has been loaded
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * into the TX FIFO. The content of the master write buffer can be modified.
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Applicable only if the TX FIFO is used.
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_IN_FIFO_EVENT     (0x00010000UL)
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 64


1047:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master write started by \ref Cy_SCB_I2C_MasterWrite is complete */
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WR_CMPLT_EVENT       (0x00020000UL)
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** The master read started by \ref Cy_SCB_I2C_MasterRead is complete */
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RD_CMPLT_EVENT       (0x00040000UL)
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the I2C hardware has detected an error. It occurs together with
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref CY_SCB_I2C_MASTER_RD_CMPLT_EVENT or \ref CY_SCB_I2C_MASTER_WR_CMPLT_EVENT
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * depends on the direction of the transfer.
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Check \ref Cy_SCB_I2C_MasterGetStatus to determine the source of the error.
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ERR_EVENT            (0x00080000UL)
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_callback_events */
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \defgroup group_scb_i2c_macros_addr_callback_events I2C Address Callback Events
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Macros to check I2C address events passed by \ref cy_cb_scb_i2c_handle_addr_t callback.
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Each event is encoded in a separate bit and therefore it is possible to
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * notify about multiple events.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Indicates the slave was addressed by the general call address
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_GENERAL_CALL_EVENT      (0x01UL)
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The slave address is in the RX FIFO.
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Note that the address must be read from the RX FIFO using the
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \ref Cy_SCB_ReadRxFifo function.
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_ADDR_IN_FIFO_EVENT      (0x02UL)
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros_addr_callback_events */
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1083:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * This value is returned by the slave when there is no data in the
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Read buffer
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DEFAULT_TX  (0xFFUL)
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                          Internal Constants
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \cond INTERNAL */
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave statuses */
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RD_CLEAR  (CY_SCB_I2C_SLAVE_RD_CMPLT  | CY_SCB_I2C_SLAVE_RD_IN_FIFO | \
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_RD_UNDRFL | CY_SCB_I2C_SLAVE_ARB_LOST   | \
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_BUS_ERR)
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_WR_CLEAR  (CY_SCB_I2C_SLAVE_WR_CMPLT | CY_SCB_I2C_SLAVE_WR_OVRFL | \
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_I2C_SLAVE_ARB_LOST | CY_SCB_I2C_SLAVE_BUS_ERR)
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master error statuses */
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 65


1104:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ERR (CY_SCB_I2C_MASTER_ABORT_START | CY_SCB_I2C_MASTER_ADDR_NAK | \
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                CY_SCB_I2C_MASTER_DATA_NAK    | CY_SCB_I2C_MASTER_BUS_ERR  | \
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                CY_SCB_I2C_MASTER_ARB_LOST)
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master interrupt masks */
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR     (CY_SCB_MASTER_INTR_I2C_ARB_LOST | CY_SCB_MASTER_INTR_I2C_BUS_ER
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_MASTER_INTR_I2C_NACK     | CY_SCB_MASTER_INTR_I2C_STOP)
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_ALL   (CY_SCB_I2C_MASTER_INTR | CY_SCB_MASTER_INTR_I2C_ACK)
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_ERR   (CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_ARB
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_INTR_CMPLT (CY_SCB_I2C_MASTER_INTR_ERR | CY_SCB_MASTER_INTR_I2C_STOP)
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master statuses. */
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX_BYTE_DONE (CY_SCB_MASTER_INTR_I2C_ACK       | CY_SCB_MASTER_INTR_I2C_N
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                         CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX_BYTE_DONE (CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STOP_DONE    (CY_SCB_MASTER_INTR_I2C_STOP      | \
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                         CY_SCB_MASTER_INTR_I2C_BUS_ERROR | CY_SCB_MASTER_INTR_I2C_A
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TIMEOUT_DONE (0x80000000UL)
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* The slave interrupt mask */
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR      (CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_GENERA
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_SLAVE_INTR_I2C_STOP       | CY_SCB_SLAVE_INTR_I2C_BUS_ER
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                     CY_SCB_SLAVE_INTR_I2C_ARB_LOST)
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_NO_STOP   (CY_SCB_I2C_SLAVE_INTR & (uint32_t) ~CY_SCB_SLAVE_INTR_I2C_
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_ADDR      (CY_SCB_SLAVE_INTR_I2C_ADDR_MATCH | CY_SCB_SLAVE_INTR_I2C_G
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ADDR_DONE      (CY_SCB_I2C_SLAVE_INTR_ADDR)
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1140:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_NO_ADDR   (CY_SCB_I2C_SLAVE_INTR & (uint32_t) ~CY_SCB_I2C_SLAVE_INTR_
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_TX        (CY_SCB_TX_INTR_LEVEL | CY_SCB_TX_INTR_UNDERFLOW)
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_INTR_ERROR     (CY_SCB_SLAVE_INTR_I2C_BUS_ERROR | CY_SCB_SLAVE_INTR_I2C_AR
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* I2C states */
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IDLE              (0x10000000UL)
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IDLE_MASK         (0x10000000UL)
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master states */
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ACTIVE     (0x00100000UL)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WAIT       (0x10100000UL)
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX0        (0x00110000UL)
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_RX1        (0x00120000UL)
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_ADDR       (0x10130000UL)
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX         (0x00140000UL)
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_TX_DONE    (0x00150000UL)
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STOP       (0x00160000UL)
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_WAIT_STOP  (0x00170000UL)
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_CMPLT      (0x00180000UL)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 66


1161:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave states */
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_ACTIVE      (0x00001000UL)
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RX_MASK     (0x00001001UL)
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_RX          (0x00001001UL)
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_TX          (0x00001002UL)
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* FIFO size */
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FIFO_SIZE          CY_SCB_FIFO_SIZE
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_HALF_FIFO_SIZE     (CY_SCB_FIFO_SIZE / 2UL)
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DEFAULT_RETURN    (0xFFUL)
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Convert the timeout in milliseconds to microseconds */
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_CONVERT_TIMEOUT_TO_US(timeoutMs)     ((timeoutMs) * 1000UL)
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* I2C data rates max (Hz): standard, fast and fast plus modes */
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_STD_DATA_RATE    (100000U)
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FST_DATA_RATE    (400000U)
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_FSTP_DATA_RATE  (1000000U)
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Slave clock limits */
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_STD_CLK_MIN    (1550000U)
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_STD_CLK_MAX   (12800000U)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FST_CLK_MIN    (7820000U)
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FST_CLK_MAX   (15380000U)
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FSTP_CLK_MIN  (15840000U)
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_SLAVE_FSTP_CLK_MAX  (89000000U)
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for standard mode */
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_CLK_MIN           (1550000U)
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_CLK_MAX           (3200000U)
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_LOW_PHASE_MIN     (8U)
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_HIGH_PHASE_MIN    (8U)
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for fast mode */
1197:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_CLK_MIN           (7820000U)
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_CLK_MAX           (10000000U)
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_LOW_PHASE_MIN     (13U)
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_HIGH_PHASE_MIN    (8U)
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master clock (Hz) and duty cycle limits for fast plus mode */
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_CLK_MIN          (14320000U)
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_CLK_MAX          (25800000U)
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_LOW_PHASE_MIN    (9U)
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_HIGH_PHASE_MIN   (6U)
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* SCL low and high time in ns. Takes into account tF and tR */
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_SCL_LOW   (5000U) /* tLOW  + tF = 4700 + 300  */
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_STD_SCL_HIGH  (5000U) /* tHIGH + tR = 4000 + 1000 */
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_SCL_LOW   (1600U) /* tLOW  + tF = 1300 + 300  */
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FST_SCL_HIGH   (900U) /* tHIGH + tR = 600 + 300   */
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_SCL_LOW   (620U) /* tLOW  + tF = 500 + 120   */
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_MASTER_FSTP_SCL_HIGH  (380U) /* tHIGH + tR = 260 + 120   */
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Master duty cycle limits */
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_LOW_PHASE_MAX    (16U)
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 67


1218:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_HIGH_PHASE_MAX   (16U)
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DUTY_CYCLE_MAX   (CY_SCB_I2C_LOW_PHASE_MAX + CY_SCB_I2C_HIGH_PHASE_MAX)
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /* Analog filter settings. */
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_ENABLE_ANALOG_FITLER    (CY_SCB_I2C_CFG_DEF_VAL)
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_DISABLE_ANALOG_FITLER   (CY_SCB_I2C_CFG_DEF_VAL & \
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                             (uint32_t) ~(SCB_I2C_CFG_SDA_IN_FILT_SEL_Msk | \
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                          SCB_I2C_CFG_SCL_IN_FILT_SEL_Msk))
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_MODE_VALID(mode)      ( (CY_SCB_I2C_SLAVE  == (mode)) || \
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_MASTER == (mode)) || \
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_MASTER_SLAVE == (mode)) )
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_RW_BIT_VALID(dir)     ( (CY_SCB_I2C_WRITE_XFER == (dir)) || \
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_READ_XFER  == (dir)) )
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_RESPONSE_VALID(cmd)   ( (CY_SCB_I2C_ACK == (cmd))  || \
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                               (CY_SCB_I2C_NAK == (cmd)) )
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_ADDR_MASK_VALID(mask)         ( (0U == ((mask) & 0x01U)) )
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_PHASE_OVERSAMPLE_VALID(phaseOvs)  ((phaseOvs) <= 16U)
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_DATA_RATE_VALID(dataRateHz)   ( ((dataRateHz) > 0UL) && \
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****                                                       ((dataRateHz) <= CY_SCB_I2C_FSTP_DATA_RATE) )
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_TIMEOUT_VALID(timeoutMs)              ( (timeoutMs) <= (0xFFFFFFFFUL / 1000UL
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_LOW_PHASE_CYCLES_VALID(clockCycles)   ( ((clockCycles) >= 7UL) && ((clockCycl
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** #define CY_SCB_I2C_IS_HIGH_PHASE_CYCLES_VALID(clockCycles)  ( ((clockCycles) >= 5UL) && ((clockCycl
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \endcond */
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /** \} group_scb_i2c_macros */
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1254:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *                     In-line Function Implementation
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /**
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \addtogroup group_scb_i2c_general_functions
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \{
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** */
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** 
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** /*******************************************************************************
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Function Name: Cy_SCB_I2C_Enable
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** ****************************************************************************//**
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * Enables the SCB block for the I2C operation
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * \param base
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** * The pointer to the I2C SCB instance.
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** *******************************************************************************/
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** __STATIC_INLINE void Cy_SCB_I2C_Enable(CySCB_Type *base)
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h **** {
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/scb/cy_scb_i2c.h ****     SCB_CTRL(base) |= SCB_CTRL_ENABLED_Msk;
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 68


 112              		.loc 4 1274 0
 113 003c 054A     		ldr	r2, .L9+12
 114 003e 1368     		ldr	r3, [r2]
 115 0040 43F00043 		orr	r3, r3, #-2147483648
 116 0044 1360     		str	r3, [r2]
 117              	.LVL6:
 118 0046 08BD     		pop	{r3, pc}
 119              	.L10:
 120              		.align	2
 121              	.L9:
 122 0048 00000000 		.word	.LANCHOR0
 123 004c 00000000 		.word	I2C_1_context
 124 0050 00000000 		.word	.LANCHOR1
 125 0054 00006340 		.word	1080229888
 126 0058 00000000 		.word	I2C_1_Interrupt
 127 005c 00000000 		.word	I2C_1_SCB_IRQ_cfg
 128 0060 00E100E0 		.word	-536813312
 129              	.LBE9:
 130              	.LBE8:
 131              		.cfi_endproc
 132              	.LFE254:
 133              		.size	I2C_1_Start, .-I2C_1_Start
 134              		.comm	I2C_1_context,76,4
 135              		.global	I2C_1_config
 136              		.global	I2C_1_initVar
 137              		.section	.rodata
 138              		.align	2
 139              		.set	.LANCHOR1,. + 0
 140              		.type	I2C_1_config, %object
 141              		.size	I2C_1_config, 20
 142              	I2C_1_config:
 143 0000 01       		.byte	1
 144 0001 00       		.byte	0
 145 0002 00       		.byte	0
 146 0003 08       		.byte	8
 147 0004 FE       		.byte	-2
 148 0005 00       		.byte	0
 149 0006 00       		.byte	0
 150 0007 00       		.byte	0
 151 0008 00000000 		.space	12
 151      00000000 
 151      00000000 
 152              		.bss
 153              		.set	.LANCHOR0,. + 0
 154              		.type	I2C_1_initVar, %object
 155              		.size	I2C_1_initVar, 1
 156              	I2C_1_initVar:
 157 0000 00       		.space	1
 158              		.text
 159              	.Letext0:
 160              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 161              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 162              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 163              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_scb.h"
 164              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 165              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 166              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 69


 167              		.file 12 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 168              		.section	.debug_info,"",%progbits
 169              	.Ldebug_info0:
 170 0000 36130000 		.4byte	0x1336
 171 0004 0400     		.2byte	0x4
 172 0006 00000000 		.4byte	.Ldebug_abbrev0
 173 000a 04       		.byte	0x4
 174 000b 01       		.uleb128 0x1
 175 000c 85040000 		.4byte	.LASF409
 176 0010 0C       		.byte	0xc
 177 0011 EF120000 		.4byte	.LASF410
 178 0015 F10E0000 		.4byte	.LASF411
 179 0019 00000000 		.4byte	.Ldebug_ranges0+0
 180 001d 00000000 		.4byte	0
 181 0021 00000000 		.4byte	.Ldebug_line0
 182 0025 02       		.uleb128 0x2
 183 0026 02       		.byte	0x2
 184 0027 E6030000 		.4byte	0x3e6
 185 002b 05       		.byte	0x5
 186 002c 24       		.byte	0x24
 187 002d E6030000 		.4byte	0x3e6
 188 0031 03       		.uleb128 0x3
 189 0032 561B0000 		.4byte	.LASF0
 190 0036 71       		.sleb128 -15
 191 0037 03       		.uleb128 0x3
 192 0038 A1150000 		.4byte	.LASF1
 193 003c 72       		.sleb128 -14
 194 003d 03       		.uleb128 0x3
 195 003e CD1B0000 		.4byte	.LASF2
 196 0042 73       		.sleb128 -13
 197 0043 03       		.uleb128 0x3
 198 0044 55160000 		.4byte	.LASF3
 199 0048 74       		.sleb128 -12
 200 0049 03       		.uleb128 0x3
 201 004a 8C100000 		.4byte	.LASF4
 202 004e 75       		.sleb128 -11
 203 004f 03       		.uleb128 0x3
 204 0050 8A190000 		.4byte	.LASF5
 205 0054 76       		.sleb128 -10
 206 0055 03       		.uleb128 0x3
 207 0056 88080000 		.4byte	.LASF6
 208 005a 7B       		.sleb128 -5
 209 005b 03       		.uleb128 0x3
 210 005c 78190000 		.4byte	.LASF7
 211 0060 7C       		.sleb128 -4
 212 0061 03       		.uleb128 0x3
 213 0062 F7100000 		.4byte	.LASF8
 214 0066 7E       		.sleb128 -2
 215 0067 03       		.uleb128 0x3
 216 0068 09180000 		.4byte	.LASF9
 217 006c 7F       		.sleb128 -1
 218 006d 04       		.uleb128 0x4
 219 006e F21C0000 		.4byte	.LASF10
 220 0072 00       		.byte	0
 221 0073 04       		.uleb128 0x4
 222 0074 541A0000 		.4byte	.LASF11
 223 0078 01       		.byte	0x1
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 70


 224 0079 04       		.uleb128 0x4
 225 007a F7020000 		.4byte	.LASF12
 226 007e 02       		.byte	0x2
 227 007f 04       		.uleb128 0x4
 228 0080 1F170000 		.4byte	.LASF13
 229 0084 03       		.byte	0x3
 230 0085 04       		.uleb128 0x4
 231 0086 0C140000 		.4byte	.LASF14
 232 008a 04       		.byte	0x4
 233 008b 04       		.uleb128 0x4
 234 008c 5F1C0000 		.4byte	.LASF15
 235 0090 05       		.byte	0x5
 236 0091 04       		.uleb128 0x4
 237 0092 57110000 		.4byte	.LASF16
 238 0096 06       		.byte	0x6
 239 0097 04       		.uleb128 0x4
 240 0098 61060000 		.4byte	.LASF17
 241 009c 07       		.byte	0x7
 242 009d 04       		.uleb128 0x4
 243 009e AE160000 		.4byte	.LASF18
 244 00a2 08       		.byte	0x8
 245 00a3 04       		.uleb128 0x4
 246 00a4 750B0000 		.4byte	.LASF19
 247 00a8 09       		.byte	0x9
 248 00a9 04       		.uleb128 0x4
 249 00aa 280C0000 		.4byte	.LASF20
 250 00ae 0A       		.byte	0xa
 251 00af 04       		.uleb128 0x4
 252 00b0 0D090000 		.4byte	.LASF21
 253 00b4 0B       		.byte	0xb
 254 00b5 04       		.uleb128 0x4
 255 00b6 F2140000 		.4byte	.LASF22
 256 00ba 0C       		.byte	0xc
 257 00bb 04       		.uleb128 0x4
 258 00bc 7D060000 		.4byte	.LASF23
 259 00c0 0D       		.byte	0xd
 260 00c1 04       		.uleb128 0x4
 261 00c2 1C160000 		.4byte	.LASF24
 262 00c6 0E       		.byte	0xe
 263 00c7 04       		.uleb128 0x4
 264 00c8 40000000 		.4byte	.LASF25
 265 00cc 0F       		.byte	0xf
 266 00cd 04       		.uleb128 0x4
 267 00ce 171B0000 		.4byte	.LASF26
 268 00d2 10       		.byte	0x10
 269 00d3 04       		.uleb128 0x4
 270 00d4 A70E0000 		.4byte	.LASF27
 271 00d8 11       		.byte	0x11
 272 00d9 04       		.uleb128 0x4
 273 00da DC050000 		.4byte	.LASF28
 274 00de 12       		.byte	0x12
 275 00df 04       		.uleb128 0x4
 276 00e0 6C0E0000 		.4byte	.LASF29
 277 00e4 13       		.byte	0x13
 278 00e5 04       		.uleb128 0x4
 279 00e6 DB020000 		.4byte	.LASF30
 280 00ea 14       		.byte	0x14
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 71


 281 00eb 04       		.uleb128 0x4
 282 00ec 48080000 		.4byte	.LASF31
 283 00f0 15       		.byte	0x15
 284 00f1 04       		.uleb128 0x4
 285 00f2 540C0000 		.4byte	.LASF32
 286 00f6 16       		.byte	0x16
 287 00f7 04       		.uleb128 0x4
 288 00f8 90020000 		.4byte	.LASF33
 289 00fc 17       		.byte	0x17
 290 00fd 04       		.uleb128 0x4
 291 00fe 19150000 		.4byte	.LASF34
 292 0102 18       		.byte	0x18
 293 0103 04       		.uleb128 0x4
 294 0104 AA0F0000 		.4byte	.LASF35
 295 0108 19       		.byte	0x19
 296 0109 04       		.uleb128 0x4
 297 010a F2000000 		.4byte	.LASF36
 298 010e 1A       		.byte	0x1a
 299 010f 04       		.uleb128 0x4
 300 0110 EC090000 		.4byte	.LASF37
 301 0114 1B       		.byte	0x1b
 302 0115 04       		.uleb128 0x4
 303 0116 0C1E0000 		.4byte	.LASF38
 304 011a 1C       		.byte	0x1c
 305 011b 04       		.uleb128 0x4
 306 011c 271A0000 		.4byte	.LASF39
 307 0120 1D       		.byte	0x1d
 308 0121 04       		.uleb128 0x4
 309 0122 D50E0000 		.4byte	.LASF40
 310 0126 1E       		.byte	0x1e
 311 0127 04       		.uleb128 0x4
 312 0128 39160000 		.4byte	.LASF41
 313 012c 1F       		.byte	0x1f
 314 012d 04       		.uleb128 0x4
 315 012e 43140000 		.4byte	.LASF42
 316 0132 20       		.byte	0x20
 317 0133 04       		.uleb128 0x4
 318 0134 52090000 		.4byte	.LASF43
 319 0138 21       		.byte	0x21
 320 0139 04       		.uleb128 0x4
 321 013a 7B1C0000 		.4byte	.LASF44
 322 013e 22       		.byte	0x22
 323 013f 04       		.uleb128 0x4
 324 0140 700D0000 		.4byte	.LASF45
 325 0144 23       		.byte	0x23
 326 0145 04       		.uleb128 0x4
 327 0146 F5010000 		.4byte	.LASF46
 328 014a 24       		.byte	0x24
 329 014b 04       		.uleb128 0x4
 330 014c FF150000 		.4byte	.LASF47
 331 0150 25       		.byte	0x25
 332 0151 04       		.uleb128 0x4
 333 0152 1E080000 		.4byte	.LASF48
 334 0156 26       		.byte	0x26
 335 0157 04       		.uleb128 0x4
 336 0158 391B0000 		.4byte	.LASF49
 337 015c 27       		.byte	0x27
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 72


 338 015d 04       		.uleb128 0x4
 339 015e 11100000 		.4byte	.LASF50
 340 0162 28       		.byte	0x28
 341 0163 04       		.uleb128 0x4
 342 0164 121A0000 		.4byte	.LASF51
 343 0168 29       		.byte	0x29
 344 0169 04       		.uleb128 0x4
 345 016a 27110000 		.4byte	.LASF52
 346 016e 2A       		.byte	0x2a
 347 016f 04       		.uleb128 0x4
 348 0170 F3160000 		.4byte	.LASF53
 349 0174 2B       		.byte	0x2b
 350 0175 04       		.uleb128 0x4
 351 0176 0E010000 		.4byte	.LASF54
 352 017a 2C       		.byte	0x2c
 353 017b 04       		.uleb128 0x4
 354 017c 2D070000 		.4byte	.LASF55
 355 0180 2D       		.byte	0x2d
 356 0181 04       		.uleb128 0x4
 357 0182 F20F0000 		.4byte	.LASF56
 358 0186 2E       		.byte	0x2e
 359 0187 04       		.uleb128 0x4
 360 0188 EA150000 		.4byte	.LASF57
 361 018c 2F       		.byte	0x2f
 362 018d 04       		.uleb128 0x4
 363 018e 471E0000 		.4byte	.LASF58
 364 0192 30       		.byte	0x30
 365 0193 04       		.uleb128 0x4
 366 0194 D6080000 		.4byte	.LASF59
 367 0198 31       		.byte	0x31
 368 0199 04       		.uleb128 0x4
 369 019a B3170000 		.4byte	.LASF60
 370 019e 32       		.byte	0x32
 371 019f 04       		.uleb128 0x4
 372 01a0 F80A0000 		.4byte	.LASF61
 373 01a4 33       		.byte	0x33
 374 01a5 04       		.uleb128 0x4
 375 01a6 14000000 		.4byte	.LASF62
 376 01aa 34       		.byte	0x34
 377 01ab 04       		.uleb128 0x4
 378 01ac FC110000 		.4byte	.LASF63
 379 01b0 35       		.byte	0x35
 380 01b1 04       		.uleb128 0x4
 381 01b2 B1180000 		.4byte	.LASF64
 382 01b6 36       		.byte	0x36
 383 01b7 04       		.uleb128 0x4
 384 01b8 500E0000 		.4byte	.LASF65
 385 01bc 37       		.byte	0x37
 386 01bd 04       		.uleb128 0x4
 387 01be F10B0000 		.4byte	.LASF66
 388 01c2 38       		.byte	0x38
 389 01c3 04       		.uleb128 0x4
 390 01c4 C4000000 		.4byte	.LASF67
 391 01c8 39       		.byte	0x39
 392 01c9 04       		.uleb128 0x4
 393 01ca A11B0000 		.4byte	.LASF68
 394 01ce 3A       		.byte	0x3a
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 73


 395 01cf 04       		.uleb128 0x4
 396 01d0 CF110000 		.4byte	.LASF69
 397 01d4 3B       		.byte	0x3b
 398 01d5 04       		.uleb128 0x4
 399 01d6 3D0B0000 		.4byte	.LASF70
 400 01da 3C       		.byte	0x3c
 401 01db 04       		.uleb128 0x4
 402 01dc 241D0000 		.4byte	.LASF71
 403 01e0 3D       		.byte	0x3d
 404 01e1 04       		.uleb128 0x4
 405 01e2 40120000 		.4byte	.LASF72
 406 01e6 3E       		.byte	0x3e
 407 01e7 04       		.uleb128 0x4
 408 01e8 1F030000 		.4byte	.LASF73
 409 01ec 3F       		.byte	0x3f
 410 01ed 04       		.uleb128 0x4
 411 01ee 4E170000 		.4byte	.LASF74
 412 01f2 40       		.byte	0x40
 413 01f3 04       		.uleb128 0x4
 414 01f4 5B130000 		.4byte	.LASF75
 415 01f8 41       		.byte	0x41
 416 01f9 04       		.uleb128 0x4
 417 01fa 24040000 		.4byte	.LASF76
 418 01fe 42       		.byte	0x42
 419 01ff 04       		.uleb128 0x4
 420 0200 38180000 		.4byte	.LASF77
 421 0204 43       		.byte	0x43
 422 0205 04       		.uleb128 0x4
 423 0206 EE0C0000 		.4byte	.LASF78
 424 020a 44       		.byte	0x44
 425 020b 04       		.uleb128 0x4
 426 020c 751D0000 		.4byte	.LASF79
 427 0210 45       		.byte	0x45
 428 0211 04       		.uleb128 0x4
 429 0212 77120000 		.4byte	.LASF80
 430 0216 46       		.byte	0x46
 431 0217 04       		.uleb128 0x4
 432 0218 6B070000 		.4byte	.LASF81
 433 021c 47       		.byte	0x47
 434 021d 04       		.uleb128 0x4
 435 021e 74170000 		.4byte	.LASF82
 436 0222 48       		.byte	0x48
 437 0223 04       		.uleb128 0x4
 438 0224 790C0000 		.4byte	.LASF83
 439 0228 49       		.byte	0x49
 440 0229 04       		.uleb128 0x4
 441 022a 33010000 		.4byte	.LASF84
 442 022e 4A       		.byte	0x4a
 443 022f 04       		.uleb128 0x4
 444 0230 B3110000 		.4byte	.LASF85
 445 0234 4B       		.byte	0x4b
 446 0235 04       		.uleb128 0x4
 447 0236 93120000 		.4byte	.LASF86
 448 023a 4C       		.byte	0x4c
 449 023b 04       		.uleb128 0x4
 450 023c 9A070000 		.4byte	.LASF87
 451 0240 4D       		.byte	0x4d
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 74


 452 0241 04       		.uleb128 0x4
 453 0242 91160000 		.4byte	.LASF88
 454 0246 4E       		.byte	0x4e
 455 0247 04       		.uleb128 0x4
 456 0248 B20B0000 		.4byte	.LASF89
 457 024c 4F       		.byte	0x4f
 458 024d 04       		.uleb128 0x4
 459 024e AD010000 		.4byte	.LASF90
 460 0252 50       		.byte	0x50
 461 0253 04       		.uleb128 0x4
 462 0254 60150000 		.4byte	.LASF91
 463 0258 51       		.byte	0x51
 464 0259 04       		.uleb128 0x4
 465 025a 7E090000 		.4byte	.LASF92
 466 025e 52       		.byte	0x52
 467 025f 04       		.uleb128 0x4
 468 0260 B01C0000 		.4byte	.LASF93
 469 0264 53       		.byte	0x53
 470 0265 04       		.uleb128 0x4
 471 0266 CB1D0000 		.4byte	.LASF94
 472 026a 54       		.byte	0x54
 473 026b 04       		.uleb128 0x4
 474 026c 8D0D0000 		.4byte	.LASF95
 475 0270 55       		.byte	0x55
 476 0271 04       		.uleb128 0x4
 477 0272 93110000 		.4byte	.LASF96
 478 0276 56       		.byte	0x56
 479 0277 04       		.uleb128 0x4
 480 0278 D9060000 		.4byte	.LASF97
 481 027c 57       		.byte	0x57
 482 027d 04       		.uleb128 0x4
 483 027e 691E0000 		.4byte	.LASF98
 484 0282 58       		.byte	0x58
 485 0283 04       		.uleb128 0x4
 486 0284 A9130000 		.4byte	.LASF99
 487 0288 59       		.byte	0x59
 488 0289 04       		.uleb128 0x4
 489 028a E71D0000 		.4byte	.LASF100
 490 028e 5A       		.byte	0x5a
 491 028f 04       		.uleb128 0x4
 492 0290 D80F0000 		.4byte	.LASF101
 493 0294 5B       		.byte	0x5b
 494 0295 04       		.uleb128 0x4
 495 0296 4F040000 		.4byte	.LASF102
 496 029a 5C       		.byte	0x5c
 497 029b 04       		.uleb128 0x4
 498 029c 74180000 		.4byte	.LASF103
 499 02a0 5D       		.byte	0x5d
 500 02a1 04       		.uleb128 0x4
 501 02a2 701A0000 		.4byte	.LASF104
 502 02a6 5E       		.byte	0x5e
 503 02a7 04       		.uleb128 0x4
 504 02a8 38100000 		.4byte	.LASF105
 505 02ac 5F       		.byte	0x5f
 506 02ad 04       		.uleb128 0x4
 507 02ae B0120000 		.4byte	.LASF106
 508 02b2 60       		.byte	0x60
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 75


 509 02b3 04       		.uleb128 0x4
 510 02b4 B6030000 		.4byte	.LASF107
 511 02b8 61       		.byte	0x61
 512 02b9 04       		.uleb128 0x4
 513 02ba 9A190000 		.4byte	.LASF108
 514 02be 62       		.byte	0x62
 515 02bf 04       		.uleb128 0x4
 516 02c0 C80A0000 		.4byte	.LASF109
 517 02c4 63       		.byte	0x63
 518 02c5 04       		.uleb128 0x4
 519 02c6 891E0000 		.4byte	.LASF110
 520 02ca 64       		.byte	0x64
 521 02cb 04       		.uleb128 0x4
 522 02cc C9130000 		.4byte	.LASF111
 523 02d0 65       		.byte	0x65
 524 02d1 04       		.uleb128 0x4
 525 02d2 BC080000 		.4byte	.LASF112
 526 02d6 66       		.byte	0x66
 527 02d7 04       		.uleb128 0x4
 528 02d8 F8180000 		.4byte	.LASF113
 529 02dc 67       		.byte	0x67
 530 02dd 04       		.uleb128 0x4
 531 02de B00D0000 		.4byte	.LASF114
 532 02e2 68       		.byte	0x68
 533 02e3 04       		.uleb128 0x4
 534 02e4 52020000 		.4byte	.LASF115
 535 02e8 69       		.byte	0x69
 536 02e9 04       		.uleb128 0x4
 537 02ea 0E130000 		.4byte	.LASF116
 538 02ee 6A       		.byte	0x6a
 539 02ef 04       		.uleb128 0x4
 540 02f0 63080000 		.4byte	.LASF117
 541 02f4 6B       		.byte	0x6b
 542 02f5 04       		.uleb128 0x4
 543 02f6 911D0000 		.4byte	.LASF118
 544 02fa 6C       		.byte	0x6c
 545 02fb 04       		.uleb128 0x4
 546 02fc 3C110000 		.4byte	.LASF119
 547 0300 6D       		.byte	0x6d
 548 0301 04       		.uleb128 0x4
 549 0302 2A090000 		.4byte	.LASF120
 550 0306 6E       		.byte	0x6e
 551 0307 04       		.uleb128 0x4
 552 0308 F7190000 		.4byte	.LASF121
 553 030c 6F       		.byte	0x6f
 554 030d 04       		.uleb128 0x4
 555 030e 5A0B0000 		.4byte	.LASF122
 556 0312 70       		.byte	0x70
 557 0313 04       		.uleb128 0x4
 558 0314 59000000 		.4byte	.LASF123
 559 0318 71       		.byte	0x71
 560 0319 04       		.uleb128 0x4
 561 031a 0D0C0000 		.4byte	.LASF124
 562 031e 72       		.byte	0x72
 563 031f 04       		.uleb128 0x4
 564 0320 07060000 		.4byte	.LASF125
 565 0324 73       		.byte	0x73
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 76


 566 0325 04       		.uleb128 0x4
 567 0326 5D190000 		.4byte	.LASF126
 568 032a 74       		.byte	0x74
 569 032b 04       		.uleb128 0x4
 570 032c 100E0000 		.4byte	.LASF127
 571 0330 75       		.byte	0x75
 572 0331 04       		.uleb128 0x4
 573 0332 7A1B0000 		.4byte	.LASF128
 574 0336 76       		.byte	0x76
 575 0337 04       		.uleb128 0x4
 576 0338 76030000 		.4byte	.LASF129
 577 033c 77       		.byte	0x77
 578 033d 04       		.uleb128 0x4
 579 033e 90170000 		.4byte	.LASF130
 580 0342 78       		.byte	0x78
 581 0343 04       		.uleb128 0x4
 582 0344 5B030000 		.4byte	.LASF131
 583 0348 79       		.byte	0x79
 584 0349 04       		.uleb128 0x4
 585 034a 001C0000 		.4byte	.LASF132
 586 034e 7A       		.byte	0x7a
 587 034f 04       		.uleb128 0x4
 588 0350 D5100000 		.4byte	.LASF133
 589 0354 7B       		.byte	0x7b
 590 0355 04       		.uleb128 0x4
 591 0356 42070000 		.4byte	.LASF134
 592 035a 7C       		.byte	0x7c
 593 035b 04       		.uleb128 0x4
 594 035c B4190000 		.4byte	.LASF135
 595 0360 7D       		.byte	0x7d
 596 0361 04       		.uleb128 0x4
 597 0362 E20A0000 		.4byte	.LASF136
 598 0366 7E       		.byte	0x7e
 599 0367 04       		.uleb128 0x4
 600 0368 66140000 		.4byte	.LASF137
 601 036c 7F       		.byte	0x7f
 602 036d 04       		.uleb128 0x4
 603 036e E3130000 		.4byte	.LASF138
 604 0372 80       		.byte	0x80
 605 0373 04       		.uleb128 0x4
 606 0374 C6050000 		.4byte	.LASF139
 607 0378 81       		.byte	0x81
 608 0379 04       		.uleb128 0x4
 609 037a 12190000 		.4byte	.LASF140
 610 037e 82       		.byte	0x82
 611 037f 04       		.uleb128 0x4
 612 0380 CA0D0000 		.4byte	.LASF141
 613 0384 83       		.byte	0x83
 614 0385 04       		.uleb128 0x4
 615 0386 91000000 		.4byte	.LASF142
 616 038a 84       		.byte	0x84
 617 038b 04       		.uleb128 0x4
 618 038c D5090000 		.4byte	.LASF143
 619 0390 85       		.byte	0x85
 620 0391 04       		.uleb128 0x4
 621 0392 F2170000 		.4byte	.LASF144
 622 0396 86       		.byte	0x86
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 77


 623 0397 04       		.uleb128 0x4
 624 0398 F10D0000 		.4byte	.LASF145
 625 039c 87       		.byte	0x87
 626 039d 04       		.uleb128 0x4
 627 039e 79050000 		.4byte	.LASF146
 628 03a2 88       		.byte	0x88
 629 03a3 04       		.uleb128 0x4
 630 03a4 9A060000 		.4byte	.LASF147
 631 03a8 89       		.byte	0x89
 632 03a9 04       		.uleb128 0x4
 633 03aa E81B0000 		.4byte	.LASF148
 634 03ae 8A       		.byte	0x8a
 635 03af 04       		.uleb128 0x4
 636 03b0 720A0000 		.4byte	.LASF149
 637 03b4 8B       		.byte	0x8b
 638 03b5 04       		.uleb128 0x4
 639 03b6 220B0000 		.4byte	.LASF150
 640 03ba 8C       		.byte	0x8c
 641 03bb 04       		.uleb128 0x4
 642 03bc E9080000 		.4byte	.LASF151
 643 03c0 8D       		.byte	0x8d
 644 03c1 04       		.uleb128 0x4
 645 03c2 DF160000 		.4byte	.LASF152
 646 03c6 8E       		.byte	0x8e
 647 03c7 04       		.uleb128 0x4
 648 03c8 03110000 		.4byte	.LASF153
 649 03cc 8F       		.byte	0x8f
 650 03cd 04       		.uleb128 0x4
 651 03ce B7070000 		.4byte	.LASF154
 652 03d2 90       		.byte	0x90
 653 03d3 04       		.uleb128 0x4
 654 03d4 4B0D0000 		.4byte	.LASF155
 655 03d8 91       		.byte	0x91
 656 03d9 04       		.uleb128 0x4
 657 03da AF0A0000 		.4byte	.LASF156
 658 03de 92       		.byte	0x92
 659 03df 04       		.uleb128 0x4
 660 03e0 DD0C0000 		.4byte	.LASF157
 661 03e4 F0       		.byte	0xf0
 662 03e5 00       		.byte	0
 663 03e6 05       		.uleb128 0x5
 664 03e7 02       		.byte	0x2
 665 03e8 05       		.byte	0x5
 666 03e9 880E0000 		.4byte	.LASF158
 667 03ed 06       		.uleb128 0x6
 668 03ee B0090000 		.4byte	.LASF160
 669 03f2 05       		.byte	0x5
 670 03f3 F4       		.byte	0xf4
 671 03f4 25000000 		.4byte	0x25
 672 03f8 05       		.uleb128 0x5
 673 03f9 01       		.byte	0x1
 674 03fa 06       		.byte	0x6
 675 03fb DC1B0000 		.4byte	.LASF159
 676 03ff 06       		.uleb128 0x6
 677 0400 2F1B0000 		.4byte	.LASF161
 678 0404 06       		.byte	0x6
 679 0405 1D       		.byte	0x1d
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 78


 680 0406 0A040000 		.4byte	0x40a
 681 040a 05       		.uleb128 0x5
 682 040b 01       		.byte	0x1
 683 040c 08       		.byte	0x8
 684 040d CA190000 		.4byte	.LASF162
 685 0411 06       		.uleb128 0x6
 686 0412 2E100000 		.4byte	.LASF163
 687 0416 06       		.byte	0x6
 688 0417 29       		.byte	0x29
 689 0418 E6030000 		.4byte	0x3e6
 690 041c 06       		.uleb128 0x6
 691 041d 7D080000 		.4byte	.LASF164
 692 0421 06       		.byte	0x6
 693 0422 2B       		.byte	0x2b
 694 0423 27040000 		.4byte	0x427
 695 0427 05       		.uleb128 0x5
 696 0428 02       		.byte	0x2
 697 0429 07       		.byte	0x7
 698 042a 28130000 		.4byte	.LASF165
 699 042e 06       		.uleb128 0x6
 700 042f 86020000 		.4byte	.LASF166
 701 0433 06       		.byte	0x6
 702 0434 3F       		.byte	0x3f
 703 0435 39040000 		.4byte	0x439
 704 0439 05       		.uleb128 0x5
 705 043a 04       		.byte	0x4
 706 043b 05       		.byte	0x5
 707 043c 57150000 		.4byte	.LASF167
 708 0440 06       		.uleb128 0x6
 709 0441 D8190000 		.4byte	.LASF168
 710 0445 06       		.byte	0x6
 711 0446 41       		.byte	0x41
 712 0447 4B040000 		.4byte	0x44b
 713 044b 05       		.uleb128 0x5
 714 044c 04       		.byte	0x4
 715 044d 07       		.byte	0x7
 716 044e 62180000 		.4byte	.LASF169
 717 0452 05       		.uleb128 0x5
 718 0453 08       		.byte	0x8
 719 0454 05       		.byte	0x5
 720 0455 7A0F0000 		.4byte	.LASF170
 721 0459 05       		.uleb128 0x5
 722 045a 08       		.byte	0x8
 723 045b 07       		.byte	0x7
 724 045c DE070000 		.4byte	.LASF171
 725 0460 07       		.uleb128 0x7
 726 0461 04       		.byte	0x4
 727 0462 05       		.byte	0x5
 728 0463 696E7400 		.ascii	"int\000"
 729 0467 05       		.uleb128 0x5
 730 0468 04       		.byte	0x4
 731 0469 07       		.byte	0x7
 732 046a CA010000 		.4byte	.LASF172
 733 046e 06       		.uleb128 0x6
 734 046f 080E0000 		.4byte	.LASF173
 735 0473 07       		.byte	0x7
 736 0474 18       		.byte	0x18
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 79


 737 0475 FF030000 		.4byte	0x3ff
 738 0479 06       		.uleb128 0x6
 739 047a 71050000 		.4byte	.LASF174
 740 047e 07       		.byte	0x7
 741 047f 20       		.byte	0x20
 742 0480 11040000 		.4byte	0x411
 743 0484 06       		.uleb128 0x6
 744 0485 78130000 		.4byte	.LASF175
 745 0489 07       		.byte	0x7
 746 048a 24       		.byte	0x24
 747 048b 1C040000 		.4byte	0x41c
 748 048f 06       		.uleb128 0x6
 749 0490 D4180000 		.4byte	.LASF176
 750 0494 07       		.byte	0x7
 751 0495 2C       		.byte	0x2c
 752 0496 2E040000 		.4byte	0x42e
 753 049a 06       		.uleb128 0x6
 754 049b 45060000 		.4byte	.LASF177
 755 049f 07       		.byte	0x7
 756 04a0 30       		.byte	0x30
 757 04a1 40040000 		.4byte	0x440
 758 04a5 08       		.uleb128 0x8
 759 04a6 040E     		.2byte	0xe04
 760 04a8 03       		.byte	0x3
 761 04a9 9601     		.2byte	0x196
 762 04ab 61050000 		.4byte	0x561
 763 04af 09       		.uleb128 0x9
 764 04b0 C30C0000 		.4byte	.LASF178
 765 04b4 03       		.byte	0x3
 766 04b5 9801     		.2byte	0x198
 767 04b7 7D050000 		.4byte	0x57d
 768 04bb 00       		.byte	0
 769 04bc 09       		.uleb128 0x9
 770 04bd A4140000 		.4byte	.LASF179
 771 04c1 03       		.byte	0x3
 772 04c2 9901     		.2byte	0x199
 773 04c4 82050000 		.4byte	0x582
 774 04c8 20       		.byte	0x20
 775 04c9 09       		.uleb128 0x9
 776 04ca FC1A0000 		.4byte	.LASF180
 777 04ce 03       		.byte	0x3
 778 04cf 9A01     		.2byte	0x19a
 779 04d1 92050000 		.4byte	0x592
 780 04d5 80       		.byte	0x80
 781 04d6 09       		.uleb128 0x9
 782 04d7 58070000 		.4byte	.LASF181
 783 04db 03       		.byte	0x3
 784 04dc 9B01     		.2byte	0x19b
 785 04de 82050000 		.4byte	0x582
 786 04e2 A0       		.byte	0xa0
 787 04e3 0A       		.uleb128 0xa
 788 04e4 9F1C0000 		.4byte	.LASF182
 789 04e8 03       		.byte	0x3
 790 04e9 9C01     		.2byte	0x19c
 791 04eb 97050000 		.4byte	0x597
 792 04ef 0001     		.2byte	0x100
 793 04f1 0A       		.uleb128 0xa
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 80


 794 04f2 C0140000 		.4byte	.LASF183
 795 04f6 03       		.byte	0x3
 796 04f7 9D01     		.2byte	0x19d
 797 04f9 82050000 		.4byte	0x582
 798 04fd 2001     		.2byte	0x120
 799 04ff 0A       		.uleb128 0xa
 800 0500 ED000000 		.4byte	.LASF184
 801 0504 03       		.byte	0x3
 802 0505 9E01     		.2byte	0x19e
 803 0507 9C050000 		.4byte	0x59c
 804 050b 8001     		.2byte	0x180
 805 050d 0A       		.uleb128 0xa
 806 050e CA140000 		.4byte	.LASF185
 807 0512 03       		.byte	0x3
 808 0513 9F01     		.2byte	0x19f
 809 0515 82050000 		.4byte	0x582
 810 0519 A001     		.2byte	0x1a0
 811 051b 0A       		.uleb128 0xa
 812 051c 071B0000 		.4byte	.LASF186
 813 0520 03       		.byte	0x3
 814 0521 A001     		.2byte	0x1a0
 815 0523 A1050000 		.4byte	0x5a1
 816 0527 0002     		.2byte	0x200
 817 0529 0A       		.uleb128 0xa
 818 052a D4140000 		.4byte	.LASF187
 819 052e 03       		.byte	0x3
 820 052f A101     		.2byte	0x1a1
 821 0531 A6050000 		.4byte	0x5a6
 822 0535 2002     		.2byte	0x220
 823 0537 0B       		.uleb128 0xb
 824 0538 495000   		.ascii	"IP\000"
 825 053b 03       		.byte	0x3
 826 053c A201     		.2byte	0x1a2
 827 053e CB050000 		.4byte	0x5cb
 828 0542 0003     		.2byte	0x300
 829 0544 0A       		.uleb128 0xa
 830 0545 DE140000 		.4byte	.LASF188
 831 0549 03       		.byte	0x3
 832 054a A301     		.2byte	0x1a3
 833 054c D0050000 		.4byte	0x5d0
 834 0550 F003     		.2byte	0x3f0
 835 0552 0A       		.uleb128 0xa
 836 0553 F9130000 		.4byte	.LASF189
 837 0557 03       		.byte	0x3
 838 0558 A401     		.2byte	0x1a4
 839 055a 78050000 		.4byte	0x578
 840 055e 000E     		.2byte	0xe00
 841 0560 00       		.byte	0
 842 0561 0C       		.uleb128 0xc
 843 0562 78050000 		.4byte	0x578
 844 0566 71050000 		.4byte	0x571
 845 056a 0D       		.uleb128 0xd
 846 056b 71050000 		.4byte	0x571
 847 056f 07       		.byte	0x7
 848 0570 00       		.byte	0
 849 0571 05       		.uleb128 0x5
 850 0572 04       		.byte	0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 81


 851 0573 07       		.byte	0x7
 852 0574 7C140000 		.4byte	.LASF190
 853 0578 0E       		.uleb128 0xe
 854 0579 9A040000 		.4byte	0x49a
 855 057d 0E       		.uleb128 0xe
 856 057e 61050000 		.4byte	0x561
 857 0582 0C       		.uleb128 0xc
 858 0583 9A040000 		.4byte	0x49a
 859 0587 92050000 		.4byte	0x592
 860 058b 0D       		.uleb128 0xd
 861 058c 71050000 		.4byte	0x571
 862 0590 17       		.byte	0x17
 863 0591 00       		.byte	0
 864 0592 0E       		.uleb128 0xe
 865 0593 61050000 		.4byte	0x561
 866 0597 0E       		.uleb128 0xe
 867 0598 61050000 		.4byte	0x561
 868 059c 0E       		.uleb128 0xe
 869 059d 61050000 		.4byte	0x561
 870 05a1 0E       		.uleb128 0xe
 871 05a2 61050000 		.4byte	0x561
 872 05a6 0C       		.uleb128 0xc
 873 05a7 9A040000 		.4byte	0x49a
 874 05ab B6050000 		.4byte	0x5b6
 875 05af 0D       		.uleb128 0xd
 876 05b0 71050000 		.4byte	0x571
 877 05b4 37       		.byte	0x37
 878 05b5 00       		.byte	0
 879 05b6 0C       		.uleb128 0xc
 880 05b7 C6050000 		.4byte	0x5c6
 881 05bb C6050000 		.4byte	0x5c6
 882 05bf 0D       		.uleb128 0xd
 883 05c0 71050000 		.4byte	0x571
 884 05c4 EF       		.byte	0xef
 885 05c5 00       		.byte	0
 886 05c6 0E       		.uleb128 0xe
 887 05c7 6E040000 		.4byte	0x46e
 888 05cb 0E       		.uleb128 0xe
 889 05cc B6050000 		.4byte	0x5b6
 890 05d0 0C       		.uleb128 0xc
 891 05d1 9A040000 		.4byte	0x49a
 892 05d5 E1050000 		.4byte	0x5e1
 893 05d9 0F       		.uleb128 0xf
 894 05da 71050000 		.4byte	0x571
 895 05de 8302     		.2byte	0x283
 896 05e0 00       		.byte	0
 897 05e1 10       		.uleb128 0x10
 898 05e2 08170000 		.4byte	.LASF191
 899 05e6 03       		.byte	0x3
 900 05e7 A501     		.2byte	0x1a5
 901 05e9 A5040000 		.4byte	0x4a5
 902 05ed 11       		.uleb128 0x11
 903 05ee 78050000 		.4byte	0x578
 904 05f2 0C       		.uleb128 0xc
 905 05f3 ED050000 		.4byte	0x5ed
 906 05f7 02060000 		.4byte	0x602
 907 05fb 0D       		.uleb128 0xd
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 82


 908 05fc 71050000 		.4byte	0x571
 909 0600 03       		.byte	0x3
 910 0601 00       		.byte	0
 911 0602 0C       		.uleb128 0xc
 912 0603 ED050000 		.4byte	0x5ed
 913 0607 12060000 		.4byte	0x612
 914 060b 0D       		.uleb128 0xd
 915 060c 71050000 		.4byte	0x571
 916 0610 05       		.byte	0x5
 917 0611 00       		.byte	0
 918 0612 0C       		.uleb128 0xc
 919 0613 ED050000 		.4byte	0x5ed
 920 0617 22060000 		.4byte	0x622
 921 061b 0D       		.uleb128 0xd
 922 061c 71050000 		.4byte	0x571
 923 0620 7F       		.byte	0x7f
 924 0621 00       		.byte	0
 925 0622 0C       		.uleb128 0xc
 926 0623 ED050000 		.4byte	0x5ed
 927 0627 32060000 		.4byte	0x632
 928 062b 0D       		.uleb128 0xd
 929 062c 71050000 		.4byte	0x571
 930 0630 0C       		.byte	0xc
 931 0631 00       		.byte	0
 932 0632 0C       		.uleb128 0xc
 933 0633 ED050000 		.4byte	0x5ed
 934 0637 42060000 		.4byte	0x642
 935 063b 0D       		.uleb128 0xd
 936 063c 71050000 		.4byte	0x571
 937 0640 1E       		.byte	0x1e
 938 0641 00       		.byte	0
 939 0642 0C       		.uleb128 0xc
 940 0643 ED050000 		.4byte	0x5ed
 941 0647 52060000 		.4byte	0x652
 942 064b 0D       		.uleb128 0xd
 943 064c 71050000 		.4byte	0x571
 944 0650 02       		.byte	0x2
 945 0651 00       		.byte	0
 946 0652 0C       		.uleb128 0xc
 947 0653 ED050000 		.4byte	0x5ed
 948 0657 62060000 		.4byte	0x662
 949 065b 0D       		.uleb128 0xd
 950 065c 71050000 		.4byte	0x571
 951 0660 0B       		.byte	0xb
 952 0661 00       		.byte	0
 953 0662 0C       		.uleb128 0xc
 954 0663 ED050000 		.4byte	0x5ed
 955 0667 72060000 		.4byte	0x672
 956 066b 0D       		.uleb128 0xd
 957 066c 71050000 		.4byte	0x571
 958 0670 0A       		.byte	0xa
 959 0671 00       		.byte	0
 960 0672 0C       		.uleb128 0xc
 961 0673 ED050000 		.4byte	0x5ed
 962 0677 82060000 		.4byte	0x682
 963 067b 0D       		.uleb128 0xd
 964 067c 71050000 		.4byte	0x571
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 83


 965 0680 2E       		.byte	0x2e
 966 0681 00       		.byte	0
 967 0682 0C       		.uleb128 0xc
 968 0683 ED050000 		.4byte	0x5ed
 969 0687 92060000 		.4byte	0x692
 970 068b 0D       		.uleb128 0xd
 971 068c 71050000 		.4byte	0x571
 972 0690 2D       		.byte	0x2d
 973 0691 00       		.byte	0
 974 0692 0C       		.uleb128 0xc
 975 0693 78050000 		.4byte	0x578
 976 0697 A3060000 		.4byte	0x6a3
 977 069b 0F       		.uleb128 0xf
 978 069c 71050000 		.4byte	0x571
 979 06a0 FF01     		.2byte	0x1ff
 980 06a2 00       		.byte	0
 981 06a3 0C       		.uleb128 0xc
 982 06a4 ED050000 		.4byte	0x5ed
 983 06a8 B3060000 		.4byte	0x6b3
 984 06ac 0D       		.uleb128 0xd
 985 06ad 71050000 		.4byte	0x571
 986 06b1 62       		.byte	0x62
 987 06b2 00       		.byte	0
 988 06b3 12       		.uleb128 0x12
 989 06b4 D00F     		.2byte	0xfd0
 990 06b6 08       		.byte	0x8
 991 06b7 21       		.byte	0x21
 992 06b8 1D0A0000 		.4byte	0xa1d
 993 06bc 13       		.uleb128 0x13
 994 06bd 641E0000 		.4byte	.LASF192
 995 06c1 08       		.byte	0x8
 996 06c2 22       		.byte	0x22
 997 06c3 78050000 		.4byte	0x578
 998 06c7 00       		.byte	0
 999 06c8 13       		.uleb128 0x13
 1000 06c9 411D0000 		.4byte	.LASF193
 1001 06cd 08       		.byte	0x8
 1002 06ce 23       		.byte	0x23
 1003 06cf ED050000 		.4byte	0x5ed
 1004 06d3 04       		.byte	0x4
 1005 06d4 13       		.uleb128 0x13
 1006 06d5 511C0000 		.4byte	.LASF194
 1007 06d9 08       		.byte	0x8
 1008 06da 24       		.byte	0x24
 1009 06db 78050000 		.4byte	0x578
 1010 06df 08       		.byte	0x8
 1011 06e0 13       		.uleb128 0x13
 1012 06e1 23010000 		.4byte	.LASF195
 1013 06e5 08       		.byte	0x8
 1014 06e6 25       		.byte	0x25
 1015 06e7 ED050000 		.4byte	0x5ed
 1016 06eb 0C       		.byte	0xc
 1017 06ec 13       		.uleb128 0x13
 1018 06ed 68050000 		.4byte	.LASF196
 1019 06f1 08       		.byte	0x8
 1020 06f2 26       		.byte	0x26
 1021 06f3 220A0000 		.4byte	0xa22
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 84


 1022 06f7 10       		.byte	0x10
 1023 06f8 13       		.uleb128 0x13
 1024 06f9 6B170000 		.4byte	.LASF197
 1025 06fd 08       		.byte	0x8
 1026 06fe 27       		.byte	0x27
 1027 06ff 78050000 		.4byte	0x578
 1028 0703 20       		.byte	0x20
 1029 0704 13       		.uleb128 0x13
 1030 0705 52190000 		.4byte	.LASF198
 1031 0709 08       		.byte	0x8
 1032 070a 28       		.byte	0x28
 1033 070b ED050000 		.4byte	0x5ed
 1034 070f 24       		.byte	0x24
 1035 0710 13       		.uleb128 0x13
 1036 0711 1A1D0000 		.4byte	.LASF199
 1037 0715 08       		.byte	0x8
 1038 0716 29       		.byte	0x29
 1039 0717 2C0A0000 		.4byte	0xa2c
 1040 071b 28       		.byte	0x28
 1041 071c 13       		.uleb128 0x13
 1042 071d 161C0000 		.4byte	.LASF200
 1043 0721 08       		.byte	0x8
 1044 0722 2A       		.byte	0x2a
 1045 0723 78050000 		.4byte	0x578
 1046 0727 40       		.byte	0x40
 1047 0728 13       		.uleb128 0x13
 1048 0729 00090000 		.4byte	.LASF201
 1049 072d 08       		.byte	0x8
 1050 072e 2B       		.byte	0x2b
 1051 072f 78050000 		.4byte	0x578
 1052 0733 44       		.byte	0x44
 1053 0734 13       		.uleb128 0x13
 1054 0735 5B050000 		.4byte	.LASF202
 1055 0739 08       		.byte	0x8
 1056 073a 2C       		.byte	0x2c
 1057 073b 78050000 		.4byte	0x578
 1058 073f 48       		.byte	0x48
 1059 0740 13       		.uleb128 0x13
 1060 0741 82160000 		.4byte	.LASF203
 1061 0745 08       		.byte	0x8
 1062 0746 2D       		.byte	0x2d
 1063 0747 ED050000 		.4byte	0x5ed
 1064 074b 4C       		.byte	0x4c
 1065 074c 13       		.uleb128 0x13
 1066 074d 52100000 		.4byte	.LASF204
 1067 0751 08       		.byte	0x8
 1068 0752 2E       		.byte	0x2e
 1069 0753 78050000 		.4byte	0x578
 1070 0757 50       		.byte	0x50
 1071 0758 13       		.uleb128 0x13
 1072 0759 C0140000 		.4byte	.LASF183
 1073 075d 08       		.byte	0x8
 1074 075e 2F       		.byte	0x2f
 1075 075f 360A0000 		.4byte	0xa36
 1076 0763 54       		.byte	0x54
 1077 0764 13       		.uleb128 0x13
 1078 0765 22180000 		.4byte	.LASF205
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 85


 1079 0769 08       		.byte	0x8
 1080 076a 30       		.byte	0x30
 1081 076b 78050000 		.4byte	0x578
 1082 076f 60       		.byte	0x60
 1083 0770 13       		.uleb128 0x13
 1084 0771 8A150000 		.4byte	.LASF206
 1085 0775 08       		.byte	0x8
 1086 0776 31       		.byte	0x31
 1087 0777 ED050000 		.4byte	0x5ed
 1088 077b 64       		.byte	0x64
 1089 077c 13       		.uleb128 0x13
 1090 077d 61070000 		.4byte	.LASF207
 1091 0781 08       		.byte	0x8
 1092 0782 32       		.byte	0x32
 1093 0783 78050000 		.4byte	0x578
 1094 0787 68       		.byte	0x68
 1095 0788 13       		.uleb128 0x13
 1096 0789 85140000 		.4byte	.LASF208
 1097 078d 08       		.byte	0x8
 1098 078e 33       		.byte	0x33
 1099 078f 78050000 		.4byte	0x578
 1100 0793 6C       		.byte	0x6c
 1101 0794 13       		.uleb128 0x13
 1102 0795 F1050000 		.4byte	.LASF209
 1103 0799 08       		.byte	0x8
 1104 079a 34       		.byte	0x34
 1105 079b 78050000 		.4byte	0x578
 1106 079f 70       		.byte	0x70
 1107 07a0 13       		.uleb128 0x13
 1108 07a1 CA140000 		.4byte	.LASF185
 1109 07a5 08       		.byte	0x8
 1110 07a6 35       		.byte	0x35
 1111 07a7 400A0000 		.4byte	0xa40
 1112 07ab 74       		.byte	0x74
 1113 07ac 14       		.uleb128 0x14
 1114 07ad 721B0000 		.4byte	.LASF210
 1115 07b1 08       		.byte	0x8
 1116 07b2 36       		.byte	0x36
 1117 07b3 78050000 		.4byte	0x578
 1118 07b7 0002     		.2byte	0x200
 1119 07b9 14       		.uleb128 0x14
 1120 07ba 12170000 		.4byte	.LASF211
 1121 07be 08       		.byte	0x8
 1122 07bf 37       		.byte	0x37
 1123 07c0 78050000 		.4byte	0x578
 1124 07c4 0402     		.2byte	0x204
 1125 07c6 14       		.uleb128 0x14
 1126 07c7 92010000 		.4byte	.LASF212
 1127 07cb 08       		.byte	0x8
 1128 07cc 38       		.byte	0x38
 1129 07cd ED050000 		.4byte	0x5ed
 1130 07d1 0802     		.2byte	0x208
 1131 07d3 14       		.uleb128 0x14
 1132 07d4 D4140000 		.4byte	.LASF187
 1133 07d8 08       		.byte	0x8
 1134 07d9 39       		.byte	0x39
 1135 07da 4A0A0000 		.4byte	0xa4a
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 86


 1136 07de 0C02     		.2byte	0x20c
 1137 07e0 14       		.uleb128 0x14
 1138 07e1 0C1B0000 		.4byte	.LASF213
 1139 07e5 08       		.byte	0x8
 1140 07e6 3A       		.byte	0x3a
 1141 07e7 78050000 		.4byte	0x578
 1142 07eb 4002     		.2byte	0x240
 1143 07ed 14       		.uleb128 0x14
 1144 07ee DE140000 		.4byte	.LASF188
 1145 07f2 08       		.byte	0x8
 1146 07f3 3B       		.byte	0x3b
 1147 07f4 540A0000 		.4byte	0xa54
 1148 07f8 4402     		.2byte	0x244
 1149 07fa 14       		.uleb128 0x14
 1150 07fb AB170000 		.4byte	.LASF214
 1151 07ff 08       		.byte	0x8
 1152 0800 3C       		.byte	0x3c
 1153 0801 78050000 		.4byte	0x578
 1154 0805 0003     		.2byte	0x300
 1155 0807 14       		.uleb128 0x14
 1156 0808 79020000 		.4byte	.LASF215
 1157 080c 08       		.byte	0x8
 1158 080d 3D       		.byte	0x3d
 1159 080e 78050000 		.4byte	0x578
 1160 0812 0403     		.2byte	0x304
 1161 0814 14       		.uleb128 0x14
 1162 0815 E21A0000 		.4byte	.LASF216
 1163 0819 08       		.byte	0x8
 1164 081a 3E       		.byte	0x3e
 1165 081b ED050000 		.4byte	0x5ed
 1166 081f 0803     		.2byte	0x308
 1167 0821 14       		.uleb128 0x14
 1168 0822 E8140000 		.4byte	.LASF217
 1169 0826 08       		.byte	0x8
 1170 0827 3F       		.byte	0x3f
 1171 0828 ED050000 		.4byte	0x5ed
 1172 082c 0C03     		.2byte	0x30c
 1173 082e 14       		.uleb128 0x14
 1174 082f 350A0000 		.4byte	.LASF218
 1175 0833 08       		.byte	0x8
 1176 0834 40       		.byte	0x40
 1177 0835 78050000 		.4byte	0x578
 1178 0839 1003     		.2byte	0x310
 1179 083b 14       		.uleb128 0x14
 1180 083c AC1D0000 		.4byte	.LASF219
 1181 0840 08       		.byte	0x8
 1182 0841 41       		.byte	0x41
 1183 0842 5E0A0000 		.4byte	0xa5e
 1184 0846 1403     		.2byte	0x314
 1185 0848 14       		.uleb128 0x14
 1186 0849 C01D0000 		.4byte	.LASF220
 1187 084d 08       		.byte	0x8
 1188 084e 42       		.byte	0x42
 1189 084f ED050000 		.4byte	0x5ed
 1190 0853 4003     		.2byte	0x340
 1191 0855 14       		.uleb128 0x14
 1192 0856 22060000 		.4byte	.LASF221
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 87


 1193 085a 08       		.byte	0x8
 1194 085b 43       		.byte	0x43
 1195 085c ED050000 		.4byte	0x5ed
 1196 0860 4403     		.2byte	0x344
 1197 0862 14       		.uleb128 0x14
 1198 0863 0F150000 		.4byte	.LASF222
 1199 0867 08       		.byte	0x8
 1200 0868 44       		.byte	0x44
 1201 0869 680A0000 		.4byte	0xa68
 1202 086d 4803     		.2byte	0x348
 1203 086f 14       		.uleb128 0x14
 1204 0870 4E060000 		.4byte	.LASF223
 1205 0874 08       		.byte	0x8
 1206 0875 45       		.byte	0x45
 1207 0876 6D0A0000 		.4byte	0xa6d
 1208 087a 0004     		.2byte	0x400
 1209 087c 14       		.uleb128 0x14
 1210 087d B61D0000 		.4byte	.LASF224
 1211 0881 08       		.byte	0x8
 1212 0882 46       		.byte	0x46
 1213 0883 770A0000 		.4byte	0xa77
 1214 0887 000C     		.2byte	0xc00
 1215 0889 14       		.uleb128 0x14
 1216 088a 12020000 		.4byte	.LASF225
 1217 088e 08       		.byte	0x8
 1218 088f 47       		.byte	0x47
 1219 0890 ED050000 		.4byte	0x5ed
 1220 0894 000E     		.2byte	0xe00
 1221 0896 14       		.uleb128 0x14
 1222 0897 8A1A0000 		.4byte	.LASF226
 1223 089b 08       		.byte	0x8
 1224 089c 48       		.byte	0x48
 1225 089d 810A0000 		.4byte	0xa81
 1226 08a1 040E     		.2byte	0xe04
 1227 08a3 14       		.uleb128 0x14
 1228 08a4 A30A0000 		.4byte	.LASF227
 1229 08a8 08       		.byte	0x8
 1230 08a9 49       		.byte	0x49
 1231 08aa 78050000 		.4byte	0x578
 1232 08ae 800E     		.2byte	0xe80
 1233 08b0 14       		.uleb128 0x14
 1234 08b1 951A0000 		.4byte	.LASF228
 1235 08b5 08       		.byte	0x8
 1236 08b6 4A       		.byte	0x4a
 1237 08b7 ED050000 		.4byte	0x5ed
 1238 08bb 840E     		.2byte	0xe84
 1239 08bd 14       		.uleb128 0x14
 1240 08be 81130000 		.4byte	.LASF229
 1241 08c2 08       		.byte	0x8
 1242 08c3 4B       		.byte	0x4b
 1243 08c4 78050000 		.4byte	0x578
 1244 08c8 880E     		.2byte	0xe88
 1245 08ca 14       		.uleb128 0x14
 1246 08cb 380D0000 		.4byte	.LASF230
 1247 08cf 08       		.byte	0x8
 1248 08d0 4C       		.byte	0x4c
 1249 08d1 ED050000 		.4byte	0x5ed
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 88


 1250 08d5 8C0E     		.2byte	0xe8c
 1251 08d7 14       		.uleb128 0x14
 1252 08d8 A01A0000 		.4byte	.LASF231
 1253 08dc 08       		.byte	0x8
 1254 08dd 4D       		.byte	0x4d
 1255 08de 8B0A0000 		.4byte	0xa8b
 1256 08e2 900E     		.2byte	0xe90
 1257 08e4 14       		.uleb128 0x14
 1258 08e5 080A0000 		.4byte	.LASF232
 1259 08e9 08       		.byte	0x8
 1260 08ea 4E       		.byte	0x4e
 1261 08eb 78050000 		.4byte	0x578
 1262 08ef C00E     		.2byte	0xec0
 1263 08f1 14       		.uleb128 0x14
 1264 08f2 AB1A0000 		.4byte	.LASF233
 1265 08f6 08       		.byte	0x8
 1266 08f7 4F       		.byte	0x4f
 1267 08f8 ED050000 		.4byte	0x5ed
 1268 08fc C40E     		.2byte	0xec4
 1269 08fe 14       		.uleb128 0x14
 1270 08ff 32140000 		.4byte	.LASF234
 1271 0903 08       		.byte	0x8
 1272 0904 50       		.byte	0x50
 1273 0905 78050000 		.4byte	0x578
 1274 0909 C80E     		.2byte	0xec8
 1275 090b 14       		.uleb128 0x14
 1276 090c 3B170000 		.4byte	.LASF235
 1277 0910 08       		.byte	0x8
 1278 0911 51       		.byte	0x51
 1279 0912 ED050000 		.4byte	0x5ed
 1280 0916 CC0E     		.2byte	0xecc
 1281 0918 14       		.uleb128 0x14
 1282 0919 B61A0000 		.4byte	.LASF236
 1283 091d 08       		.byte	0x8
 1284 091e 52       		.byte	0x52
 1285 091f 950A0000 		.4byte	0xa95
 1286 0923 D00E     		.2byte	0xed0
 1287 0925 14       		.uleb128 0x14
 1288 0926 8E180000 		.4byte	.LASF237
 1289 092a 08       		.byte	0x8
 1290 092b 53       		.byte	0x53
 1291 092c 78050000 		.4byte	0x578
 1292 0930 000F     		.2byte	0xf00
 1293 0932 14       		.uleb128 0x14
 1294 0933 56060000 		.4byte	.LASF238
 1295 0937 08       		.byte	0x8
 1296 0938 54       		.byte	0x54
 1297 0939 78050000 		.4byte	0x578
 1298 093d 040F     		.2byte	0xf04
 1299 093f 14       		.uleb128 0x14
 1300 0940 EC180000 		.4byte	.LASF239
 1301 0944 08       		.byte	0x8
 1302 0945 55       		.byte	0x55
 1303 0946 78050000 		.4byte	0x578
 1304 094a 080F     		.2byte	0xf08
 1305 094c 14       		.uleb128 0x14
 1306 094d 0D070000 		.4byte	.LASF240
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 89


 1307 0951 08       		.byte	0x8
 1308 0952 56       		.byte	0x56
 1309 0953 ED050000 		.4byte	0x5ed
 1310 0957 0C0F     		.2byte	0xf0c
 1311 0959 14       		.uleb128 0x14
 1312 095a C11A0000 		.4byte	.LASF241
 1313 095e 08       		.byte	0x8
 1314 095f 57       		.byte	0x57
 1315 0960 9F0A0000 		.4byte	0xa9f
 1316 0964 100F     		.2byte	0xf10
 1317 0966 14       		.uleb128 0x14
 1318 0967 CD180000 		.4byte	.LASF242
 1319 096b 08       		.byte	0x8
 1320 096c 58       		.byte	0x58
 1321 096d 78050000 		.4byte	0x578
 1322 0971 400F     		.2byte	0xf40
 1323 0973 14       		.uleb128 0x14
 1324 0974 A50D0000 		.4byte	.LASF243
 1325 0978 08       		.byte	0x8
 1326 0979 59       		.byte	0x59
 1327 097a 78050000 		.4byte	0x578
 1328 097e 440F     		.2byte	0xf44
 1329 0980 14       		.uleb128 0x14
 1330 0981 0A0D0000 		.4byte	.LASF244
 1331 0985 08       		.byte	0x8
 1332 0986 5A       		.byte	0x5a
 1333 0987 78050000 		.4byte	0x578
 1334 098b 480F     		.2byte	0xf48
 1335 098d 14       		.uleb128 0x14
 1336 098e 140B0000 		.4byte	.LASF245
 1337 0992 08       		.byte	0x8
 1338 0993 5B       		.byte	0x5b
 1339 0994 ED050000 		.4byte	0x5ed
 1340 0998 4C0F     		.2byte	0xf4c
 1341 099a 14       		.uleb128 0x14
 1342 099b CC1A0000 		.4byte	.LASF246
 1343 099f 08       		.byte	0x8
 1344 09a0 5C       		.byte	0x5c
 1345 09a1 A90A0000 		.4byte	0xaa9
 1346 09a5 500F     		.2byte	0xf50
 1347 09a7 14       		.uleb128 0x14
 1348 09a8 7A160000 		.4byte	.LASF247
 1349 09ac 08       		.byte	0x8
 1350 09ad 5D       		.byte	0x5d
 1351 09ae 78050000 		.4byte	0x578
 1352 09b2 800F     		.2byte	0xf80
 1353 09b4 14       		.uleb128 0x14
 1354 09b5 13030000 		.4byte	.LASF248
 1355 09b9 08       		.byte	0x8
 1356 09ba 5E       		.byte	0x5e
 1357 09bb 78050000 		.4byte	0x578
 1358 09bf 840F     		.2byte	0xf84
 1359 09c1 14       		.uleb128 0x14
 1360 09c2 4F010000 		.4byte	.LASF249
 1361 09c6 08       		.byte	0x8
 1362 09c7 5F       		.byte	0x5f
 1363 09c8 78050000 		.4byte	0x578
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 90


 1364 09cc 880F     		.2byte	0xf88
 1365 09ce 14       		.uleb128 0x14
 1366 09cf 6B160000 		.4byte	.LASF250
 1367 09d3 08       		.byte	0x8
 1368 09d4 60       		.byte	0x60
 1369 09d5 ED050000 		.4byte	0x5ed
 1370 09d9 8C0F     		.2byte	0xf8c
 1371 09db 14       		.uleb128 0x14
 1372 09dc D71A0000 		.4byte	.LASF251
 1373 09e0 08       		.byte	0x8
 1374 09e1 61       		.byte	0x61
 1375 09e2 B30A0000 		.4byte	0xab3
 1376 09e6 900F     		.2byte	0xf90
 1377 09e8 14       		.uleb128 0x14
 1378 09e9 6F120000 		.4byte	.LASF252
 1379 09ed 08       		.byte	0x8
 1380 09ee 62       		.byte	0x62
 1381 09ef 78050000 		.4byte	0x578
 1382 09f3 C00F     		.2byte	0xfc0
 1383 09f5 14       		.uleb128 0x14
 1384 09f6 0E1D0000 		.4byte	.LASF253
 1385 09fa 08       		.byte	0x8
 1386 09fb 63       		.byte	0x63
 1387 09fc 78050000 		.4byte	0x578
 1388 0a00 C40F     		.2byte	0xfc4
 1389 0a02 14       		.uleb128 0x14
 1390 0a03 2E1C0000 		.4byte	.LASF254
 1391 0a07 08       		.byte	0x8
 1392 0a08 64       		.byte	0x64
 1393 0a09 78050000 		.4byte	0x578
 1394 0a0d C80F     		.2byte	0xfc8
 1395 0a0f 14       		.uleb128 0x14
 1396 0a10 281E0000 		.4byte	.LASF255
 1397 0a14 08       		.byte	0x8
 1398 0a15 65       		.byte	0x65
 1399 0a16 ED050000 		.4byte	0x5ed
 1400 0a1a CC0F     		.2byte	0xfcc
 1401 0a1c 00       		.byte	0
 1402 0a1d 0E       		.uleb128 0xe
 1403 0a1e F2050000 		.4byte	0x5f2
 1404 0a22 11       		.uleb128 0x11
 1405 0a23 1D0A0000 		.4byte	0xa1d
 1406 0a27 0E       		.uleb128 0xe
 1407 0a28 02060000 		.4byte	0x602
 1408 0a2c 11       		.uleb128 0x11
 1409 0a2d 270A0000 		.4byte	0xa27
 1410 0a31 0E       		.uleb128 0xe
 1411 0a32 42060000 		.4byte	0x642
 1412 0a36 11       		.uleb128 0x11
 1413 0a37 310A0000 		.4byte	0xa31
 1414 0a3b 0E       		.uleb128 0xe
 1415 0a3c A3060000 		.4byte	0x6a3
 1416 0a40 11       		.uleb128 0x11
 1417 0a41 3B0A0000 		.4byte	0xa3b
 1418 0a45 0E       		.uleb128 0xe
 1419 0a46 22060000 		.4byte	0x622
 1420 0a4a 11       		.uleb128 0x11
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 91


 1421 0a4b 450A0000 		.4byte	0xa45
 1422 0a4f 0E       		.uleb128 0xe
 1423 0a50 72060000 		.4byte	0x672
 1424 0a54 11       		.uleb128 0x11
 1425 0a55 4F0A0000 		.4byte	0xa4f
 1426 0a59 0E       		.uleb128 0xe
 1427 0a5a 62060000 		.4byte	0x662
 1428 0a5e 11       		.uleb128 0x11
 1429 0a5f 590A0000 		.4byte	0xa59
 1430 0a63 0E       		.uleb128 0xe
 1431 0a64 82060000 		.4byte	0x682
 1432 0a68 11       		.uleb128 0x11
 1433 0a69 630A0000 		.4byte	0xa63
 1434 0a6d 0E       		.uleb128 0xe
 1435 0a6e 92060000 		.4byte	0x692
 1436 0a72 0E       		.uleb128 0xe
 1437 0a73 12060000 		.4byte	0x612
 1438 0a77 11       		.uleb128 0x11
 1439 0a78 720A0000 		.4byte	0xa72
 1440 0a7c 0E       		.uleb128 0xe
 1441 0a7d 32060000 		.4byte	0x632
 1442 0a81 11       		.uleb128 0x11
 1443 0a82 7C0A0000 		.4byte	0xa7c
 1444 0a86 0E       		.uleb128 0xe
 1445 0a87 52060000 		.4byte	0x652
 1446 0a8b 11       		.uleb128 0x11
 1447 0a8c 860A0000 		.4byte	0xa86
 1448 0a90 0E       		.uleb128 0xe
 1449 0a91 52060000 		.4byte	0x652
 1450 0a95 11       		.uleb128 0x11
 1451 0a96 900A0000 		.4byte	0xa90
 1452 0a9a 0E       		.uleb128 0xe
 1453 0a9b 52060000 		.4byte	0x652
 1454 0a9f 11       		.uleb128 0x11
 1455 0aa0 9A0A0000 		.4byte	0xa9a
 1456 0aa4 0E       		.uleb128 0xe
 1457 0aa5 52060000 		.4byte	0x652
 1458 0aa9 11       		.uleb128 0x11
 1459 0aaa A40A0000 		.4byte	0xaa4
 1460 0aae 0E       		.uleb128 0xe
 1461 0aaf 52060000 		.4byte	0x652
 1462 0ab3 11       		.uleb128 0x11
 1463 0ab4 AE0A0000 		.4byte	0xaae
 1464 0ab8 06       		.uleb128 0x6
 1465 0ab9 B50C0000 		.4byte	.LASF256
 1466 0abd 08       		.byte	0x8
 1467 0abe 66       		.byte	0x66
 1468 0abf B3060000 		.4byte	0x6b3
 1469 0ac3 10       		.uleb128 0x10
 1470 0ac4 BB050000 		.4byte	.LASF257
 1471 0ac8 09       		.byte	0x9
 1472 0ac9 4F06     		.2byte	0x64f
 1473 0acb B80A0000 		.4byte	0xab8
 1474 0acf 05       		.uleb128 0x5
 1475 0ad0 08       		.byte	0x8
 1476 0ad1 04       		.byte	0x4
 1477 0ad2 4F130000 		.4byte	.LASF258
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 92


 1478 0ad6 15       		.uleb128 0x15
 1479 0ad7 B8       		.byte	0xb8
 1480 0ad8 0A       		.byte	0xa
 1481 0ad9 34       		.byte	0x34
 1482 0ada E70E0000 		.4byte	0xee7
 1483 0ade 13       		.uleb128 0x13
 1484 0adf B8020000 		.4byte	.LASF259
 1485 0ae3 0A       		.byte	0xa
 1486 0ae4 37       		.byte	0x37
 1487 0ae5 9A040000 		.4byte	0x49a
 1488 0ae9 00       		.byte	0
 1489 0aea 13       		.uleb128 0x13
 1490 0aeb 950C0000 		.4byte	.LASF260
 1491 0aef 0A       		.byte	0xa
 1492 0af0 38       		.byte	0x38
 1493 0af1 9A040000 		.4byte	0x49a
 1494 0af5 04       		.byte	0x4
 1495 0af6 13       		.uleb128 0x13
 1496 0af7 5C010000 		.4byte	.LASF261
 1497 0afb 0A       		.byte	0xa
 1498 0afc 39       		.byte	0x39
 1499 0afd 9A040000 		.4byte	0x49a
 1500 0b01 08       		.byte	0x8
 1501 0b02 13       		.uleb128 0x13
 1502 0b03 28190000 		.4byte	.LASF262
 1503 0b07 0A       		.byte	0xa
 1504 0b08 3A       		.byte	0x3a
 1505 0b09 9A040000 		.4byte	0x49a
 1506 0b0d 0C       		.byte	0xc
 1507 0b0e 13       		.uleb128 0x13
 1508 0b0f E1150000 		.4byte	.LASF263
 1509 0b13 0A       		.byte	0xa
 1510 0b14 3B       		.byte	0x3b
 1511 0b15 9A040000 		.4byte	0x49a
 1512 0b19 10       		.byte	0x10
 1513 0b1a 13       		.uleb128 0x13
 1514 0b1b 76100000 		.4byte	.LASF264
 1515 0b1f 0A       		.byte	0xa
 1516 0b20 3C       		.byte	0x3c
 1517 0b21 9A040000 		.4byte	0x49a
 1518 0b25 14       		.byte	0x14
 1519 0b26 13       		.uleb128 0x13
 1520 0b27 9A0A0000 		.4byte	.LASF265
 1521 0b2b 0A       		.byte	0xa
 1522 0b2c 3D       		.byte	0x3d
 1523 0b2d 9A040000 		.4byte	0x49a
 1524 0b31 18       		.byte	0x18
 1525 0b32 13       		.uleb128 0x13
 1526 0b33 D51C0000 		.4byte	.LASF266
 1527 0b37 0A       		.byte	0xa
 1528 0b38 3E       		.byte	0x3e
 1529 0b39 9A040000 		.4byte	0x49a
 1530 0b3d 1C       		.byte	0x1c
 1531 0b3e 13       		.uleb128 0x13
 1532 0b3f 880F0000 		.4byte	.LASF267
 1533 0b43 0A       		.byte	0xa
 1534 0b44 3F       		.byte	0x3f
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 93


 1535 0b45 9A040000 		.4byte	0x49a
 1536 0b49 20       		.byte	0x20
 1537 0b4a 13       		.uleb128 0x13
 1538 0b4b 9F0F0000 		.4byte	.LASF268
 1539 0b4f 0A       		.byte	0xa
 1540 0b50 40       		.byte	0x40
 1541 0b51 9A040000 		.4byte	0x49a
 1542 0b55 24       		.byte	0x24
 1543 0b56 13       		.uleb128 0x13
 1544 0b57 7D150000 		.4byte	.LASF269
 1545 0b5b 0A       		.byte	0xa
 1546 0b5c 43       		.byte	0x43
 1547 0b5d 6E040000 		.4byte	0x46e
 1548 0b61 28       		.byte	0x28
 1549 0b62 13       		.uleb128 0x13
 1550 0b63 FF060000 		.4byte	.LASF270
 1551 0b67 0A       		.byte	0xa
 1552 0b68 44       		.byte	0x44
 1553 0b69 6E040000 		.4byte	0x46e
 1554 0b6d 29       		.byte	0x29
 1555 0b6e 13       		.uleb128 0x13
 1556 0b6f 28140000 		.4byte	.LASF271
 1557 0b73 0A       		.byte	0xa
 1558 0b74 45       		.byte	0x45
 1559 0b75 6E040000 		.4byte	0x46e
 1560 0b79 2A       		.byte	0x2a
 1561 0b7a 13       		.uleb128 0x13
 1562 0b7b C1150000 		.4byte	.LASF272
 1563 0b7f 0A       		.byte	0xa
 1564 0b80 46       		.byte	0x46
 1565 0b81 6E040000 		.4byte	0x46e
 1566 0b85 2B       		.byte	0x2b
 1567 0b86 13       		.uleb128 0x13
 1568 0b87 95150000 		.4byte	.LASF273
 1569 0b8b 0A       		.byte	0xa
 1570 0b8c 47       		.byte	0x47
 1571 0b8d 6E040000 		.4byte	0x46e
 1572 0b91 2C       		.byte	0x2c
 1573 0b92 13       		.uleb128 0x13
 1574 0b93 2B180000 		.4byte	.LASF274
 1575 0b97 0A       		.byte	0xa
 1576 0b98 48       		.byte	0x48
 1577 0b99 6E040000 		.4byte	0x46e
 1578 0b9d 2D       		.byte	0x2d
 1579 0b9e 13       		.uleb128 0x13
 1580 0b9f 011E0000 		.4byte	.LASF275
 1581 0ba3 0A       		.byte	0xa
 1582 0ba4 49       		.byte	0x49
 1583 0ba5 6E040000 		.4byte	0x46e
 1584 0ba9 2E       		.byte	0x2e
 1585 0baa 13       		.uleb128 0x13
 1586 0bab A41C0000 		.4byte	.LASF276
 1587 0baf 0A       		.byte	0xa
 1588 0bb0 4A       		.byte	0x4a
 1589 0bb1 6E040000 		.4byte	0x46e
 1590 0bb5 2F       		.byte	0x2f
 1591 0bb6 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 94


 1592 0bb7 38050000 		.4byte	.LASF277
 1593 0bbb 0A       		.byte	0xa
 1594 0bbc 4B       		.byte	0x4b
 1595 0bbd 6E040000 		.4byte	0x46e
 1596 0bc1 30       		.byte	0x30
 1597 0bc2 13       		.uleb128 0x13
 1598 0bc3 73110000 		.4byte	.LASF278
 1599 0bc7 0A       		.byte	0xa
 1600 0bc8 4E       		.byte	0x4e
 1601 0bc9 6E040000 		.4byte	0x46e
 1602 0bcd 31       		.byte	0x31
 1603 0bce 13       		.uleb128 0x13
 1604 0bcf 201C0000 		.4byte	.LASF279
 1605 0bd3 0A       		.byte	0xa
 1606 0bd4 4F       		.byte	0x4f
 1607 0bd5 6E040000 		.4byte	0x46e
 1608 0bd9 32       		.byte	0x32
 1609 0bda 13       		.uleb128 0x13
 1610 0bdb EB100000 		.4byte	.LASF280
 1611 0bdf 0A       		.byte	0xa
 1612 0be0 50       		.byte	0x50
 1613 0be1 6E040000 		.4byte	0x46e
 1614 0be5 33       		.byte	0x33
 1615 0be6 13       		.uleb128 0x13
 1616 0be7 680C0000 		.4byte	.LASF281
 1617 0beb 0A       		.byte	0xa
 1618 0bec 51       		.byte	0x51
 1619 0bed 6E040000 		.4byte	0x46e
 1620 0bf1 34       		.byte	0x34
 1621 0bf2 13       		.uleb128 0x13
 1622 0bf3 3B080000 		.4byte	.LASF282
 1623 0bf7 0A       		.byte	0xa
 1624 0bf8 52       		.byte	0x52
 1625 0bf9 79040000 		.4byte	0x479
 1626 0bfd 36       		.byte	0x36
 1627 0bfe 13       		.uleb128 0x13
 1628 0bff D0020000 		.4byte	.LASF283
 1629 0c03 0A       		.byte	0xa
 1630 0c04 53       		.byte	0x53
 1631 0c05 79040000 		.4byte	0x479
 1632 0c09 38       		.byte	0x38
 1633 0c0a 13       		.uleb128 0x13
 1634 0c0b C0100000 		.4byte	.LASF284
 1635 0c0f 0A       		.byte	0xa
 1636 0c10 54       		.byte	0x54
 1637 0c11 79040000 		.4byte	0x479
 1638 0c15 3A       		.byte	0x3a
 1639 0c16 13       		.uleb128 0x13
 1640 0c17 A9020000 		.4byte	.LASF285
 1641 0c1b 0A       		.byte	0xa
 1642 0c1c 55       		.byte	0x55
 1643 0c1d 6E040000 		.4byte	0x46e
 1644 0c21 3C       		.byte	0x3c
 1645 0c22 13       		.uleb128 0x13
 1646 0c23 BA090000 		.4byte	.LASF286
 1647 0c27 0A       		.byte	0xa
 1648 0c28 56       		.byte	0x56
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 95


 1649 0c29 6E040000 		.4byte	0x46e
 1650 0c2d 3D       		.byte	0x3d
 1651 0c2e 13       		.uleb128 0x13
 1652 0c2f FE130000 		.4byte	.LASF287
 1653 0c33 0A       		.byte	0xa
 1654 0c34 57       		.byte	0x57
 1655 0c35 6E040000 		.4byte	0x46e
 1656 0c39 3E       		.byte	0x3e
 1657 0c3a 13       		.uleb128 0x13
 1658 0c3b 16180000 		.4byte	.LASF288
 1659 0c3f 0A       		.byte	0xa
 1660 0c40 58       		.byte	0x58
 1661 0c41 6E040000 		.4byte	0x46e
 1662 0c45 3F       		.byte	0x3f
 1663 0c46 13       		.uleb128 0x13
 1664 0c47 1D020000 		.4byte	.LASF289
 1665 0c4b 0A       		.byte	0xa
 1666 0c4c 59       		.byte	0x59
 1667 0c4d 6E040000 		.4byte	0x46e
 1668 0c51 40       		.byte	0x40
 1669 0c52 13       		.uleb128 0x13
 1670 0c53 4B030000 		.4byte	.LASF290
 1671 0c57 0A       		.byte	0xa
 1672 0c58 5A       		.byte	0x5a
 1673 0c59 6E040000 		.4byte	0x46e
 1674 0c5d 41       		.byte	0x41
 1675 0c5e 13       		.uleb128 0x13
 1676 0c5f 951B0000 		.4byte	.LASF291
 1677 0c63 0A       		.byte	0xa
 1678 0c64 5B       		.byte	0x5b
 1679 0c65 6E040000 		.4byte	0x46e
 1680 0c69 42       		.byte	0x42
 1681 0c6a 13       		.uleb128 0x13
 1682 0c6b A70B0000 		.4byte	.LASF292
 1683 0c6f 0A       		.byte	0xa
 1684 0c70 5C       		.byte	0x5c
 1685 0c71 6E040000 		.4byte	0x46e
 1686 0c75 43       		.byte	0x43
 1687 0c76 13       		.uleb128 0x13
 1688 0c77 160D0000 		.4byte	.LASF293
 1689 0c7b 0A       		.byte	0xa
 1690 0c7c 5D       		.byte	0x5d
 1691 0c7d 6E040000 		.4byte	0x46e
 1692 0c81 44       		.byte	0x44
 1693 0c82 13       		.uleb128 0x13
 1694 0c83 CF150000 		.4byte	.LASF294
 1695 0c87 0A       		.byte	0xa
 1696 0c88 5E       		.byte	0x5e
 1697 0c89 9A040000 		.4byte	0x49a
 1698 0c8d 48       		.byte	0x48
 1699 0c8e 13       		.uleb128 0x13
 1700 0c8f F6030000 		.4byte	.LASF295
 1701 0c93 0A       		.byte	0xa
 1702 0c94 5F       		.byte	0x5f
 1703 0c95 9A040000 		.4byte	0x49a
 1704 0c99 4C       		.byte	0x4c
 1705 0c9a 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 96


 1706 0c9b 611B0000 		.4byte	.LASF296
 1707 0c9f 0A       		.byte	0xa
 1708 0ca0 60       		.byte	0x60
 1709 0ca1 6E040000 		.4byte	0x46e
 1710 0ca5 50       		.byte	0x50
 1711 0ca6 13       		.uleb128 0x13
 1712 0ca7 140A0000 		.4byte	.LASF297
 1713 0cab 0A       		.byte	0xa
 1714 0cac 61       		.byte	0x61
 1715 0cad 6E040000 		.4byte	0x46e
 1716 0cb1 51       		.byte	0x51
 1717 0cb2 13       		.uleb128 0x13
 1718 0cb3 CE070000 		.4byte	.LASF298
 1719 0cb7 0A       		.byte	0xa
 1720 0cb8 62       		.byte	0x62
 1721 0cb9 6E040000 		.4byte	0x46e
 1722 0cbd 52       		.byte	0x52
 1723 0cbe 13       		.uleb128 0x13
 1724 0cbf 1B070000 		.4byte	.LASF299
 1725 0cc3 0A       		.byte	0xa
 1726 0cc4 63       		.byte	0x63
 1727 0cc5 6E040000 		.4byte	0x46e
 1728 0cc9 53       		.byte	0x53
 1729 0cca 13       		.uleb128 0x13
 1730 0ccb 6E090000 		.4byte	.LASF300
 1731 0ccf 0A       		.byte	0xa
 1732 0cd0 64       		.byte	0x64
 1733 0cd1 6E040000 		.4byte	0x46e
 1734 0cd5 54       		.byte	0x54
 1735 0cd6 13       		.uleb128 0x13
 1736 0cd7 540A0000 		.4byte	.LASF301
 1737 0cdb 0A       		.byte	0xa
 1738 0cdc 65       		.byte	0x65
 1739 0cdd 6E040000 		.4byte	0x46e
 1740 0ce1 55       		.byte	0x55
 1741 0ce2 13       		.uleb128 0x13
 1742 0ce3 00000000 		.4byte	.LASF302
 1743 0ce7 0A       		.byte	0xa
 1744 0ce8 66       		.byte	0x66
 1745 0ce9 6E040000 		.4byte	0x46e
 1746 0ced 56       		.byte	0x56
 1747 0cee 13       		.uleb128 0x13
 1748 0cef DE1C0000 		.4byte	.LASF303
 1749 0cf3 0A       		.byte	0xa
 1750 0cf4 67       		.byte	0x67
 1751 0cf5 6E040000 		.4byte	0x46e
 1752 0cf9 57       		.byte	0x57
 1753 0cfa 13       		.uleb128 0x13
 1754 0cfb 9C090000 		.4byte	.LASF304
 1755 0cff 0A       		.byte	0xa
 1756 0d00 68       		.byte	0x68
 1757 0d01 6E040000 		.4byte	0x46e
 1758 0d05 58       		.byte	0x58
 1759 0d06 13       		.uleb128 0x13
 1760 0d07 611D0000 		.4byte	.LASF305
 1761 0d0b 0A       		.byte	0xa
 1762 0d0c 69       		.byte	0x69
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 97


 1763 0d0d 6E040000 		.4byte	0x46e
 1764 0d11 59       		.byte	0x59
 1765 0d12 13       		.uleb128 0x13
 1766 0d13 F11A0000 		.4byte	.LASF306
 1767 0d17 0A       		.byte	0xa
 1768 0d18 6E       		.byte	0x6e
 1769 0d19 84040000 		.4byte	0x484
 1770 0d1d 5A       		.byte	0x5a
 1771 0d1e 13       		.uleb128 0x13
 1772 0d1f 89010000 		.4byte	.LASF307
 1773 0d23 0A       		.byte	0xa
 1774 0d24 6F       		.byte	0x6f
 1775 0d25 84040000 		.4byte	0x484
 1776 0d29 5C       		.byte	0x5c
 1777 0d2a 13       		.uleb128 0x13
 1778 0d2b 900F0000 		.4byte	.LASF308
 1779 0d2f 0A       		.byte	0xa
 1780 0d30 70       		.byte	0x70
 1781 0d31 6E040000 		.4byte	0x46e
 1782 0d35 5E       		.byte	0x5e
 1783 0d36 13       		.uleb128 0x13
 1784 0d37 3B1C0000 		.4byte	.LASF309
 1785 0d3b 0A       		.byte	0xa
 1786 0d3c 71       		.byte	0x71
 1787 0d3d 6E040000 		.4byte	0x46e
 1788 0d41 5F       		.byte	0x5f
 1789 0d42 13       		.uleb128 0x13
 1790 0d43 CF0B0000 		.4byte	.LASF310
 1791 0d47 0A       		.byte	0xa
 1792 0d48 72       		.byte	0x72
 1793 0d49 6E040000 		.4byte	0x46e
 1794 0d4d 60       		.byte	0x60
 1795 0d4e 13       		.uleb128 0x13
 1796 0d4f E00D0000 		.4byte	.LASF311
 1797 0d53 0A       		.byte	0xa
 1798 0d54 73       		.byte	0x73
 1799 0d55 9A040000 		.4byte	0x49a
 1800 0d59 64       		.byte	0x64
 1801 0d5a 13       		.uleb128 0x13
 1802 0d5b 371E0000 		.4byte	.LASF312
 1803 0d5f 0A       		.byte	0xa
 1804 0d60 76       		.byte	0x76
 1805 0d61 84040000 		.4byte	0x484
 1806 0d65 68       		.byte	0x68
 1807 0d66 13       		.uleb128 0x13
 1808 0d67 97130000 		.4byte	.LASF313
 1809 0d6b 0A       		.byte	0xa
 1810 0d6c 77       		.byte	0x77
 1811 0d6d 84040000 		.4byte	0x484
 1812 0d71 6A       		.byte	0x6a
 1813 0d72 13       		.uleb128 0x13
 1814 0d73 B1100000 		.4byte	.LASF314
 1815 0d77 0A       		.byte	0xa
 1816 0d78 78       		.byte	0x78
 1817 0d79 84040000 		.4byte	0x484
 1818 0d7d 6C       		.byte	0x6c
 1819 0d7e 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 98


 1820 0d7f A9030000 		.4byte	.LASF315
 1821 0d83 0A       		.byte	0xa
 1822 0d84 79       		.byte	0x79
 1823 0d85 84040000 		.4byte	0x484
 1824 0d89 6E       		.byte	0x6e
 1825 0d8a 13       		.uleb128 0x13
 1826 0d8b 3C0E0000 		.4byte	.LASF316
 1827 0d8f 0A       		.byte	0xa
 1828 0d90 7B       		.byte	0x7b
 1829 0d91 6E040000 		.4byte	0x46e
 1830 0d95 70       		.byte	0x70
 1831 0d96 13       		.uleb128 0x13
 1832 0d97 90050000 		.4byte	.LASF317
 1833 0d9b 0A       		.byte	0xa
 1834 0d9c 7C       		.byte	0x7c
 1835 0d9d 6E040000 		.4byte	0x46e
 1836 0da1 71       		.byte	0x71
 1837 0da2 13       		.uleb128 0x13
 1838 0da3 E0030000 		.4byte	.LASF318
 1839 0da7 0A       		.byte	0xa
 1840 0da8 7D       		.byte	0x7d
 1841 0da9 6E040000 		.4byte	0x46e
 1842 0dad 72       		.byte	0x72
 1843 0dae 13       		.uleb128 0x13
 1844 0daf 3B020000 		.4byte	.LASF319
 1845 0db3 0A       		.byte	0xa
 1846 0db4 7E       		.byte	0x7e
 1847 0db5 6E040000 		.4byte	0x46e
 1848 0db9 73       		.byte	0x73
 1849 0dba 13       		.uleb128 0x13
 1850 0dbb AE140000 		.4byte	.LASF320
 1851 0dbf 0A       		.byte	0xa
 1852 0dc0 80       		.byte	0x80
 1853 0dc1 84040000 		.4byte	0x484
 1854 0dc5 74       		.byte	0x74
 1855 0dc6 13       		.uleb128 0x13
 1856 0dc7 CA120000 		.4byte	.LASF321
 1857 0dcb 0A       		.byte	0xa
 1858 0dcc 81       		.byte	0x81
 1859 0dcd 84040000 		.4byte	0x484
 1860 0dd1 76       		.byte	0x76
 1861 0dd2 13       		.uleb128 0x13
 1862 0dd3 C80C0000 		.4byte	.LASF322
 1863 0dd7 0A       		.byte	0xa
 1864 0dd8 82       		.byte	0x82
 1865 0dd9 84040000 		.4byte	0x484
 1866 0ddd 78       		.byte	0x78
 1867 0dde 13       		.uleb128 0x13
 1868 0ddf F5070000 		.4byte	.LASF323
 1869 0de3 0A       		.byte	0xa
 1870 0de4 83       		.byte	0x83
 1871 0de5 84040000 		.4byte	0x484
 1872 0de9 7A       		.byte	0x7a
 1873 0dea 13       		.uleb128 0x13
 1874 0deb 920E0000 		.4byte	.LASF324
 1875 0def 0A       		.byte	0xa
 1876 0df0 86       		.byte	0x86
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 99


 1877 0df1 6E040000 		.4byte	0x46e
 1878 0df5 7C       		.byte	0x7c
 1879 0df6 13       		.uleb128 0x13
 1880 0df7 431A0000 		.4byte	.LASF325
 1881 0dfb 0A       		.byte	0xa
 1882 0dfc 87       		.byte	0x87
 1883 0dfd 6E040000 		.4byte	0x46e
 1884 0e01 7D       		.byte	0x7d
 1885 0e02 13       		.uleb128 0x13
 1886 0e03 87070000 		.4byte	.LASF326
 1887 0e07 0A       		.byte	0xa
 1888 0e08 88       		.byte	0x88
 1889 0e09 6E040000 		.4byte	0x46e
 1890 0e0d 7E       		.byte	0x7e
 1891 0e0e 13       		.uleb128 0x13
 1892 0e0f B1060000 		.4byte	.LASF327
 1893 0e13 0A       		.byte	0xa
 1894 0e14 89       		.byte	0x89
 1895 0e15 6E040000 		.4byte	0x46e
 1896 0e19 7F       		.byte	0x7f
 1897 0e1a 13       		.uleb128 0x13
 1898 0e1b 0A080000 		.4byte	.LASF328
 1899 0e1f 0A       		.byte	0xa
 1900 0e20 8A       		.byte	0x8a
 1901 0e21 6E040000 		.4byte	0x46e
 1902 0e25 80       		.byte	0x80
 1903 0e26 13       		.uleb128 0x13
 1904 0e27 AD000000 		.4byte	.LASF329
 1905 0e2b 0A       		.byte	0xa
 1906 0e2c 8D       		.byte	0x8d
 1907 0e2d 9A040000 		.4byte	0x49a
 1908 0e31 84       		.byte	0x84
 1909 0e32 13       		.uleb128 0x13
 1910 0e33 9A100000 		.4byte	.LASF330
 1911 0e37 0A       		.byte	0xa
 1912 0e38 8E       		.byte	0x8e
 1913 0e39 9A040000 		.4byte	0x49a
 1914 0e3d 88       		.byte	0x88
 1915 0e3e 13       		.uleb128 0x13
 1916 0e3f 7E110000 		.4byte	.LASF331
 1917 0e43 0A       		.byte	0xa
 1918 0e44 8F       		.byte	0x8f
 1919 0e45 9A040000 		.4byte	0x49a
 1920 0e49 8C       		.byte	0x8c
 1921 0e4a 13       		.uleb128 0x13
 1922 0e4b 30190000 		.4byte	.LASF332
 1923 0e4f 0A       		.byte	0xa
 1924 0e50 90       		.byte	0x90
 1925 0e51 9A040000 		.4byte	0x49a
 1926 0e55 90       		.byte	0x90
 1927 0e56 13       		.uleb128 0x13
 1928 0e57 CA160000 		.4byte	.LASF333
 1929 0e5b 0A       		.byte	0xa
 1930 0e5c 91       		.byte	0x91
 1931 0e5d 9A040000 		.4byte	0x49a
 1932 0e61 94       		.byte	0x94
 1933 0e62 13       		.uleb128 0x13
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 100


 1934 0e63 A5050000 		.4byte	.LASF334
 1935 0e67 0A       		.byte	0xa
 1936 0e68 92       		.byte	0x92
 1937 0e69 9A040000 		.4byte	0x49a
 1938 0e6d 98       		.byte	0x98
 1939 0e6e 13       		.uleb128 0x13
 1940 0e6f CF170000 		.4byte	.LASF335
 1941 0e73 0A       		.byte	0xa
 1942 0e74 93       		.byte	0x93
 1943 0e75 9A040000 		.4byte	0x49a
 1944 0e79 9C       		.byte	0x9c
 1945 0e7a 13       		.uleb128 0x13
 1946 0e7b 910B0000 		.4byte	.LASF336
 1947 0e7f 0A       		.byte	0xa
 1948 0e80 94       		.byte	0x94
 1949 0e81 9A040000 		.4byte	0x49a
 1950 0e85 A0       		.byte	0xa0
 1951 0e86 13       		.uleb128 0x13
 1952 0e87 74010000 		.4byte	.LASF337
 1953 0e8b 0A       		.byte	0xa
 1954 0e8c 95       		.byte	0x95
 1955 0e8d 84040000 		.4byte	0x484
 1956 0e91 A4       		.byte	0xa4
 1957 0e92 13       		.uleb128 0x13
 1958 0e93 8F140000 		.4byte	.LASF338
 1959 0e97 0A       		.byte	0xa
 1960 0e98 96       		.byte	0x96
 1961 0e99 84040000 		.4byte	0x484
 1962 0e9d A6       		.byte	0xa6
 1963 0e9e 13       		.uleb128 0x13
 1964 0e9f 95180000 		.4byte	.LASF339
 1965 0ea3 0A       		.byte	0xa
 1966 0ea4 97       		.byte	0x97
 1967 0ea5 84040000 		.4byte	0x484
 1968 0ea9 A8       		.byte	0xa8
 1969 0eaa 13       		.uleb128 0x13
 1970 0eab 5A0F0000 		.4byte	.LASF340
 1971 0eaf 0A       		.byte	0xa
 1972 0eb0 98       		.byte	0x98
 1973 0eb1 84040000 		.4byte	0x484
 1974 0eb5 AA       		.byte	0xaa
 1975 0eb6 13       		.uleb128 0x13
 1976 0eb7 04040000 		.4byte	.LASF341
 1977 0ebb 0A       		.byte	0xa
 1978 0ebc 99       		.byte	0x99
 1979 0ebd 84040000 		.4byte	0x484
 1980 0ec1 AC       		.byte	0xac
 1981 0ec2 13       		.uleb128 0x13
 1982 0ec3 18120000 		.4byte	.LASF342
 1983 0ec7 0A       		.byte	0xa
 1984 0ec8 9A       		.byte	0x9a
 1985 0ec9 84040000 		.4byte	0x484
 1986 0ecd AE       		.byte	0xae
 1987 0ece 13       		.uleb128 0x13
 1988 0ecf 54180000 		.4byte	.LASF343
 1989 0ed3 0A       		.byte	0xa
 1990 0ed4 9D       		.byte	0x9d
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 101


 1991 0ed5 84040000 		.4byte	0x484
 1992 0ed9 B0       		.byte	0xb0
 1993 0eda 13       		.uleb128 0x13
 1994 0edb E3190000 		.4byte	.LASF344
 1995 0edf 0A       		.byte	0xa
 1996 0ee0 9E       		.byte	0x9e
 1997 0ee1 9A040000 		.4byte	0x49a
 1998 0ee5 B4       		.byte	0xb4
 1999 0ee6 00       		.byte	0
 2000 0ee7 06       		.uleb128 0x6
 2001 0ee8 DC180000 		.4byte	.LASF345
 2002 0eec 0A       		.byte	0xa
 2003 0eed 9F       		.byte	0x9f
 2004 0eee D60A0000 		.4byte	0xad6
 2005 0ef2 05       		.uleb128 0x5
 2006 0ef3 01       		.byte	0x1
 2007 0ef4 08       		.byte	0x8
 2008 0ef5 B7080000 		.4byte	.LASF346
 2009 0ef9 05       		.uleb128 0x5
 2010 0efa 04       		.byte	0x4
 2011 0efb 04       		.byte	0x4
 2012 0efc F9060000 		.4byte	.LASF347
 2013 0f00 05       		.uleb128 0x5
 2014 0f01 08       		.byte	0x8
 2015 0f02 04       		.byte	0x4
 2016 0f03 CE1C0000 		.4byte	.LASF348
 2017 0f07 16       		.uleb128 0x16
 2018 0f08 01       		.byte	0x1
 2019 0f09 0A040000 		.4byte	0x40a
 2020 0f0d 04       		.byte	0x4
 2021 0f0e 1502     		.2byte	0x215
 2022 0f10 270F0000 		.4byte	0xf27
 2023 0f14 04       		.uleb128 0x4
 2024 0f15 46150000 		.4byte	.LASF349
 2025 0f19 01       		.byte	0x1
 2026 0f1a 04       		.uleb128 0x4
 2027 0f1b 12040000 		.4byte	.LASF350
 2028 0f1f 02       		.byte	0x2
 2029 0f20 04       		.uleb128 0x4
 2030 0f21 2E150000 		.4byte	.LASF351
 2031 0f25 03       		.byte	0x3
 2032 0f26 00       		.byte	0
 2033 0f27 10       		.uleb128 0x10
 2034 0f28 A00C0000 		.4byte	.LASF352
 2035 0f2c 04       		.byte	0x4
 2036 0f2d 1902     		.2byte	0x219
 2037 0f2f 070F0000 		.4byte	0xf07
 2038 0f33 16       		.uleb128 0x16
 2039 0f34 01       		.byte	0x1
 2040 0f35 0A040000 		.4byte	0x40a
 2041 0f39 04       		.byte	0x4
 2042 0f3a 2402     		.2byte	0x224
 2043 0f3c 4D0F0000 		.4byte	0xf4d
 2044 0f40 04       		.uleb128 0x4
 2045 0f41 3C030000 		.4byte	.LASF353
 2046 0f45 00       		.byte	0
 2047 0f46 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 102


 2048 0f47 40040000 		.4byte	.LASF354
 2049 0f4b 01       		.byte	0x1
 2050 0f4c 00       		.byte	0
 2051 0f4d 10       		.uleb128 0x10
 2052 0f4e 91030000 		.4byte	.LASF355
 2053 0f52 04       		.byte	0x4
 2054 0f53 2702     		.2byte	0x227
 2055 0f55 330F0000 		.4byte	0xf33
 2056 0f59 10       		.uleb128 0x10
 2057 0f5a D7010000 		.4byte	.LASF356
 2058 0f5e 04       		.byte	0x4
 2059 0f5f 3902     		.2byte	0x239
 2060 0f61 650F0000 		.4byte	0xf65
 2061 0f65 17       		.uleb128 0x17
 2062 0f66 04       		.byte	0x4
 2063 0f67 6B0F0000 		.4byte	0xf6b
 2064 0f6b 18       		.uleb128 0x18
 2065 0f6c 760F0000 		.4byte	0xf76
 2066 0f70 19       		.uleb128 0x19
 2067 0f71 9A040000 		.4byte	0x49a
 2068 0f75 00       		.byte	0
 2069 0f76 10       		.uleb128 0x10
 2070 0f77 69040000 		.4byte	.LASF357
 2071 0f7b 04       		.byte	0x4
 2072 0f7c 4402     		.2byte	0x244
 2073 0f7e 820F0000 		.4byte	0xf82
 2074 0f82 17       		.uleb128 0x17
 2075 0f83 04       		.byte	0x4
 2076 0f84 880F0000 		.4byte	0xf88
 2077 0f88 1A       		.uleb128 0x1a
 2078 0f89 4D0F0000 		.4byte	0xf4d
 2079 0f8d 970F0000 		.4byte	0xf97
 2080 0f91 19       		.uleb128 0x19
 2081 0f92 9A040000 		.4byte	0x49a
 2082 0f96 00       		.byte	0
 2083 0f97 1B       		.uleb128 0x1b
 2084 0f98 3E0A0000 		.4byte	.LASF371
 2085 0f9c 14       		.byte	0x14
 2086 0f9d 04       		.byte	0x4
 2087 0f9e 4702     		.2byte	0x247
 2088 0fa0 34100000 		.4byte	0x1034
 2089 0fa4 09       		.uleb128 0x9
 2090 0fa5 971C0000 		.4byte	.LASF358
 2091 0fa9 04       		.byte	0x4
 2092 0faa 4A02     		.2byte	0x24a
 2093 0fac 270F0000 		.4byte	0xf27
 2094 0fb0 00       		.byte	0
 2095 0fb1 09       		.uleb128 0x9
 2096 0fb2 680A0000 		.4byte	.LASF359
 2097 0fb6 04       		.byte	0x4
 2098 0fb7 6B02     		.2byte	0x26b
 2099 0fb9 34100000 		.4byte	0x1034
 2100 0fbd 01       		.byte	0x1
 2101 0fbe 09       		.uleb128 0x9
 2102 0fbf 07100000 		.4byte	.LASF360
 2103 0fc3 04       		.byte	0x4
 2104 0fc4 8302     		.2byte	0x283
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 103


 2105 0fc6 34100000 		.4byte	0x1034
 2106 0fca 02       		.byte	0x2
 2107 0fcb 09       		.uleb128 0x9
 2108 0fcc 45190000 		.4byte	.LASF361
 2109 0fd0 04       		.byte	0x4
 2110 0fd1 8802     		.2byte	0x288
 2111 0fd3 6E040000 		.4byte	0x46e
 2112 0fd7 03       		.byte	0x3
 2113 0fd8 09       		.uleb128 0x9
 2114 0fd9 94080000 		.4byte	.LASF362
 2115 0fdd 04       		.byte	0x4
 2116 0fde 9302     		.2byte	0x293
 2117 0fe0 6E040000 		.4byte	0x46e
 2118 0fe4 04       		.byte	0x4
 2119 0fe5 09       		.uleb128 0x9
 2120 0fe6 E00B0000 		.4byte	.LASF363
 2121 0fea 04       		.byte	0x4
 2122 0feb 9902     		.2byte	0x299
 2123 0fed 34100000 		.4byte	0x1034
 2124 0ff1 05       		.byte	0x5
 2125 0ff2 09       		.uleb128 0x9
 2126 0ff3 610D0000 		.4byte	.LASF364
 2127 0ff7 04       		.byte	0x4
 2128 0ff8 9F02     		.2byte	0x29f
 2129 0ffa 34100000 		.4byte	0x1034
 2130 0ffe 06       		.byte	0x6
 2131 0fff 09       		.uleb128 0x9
 2132 1000 C5060000 		.4byte	.LASF365
 2133 1004 04       		.byte	0x4
 2134 1005 A602     		.2byte	0x2a6
 2135 1007 34100000 		.4byte	0x1034
 2136 100b 07       		.byte	0x7
 2137 100c 09       		.uleb128 0x9
 2138 100d 3B130000 		.4byte	.LASF366
 2139 1011 04       		.byte	0x4
 2140 1012 AC02     		.2byte	0x2ac
 2141 1014 34100000 		.4byte	0x1034
 2142 1018 08       		.byte	0x8
 2143 1019 09       		.uleb128 0x9
 2144 101a C60F0000 		.4byte	.LASF367
 2145 101e 04       		.byte	0x4
 2146 101f B202     		.2byte	0x2b2
 2147 1021 9A040000 		.4byte	0x49a
 2148 1025 0C       		.byte	0xc
 2149 1026 09       		.uleb128 0x9
 2150 1027 74000000 		.4byte	.LASF368
 2151 102b 04       		.byte	0x4
 2152 102c B802     		.2byte	0x2b8
 2153 102e 9A040000 		.4byte	0x49a
 2154 1032 10       		.byte	0x10
 2155 1033 00       		.byte	0
 2156 1034 05       		.uleb128 0x5
 2157 1035 01       		.byte	0x1
 2158 1036 02       		.byte	0x2
 2159 1037 2F0A0000 		.4byte	.LASF369
 2160 103b 10       		.uleb128 0x10
 2161 103c BD0E0000 		.4byte	.LASF370
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 104


 2162 1040 04       		.byte	0x4
 2163 1041 BA02     		.2byte	0x2ba
 2164 1043 970F0000 		.4byte	0xf97
 2165 1047 1B       		.uleb128 0x1b
 2166 1048 44050000 		.4byte	.LASF372
 2167 104c 4C       		.byte	0x4c
 2168 104d 04       		.byte	0x4
 2169 104e C302     		.2byte	0x2c3
 2170 1050 66110000 		.4byte	0x1166
 2171 1054 09       		.uleb128 0x9
 2172 1055 680A0000 		.4byte	.LASF359
 2173 1059 04       		.byte	0x4
 2174 105a C602     		.2byte	0x2c6
 2175 105c 34100000 		.4byte	0x1034
 2176 1060 00       		.byte	0
 2177 1061 09       		.uleb128 0x9
 2178 1062 07100000 		.4byte	.LASF360
 2179 1066 04       		.byte	0x4
 2180 1067 C702     		.2byte	0x2c7
 2181 1069 34100000 		.4byte	0x1034
 2182 106d 01       		.byte	0x1
 2183 106e 09       		.uleb128 0x9
 2184 106f 011B0000 		.4byte	.LASF373
 2185 1073 04       		.byte	0x4
 2186 1074 C902     		.2byte	0x2c9
 2187 1076 78050000 		.4byte	0x578
 2188 107a 04       		.byte	0x4
 2189 107b 09       		.uleb128 0x9
 2190 107c E0000000 		.4byte	.LASF374
 2191 1080 04       		.byte	0x4
 2192 1081 CB02     		.2byte	0x2cb
 2193 1083 78050000 		.4byte	0x578
 2194 1087 08       		.byte	0x8
 2195 1088 09       		.uleb128 0x9
 2196 1089 26120000 		.4byte	.LASF375
 2197 108d 04       		.byte	0x4
 2198 108e CC02     		.2byte	0x2cc
 2199 1090 34100000 		.4byte	0x1034
 2200 1094 0C       		.byte	0xc
 2201 1095 09       		.uleb128 0x9
 2202 1096 80100000 		.4byte	.LASF376
 2203 109a 04       		.byte	0x4
 2204 109b CD02     		.2byte	0x2cd
 2205 109d 34100000 		.4byte	0x1034
 2206 10a1 0D       		.byte	0xd
 2207 10a2 09       		.uleb128 0x9
 2208 10a3 6C020000 		.4byte	.LASF377
 2209 10a7 04       		.byte	0x4
 2210 10a8 CF02     		.2byte	0x2cf
 2211 10aa 66110000 		.4byte	0x1166
 2212 10ae 10       		.byte	0x10
 2213 10af 09       		.uleb128 0x9
 2214 10b0 270D0000 		.4byte	.LASF378
 2215 10b4 04       		.byte	0x4
 2216 10b5 D002     		.2byte	0x2d0
 2217 10b7 9A040000 		.4byte	0x49a
 2218 10bb 14       		.byte	0x14
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 105


 2219 10bc 09       		.uleb128 0x9
 2220 10bd C5090000 		.4byte	.LASF379
 2221 10c1 04       		.byte	0x4
 2222 10c2 D102     		.2byte	0x2d1
 2223 10c4 78050000 		.4byte	0x578
 2224 10c8 18       		.byte	0x18
 2225 10c9 09       		.uleb128 0x9
 2226 10ca 450C0000 		.4byte	.LASF380
 2227 10ce 04       		.byte	0x4
 2228 10cf D202     		.2byte	0x2d2
 2229 10d1 78050000 		.4byte	0x578
 2230 10d5 1C       		.byte	0x1c
 2231 10d6 09       		.uleb128 0x9
 2232 10d7 A1010000 		.4byte	.LASF381
 2233 10db 04       		.byte	0x4
 2234 10dc D402     		.2byte	0x2d4
 2235 10de 78050000 		.4byte	0x578
 2236 10e2 20       		.byte	0x20
 2237 10e3 09       		.uleb128 0x9
 2238 10e4 D0030000 		.4byte	.LASF382
 2239 10e8 04       		.byte	0x4
 2240 10e9 D502     		.2byte	0x2d5
 2241 10eb 6C110000 		.4byte	0x116c
 2242 10ef 24       		.byte	0x24
 2243 10f0 09       		.uleb128 0x9
 2244 10f1 F9050000 		.4byte	.LASF383
 2245 10f5 04       		.byte	0x4
 2246 10f6 D702     		.2byte	0x2d7
 2247 10f8 66110000 		.4byte	0x1166
 2248 10fc 28       		.byte	0x28
 2249 10fd 09       		.uleb128 0x9
 2250 10fe A5080000 		.4byte	.LASF384
 2251 1102 04       		.byte	0x4
 2252 1103 D802     		.2byte	0x2d8
 2253 1105 9A040000 		.4byte	0x49a
 2254 1109 2C       		.byte	0x2c
 2255 110a 09       		.uleb128 0x9
 2256 110b 34060000 		.4byte	.LASF385
 2257 110f 04       		.byte	0x4
 2258 1110 D902     		.2byte	0x2d9
 2259 1112 78050000 		.4byte	0x578
 2260 1116 30       		.byte	0x30
 2261 1117 09       		.uleb128 0x9
 2262 1118 2B0E0000 		.4byte	.LASF386
 2263 111c 04       		.byte	0x4
 2264 111d DA02     		.2byte	0x2da
 2265 111f 78050000 		.4byte	0x578
 2266 1123 34       		.byte	0x34
 2267 1124 09       		.uleb128 0x9
 2268 1125 C2020000 		.4byte	.LASF387
 2269 1129 04       		.byte	0x4
 2270 112a DC02     		.2byte	0x2dc
 2271 112c 66110000 		.4byte	0x1166
 2272 1130 38       		.byte	0x38
 2273 1131 09       		.uleb128 0x9
 2274 1132 DD120000 		.4byte	.LASF388
 2275 1136 04       		.byte	0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 106


 2276 1137 DD02     		.2byte	0x2dd
 2277 1139 9A040000 		.4byte	0x49a
 2278 113d 3C       		.byte	0x3c
 2279 113e 09       		.uleb128 0x9
 2280 113f EB110000 		.4byte	.LASF389
 2281 1143 04       		.byte	0x4
 2282 1144 DE02     		.2byte	0x2de
 2283 1146 78050000 		.4byte	0x578
 2284 114a 40       		.byte	0x40
 2285 114b 09       		.uleb128 0x9
 2286 114c 260A0000 		.4byte	.LASF390
 2287 1150 04       		.byte	0x4
 2288 1151 E402     		.2byte	0x2e4
 2289 1153 590F0000 		.4byte	0xf59
 2290 1157 44       		.byte	0x44
 2291 1158 09       		.uleb128 0x9
 2292 1159 5F140000 		.4byte	.LASF391
 2293 115d 04       		.byte	0x4
 2294 115e EB02     		.2byte	0x2eb
 2295 1160 760F0000 		.4byte	0xf76
 2296 1164 48       		.byte	0x48
 2297 1165 00       		.byte	0
 2298 1166 17       		.uleb128 0x17
 2299 1167 04       		.byte	0x4
 2300 1168 6E040000 		.4byte	0x46e
 2301 116c 0E       		.uleb128 0xe
 2302 116d 34100000 		.4byte	0x1034
 2303 1171 10       		.uleb128 0x10
 2304 1172 481D0000 		.4byte	.LASF392
 2305 1176 04       		.byte	0x4
 2306 1177 EE02     		.2byte	0x2ee
 2307 1179 47100000 		.4byte	0x1047
 2308 117d 1C       		.uleb128 0x1c
 2309 117e 08       		.byte	0x8
 2310 117f 0B       		.byte	0xb
 2311 1180 2D01     		.2byte	0x12d
 2312 1182 A1110000 		.4byte	0x11a1
 2313 1186 09       		.uleb128 0x9
 2314 1187 5C1E0000 		.4byte	.LASF393
 2315 118b 0B       		.byte	0xb
 2316 118c 2E01     		.2byte	0x12e
 2317 118e ED030000 		.4byte	0x3ed
 2318 1192 00       		.byte	0
 2319 1193 09       		.uleb128 0x9
 2320 1194 E5170000 		.4byte	.LASF394
 2321 1198 0B       		.byte	0xb
 2322 1199 3201     		.2byte	0x132
 2323 119b 9A040000 		.4byte	0x49a
 2324 119f 04       		.byte	0x4
 2325 11a0 00       		.byte	0
 2326 11a1 10       		.uleb128 0x10
 2327 11a2 30000000 		.4byte	.LASF395
 2328 11a6 0B       		.byte	0xb
 2329 11a7 3301     		.2byte	0x133
 2330 11a9 7D110000 		.4byte	0x117d
 2331 11ad 1D       		.uleb128 0x1d
 2332 11ae 5D120000 		.4byte	.LASF396
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 107


 2333 11b2 04       		.byte	0x4
 2334 11b3 F804     		.2byte	0x4f8
 2335 11b5 03       		.byte	0x3
 2336 11b6 C7110000 		.4byte	0x11c7
 2337 11ba 1E       		.uleb128 0x1e
 2338 11bb A8000000 		.4byte	.LASF398
 2339 11bf 04       		.byte	0x4
 2340 11c0 F804     		.2byte	0x4f8
 2341 11c2 C7110000 		.4byte	0x11c7
 2342 11c6 00       		.byte	0
 2343 11c7 17       		.uleb128 0x17
 2344 11c8 04       		.byte	0x4
 2345 11c9 C30A0000 		.4byte	0xac3
 2346 11cd 1D       		.uleb128 0x1d
 2347 11ce 2A020000 		.4byte	.LASF397
 2348 11d2 03       		.byte	0x3
 2349 11d3 9506     		.2byte	0x695
 2350 11d5 03       		.byte	0x3
 2351 11d6 E7110000 		.4byte	0x11e7
 2352 11da 1E       		.uleb128 0x1e
 2353 11db 92130000 		.4byte	.LASF399
 2354 11df 03       		.byte	0x3
 2355 11e0 9506     		.2byte	0x695
 2356 11e2 ED030000 		.4byte	0x3ed
 2357 11e6 00       		.byte	0
 2358 11e7 1F       		.uleb128 0x1f
 2359 11e8 A1180000 		.4byte	.LASF412
 2360 11ec 01       		.byte	0x1
 2361 11ed 7A02     		.2byte	0x27a
 2362 11ef 00000000 		.4byte	.LFB250
 2363 11f3 14000000 		.4byte	.LFE250-.LFB250
 2364 11f7 01       		.uleb128 0x1
 2365 11f8 9C       		.byte	0x9c
 2366 11f9 1A120000 		.4byte	0x121a
 2367 11fd 20       		.uleb128 0x20
 2368 11fe 0A000000 		.4byte	.LVL0
 2369 1202 15130000 		.4byte	0x1315
 2370 1206 21       		.uleb128 0x21
 2371 1207 01       		.uleb128 0x1
 2372 1208 50       		.byte	0x50
 2373 1209 05       		.uleb128 0x5
 2374 120a 0C       		.byte	0xc
 2375 120b 00006340 		.4byte	0x40630000
 2376 120f 21       		.uleb128 0x21
 2377 1210 01       		.uleb128 0x1
 2378 1211 51       		.byte	0x51
 2379 1212 05       		.uleb128 0x5
 2380 1213 03       		.byte	0x3
 2381 1214 00000000 		.4byte	I2C_1_context
 2382 1218 00       		.byte	0
 2383 1219 00       		.byte	0
 2384 121a 22       		.uleb128 0x22
 2385 121b B5150000 		.4byte	.LASF413
 2386 121f 02       		.byte	0x2
 2387 1220 52       		.byte	0x52
 2388 1221 00000000 		.4byte	.LFB254
 2389 1225 64000000 		.4byte	.LFE254-.LFB254
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 108


 2390 1229 01       		.uleb128 0x1
 2391 122a 9C       		.byte	0x9c
 2392 122b A6120000 		.4byte	0x12a6
 2393 122f 23       		.uleb128 0x23
 2394 1230 CD110000 		.4byte	0x11cd
 2395 1234 26000000 		.4byte	.LBB6
 2396 1238 16000000 		.4byte	.LBE6-.LBB6
 2397 123c 02       		.byte	0x2
 2398 123d 6D       		.byte	0x6d
 2399 123e 4C120000 		.4byte	0x124c
 2400 1242 24       		.uleb128 0x24
 2401 1243 DA110000 		.4byte	0x11da
 2402 1247 00000000 		.4byte	.LLST0
 2403 124b 00       		.byte	0
 2404 124c 23       		.uleb128 0x23
 2405 124d AD110000 		.4byte	0x11ad
 2406 1251 3C000000 		.4byte	.LBB8
 2407 1255 28000000 		.4byte	.LBE8-.LBB8
 2408 1259 02       		.byte	0x2
 2409 125a 70       		.byte	0x70
 2410 125b 69120000 		.4byte	0x1269
 2411 125f 24       		.uleb128 0x24
 2412 1260 BA110000 		.4byte	0x11ba
 2413 1264 13000000 		.4byte	.LLST1
 2414 1268 00       		.byte	0
 2415 1269 25       		.uleb128 0x25
 2416 126a 12000000 		.4byte	.LVL1
 2417 126e 21130000 		.4byte	0x1321
 2418 1272 92120000 		.4byte	0x1292
 2419 1276 21       		.uleb128 0x21
 2420 1277 01       		.uleb128 0x1
 2421 1278 50       		.byte	0x50
 2422 1279 05       		.uleb128 0x5
 2423 127a 0C       		.byte	0xc
 2424 127b 00006340 		.4byte	0x40630000
 2425 127f 21       		.uleb128 0x21
 2426 1280 01       		.uleb128 0x1
 2427 1281 51       		.byte	0x51
 2428 1282 05       		.uleb128 0x5
 2429 1283 03       		.byte	0x3
 2430 1284 00000000 		.4byte	.LANCHOR1
 2431 1288 21       		.uleb128 0x21
 2432 1289 01       		.uleb128 0x1
 2433 128a 52       		.byte	0x52
 2434 128b 05       		.uleb128 0x5
 2435 128c 03       		.byte	0x3
 2436 128d 00000000 		.4byte	I2C_1_context
 2437 1291 00       		.byte	0
 2438 1292 20       		.uleb128 0x20
 2439 1293 1A000000 		.4byte	.LVL2
 2440 1297 2D130000 		.4byte	0x132d
 2441 129b 21       		.uleb128 0x21
 2442 129c 01       		.uleb128 0x1
 2443 129d 51       		.byte	0x51
 2444 129e 05       		.uleb128 0x5
 2445 129f 03       		.byte	0x3
 2446 12a0 00000000 		.4byte	I2C_1_Interrupt
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 109


 2447 12a4 00       		.byte	0
 2448 12a5 00       		.byte	0
 2449 12a6 26       		.uleb128 0x26
 2450 12a7 8D0A0000 		.4byte	.LASF400
 2451 12ab 03       		.byte	0x3
 2452 12ac 0108     		.2byte	0x801
 2453 12ae B2120000 		.4byte	0x12b2
 2454 12b2 0E       		.uleb128 0xe
 2455 12b3 8F040000 		.4byte	0x48f
 2456 12b7 27       		.uleb128 0x27
 2457 12b8 87000000 		.4byte	.LASF401
 2458 12bc 0A       		.byte	0xa
 2459 12bd A7       		.byte	0xa7
 2460 12be C2120000 		.4byte	0x12c2
 2461 12c2 17       		.uleb128 0x17
 2462 12c3 04       		.byte	0x4
 2463 12c4 C8120000 		.4byte	0x12c8
 2464 12c8 11       		.uleb128 0x11
 2465 12c9 E70E0000 		.4byte	0xee7
 2466 12cd 28       		.uleb128 0x28
 2467 12ce 32120000 		.4byte	.LASF402
 2468 12d2 02       		.byte	0x2
 2469 12d3 27       		.byte	0x27
 2470 12d4 6E040000 		.4byte	0x46e
 2471 12d8 05       		.uleb128 0x5
 2472 12d9 03       		.byte	0x3
 2473 12da 00000000 		.4byte	I2C_1_initVar
 2474 12de 28       		.uleb128 0x28
 2475 12df 45090000 		.4byte	.LASF403
 2476 12e3 02       		.byte	0x2
 2477 12e4 2D       		.byte	0x2d
 2478 12e5 EF120000 		.4byte	0x12ef
 2479 12e9 05       		.uleb128 0x5
 2480 12ea 03       		.byte	0x3
 2481 12eb 00000000 		.4byte	I2C_1_config
 2482 12ef 11       		.uleb128 0x11
 2483 12f0 3B100000 		.4byte	0x103b
 2484 12f4 28       		.uleb128 0x28
 2485 12f5 19110000 		.4byte	.LASF404
 2486 12f9 02       		.byte	0x2
 2487 12fa 41       		.byte	0x41
 2488 12fb 71110000 		.4byte	0x1171
 2489 12ff 05       		.uleb128 0x5
 2490 1300 03       		.byte	0x3
 2491 1301 00000000 		.4byte	I2C_1_context
 2492 1305 27       		.uleb128 0x27
 2493 1306 680F0000 		.4byte	.LASF405
 2494 130a 0C       		.byte	0xc
 2495 130b 1F       		.byte	0x1f
 2496 130c 10130000 		.4byte	0x1310
 2497 1310 11       		.uleb128 0x11
 2498 1311 A1110000 		.4byte	0x11a1
 2499 1315 29       		.uleb128 0x29
 2500 1316 61100000 		.4byte	.LASF406
 2501 131a 61100000 		.4byte	.LASF406
 2502 131e 04       		.byte	0x4
 2503 131f 6203     		.2byte	0x362
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 110


 2504 1321 29       		.uleb128 0x29
 2505 1322 BD1B0000 		.4byte	.LASF407
 2506 1326 BD1B0000 		.4byte	.LASF407
 2507 132a 04       		.byte	0x4
 2508 132b 1A03     		.2byte	0x31a
 2509 132d 29       		.uleb128 0x29
 2510 132e 65010000 		.4byte	.LASF408
 2511 1332 65010000 		.4byte	.LASF408
 2512 1336 0B       		.byte	0xb
 2513 1337 6601     		.2byte	0x166
 2514 1339 00       		.byte	0
 2515              		.section	.debug_abbrev,"",%progbits
 2516              	.Ldebug_abbrev0:
 2517 0000 01       		.uleb128 0x1
 2518 0001 11       		.uleb128 0x11
 2519 0002 01       		.byte	0x1
 2520 0003 25       		.uleb128 0x25
 2521 0004 0E       		.uleb128 0xe
 2522 0005 13       		.uleb128 0x13
 2523 0006 0B       		.uleb128 0xb
 2524 0007 03       		.uleb128 0x3
 2525 0008 0E       		.uleb128 0xe
 2526 0009 1B       		.uleb128 0x1b
 2527 000a 0E       		.uleb128 0xe
 2528 000b 55       		.uleb128 0x55
 2529 000c 17       		.uleb128 0x17
 2530 000d 11       		.uleb128 0x11
 2531 000e 01       		.uleb128 0x1
 2532 000f 10       		.uleb128 0x10
 2533 0010 17       		.uleb128 0x17
 2534 0011 00       		.byte	0
 2535 0012 00       		.byte	0
 2536 0013 02       		.uleb128 0x2
 2537 0014 04       		.uleb128 0x4
 2538 0015 01       		.byte	0x1
 2539 0016 0B       		.uleb128 0xb
 2540 0017 0B       		.uleb128 0xb
 2541 0018 49       		.uleb128 0x49
 2542 0019 13       		.uleb128 0x13
 2543 001a 3A       		.uleb128 0x3a
 2544 001b 0B       		.uleb128 0xb
 2545 001c 3B       		.uleb128 0x3b
 2546 001d 0B       		.uleb128 0xb
 2547 001e 01       		.uleb128 0x1
 2548 001f 13       		.uleb128 0x13
 2549 0020 00       		.byte	0
 2550 0021 00       		.byte	0
 2551 0022 03       		.uleb128 0x3
 2552 0023 28       		.uleb128 0x28
 2553 0024 00       		.byte	0
 2554 0025 03       		.uleb128 0x3
 2555 0026 0E       		.uleb128 0xe
 2556 0027 1C       		.uleb128 0x1c
 2557 0028 0D       		.uleb128 0xd
 2558 0029 00       		.byte	0
 2559 002a 00       		.byte	0
 2560 002b 04       		.uleb128 0x4
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 111


 2561 002c 28       		.uleb128 0x28
 2562 002d 00       		.byte	0
 2563 002e 03       		.uleb128 0x3
 2564 002f 0E       		.uleb128 0xe
 2565 0030 1C       		.uleb128 0x1c
 2566 0031 0B       		.uleb128 0xb
 2567 0032 00       		.byte	0
 2568 0033 00       		.byte	0
 2569 0034 05       		.uleb128 0x5
 2570 0035 24       		.uleb128 0x24
 2571 0036 00       		.byte	0
 2572 0037 0B       		.uleb128 0xb
 2573 0038 0B       		.uleb128 0xb
 2574 0039 3E       		.uleb128 0x3e
 2575 003a 0B       		.uleb128 0xb
 2576 003b 03       		.uleb128 0x3
 2577 003c 0E       		.uleb128 0xe
 2578 003d 00       		.byte	0
 2579 003e 00       		.byte	0
 2580 003f 06       		.uleb128 0x6
 2581 0040 16       		.uleb128 0x16
 2582 0041 00       		.byte	0
 2583 0042 03       		.uleb128 0x3
 2584 0043 0E       		.uleb128 0xe
 2585 0044 3A       		.uleb128 0x3a
 2586 0045 0B       		.uleb128 0xb
 2587 0046 3B       		.uleb128 0x3b
 2588 0047 0B       		.uleb128 0xb
 2589 0048 49       		.uleb128 0x49
 2590 0049 13       		.uleb128 0x13
 2591 004a 00       		.byte	0
 2592 004b 00       		.byte	0
 2593 004c 07       		.uleb128 0x7
 2594 004d 24       		.uleb128 0x24
 2595 004e 00       		.byte	0
 2596 004f 0B       		.uleb128 0xb
 2597 0050 0B       		.uleb128 0xb
 2598 0051 3E       		.uleb128 0x3e
 2599 0052 0B       		.uleb128 0xb
 2600 0053 03       		.uleb128 0x3
 2601 0054 08       		.uleb128 0x8
 2602 0055 00       		.byte	0
 2603 0056 00       		.byte	0
 2604 0057 08       		.uleb128 0x8
 2605 0058 13       		.uleb128 0x13
 2606 0059 01       		.byte	0x1
 2607 005a 0B       		.uleb128 0xb
 2608 005b 05       		.uleb128 0x5
 2609 005c 3A       		.uleb128 0x3a
 2610 005d 0B       		.uleb128 0xb
 2611 005e 3B       		.uleb128 0x3b
 2612 005f 05       		.uleb128 0x5
 2613 0060 01       		.uleb128 0x1
 2614 0061 13       		.uleb128 0x13
 2615 0062 00       		.byte	0
 2616 0063 00       		.byte	0
 2617 0064 09       		.uleb128 0x9
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 112


 2618 0065 0D       		.uleb128 0xd
 2619 0066 00       		.byte	0
 2620 0067 03       		.uleb128 0x3
 2621 0068 0E       		.uleb128 0xe
 2622 0069 3A       		.uleb128 0x3a
 2623 006a 0B       		.uleb128 0xb
 2624 006b 3B       		.uleb128 0x3b
 2625 006c 05       		.uleb128 0x5
 2626 006d 49       		.uleb128 0x49
 2627 006e 13       		.uleb128 0x13
 2628 006f 38       		.uleb128 0x38
 2629 0070 0B       		.uleb128 0xb
 2630 0071 00       		.byte	0
 2631 0072 00       		.byte	0
 2632 0073 0A       		.uleb128 0xa
 2633 0074 0D       		.uleb128 0xd
 2634 0075 00       		.byte	0
 2635 0076 03       		.uleb128 0x3
 2636 0077 0E       		.uleb128 0xe
 2637 0078 3A       		.uleb128 0x3a
 2638 0079 0B       		.uleb128 0xb
 2639 007a 3B       		.uleb128 0x3b
 2640 007b 05       		.uleb128 0x5
 2641 007c 49       		.uleb128 0x49
 2642 007d 13       		.uleb128 0x13
 2643 007e 38       		.uleb128 0x38
 2644 007f 05       		.uleb128 0x5
 2645 0080 00       		.byte	0
 2646 0081 00       		.byte	0
 2647 0082 0B       		.uleb128 0xb
 2648 0083 0D       		.uleb128 0xd
 2649 0084 00       		.byte	0
 2650 0085 03       		.uleb128 0x3
 2651 0086 08       		.uleb128 0x8
 2652 0087 3A       		.uleb128 0x3a
 2653 0088 0B       		.uleb128 0xb
 2654 0089 3B       		.uleb128 0x3b
 2655 008a 05       		.uleb128 0x5
 2656 008b 49       		.uleb128 0x49
 2657 008c 13       		.uleb128 0x13
 2658 008d 38       		.uleb128 0x38
 2659 008e 05       		.uleb128 0x5
 2660 008f 00       		.byte	0
 2661 0090 00       		.byte	0
 2662 0091 0C       		.uleb128 0xc
 2663 0092 01       		.uleb128 0x1
 2664 0093 01       		.byte	0x1
 2665 0094 49       		.uleb128 0x49
 2666 0095 13       		.uleb128 0x13
 2667 0096 01       		.uleb128 0x1
 2668 0097 13       		.uleb128 0x13
 2669 0098 00       		.byte	0
 2670 0099 00       		.byte	0
 2671 009a 0D       		.uleb128 0xd
 2672 009b 21       		.uleb128 0x21
 2673 009c 00       		.byte	0
 2674 009d 49       		.uleb128 0x49
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 113


 2675 009e 13       		.uleb128 0x13
 2676 009f 2F       		.uleb128 0x2f
 2677 00a0 0B       		.uleb128 0xb
 2678 00a1 00       		.byte	0
 2679 00a2 00       		.byte	0
 2680 00a3 0E       		.uleb128 0xe
 2681 00a4 35       		.uleb128 0x35
 2682 00a5 00       		.byte	0
 2683 00a6 49       		.uleb128 0x49
 2684 00a7 13       		.uleb128 0x13
 2685 00a8 00       		.byte	0
 2686 00a9 00       		.byte	0
 2687 00aa 0F       		.uleb128 0xf
 2688 00ab 21       		.uleb128 0x21
 2689 00ac 00       		.byte	0
 2690 00ad 49       		.uleb128 0x49
 2691 00ae 13       		.uleb128 0x13
 2692 00af 2F       		.uleb128 0x2f
 2693 00b0 05       		.uleb128 0x5
 2694 00b1 00       		.byte	0
 2695 00b2 00       		.byte	0
 2696 00b3 10       		.uleb128 0x10
 2697 00b4 16       		.uleb128 0x16
 2698 00b5 00       		.byte	0
 2699 00b6 03       		.uleb128 0x3
 2700 00b7 0E       		.uleb128 0xe
 2701 00b8 3A       		.uleb128 0x3a
 2702 00b9 0B       		.uleb128 0xb
 2703 00ba 3B       		.uleb128 0x3b
 2704 00bb 05       		.uleb128 0x5
 2705 00bc 49       		.uleb128 0x49
 2706 00bd 13       		.uleb128 0x13
 2707 00be 00       		.byte	0
 2708 00bf 00       		.byte	0
 2709 00c0 11       		.uleb128 0x11
 2710 00c1 26       		.uleb128 0x26
 2711 00c2 00       		.byte	0
 2712 00c3 49       		.uleb128 0x49
 2713 00c4 13       		.uleb128 0x13
 2714 00c5 00       		.byte	0
 2715 00c6 00       		.byte	0
 2716 00c7 12       		.uleb128 0x12
 2717 00c8 13       		.uleb128 0x13
 2718 00c9 01       		.byte	0x1
 2719 00ca 0B       		.uleb128 0xb
 2720 00cb 05       		.uleb128 0x5
 2721 00cc 3A       		.uleb128 0x3a
 2722 00cd 0B       		.uleb128 0xb
 2723 00ce 3B       		.uleb128 0x3b
 2724 00cf 0B       		.uleb128 0xb
 2725 00d0 01       		.uleb128 0x1
 2726 00d1 13       		.uleb128 0x13
 2727 00d2 00       		.byte	0
 2728 00d3 00       		.byte	0
 2729 00d4 13       		.uleb128 0x13
 2730 00d5 0D       		.uleb128 0xd
 2731 00d6 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 114


 2732 00d7 03       		.uleb128 0x3
 2733 00d8 0E       		.uleb128 0xe
 2734 00d9 3A       		.uleb128 0x3a
 2735 00da 0B       		.uleb128 0xb
 2736 00db 3B       		.uleb128 0x3b
 2737 00dc 0B       		.uleb128 0xb
 2738 00dd 49       		.uleb128 0x49
 2739 00de 13       		.uleb128 0x13
 2740 00df 38       		.uleb128 0x38
 2741 00e0 0B       		.uleb128 0xb
 2742 00e1 00       		.byte	0
 2743 00e2 00       		.byte	0
 2744 00e3 14       		.uleb128 0x14
 2745 00e4 0D       		.uleb128 0xd
 2746 00e5 00       		.byte	0
 2747 00e6 03       		.uleb128 0x3
 2748 00e7 0E       		.uleb128 0xe
 2749 00e8 3A       		.uleb128 0x3a
 2750 00e9 0B       		.uleb128 0xb
 2751 00ea 3B       		.uleb128 0x3b
 2752 00eb 0B       		.uleb128 0xb
 2753 00ec 49       		.uleb128 0x49
 2754 00ed 13       		.uleb128 0x13
 2755 00ee 38       		.uleb128 0x38
 2756 00ef 05       		.uleb128 0x5
 2757 00f0 00       		.byte	0
 2758 00f1 00       		.byte	0
 2759 00f2 15       		.uleb128 0x15
 2760 00f3 13       		.uleb128 0x13
 2761 00f4 01       		.byte	0x1
 2762 00f5 0B       		.uleb128 0xb
 2763 00f6 0B       		.uleb128 0xb
 2764 00f7 3A       		.uleb128 0x3a
 2765 00f8 0B       		.uleb128 0xb
 2766 00f9 3B       		.uleb128 0x3b
 2767 00fa 0B       		.uleb128 0xb
 2768 00fb 01       		.uleb128 0x1
 2769 00fc 13       		.uleb128 0x13
 2770 00fd 00       		.byte	0
 2771 00fe 00       		.byte	0
 2772 00ff 16       		.uleb128 0x16
 2773 0100 04       		.uleb128 0x4
 2774 0101 01       		.byte	0x1
 2775 0102 0B       		.uleb128 0xb
 2776 0103 0B       		.uleb128 0xb
 2777 0104 49       		.uleb128 0x49
 2778 0105 13       		.uleb128 0x13
 2779 0106 3A       		.uleb128 0x3a
 2780 0107 0B       		.uleb128 0xb
 2781 0108 3B       		.uleb128 0x3b
 2782 0109 05       		.uleb128 0x5
 2783 010a 01       		.uleb128 0x1
 2784 010b 13       		.uleb128 0x13
 2785 010c 00       		.byte	0
 2786 010d 00       		.byte	0
 2787 010e 17       		.uleb128 0x17
 2788 010f 0F       		.uleb128 0xf
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 115


 2789 0110 00       		.byte	0
 2790 0111 0B       		.uleb128 0xb
 2791 0112 0B       		.uleb128 0xb
 2792 0113 49       		.uleb128 0x49
 2793 0114 13       		.uleb128 0x13
 2794 0115 00       		.byte	0
 2795 0116 00       		.byte	0
 2796 0117 18       		.uleb128 0x18
 2797 0118 15       		.uleb128 0x15
 2798 0119 01       		.byte	0x1
 2799 011a 27       		.uleb128 0x27
 2800 011b 19       		.uleb128 0x19
 2801 011c 01       		.uleb128 0x1
 2802 011d 13       		.uleb128 0x13
 2803 011e 00       		.byte	0
 2804 011f 00       		.byte	0
 2805 0120 19       		.uleb128 0x19
 2806 0121 05       		.uleb128 0x5
 2807 0122 00       		.byte	0
 2808 0123 49       		.uleb128 0x49
 2809 0124 13       		.uleb128 0x13
 2810 0125 00       		.byte	0
 2811 0126 00       		.byte	0
 2812 0127 1A       		.uleb128 0x1a
 2813 0128 15       		.uleb128 0x15
 2814 0129 01       		.byte	0x1
 2815 012a 27       		.uleb128 0x27
 2816 012b 19       		.uleb128 0x19
 2817 012c 49       		.uleb128 0x49
 2818 012d 13       		.uleb128 0x13
 2819 012e 01       		.uleb128 0x1
 2820 012f 13       		.uleb128 0x13
 2821 0130 00       		.byte	0
 2822 0131 00       		.byte	0
 2823 0132 1B       		.uleb128 0x1b
 2824 0133 13       		.uleb128 0x13
 2825 0134 01       		.byte	0x1
 2826 0135 03       		.uleb128 0x3
 2827 0136 0E       		.uleb128 0xe
 2828 0137 0B       		.uleb128 0xb
 2829 0138 0B       		.uleb128 0xb
 2830 0139 3A       		.uleb128 0x3a
 2831 013a 0B       		.uleb128 0xb
 2832 013b 3B       		.uleb128 0x3b
 2833 013c 05       		.uleb128 0x5
 2834 013d 01       		.uleb128 0x1
 2835 013e 13       		.uleb128 0x13
 2836 013f 00       		.byte	0
 2837 0140 00       		.byte	0
 2838 0141 1C       		.uleb128 0x1c
 2839 0142 13       		.uleb128 0x13
 2840 0143 01       		.byte	0x1
 2841 0144 0B       		.uleb128 0xb
 2842 0145 0B       		.uleb128 0xb
 2843 0146 3A       		.uleb128 0x3a
 2844 0147 0B       		.uleb128 0xb
 2845 0148 3B       		.uleb128 0x3b
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 116


 2846 0149 05       		.uleb128 0x5
 2847 014a 01       		.uleb128 0x1
 2848 014b 13       		.uleb128 0x13
 2849 014c 00       		.byte	0
 2850 014d 00       		.byte	0
 2851 014e 1D       		.uleb128 0x1d
 2852 014f 2E       		.uleb128 0x2e
 2853 0150 01       		.byte	0x1
 2854 0151 03       		.uleb128 0x3
 2855 0152 0E       		.uleb128 0xe
 2856 0153 3A       		.uleb128 0x3a
 2857 0154 0B       		.uleb128 0xb
 2858 0155 3B       		.uleb128 0x3b
 2859 0156 05       		.uleb128 0x5
 2860 0157 27       		.uleb128 0x27
 2861 0158 19       		.uleb128 0x19
 2862 0159 20       		.uleb128 0x20
 2863 015a 0B       		.uleb128 0xb
 2864 015b 01       		.uleb128 0x1
 2865 015c 13       		.uleb128 0x13
 2866 015d 00       		.byte	0
 2867 015e 00       		.byte	0
 2868 015f 1E       		.uleb128 0x1e
 2869 0160 05       		.uleb128 0x5
 2870 0161 00       		.byte	0
 2871 0162 03       		.uleb128 0x3
 2872 0163 0E       		.uleb128 0xe
 2873 0164 3A       		.uleb128 0x3a
 2874 0165 0B       		.uleb128 0xb
 2875 0166 3B       		.uleb128 0x3b
 2876 0167 05       		.uleb128 0x5
 2877 0168 49       		.uleb128 0x49
 2878 0169 13       		.uleb128 0x13
 2879 016a 00       		.byte	0
 2880 016b 00       		.byte	0
 2881 016c 1F       		.uleb128 0x1f
 2882 016d 2E       		.uleb128 0x2e
 2883 016e 01       		.byte	0x1
 2884 016f 03       		.uleb128 0x3
 2885 0170 0E       		.uleb128 0xe
 2886 0171 3A       		.uleb128 0x3a
 2887 0172 0B       		.uleb128 0xb
 2888 0173 3B       		.uleb128 0x3b
 2889 0174 05       		.uleb128 0x5
 2890 0175 27       		.uleb128 0x27
 2891 0176 19       		.uleb128 0x19
 2892 0177 11       		.uleb128 0x11
 2893 0178 01       		.uleb128 0x1
 2894 0179 12       		.uleb128 0x12
 2895 017a 06       		.uleb128 0x6
 2896 017b 40       		.uleb128 0x40
 2897 017c 18       		.uleb128 0x18
 2898 017d 9742     		.uleb128 0x2117
 2899 017f 19       		.uleb128 0x19
 2900 0180 01       		.uleb128 0x1
 2901 0181 13       		.uleb128 0x13
 2902 0182 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 117


 2903 0183 00       		.byte	0
 2904 0184 20       		.uleb128 0x20
 2905 0185 898201   		.uleb128 0x4109
 2906 0188 01       		.byte	0x1
 2907 0189 11       		.uleb128 0x11
 2908 018a 01       		.uleb128 0x1
 2909 018b 31       		.uleb128 0x31
 2910 018c 13       		.uleb128 0x13
 2911 018d 00       		.byte	0
 2912 018e 00       		.byte	0
 2913 018f 21       		.uleb128 0x21
 2914 0190 8A8201   		.uleb128 0x410a
 2915 0193 00       		.byte	0
 2916 0194 02       		.uleb128 0x2
 2917 0195 18       		.uleb128 0x18
 2918 0196 9142     		.uleb128 0x2111
 2919 0198 18       		.uleb128 0x18
 2920 0199 00       		.byte	0
 2921 019a 00       		.byte	0
 2922 019b 22       		.uleb128 0x22
 2923 019c 2E       		.uleb128 0x2e
 2924 019d 01       		.byte	0x1
 2925 019e 3F       		.uleb128 0x3f
 2926 019f 19       		.uleb128 0x19
 2927 01a0 03       		.uleb128 0x3
 2928 01a1 0E       		.uleb128 0xe
 2929 01a2 3A       		.uleb128 0x3a
 2930 01a3 0B       		.uleb128 0xb
 2931 01a4 3B       		.uleb128 0x3b
 2932 01a5 0B       		.uleb128 0xb
 2933 01a6 27       		.uleb128 0x27
 2934 01a7 19       		.uleb128 0x19
 2935 01a8 11       		.uleb128 0x11
 2936 01a9 01       		.uleb128 0x1
 2937 01aa 12       		.uleb128 0x12
 2938 01ab 06       		.uleb128 0x6
 2939 01ac 40       		.uleb128 0x40
 2940 01ad 18       		.uleb128 0x18
 2941 01ae 9742     		.uleb128 0x2117
 2942 01b0 19       		.uleb128 0x19
 2943 01b1 01       		.uleb128 0x1
 2944 01b2 13       		.uleb128 0x13
 2945 01b3 00       		.byte	0
 2946 01b4 00       		.byte	0
 2947 01b5 23       		.uleb128 0x23
 2948 01b6 1D       		.uleb128 0x1d
 2949 01b7 01       		.byte	0x1
 2950 01b8 31       		.uleb128 0x31
 2951 01b9 13       		.uleb128 0x13
 2952 01ba 11       		.uleb128 0x11
 2953 01bb 01       		.uleb128 0x1
 2954 01bc 12       		.uleb128 0x12
 2955 01bd 06       		.uleb128 0x6
 2956 01be 58       		.uleb128 0x58
 2957 01bf 0B       		.uleb128 0xb
 2958 01c0 59       		.uleb128 0x59
 2959 01c1 0B       		.uleb128 0xb
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 118


 2960 01c2 01       		.uleb128 0x1
 2961 01c3 13       		.uleb128 0x13
 2962 01c4 00       		.byte	0
 2963 01c5 00       		.byte	0
 2964 01c6 24       		.uleb128 0x24
 2965 01c7 05       		.uleb128 0x5
 2966 01c8 00       		.byte	0
 2967 01c9 31       		.uleb128 0x31
 2968 01ca 13       		.uleb128 0x13
 2969 01cb 02       		.uleb128 0x2
 2970 01cc 17       		.uleb128 0x17
 2971 01cd 00       		.byte	0
 2972 01ce 00       		.byte	0
 2973 01cf 25       		.uleb128 0x25
 2974 01d0 898201   		.uleb128 0x4109
 2975 01d3 01       		.byte	0x1
 2976 01d4 11       		.uleb128 0x11
 2977 01d5 01       		.uleb128 0x1
 2978 01d6 31       		.uleb128 0x31
 2979 01d7 13       		.uleb128 0x13
 2980 01d8 01       		.uleb128 0x1
 2981 01d9 13       		.uleb128 0x13
 2982 01da 00       		.byte	0
 2983 01db 00       		.byte	0
 2984 01dc 26       		.uleb128 0x26
 2985 01dd 34       		.uleb128 0x34
 2986 01de 00       		.byte	0
 2987 01df 03       		.uleb128 0x3
 2988 01e0 0E       		.uleb128 0xe
 2989 01e1 3A       		.uleb128 0x3a
 2990 01e2 0B       		.uleb128 0xb
 2991 01e3 3B       		.uleb128 0x3b
 2992 01e4 05       		.uleb128 0x5
 2993 01e5 49       		.uleb128 0x49
 2994 01e6 13       		.uleb128 0x13
 2995 01e7 3F       		.uleb128 0x3f
 2996 01e8 19       		.uleb128 0x19
 2997 01e9 3C       		.uleb128 0x3c
 2998 01ea 19       		.uleb128 0x19
 2999 01eb 00       		.byte	0
 3000 01ec 00       		.byte	0
 3001 01ed 27       		.uleb128 0x27
 3002 01ee 34       		.uleb128 0x34
 3003 01ef 00       		.byte	0
 3004 01f0 03       		.uleb128 0x3
 3005 01f1 0E       		.uleb128 0xe
 3006 01f2 3A       		.uleb128 0x3a
 3007 01f3 0B       		.uleb128 0xb
 3008 01f4 3B       		.uleb128 0x3b
 3009 01f5 0B       		.uleb128 0xb
 3010 01f6 49       		.uleb128 0x49
 3011 01f7 13       		.uleb128 0x13
 3012 01f8 3F       		.uleb128 0x3f
 3013 01f9 19       		.uleb128 0x19
 3014 01fa 3C       		.uleb128 0x3c
 3015 01fb 19       		.uleb128 0x19
 3016 01fc 00       		.byte	0
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 119


 3017 01fd 00       		.byte	0
 3018 01fe 28       		.uleb128 0x28
 3019 01ff 34       		.uleb128 0x34
 3020 0200 00       		.byte	0
 3021 0201 03       		.uleb128 0x3
 3022 0202 0E       		.uleb128 0xe
 3023 0203 3A       		.uleb128 0x3a
 3024 0204 0B       		.uleb128 0xb
 3025 0205 3B       		.uleb128 0x3b
 3026 0206 0B       		.uleb128 0xb
 3027 0207 49       		.uleb128 0x49
 3028 0208 13       		.uleb128 0x13
 3029 0209 3F       		.uleb128 0x3f
 3030 020a 19       		.uleb128 0x19
 3031 020b 02       		.uleb128 0x2
 3032 020c 18       		.uleb128 0x18
 3033 020d 00       		.byte	0
 3034 020e 00       		.byte	0
 3035 020f 29       		.uleb128 0x29
 3036 0210 2E       		.uleb128 0x2e
 3037 0211 00       		.byte	0
 3038 0212 3F       		.uleb128 0x3f
 3039 0213 19       		.uleb128 0x19
 3040 0214 3C       		.uleb128 0x3c
 3041 0215 19       		.uleb128 0x19
 3042 0216 6E       		.uleb128 0x6e
 3043 0217 0E       		.uleb128 0xe
 3044 0218 03       		.uleb128 0x3
 3045 0219 0E       		.uleb128 0xe
 3046 021a 3A       		.uleb128 0x3a
 3047 021b 0B       		.uleb128 0xb
 3048 021c 3B       		.uleb128 0x3b
 3049 021d 05       		.uleb128 0x5
 3050 021e 00       		.byte	0
 3051 021f 00       		.byte	0
 3052 0220 00       		.byte	0
 3053              		.section	.debug_loc,"",%progbits
 3054              	.Ldebug_loc0:
 3055              	.LLST0:
 3056 0000 26000000 		.4byte	.LVL3
 3057 0004 30000000 		.4byte	.LVL4
 3058 0008 0100     		.2byte	0x1
 3059 000a 53       		.byte	0x53
 3060 000b 00000000 		.4byte	0
 3061 000f 00000000 		.4byte	0
 3062              	.LLST1:
 3063 0013 3C000000 		.4byte	.LVL5
 3064 0017 46000000 		.4byte	.LVL6
 3065 001b 0600     		.2byte	0x6
 3066 001d 0C       		.byte	0xc
 3067 001e 00006340 		.4byte	0x40630000
 3068 0022 9F       		.byte	0x9f
 3069 0023 00000000 		.4byte	0
 3070 0027 00000000 		.4byte	0
 3071              		.section	.debug_aranges,"",%progbits
 3072 0000 24000000 		.4byte	0x24
 3073 0004 0200     		.2byte	0x2
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 120


 3074 0006 00000000 		.4byte	.Ldebug_info0
 3075 000a 04       		.byte	0x4
 3076 000b 00       		.byte	0
 3077 000c 0000     		.2byte	0
 3078 000e 0000     		.2byte	0
 3079 0010 00000000 		.4byte	.LFB250
 3080 0014 14000000 		.4byte	.LFE250-.LFB250
 3081 0018 00000000 		.4byte	.LFB254
 3082 001c 64000000 		.4byte	.LFE254-.LFB254
 3083 0020 00000000 		.4byte	0
 3084 0024 00000000 		.4byte	0
 3085              		.section	.debug_ranges,"",%progbits
 3086              	.Ldebug_ranges0:
 3087 0000 00000000 		.4byte	.LFB250
 3088 0004 14000000 		.4byte	.LFE250
 3089 0008 00000000 		.4byte	.LFB254
 3090 000c 64000000 		.4byte	.LFE254
 3091 0010 00000000 		.4byte	0
 3092 0014 00000000 		.4byte	0
 3093              		.section	.debug_line,"",%progbits
 3094              	.Ldebug_line0:
 3095 0000 29030000 		.section	.debug_str,"MS",%progbits,1
 3095      0200EC02 
 3095      00000201 
 3095      FB0E0D00 
 3095      01010101 
 3096              	.LASF302:
 3097 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 3097      6843746C 
 3097      4D61696E 
 3097      57733146 
 3097      72657100 
 3098              	.LASF62:
 3099 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 3099      735F696E 
 3099      74657272 
 3099      75707473 
 3099      5F647730 
 3100              	.LASF395:
 3101 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 3101      74635F73 
 3101      7973696E 
 3101      745F7400 
 3102              	.LASF25:
 3103 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 3103      5F696E74 
 3103      65727275 
 3103      70745F67 
 3103      70696F5F 
 3104              	.LASF123:
 3105 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 3105      6D5F315F 
 3105      696E7465 
 3105      72727570 
 3105      74735F31 
 3106              	.LASF368:
 3107 0074 68696768 		.ascii	"highPhaseDutyCycle\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 121


 3107      50686173 
 3107      65447574 
 3107      79437963 
 3107      6C6500
 3108              	.LASF401:
 3109 0087 63795F64 		.ascii	"cy_device\000"
 3109      65766963 
 3109      6500
 3110              	.LASF142:
 3111 0091 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 3111      696E7465 
 3111      72727570 
 3111      74735F31 
 3111      305F4952 
 3112              	.LASF398:
 3113 00a8 62617365 		.ascii	"base\000"
 3113      00
 3114              	.LASF329:
 3115 00ad 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 3115      73436D30 
 3115      436C6F63 
 3115      6B43746C 
 3115      4F666673 
 3116              	.LASF67:
 3117 00c4 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 3117      735F696E 
 3117      74657272 
 3117      75707473 
 3117      5F647730 
 3118              	.LASF374:
 3119 00e0 6D617374 		.ascii	"masterStatus\000"
 3119      65725374 
 3119      61747573 
 3119      00
 3120              	.LASF184:
 3121 00ed 49435052 		.ascii	"ICPR\000"
 3121      00
 3122              	.LASF36:
 3123 00f2 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 3123      735F696E 
 3123      74657272 
 3123      75707473 
 3123      5F697063 
 3124              	.LASF54:
 3125 010e 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 3125      335F696E 
 3125      74657272 
 3125      7570745F 
 3125      4952516E 
 3126              	.LASF195:
 3127 0123 434D445F 		.ascii	"CMD_RESP_STATUS\000"
 3127      52455350 
 3127      5F535441 
 3127      54555300 
 3128              	.LASF84:
 3129 0133 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 3129      735F696E 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 122


 3129      74657272 
 3129      75707473 
 3129      5F647731 
 3130              	.LASF249:
 3131 014f 494E5452 		.ascii	"INTR_TX_MASK\000"
 3131      5F54585F 
 3131      4D41534B 
 3131      00
 3132              	.LASF261:
 3133 015c 70657269 		.ascii	"periBase\000"
 3133      42617365 
 3133      00
 3134              	.LASF408:
 3135 0165 43795F53 		.ascii	"Cy_SysInt_Init\000"
 3135      7973496E 
 3135      745F496E 
 3135      697400
 3136              	.LASF337:
 3137 0174 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 3137      73436D30 
 3137      4E6D6943 
 3137      746C4F66 
 3137      66736574 
 3138              	.LASF307:
 3139 0189 64774368 		.ascii	"dwChSize\000"
 3139      53697A65 
 3139      00
 3140              	.LASF212:
 3141 0192 54585F46 		.ascii	"TX_FIFO_STATUS\000"
 3141      49464F5F 
 3141      53544154 
 3141      555300
 3142              	.LASF381:
 3143 01a1 736C6176 		.ascii	"slaveStatus\000"
 3143      65537461 
 3143      74757300 
 3144              	.LASF90:
 3145 01ad 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 3145      735F696E 
 3145      74657272 
 3145      75707473 
 3145      5F647731 
 3146              	.LASF172:
 3147 01ca 756E7369 		.ascii	"unsigned int\000"
 3147      676E6564 
 3147      20696E74 
 3147      00
 3148              	.LASF356:
 3149 01d7 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 3149      625F7363 
 3149      625F6932 
 3149      635F6861 
 3149      6E646C65 
 3150              	.LASF46:
 3151 01f5 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 3151      735F696E 
 3151      74657272 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 123


 3151      75707473 
 3151      5F697063 
 3152              	.LASF225:
 3153 0212 494E5452 		.ascii	"INTR_CAUSE\000"
 3153      5F434155 
 3153      534500
 3154              	.LASF289:
 3155 021d 736D6966 		.ascii	"smifDeviceNr\000"
 3155      44657669 
 3155      63654E72 
 3155      00
 3156              	.LASF397:
 3157 022a 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 3157      49435F45 
 3157      6E61626C 
 3157      65495251 
 3157      00
 3158              	.LASF319:
 3159 023b 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 3159      44697643 
 3159      6D645061 
 3159      54797065 
 3159      53656C50 
 3160              	.LASF115:
 3161 0252 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 3161      6D5F315F 
 3161      696E7465 
 3161      72727570 
 3161      74735F37 
 3162              	.LASF377:
 3163 026c 6D617374 		.ascii	"masterBuffer\000"
 3163      65724275 
 3163      66666572 
 3163      00
 3164              	.LASF215:
 3165 0279 52585F46 		.ascii	"RX_FIFO_CTRL\000"
 3165      49464F5F 
 3165      4354524C 
 3165      00
 3166              	.LASF166:
 3167 0286 5F5F696E 		.ascii	"__int32_t\000"
 3167      7433325F 
 3167      7400
 3168              	.LASF33:
 3169 0290 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 3169      5F696E74 
 3169      65727275 
 3169      70745F63 
 3169      7462735F 
 3170              	.LASF285:
 3171 02a9 73727373 		.ascii	"srssNumClkpath\000"
 3171      4E756D43 
 3171      6C6B7061 
 3171      746800
 3172              	.LASF259:
 3173 02b8 63707573 		.ascii	"cpussBase\000"
 3173      73426173 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 124


 3173      6500
 3174              	.LASF387:
 3175 02c2 736C6176 		.ascii	"slaveRxBuffer\000"
 3175      65527842 
 3175      75666665 
 3175      7200
 3176              	.LASF283:
 3177 02d0 63707573 		.ascii	"cpussFmIrq\000"
 3177      73466D49 
 3177      727100
 3178              	.LASF30:
 3179 02db 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 3179      5F696E74 
 3179      65727275 
 3179      70745F6D 
 3179      63776474 
 3180              	.LASF12:
 3181 02f7 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 3181      5F696E74 
 3181      65727275 
 3181      7074735F 
 3181      6770696F 
 3182              	.LASF248:
 3183 0313 494E5452 		.ascii	"INTR_TX_SET\000"
 3183      5F54585F 
 3183      53455400 
 3184              	.LASF73:
 3185 031f 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 3185      735F696E 
 3185      74657272 
 3185      75707473 
 3185      5F647730 
 3186              	.LASF353:
 3187 033c 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 3187      43425F49 
 3187      32435F41 
 3187      434B00
 3188              	.LASF290:
 3189 034b 70617373 		.ascii	"passSarChannels\000"
 3189      53617243 
 3189      68616E6E 
 3189      656C7300 
 3190              	.LASF131:
 3191 035b 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 3191      6D5F315F 
 3191      696E7465 
 3191      72727570 
 3191      74735F32 
 3192              	.LASF129:
 3193 0376 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 3193      6D5F315F 
 3193      696E7465 
 3193      72727570 
 3193      74735F32 
 3194              	.LASF355:
 3195 0391 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 3195      6E5F7363 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 125


 3195      625F6932 
 3195      635F636F 
 3195      6D6D616E 
 3196              	.LASF315:
 3197 03a9 70657269 		.ascii	"periTrGrSize\000"
 3197      54724772 
 3197      53697A65 
 3197      00
 3198              	.LASF107:
 3199 03b6 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 3199      6D5F305F 
 3199      696E7465 
 3199      72727570 
 3199      74735F37 
 3200              	.LASF382:
 3201 03d0 736C6176 		.ascii	"slaveRdBufEmpty\000"
 3201      65526442 
 3201      7566456D 
 3201      70747900 
 3202              	.LASF318:
 3203 03e0 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 3203      44697643 
 3203      6D645061 
 3203      44697653 
 3203      656C506F 
 3204              	.LASF295:
 3205 03f6 63727970 		.ascii	"cryptoMemSize\000"
 3205      746F4D65 
 3205      6D53697A 
 3205      6500
 3206              	.LASF341:
 3207 0404 63707573 		.ascii	"cpussRam1Ctl0\000"
 3207      7352616D 
 3207      3143746C 
 3207      3000
 3208              	.LASF350:
 3209 0412 43595F53 		.ascii	"CY_SCB_I2C_MASTER\000"
 3209      43425F49 
 3209      32435F4D 
 3209      41535445 
 3209      5200
 3210              	.LASF76:
 3211 0424 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 3211      735F696E 
 3211      74657272 
 3211      75707473 
 3211      5F647731 
 3212              	.LASF354:
 3213 0440 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 3213      43425F49 
 3213      32435F4E 
 3213      414B00
 3214              	.LASF102:
 3215 044f 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 3215      6D5F305F 
 3215      696E7465 
 3215      72727570 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 126


 3215      74735F32 
 3216              	.LASF357:
 3217 0469 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 3217      625F7363 
 3217      625F6932 
 3217      635F6861 
 3217      6E646C65 
 3218              	.LASF409:
 3219 0485 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 3219      43313120 
 3219      352E342E 
 3219      31203230 
 3219      31363036 
 3220 04b8 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 3220      20726576 
 3220      6973696F 
 3220      6E203233 
 3220      37373135 
 3221 04eb 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 3221      70202D6D 
 3221      6670753D 
 3221      66707634 
 3221      2D73702D 
 3222 051e 65637469 		.ascii	"ections -ffat-lto-objects\000"
 3222      6F6E7320 
 3222      2D666661 
 3222      742D6C74 
 3222      6F2D6F62 
 3223              	.LASF277:
 3224 0538 70726F74 		.ascii	"protVersion\000"
 3224      56657273 
 3224      696F6E00 
 3225              	.LASF372:
 3226 0544 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 3226      74635F73 
 3226      63625F69 
 3226      32635F63 
 3226      6F6E7465 
 3227              	.LASF202:
 3228 055b 55415254 		.ascii	"UART_RX_CTRL\000"
 3228      5F52585F 
 3228      4354524C 
 3228      00
 3229              	.LASF196:
 3230 0568 52455345 		.ascii	"RESERVED\000"
 3230      52564544 
 3230      00
 3231              	.LASF174:
 3232 0571 696E7431 		.ascii	"int16_t\000"
 3232      365F7400 
 3233              	.LASF146:
 3234 0579 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 3234      696E7465 
 3234      72727570 
 3234      74735F31 
 3234      345F4952 
 3235              	.LASF317:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 127


 3236 0590 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 3236      44697643 
 3236      6D645479 
 3236      70655365 
 3236      6C506F73 
 3237              	.LASF334:
 3238 05a5 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 3238      73547269 
 3238      6D52616D 
 3238      43746C4F 
 3238      66667365 
 3239              	.LASF257:
 3240 05bb 43795343 		.ascii	"CySCB_Type\000"
 3240      425F5479 
 3240      706500
 3241              	.LASF139:
 3242 05c6 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 3242      696E7465 
 3242      72727570 
 3242      74735F37 
 3242      5F495251 
 3243              	.LASF28:
 3244 05dc 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 3244      385F696E 
 3244      74657272 
 3244      7570745F 
 3244      4952516E 
 3245              	.LASF209:
 3246 05f1 4932435F 		.ascii	"I2C_CFG\000"
 3246      43464700 
 3247              	.LASF383:
 3248 05f9 736C6176 		.ascii	"slaveTxBuffer\000"
 3248      65547842 
 3248      75666665 
 3248      7200
 3249              	.LASF125:
 3250 0607 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 3250      6D5F315F 
 3250      696E7465 
 3250      72727570 
 3250      74735F31 
 3251              	.LASF221:
 3252 0622 52585F46 		.ascii	"RX_FIFO_RD_SILENT\000"
 3252      49464F5F 
 3252      52445F53 
 3252      494C454E 
 3252      5400
 3253              	.LASF385:
 3254 0634 736C6176 		.ascii	"slaveTxBufferIdx\000"
 3254      65547842 
 3254      75666665 
 3254      72496478 
 3254      00
 3255              	.LASF177:
 3256 0645 75696E74 		.ascii	"uint32_t\000"
 3256      33325F74 
 3256      00
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 128


 3257              	.LASF223:
 3258 064e 455A5F44 		.ascii	"EZ_DATA\000"
 3258      41544100 
 3259              	.LASF238:
 3260 0656 494E5452 		.ascii	"INTR_M_SET\000"
 3260      5F4D5F53 
 3260      455400
 3261              	.LASF17:
 3262 0661 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 3262      5F696E74 
 3262      65727275 
 3262      7074735F 
 3262      6770696F 
 3263              	.LASF23:
 3264 067d 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 3264      5F696E74 
 3264      65727275 
 3264      7074735F 
 3264      6770696F 
 3265              	.LASF147:
 3266 069a 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 3266      696E7465 
 3266      72727570 
 3266      74735F31 
 3266      355F4952 
 3267              	.LASF327:
 3268 06b1 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 3268      50727443 
 3268      66674F75 
 3268      744F6666 
 3268      73657400 
 3269              	.LASF365:
 3270 06c5 656E6162 		.ascii	"enableWakeFromSleep\000"
 3270      6C655761 
 3270      6B654672 
 3270      6F6D536C 
 3270      65657000 
 3271              	.LASF97:
 3272 06d9 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 3272      735F696E 
 3272      74657272 
 3272      75707473 
 3272      5F636D30 
 3273              	.LASF347:
 3274 06f9 666C6F61 		.ascii	"float\000"
 3274      7400
 3275              	.LASF270:
 3276 06ff 63727970 		.ascii	"cryptoVersion\000"
 3276      746F5665 
 3276      7273696F 
 3276      6E00
 3277              	.LASF240:
 3278 070d 494E5452 		.ascii	"INTR_M_MASKED\000"
 3278      5F4D5F4D 
 3278      41534B45 
 3278      4400
 3279              	.LASF299:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 129


 3280 071b 666C6173 		.ascii	"flashProgramDelay\000"
 3280      6850726F 
 3280      6772616D 
 3280      44656C61 
 3280      7900
 3281              	.LASF55:
 3282 072d 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 3282      345F696E 
 3282      74657272 
 3282      7570745F 
 3282      4952516E 
 3283              	.LASF134:
 3284 0742 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 3284      696E7465 
 3284      72727570 
 3284      74735F32 
 3284      5F495251 
 3285              	.LASF181:
 3286 0758 52534552 		.ascii	"RSERVED1\000"
 3286      56454431 
 3286      00
 3287              	.LASF207:
 3288 0761 4932435F 		.ascii	"I2C_M_CMD\000"
 3288      4D5F434D 
 3288      4400
 3289              	.LASF81:
 3290 076b 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 3290      735F696E 
 3290      74657272 
 3290      75707473 
 3290      5F647731 
 3291              	.LASF326:
 3292 0787 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 3292      50727443 
 3292      6667496E 
 3292      4F666673 
 3292      657400
 3293              	.LASF87:
 3294 079a 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 3294      735F696E 
 3294      74657272 
 3294      75707473 
 3294      5F647731 
 3295              	.LASF154:
 3296 07b7 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 3296      696E7465 
 3296      72727570 
 3296      745F6D65 
 3296      645F4952 
 3297              	.LASF298:
 3298 07ce 666C6173 		.ascii	"flashWriteDelay\000"
 3298      68577269 
 3298      74654465 
 3298      6C617900 
 3299              	.LASF171:
 3300 07de 6C6F6E67 		.ascii	"long long unsigned int\000"
 3300      206C6F6E 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 130


 3300      6720756E 
 3300      7369676E 
 3300      65642069 
 3301              	.LASF323:
 3302 07f5 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 3302      44697632 
 3302      345F3543 
 3302      746C4F66 
 3302      66736574 
 3303              	.LASF328:
 3304 080a 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 3304      50727443 
 3304      66675369 
 3304      6F4F6666 
 3304      73657400 
 3305              	.LASF48:
 3306 081e 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 3306      735F696E 
 3306      74657272 
 3306      75707473 
 3306      5F697063 
 3307              	.LASF282:
 3308 083b 63707573 		.ascii	"cpussIpc0Irq\000"
 3308      73497063 
 3308      30497271 
 3308      00
 3309              	.LASF31:
 3310 0848 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 3310      5F696E74 
 3310      65727275 
 3310      70745F62 
 3310      61636B75 
 3311              	.LASF117:
 3312 0863 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 3312      6D5F315F 
 3312      696E7465 
 3312      72727570 
 3312      74735F39 
 3313              	.LASF164:
 3314 087d 5F5F7569 		.ascii	"__uint16_t\000"
 3314      6E743136 
 3314      5F7400
 3315              	.LASF6:
 3316 0888 53564361 		.ascii	"SVCall_IRQn\000"
 3316      6C6C5F49 
 3316      52516E00 
 3317              	.LASF362:
 3318 0894 736C6176 		.ascii	"slaveAddressMask\000"
 3318      65416464 
 3318      72657373 
 3318      4D61736B 
 3318      00
 3319              	.LASF384:
 3320 08a5 736C6176 		.ascii	"slaveTxBufferSize\000"
 3320      65547842 
 3320      75666665 
 3320      7253697A 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 131


 3320      6500
 3321              	.LASF346:
 3322 08b7 63686172 		.ascii	"char\000"
 3322      00
 3323              	.LASF112:
 3324 08bc 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 3324      6D5F315F 
 3324      696E7465 
 3324      72727570 
 3324      74735F34 
 3325              	.LASF59:
 3326 08d6 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 3326      696E7465 
 3326      72727570 
 3326      745F4952 
 3326      516E00
 3327              	.LASF151:
 3328 08e9 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 3328      696C655F 
 3328      696E7465 
 3328      72727570 
 3328      745F4952 
 3329              	.LASF201:
 3330 0900 55415254 		.ascii	"UART_TX_CTRL\000"
 3330      5F54585F 
 3330      4354524C 
 3330      00
 3331              	.LASF21:
 3332 090d 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 3332      5F696E74 
 3332      65727275 
 3332      7074735F 
 3332      6770696F 
 3333              	.LASF120:
 3334 092a 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 3334      6D5F315F 
 3334      696E7465 
 3334      72727570 
 3334      74735F31 
 3335              	.LASF403:
 3336 0945 4932435F 		.ascii	"I2C_1_config\000"
 3336      315F636F 
 3336      6E666967 
 3336      00
 3337              	.LASF43:
 3338 0952 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 3338      735F696E 
 3338      74657272 
 3338      75707473 
 3338      5F697063 
 3339              	.LASF300:
 3340 096e 666C6173 		.ascii	"flashEraseDelay\000"
 3340      68457261 
 3340      73654465 
 3340      6C617900 
 3341              	.LASF92:
 3342 097e 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 132


 3342      735F696E 
 3342      74657272 
 3342      75707473 
 3342      5F666175 
 3343              	.LASF304:
 3344 099c 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 3344      6843746C 
 3344      4D61696E 
 3344      57733346 
 3344      72657100 
 3345              	.LASF160:
 3346 09b0 4952516E 		.ascii	"IRQn_Type\000"
 3346      5F547970 
 3346      6500
 3347              	.LASF286:
 3348 09ba 73727373 		.ascii	"srssNumPll\000"
 3348      4E756D50 
 3348      6C6C00
 3349              	.LASF379:
 3350 09c5 6D617374 		.ascii	"masterBufferIdx\000"
 3350      65724275 
 3350      66666572 
 3350      49647800 
 3351              	.LASF143:
 3352 09d5 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 3352      696E7465 
 3352      72727570 
 3352      74735F31 
 3352      315F4952 
 3353              	.LASF37:
 3354 09ec 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 3354      735F696E 
 3354      74657272 
 3354      75707473 
 3354      5F697063 
 3355              	.LASF232:
 3356 0a08 494E5452 		.ascii	"INTR_SPI_EC\000"
 3356      5F535049 
 3356      5F454300 
 3357              	.LASF297:
 3358 0a14 666C6173 		.ascii	"flashPipeRequired\000"
 3358      68506970 
 3358      65526571 
 3358      75697265 
 3358      6400
 3359              	.LASF390:
 3360 0a26 63624576 		.ascii	"cbEvents\000"
 3360      656E7473 
 3360      00
 3361              	.LASF369:
 3362 0a2f 5F426F6F 		.ascii	"_Bool\000"
 3362      6C00
 3363              	.LASF218:
 3364 0a35 52585F4D 		.ascii	"RX_MATCH\000"
 3364      41544348 
 3364      00
 3365              	.LASF371:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 133


 3366 0a3e 63795F73 		.ascii	"cy_stc_scb_i2c_config\000"
 3366      74635F73 
 3366      63625F69 
 3366      32635F63 
 3366      6F6E6669 
 3367              	.LASF301:
 3368 0a54 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 3368      6843746C 
 3368      4D61696E 
 3368      57733046 
 3368      72657100 
 3369              	.LASF359:
 3370 0a68 75736552 		.ascii	"useRxFifo\000"
 3370      78466966 
 3370      6F00
 3371              	.LASF149:
 3372 0a72 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 3372      6F73735F 
 3372      696E7465 
 3372      72727570 
 3372      745F6932 
 3373              	.LASF400:
 3374 0a8d 49544D5F 		.ascii	"ITM_RxBuffer\000"
 3374      52784275 
 3374      66666572 
 3374      00
 3375              	.LASF265:
 3376 0a9a 6770696F 		.ascii	"gpioBase\000"
 3376      42617365 
 3376      00
 3377              	.LASF227:
 3378 0aa3 494E5452 		.ascii	"INTR_I2C_EC\000"
 3378      5F493243 
 3378      5F454300 
 3379              	.LASF156:
 3380 0aaf 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 3380      5F696E74 
 3380      65727275 
 3380      70745F64 
 3380      6163735F 
 3381              	.LASF109:
 3382 0ac8 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 3382      6D5F315F 
 3382      696E7465 
 3382      72727570 
 3382      74735F31 
 3383              	.LASF136:
 3384 0ae2 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 3384      696E7465 
 3384      72727570 
 3384      74735F34 
 3384      5F495251 
 3385              	.LASF61:
 3386 0af8 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 3386      735F696E 
 3386      74657272 
 3386      75707473 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 134


 3386      5F647730 
 3387              	.LASF245:
 3388 0b14 494E5452 		.ascii	"INTR_S_MASKED\000"
 3388      5F535F4D 
 3388      41534B45 
 3388      4400
 3389              	.LASF150:
 3390 0b22 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 3390      6F73735F 
 3390      696E7465 
 3390      72727570 
 3390      745F7064 
 3391              	.LASF70:
 3392 0b3d 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 3392      735F696E 
 3392      74657272 
 3392      75707473 
 3392      5F647730 
 3393              	.LASF122:
 3394 0b5a 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 3394      6D5F315F 
 3394      696E7465 
 3394      72727570 
 3394      74735F31 
 3395              	.LASF19:
 3396 0b75 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 3396      5F696E74 
 3396      65727275 
 3396      7074735F 
 3396      6770696F 
 3397              	.LASF336:
 3398 0b91 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 3398      73537973 
 3398      5469636B 
 3398      43746C4F 
 3398      66667365 
 3399              	.LASF292:
 3400 0ba7 75646250 		.ascii	"udbPresent\000"
 3400      72657365 
 3400      6E7400
 3401              	.LASF89:
 3402 0bb2 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 3402      735F696E 
 3402      74657272 
 3402      75707473 
 3402      5F647731 
 3403              	.LASF310:
 3404 0bcf 64775374 		.ascii	"dwStatusChIdxPos\000"
 3404      61747573 
 3404      43684964 
 3404      78506F73 
 3404      00
 3405              	.LASF363:
 3406 0be0 61636365 		.ascii	"acceptAddrInFifo\000"
 3406      70744164 
 3406      6472496E 
 3406      4669666F 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 135


 3406      00
 3407              	.LASF66:
 3408 0bf1 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 3408      735F696E 
 3408      74657272 
 3408      75707473 
 3408      5F647730 
 3409              	.LASF124:
 3410 0c0d 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 3410      6D5F315F 
 3410      696E7465 
 3410      72727570 
 3410      74735F31 
 3411              	.LASF20:
 3412 0c28 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 3412      5F696E74 
 3412      65727275 
 3412      7074735F 
 3412      6770696F 
 3413              	.LASF380:
 3414 0c45 6D617374 		.ascii	"masterNumBytes\000"
 3414      65724E75 
 3414      6D427974 
 3414      657300
 3415              	.LASF32:
 3416 0c54 73727373 		.ascii	"srss_interrupt_IRQn\000"
 3416      5F696E74 
 3416      65727275 
 3416      70745F49 
 3416      52516E00 
 3417              	.LASF281:
 3418 0c68 63707573 		.ascii	"cpussFlashPaSize\000"
 3418      73466C61 
 3418      73685061 
 3418      53697A65 
 3418      00
 3419              	.LASF83:
 3420 0c79 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 3420      735F696E 
 3420      74657272 
 3420      75707473 
 3420      5F647731 
 3421              	.LASF260:
 3422 0c95 666C6173 		.ascii	"flashcBase\000"
 3422      68634261 
 3422      736500
 3423              	.LASF352:
 3424 0ca0 63795F65 		.ascii	"cy_en_scb_i2c_mode_t\000"
 3424      6E5F7363 
 3424      625F6932 
 3424      635F6D6F 
 3424      64655F74 
 3425              	.LASF256:
 3426 0cb5 43795343 		.ascii	"CySCB_V1_Type\000"
 3426      425F5631 
 3426      5F547970 
 3426      6500
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 136


 3427              	.LASF178:
 3428 0cc3 49534552 		.ascii	"ISER\000"
 3428      00
 3429              	.LASF322:
 3430 0cc8 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 3430      44697631 
 3430      365F3543 
 3430      746C4F66 
 3430      66736574 
 3431              	.LASF157:
 3432 0cdd 756E636F 		.ascii	"unconnected_IRQn\000"
 3432      6E6E6563 
 3432      7465645F 
 3432      4952516E 
 3432      00
 3433              	.LASF78:
 3434 0cee 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 3434      735F696E 
 3434      74657272 
 3434      75707473 
 3434      5F647731 
 3435              	.LASF244:
 3436 0d0a 494E5452 		.ascii	"INTR_S_MASK\000"
 3436      5F535F4D 
 3436      41534B00 
 3437              	.LASF293:
 3438 0d16 73797350 		.ascii	"sysPmSimoPresent\000"
 3438      6D53696D 
 3438      6F507265 
 3438      73656E74 
 3438      00
 3439              	.LASF378:
 3440 0d27 6D617374 		.ascii	"masterBufferSize\000"
 3440      65724275 
 3440      66666572 
 3440      53697A65 
 3440      00
 3441              	.LASF230:
 3442 0d38 494E5452 		.ascii	"INTR_I2C_EC_MASKED\000"
 3442      5F493243 
 3442      5F45435F 
 3442      4D41534B 
 3442      454400
 3443              	.LASF155:
 3444 0d4b 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 3444      696E7465 
 3444      72727570 
 3444      745F6C6F 
 3444      5F495251 
 3445              	.LASF364:
 3446 0d61 61636B47 		.ascii	"ackGeneralAddr\000"
 3446      656E6572 
 3446      616C4164 
 3446      647200
 3447              	.LASF45:
 3448 0d70 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 3448      735F696E 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 137


 3448      74657272 
 3448      75707473 
 3448      5F697063 
 3449              	.LASF95:
 3450 0d8d 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 3450      735F696E 
 3450      74657272 
 3450      7570745F 
 3450      666D5F49 
 3451              	.LASF243:
 3452 0da5 494E5452 		.ascii	"INTR_S_SET\000"
 3452      5F535F53 
 3452      455400
 3453              	.LASF114:
 3454 0db0 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 3454      6D5F315F 
 3454      696E7465 
 3454      72727570 
 3454      74735F36 
 3455              	.LASF141:
 3456 0dca 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 3456      696E7465 
 3456      72727570 
 3456      74735F39 
 3456      5F495251 
 3457              	.LASF311:
 3458 0de0 64775374 		.ascii	"dwStatusChIdxMsk\000"
 3458      61747573 
 3458      43684964 
 3458      784D736B 
 3458      00
 3459              	.LASF145:
 3460 0df1 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 3460      696E7465 
 3460      72727570 
 3460      74735F31 
 3460      335F4952 
 3461              	.LASF173:
 3462 0e08 75696E74 		.ascii	"uint8_t\000"
 3462      385F7400 
 3463              	.LASF127:
 3464 0e10 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 3464      6D5F315F 
 3464      696E7465 
 3464      72727570 
 3464      74735F31 
 3465              	.LASF386:
 3466 0e2b 736C6176 		.ascii	"slaveTxBufferCnt\000"
 3466      65547842 
 3466      75666665 
 3466      72436E74 
 3466      00
 3467              	.LASF316:
 3468 0e3c 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 3468      44697643 
 3468      6D644469 
 3468      7653656C 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 138


 3468      4D736B00 
 3469              	.LASF65:
 3470 0e50 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 3470      735F696E 
 3470      74657272 
 3470      75707473 
 3470      5F647730 
 3471              	.LASF29:
 3472 0e6c 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 3472      5F696E74 
 3472      65727275 
 3472      70745F6D 
 3472      63776474 
 3473              	.LASF158:
 3474 0e88 73686F72 		.ascii	"short int\000"
 3474      7420696E 
 3474      7400
 3475              	.LASF324:
 3476 0e92 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 3476      50727449 
 3476      6E747243 
 3476      66674F66 
 3476      66736574 
 3477              	.LASF27:
 3478 0ea7 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 3478      6D705F69 
 3478      6E746572 
 3478      72757074 
 3478      5F495251 
 3479              	.LASF370:
 3480 0ebd 63795F73 		.ascii	"cy_stc_scb_i2c_config_t\000"
 3480      74635F73 
 3480      63625F69 
 3480      32635F63 
 3480      6F6E6669 
 3481              	.LASF40:
 3482 0ed5 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 3482      735F696E 
 3482      74657272 
 3482      75707473 
 3482      5F697063 
 3483              	.LASF411:
 3484 0ef1 433A5C55 		.ascii	"C:\\Users\\youss\\OneDrive\\Documents\\Session 6\\G"
 3484      73657273 
 3484      5C796F75 
 3484      73735C4F 
 3484      6E654472 
 3485 0f1e 424D3231 		.ascii	"BM2100\\PROJET_2\\PROJET_GBM2100\\Prototype\\Labora"
 3485      30305C50 
 3485      524F4A45 
 3485      545F325C 
 3485      50524F4A 
 3486 0f4d 746F6972 		.ascii	"toire3.cydsn\000"
 3486      65332E63 
 3486      7964736E 
 3486      00
 3487              	.LASF340:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 139


 3488 0f5a 63707573 		.ascii	"cpussRam0Ctl0\000"
 3488      7352616D 
 3488      3043746C 
 3488      3000
 3489              	.LASF405:
 3490 0f68 4932435F 		.ascii	"I2C_1_SCB_IRQ_cfg\000"
 3490      315F5343 
 3490      425F4952 
 3490      515F6366 
 3490      6700
 3491              	.LASF170:
 3492 0f7a 6C6F6E67 		.ascii	"long long int\000"
 3492      206C6F6E 
 3492      6720696E 
 3492      7400
 3493              	.LASF267:
 3494 0f88 69706342 		.ascii	"ipcBase\000"
 3494      61736500 
 3495              	.LASF308:
 3496 0f90 64774368 		.ascii	"dwChCtlPrioPos\000"
 3496      43746C50 
 3496      72696F50 
 3496      6F7300
 3497              	.LASF268:
 3498 0f9f 63727970 		.ascii	"cryptoBase\000"
 3498      746F4261 
 3498      736500
 3499              	.LASF35:
 3500 0faa 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 3500      735F696E 
 3500      74657272 
 3500      75707473 
 3500      5F697063 
 3501              	.LASF367:
 3502 0fc6 6C6F7750 		.ascii	"lowPhaseDutyCycle\000"
 3502      68617365 
 3502      44757479 
 3502      4379636C 
 3502      6500
 3503              	.LASF101:
 3504 0fd8 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 3504      6D5F305F 
 3504      696E7465 
 3504      72727570 
 3504      74735F31 
 3505              	.LASF56:
 3506 0ff2 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 3506      355F696E 
 3506      74657272 
 3506      7570745F 
 3506      4952516E 
 3507              	.LASF360:
 3508 1007 75736554 		.ascii	"useTxFifo\000"
 3508      78466966 
 3508      6F00
 3509              	.LASF50:
 3510 1011 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 140


 3510      735F696E 
 3510      74657272 
 3510      75707473 
 3510      5F697063 
 3511              	.LASF163:
 3512 102e 5F5F696E 		.ascii	"__int16_t\000"
 3512      7431365F 
 3512      7400
 3513              	.LASF105:
 3514 1038 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 3514      6D5F305F 
 3514      696E7465 
 3514      72727570 
 3514      74735F35 
 3515              	.LASF204:
 3516 1052 55415254 		.ascii	"UART_FLOW_CTRL\000"
 3516      5F464C4F 
 3516      575F4354 
 3516      524C00
 3517              	.LASF406:
 3518 1061 43795F53 		.ascii	"Cy_SCB_I2C_Interrupt\000"
 3518      43425F49 
 3518      32435F49 
 3518      6E746572 
 3518      72757074 
 3519              	.LASF264:
 3520 1076 6873696F 		.ascii	"hsiomBase\000"
 3520      6D426173 
 3520      6500
 3521              	.LASF376:
 3522 1080 6D617374 		.ascii	"masterRdDir\000"
 3522      65725264 
 3522      44697200 
 3523              	.LASF4:
 3524 108c 42757346 		.ascii	"BusFault_IRQn\000"
 3524      61756C74 
 3524      5F495251 
 3524      6E00
 3525              	.LASF330:
 3526 109a 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 3526      73436D34 
 3526      436C6F63 
 3526      6B43746C 
 3526      4F666673 
 3527              	.LASF314:
 3528 10b1 70657269 		.ascii	"periTrGrOffset\000"
 3528      54724772 
 3528      4F666673 
 3528      657400
 3529              	.LASF284:
 3530 10c0 63707573 		.ascii	"cpussNotConnectedIrq\000"
 3530      734E6F74 
 3530      436F6E6E 
 3530      65637465 
 3530      64497271 
 3531              	.LASF133:
 3532 10d5 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 141


 3532      696E7465 
 3532      72727570 
 3532      74735F31 
 3532      5F495251 
 3533              	.LASF280:
 3534 10eb 63707573 		.ascii	"cpussDwChNr\000"
 3534      73447743 
 3534      684E7200 
 3535              	.LASF8:
 3536 10f7 50656E64 		.ascii	"PendSV_IRQn\000"
 3536      53565F49 
 3536      52516E00 
 3537              	.LASF153:
 3538 1103 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 3538      696E7465 
 3538      72727570 
 3538      745F6869 
 3538      5F495251 
 3539              	.LASF404:
 3540 1119 4932435F 		.ascii	"I2C_1_context\000"
 3540      315F636F 
 3540      6E746578 
 3540      7400
 3541              	.LASF52:
 3542 1127 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 3542      315F696E 
 3542      74657272 
 3542      7570745F 
 3542      4952516E 
 3543              	.LASF119:
 3544 113c 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 3544      6D5F315F 
 3544      696E7465 
 3544      72727570 
 3544      74735F31 
 3545              	.LASF16:
 3546 1157 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 3546      5F696E74 
 3546      65727275 
 3546      7074735F 
 3546      6770696F 
 3547              	.LASF278:
 3548 1173 63707573 		.ascii	"cpussIpcNr\000"
 3548      73497063 
 3548      4E7200
 3549              	.LASF331:
 3550 117e 63707573 		.ascii	"cpussCm4StatusOffset\000"
 3550      73436D34 
 3550      53746174 
 3550      75734F66 
 3550      66736574 
 3551              	.LASF96:
 3552 1193 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 3552      735F696E 
 3552      74657272 
 3552      75707473 
 3552      5F636D30 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 142


 3553              	.LASF85:
 3554 11b3 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 3554      735F696E 
 3554      74657272 
 3554      75707473 
 3554      5F647731 
 3555              	.LASF69:
 3556 11cf 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 3556      735F696E 
 3556      74657272 
 3556      75707473 
 3556      5F647730 
 3557              	.LASF389:
 3558 11eb 736C6176 		.ascii	"slaveRxBufferIdx\000"
 3558      65527842 
 3558      75666665 
 3558      72496478 
 3558      00
 3559              	.LASF63:
 3560 11fc 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 3560      735F696E 
 3560      74657272 
 3560      75707473 
 3560      5F647730 
 3561              	.LASF342:
 3562 1218 63707573 		.ascii	"cpussRam2Ctl0\000"
 3562      7352616D 
 3562      3243746C 
 3562      3000
 3563              	.LASF375:
 3564 1226 6D617374 		.ascii	"masterPause\000"
 3564      65725061 
 3564      75736500 
 3565              	.LASF402:
 3566 1232 4932435F 		.ascii	"I2C_1_initVar\000"
 3566      315F696E 
 3566      69745661 
 3566      7200
 3567              	.LASF72:
 3568 1240 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 3568      735F696E 
 3568      74657272 
 3568      75707473 
 3568      5F647730 
 3569              	.LASF396:
 3570 125d 43795F53 		.ascii	"Cy_SCB_I2C_Enable\000"
 3570      43425F49 
 3570      32435F45 
 3570      6E61626C 
 3570      6500
 3571              	.LASF252:
 3572 126f 494E5452 		.ascii	"INTR_RX\000"
 3572      5F525800 
 3573              	.LASF80:
 3574 1277 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 3574      735F696E 
 3574      74657272 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 143


 3574      75707473 
 3574      5F647731 
 3575              	.LASF86:
 3576 1293 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 3576      735F696E 
 3576      74657272 
 3576      75707473 
 3576      5F647731 
 3577              	.LASF106:
 3578 12b0 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 3578      6D5F305F 
 3578      696E7465 
 3578      72727570 
 3578      74735F36 
 3579              	.LASF321:
 3580 12ca 70657269 		.ascii	"periDiv16CtlOffset\000"
 3580      44697631 
 3580      3643746C 
 3580      4F666673 
 3580      657400
 3581              	.LASF388:
 3582 12dd 736C6176 		.ascii	"slaveRxBufferSize\000"
 3582      65527842 
 3582      75666665 
 3582      7253697A 
 3582      6500
 3583              	.LASF410:
 3584 12ef 47656E65 		.ascii	"Generated_Source\\PSoC6\\I2C_1.c\000"
 3584      72617465 
 3584      645F536F 
 3584      75726365 
 3584      5C50536F 
 3585              	.LASF116:
 3586 130e 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 3586      6D5F315F 
 3586      696E7465 
 3586      72727570 
 3586      74735F38 
 3587              	.LASF165:
 3588 1328 73686F72 		.ascii	"short unsigned int\000"
 3588      7420756E 
 3588      7369676E 
 3588      65642069 
 3588      6E7400
 3589              	.LASF366:
 3590 133b 656E6162 		.ascii	"enableDigitalFilter\000"
 3590      6C654469 
 3590      67697461 
 3590      6C46696C 
 3590      74657200 
 3591              	.LASF258:
 3592 134f 6C6F6E67 		.ascii	"long double\000"
 3592      20646F75 
 3592      626C6500 
 3593              	.LASF75:
 3594 135b 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 3594      735F696E 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 144


 3594      74657272 
 3594      75707473 
 3594      5F647730 
 3595              	.LASF175:
 3596 1378 75696E74 		.ascii	"uint16_t\000"
 3596      31365F74 
 3596      00
 3597              	.LASF229:
 3598 1381 494E5452 		.ascii	"INTR_I2C_EC_MASK\000"
 3598      5F493243 
 3598      5F45435F 
 3598      4D41534B 
 3598      00
 3599              	.LASF399:
 3600 1392 4952516E 		.ascii	"IRQn\000"
 3600      00
 3601              	.LASF313:
 3602 1397 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 3602      5472436D 
 3602      64477253 
 3602      656C4D73 
 3602      6B00
 3603              	.LASF99:
 3604 13a9 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 3604      735F696E 
 3604      74657272 
 3604      75707473 
 3604      5F636D34 
 3605              	.LASF111:
 3606 13c9 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 3606      6D5F315F 
 3606      696E7465 
 3606      72727570 
 3606      74735F33 
 3607              	.LASF138:
 3608 13e3 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 3608      696E7465 
 3608      72727570 
 3608      74735F36 
 3608      5F495251 
 3609              	.LASF189:
 3610 13f9 53544952 		.ascii	"STIR\000"
 3610      00
 3611              	.LASF287:
 3612 13fe 73727373 		.ascii	"srssNumHfroot\000"
 3612      4E756D48 
 3612      66726F6F 
 3612      7400
 3613              	.LASF14:
 3614 140c 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 3614      5F696E74 
 3614      65727275 
 3614      7074735F 
 3614      6770696F 
 3615              	.LASF271:
 3616 1428 64775665 		.ascii	"dwVersion\000"
 3616      7273696F 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 145


 3616      6E00
 3617              	.LASF234:
 3618 1432 494E5452 		.ascii	"INTR_SPI_EC_MASK\000"
 3618      5F535049 
 3618      5F45435F 
 3618      4D41534B 
 3618      00
 3619              	.LASF42:
 3620 1443 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 3620      735F696E 
 3620      74657272 
 3620      75707473 
 3620      5F697063 
 3621              	.LASF391:
 3622 145f 63624164 		.ascii	"cbAddr\000"
 3622      647200
 3623              	.LASF137:
 3624 1466 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 3624      696E7465 
 3624      72727570 
 3624      74735F35 
 3624      5F495251 
 3625              	.LASF190:
 3626 147c 73697A65 		.ascii	"sizetype\000"
 3626      74797065 
 3626      00
 3627              	.LASF208:
 3628 1485 4932435F 		.ascii	"I2C_S_CMD\000"
 3628      535F434D 
 3628      4400
 3629              	.LASF338:
 3630 148f 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 3630      73436D34 
 3630      4E6D6943 
 3630      746C4F66 
 3630      66736574 
 3631              	.LASF179:
 3632 14a4 52455345 		.ascii	"RESERVED0\000"
 3632      52564544 
 3632      3000
 3633              	.LASF320:
 3634 14ae 70657269 		.ascii	"periDiv8CtlOffset\000"
 3634      44697638 
 3634      43746C4F 
 3634      66667365 
 3634      7400
 3635              	.LASF183:
 3636 14c0 52455345 		.ascii	"RESERVED2\000"
 3636      52564544 
 3636      3200
 3637              	.LASF185:
 3638 14ca 52455345 		.ascii	"RESERVED3\000"
 3638      52564544 
 3638      3300
 3639              	.LASF187:
 3640 14d4 52455345 		.ascii	"RESERVED4\000"
 3640      52564544 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 146


 3640      3400
 3641              	.LASF188:
 3642 14de 52455345 		.ascii	"RESERVED5\000"
 3642      52564544 
 3642      3500
 3643              	.LASF217:
 3644 14e8 52455345 		.ascii	"RESERVED6\000"
 3644      52564544 
 3644      3600
 3645              	.LASF22:
 3646 14f2 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 3646      5F696E74 
 3646      65727275 
 3646      7074735F 
 3646      6770696F 
 3647              	.LASF222:
 3648 150f 52455345 		.ascii	"RESERVED8\000"
 3648      52564544 
 3648      3800
 3649              	.LASF34:
 3650 1519 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 3650      735F696E 
 3650      74657272 
 3650      7570745F 
 3650      4952516E 
 3651              	.LASF351:
 3652 152e 43595F53 		.ascii	"CY_SCB_I2C_MASTER_SLAVE\000"
 3652      43425F49 
 3652      32435F4D 
 3652      41535445 
 3652      525F534C 
 3653              	.LASF349:
 3654 1546 43595F53 		.ascii	"CY_SCB_I2C_SLAVE\000"
 3654      43425F49 
 3654      32435F53 
 3654      4C415645 
 3654      00
 3655              	.LASF167:
 3656 1557 6C6F6E67 		.ascii	"long int\000"
 3656      20696E74 
 3656      00
 3657              	.LASF91:
 3658 1560 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 3658      735F696E 
 3658      74657272 
 3658      75707473 
 3658      5F647731 
 3659              	.LASF269:
 3660 157d 63707573 		.ascii	"cpussVersion\000"
 3660      73566572 
 3660      73696F6E 
 3660      00
 3661              	.LASF206:
 3662 158a 4932435F 		.ascii	"I2C_STATUS\000"
 3662      53544154 
 3662      555300
 3663              	.LASF273:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 147


 3664 1595 6770696F 		.ascii	"gpioVersion\000"
 3664      56657273 
 3664      696F6E00 
 3665              	.LASF1:
 3666 15a1 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 3666      61736B61 
 3666      626C6549 
 3666      6E745F49 
 3666      52516E00 
 3667              	.LASF413:
 3668 15b5 4932435F 		.ascii	"I2C_1_Start\000"
 3668      315F5374 
 3668      61727400 
 3669              	.LASF272:
 3670 15c1 666C6173 		.ascii	"flashcVersion\000"
 3670      68635665 
 3670      7273696F 
 3670      6E00
 3671              	.LASF294:
 3672 15cf 70726F74 		.ascii	"protBusMasterMask\000"
 3672      4275734D 
 3672      61737465 
 3672      724D6173 
 3672      6B00
 3673              	.LASF263:
 3674 15e1 70726F74 		.ascii	"protBase\000"
 3674      42617365 
 3674      00
 3675              	.LASF57:
 3676 15ea 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 3676      365F696E 
 3676      74657272 
 3676      7570745F 
 3676      4952516E 
 3677              	.LASF47:
 3678 15ff 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 3678      735F696E 
 3678      74657272 
 3678      75707473 
 3678      5F697063 
 3679              	.LASF24:
 3680 161c 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 3680      5F696E74 
 3680      65727275 
 3680      7074735F 
 3680      6770696F 
 3681              	.LASF41:
 3682 1639 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 3682      735F696E 
 3682      74657272 
 3682      75707473 
 3682      5F697063 
 3683              	.LASF3:
 3684 1655 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 3684      72794D61 
 3684      6E616765 
 3684      6D656E74 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 148


 3684      5F495251 
 3685              	.LASF250:
 3686 166b 494E5452 		.ascii	"INTR_TX_MASKED\000"
 3686      5F54585F 
 3686      4D41534B 
 3686      454400
 3687              	.LASF247:
 3688 167a 494E5452 		.ascii	"INTR_TX\000"
 3688      5F545800 
 3689              	.LASF203:
 3690 1682 55415254 		.ascii	"UART_RX_STATUS\000"
 3690      5F52585F 
 3690      53544154 
 3690      555300
 3691              	.LASF88:
 3692 1691 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 3692      735F696E 
 3692      74657272 
 3692      75707473 
 3692      5F647731 
 3693              	.LASF18:
 3694 16ae 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 3694      5F696E74 
 3694      65727275 
 3694      7074735F 
 3694      6770696F 
 3695              	.LASF333:
 3696 16ca 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 3696      73436D34 
 3696      50777243 
 3696      746C4F66 
 3696      66736574 
 3697              	.LASF152:
 3698 16df 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 3698      5F696E74 
 3698      65727275 
 3698      70745F49 
 3698      52516E00 
 3699              	.LASF53:
 3700 16f3 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 3700      325F696E 
 3700      74657272 
 3700      7570745F 
 3700      4952516E 
 3701              	.LASF191:
 3702 1708 4E564943 		.ascii	"NVIC_Type\000"
 3702      5F547970 
 3702      6500
 3703              	.LASF211:
 3704 1712 54585F46 		.ascii	"TX_FIFO_CTRL\000"
 3704      49464F5F 
 3704      4354524C 
 3704      00
 3705              	.LASF13:
 3706 171f 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 3706      5F696E74 
 3706      65727275 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 149


 3706      7074735F 
 3706      6770696F 
 3707              	.LASF235:
 3708 173b 494E5452 		.ascii	"INTR_SPI_EC_MASKED\000"
 3708      5F535049 
 3708      5F45435F 
 3708      4D41534B 
 3708      454400
 3709              	.LASF74:
 3710 174e 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 3710      735F696E 
 3710      74657272 
 3710      75707473 
 3710      5F647730 
 3711              	.LASF197:
 3712 176b 5350495F 		.ascii	"SPI_CTRL\000"
 3712      4354524C 
 3712      00
 3713              	.LASF82:
 3714 1774 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 3714      735F696E 
 3714      74657272 
 3714      75707473 
 3714      5F647731 
 3715              	.LASF130:
 3716 1790 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 3716      6D5F315F 
 3716      696E7465 
 3716      72727570 
 3716      74735F32 
 3717              	.LASF214:
 3718 17ab 52585F43 		.ascii	"RX_CTRL\000"
 3718      54524C00 
 3719              	.LASF60:
 3720 17b3 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 3720      735F696E 
 3720      74657272 
 3720      75707473 
 3720      5F647730 
 3721              	.LASF335:
 3722 17cf 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 3722      73547269 
 3722      6D526F6D 
 3722      43746C4F 
 3722      66667365 
 3723              	.LASF394:
 3724 17e5 696E7472 		.ascii	"intrPriority\000"
 3724      5072696F 
 3724      72697479 
 3724      00
 3725              	.LASF144:
 3726 17f2 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 3726      696E7465 
 3726      72727570 
 3726      74735F31 
 3726      325F4952 
 3727              	.LASF9:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 150


 3728 1809 53797354 		.ascii	"SysTick_IRQn\000"
 3728      69636B5F 
 3728      4952516E 
 3728      00
 3729              	.LASF288:
 3730 1816 70657269 		.ascii	"periClockNr\000"
 3730      436C6F63 
 3730      6B4E7200 
 3731              	.LASF205:
 3732 1822 4932435F 		.ascii	"I2C_CTRL\000"
 3732      4354524C 
 3732      00
 3733              	.LASF274:
 3734 182b 6873696F 		.ascii	"hsiomVersion\000"
 3734      6D566572 
 3734      73696F6E 
 3734      00
 3735              	.LASF77:
 3736 1838 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 3736      735F696E 
 3736      74657272 
 3736      75707473 
 3736      5F647731 
 3737              	.LASF343:
 3738 1854 69706353 		.ascii	"ipcStructSize\000"
 3738      74727563 
 3738      7453697A 
 3738      6500
 3739              	.LASF169:
 3740 1862 6C6F6E67 		.ascii	"long unsigned int\000"
 3740      20756E73 
 3740      69676E65 
 3740      6420696E 
 3740      7400
 3741              	.LASF103:
 3742 1874 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 3742      6D5F305F 
 3742      696E7465 
 3742      72727570 
 3742      74735F33 
 3743              	.LASF237:
 3744 188e 494E5452 		.ascii	"INTR_M\000"
 3744      5F4D00
 3745              	.LASF339:
 3746 1895 63707573 		.ascii	"cpussRomCtl\000"
 3746      73526F6D 
 3746      43746C00 
 3747              	.LASF412:
 3748 18a1 4932435F 		.ascii	"I2C_1_Interrupt\000"
 3748      315F496E 
 3748      74657272 
 3748      75707400 
 3749              	.LASF64:
 3750 18b1 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 3750      735F696E 
 3750      74657272 
 3750      75707473 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 151


 3750      5F647730 
 3751              	.LASF242:
 3752 18cd 494E5452 		.ascii	"INTR_S\000"
 3752      5F5300
 3753              	.LASF176:
 3754 18d4 696E7433 		.ascii	"int32_t\000"
 3754      325F7400 
 3755              	.LASF345:
 3756 18dc 63795F73 		.ascii	"cy_stc_device_t\000"
 3756      74635F64 
 3756      65766963 
 3756      655F7400 
 3757              	.LASF239:
 3758 18ec 494E5452 		.ascii	"INTR_M_MASK\000"
 3758      5F4D5F4D 
 3758      41534B00 
 3759              	.LASF113:
 3760 18f8 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 3760      6D5F315F 
 3760      696E7465 
 3760      72727570 
 3760      74735F35 
 3761              	.LASF140:
 3762 1912 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 3762      696E7465 
 3762      72727570 
 3762      74735F38 
 3762      5F495251 
 3763              	.LASF262:
 3764 1928 75646242 		.ascii	"udbBase\000"
 3764      61736500 
 3765              	.LASF332:
 3766 1930 63707573 		.ascii	"cpussCm0StatusOffset\000"
 3766      73436D30 
 3766      53746174 
 3766      75734F66 
 3766      66736574 
 3767              	.LASF361:
 3768 1945 736C6176 		.ascii	"slaveAddress\000"
 3768      65416464 
 3768      72657373 
 3768      00
 3769              	.LASF198:
 3770 1952 5350495F 		.ascii	"SPI_STATUS\000"
 3770      53544154 
 3770      555300
 3771              	.LASF126:
 3772 195d 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 3772      6D5F315F 
 3772      696E7465 
 3772      72727570 
 3772      74735F31 
 3773              	.LASF7:
 3774 1978 44656275 		.ascii	"DebugMonitor_IRQn\000"
 3774      674D6F6E 
 3774      69746F72 
 3774      5F495251 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 152


 3774      6E00
 3775              	.LASF5:
 3776 198a 55736167 		.ascii	"UsageFault_IRQn\000"
 3776      65466175 
 3776      6C745F49 
 3776      52516E00 
 3777              	.LASF108:
 3778 199a 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 3778      6D5F315F 
 3778      696E7465 
 3778      72727570 
 3778      74735F30 
 3779              	.LASF135:
 3780 19b4 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 3780      696E7465 
 3780      72727570 
 3780      74735F33 
 3780      5F495251 
 3781              	.LASF162:
 3782 19ca 756E7369 		.ascii	"unsigned char\000"
 3782      676E6564 
 3782      20636861 
 3782      7200
 3783              	.LASF168:
 3784 19d8 5F5F7569 		.ascii	"__uint32_t\000"
 3784      6E743332 
 3784      5F7400
 3785              	.LASF344:
 3786 19e3 6970634C 		.ascii	"ipcLockStatusOffset\000"
 3786      6F636B53 
 3786      74617475 
 3786      734F6666 
 3786      73657400 
 3787              	.LASF121:
 3788 19f7 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 3788      6D5F315F 
 3788      696E7465 
 3788      72727570 
 3788      74735F31 
 3789              	.LASF51:
 3790 1a12 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 3790      305F696E 
 3790      74657272 
 3790      7570745F 
 3790      4952516E 
 3791              	.LASF39:
 3792 1a27 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 3792      735F696E 
 3792      74657272 
 3792      75707473 
 3792      5F697063 
 3793              	.LASF325:
 3794 1a43 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 3794      50727443 
 3794      66674F66 
 3794      66736574 
 3794      00
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 153


 3795              	.LASF11:
 3796 1a54 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 3796      5F696E74 
 3796      65727275 
 3796      7074735F 
 3796      6770696F 
 3797              	.LASF104:
 3798 1a70 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 3798      6D5F305F 
 3798      696E7465 
 3798      72727570 
 3798      74735F34 
 3799              	.LASF226:
 3800 1a8a 52455345 		.ascii	"RESERVED10\000"
 3800      52564544 
 3800      313000
 3801              	.LASF228:
 3802 1a95 52455345 		.ascii	"RESERVED11\000"
 3802      52564544 
 3802      313100
 3803              	.LASF231:
 3804 1aa0 52455345 		.ascii	"RESERVED12\000"
 3804      52564544 
 3804      313200
 3805              	.LASF233:
 3806 1aab 52455345 		.ascii	"RESERVED13\000"
 3806      52564544 
 3806      313300
 3807              	.LASF236:
 3808 1ab6 52455345 		.ascii	"RESERVED14\000"
 3808      52564544 
 3808      313400
 3809              	.LASF241:
 3810 1ac1 52455345 		.ascii	"RESERVED15\000"
 3810      52564544 
 3810      313500
 3811              	.LASF246:
 3812 1acc 52455345 		.ascii	"RESERVED16\000"
 3812      52564544 
 3812      313600
 3813              	.LASF251:
 3814 1ad7 52455345 		.ascii	"RESERVED17\000"
 3814      52564544 
 3814      313700
 3815              	.LASF216:
 3816 1ae2 52585F46 		.ascii	"RX_FIFO_STATUS\000"
 3816      49464F5F 
 3816      53544154 
 3816      555300
 3817              	.LASF306:
 3818 1af1 64774368 		.ascii	"dwChOffset\000"
 3818      4F666673 
 3818      657400
 3819              	.LASF180:
 3820 1afc 49434552 		.ascii	"ICER\000"
 3820      00
 3821              	.LASF373:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 154


 3822 1b01 73746174 		.ascii	"state\000"
 3822      6500
 3823              	.LASF186:
 3824 1b07 49414252 		.ascii	"IABR\000"
 3824      00
 3825              	.LASF213:
 3826 1b0c 54585F46 		.ascii	"TX_FIFO_WR\000"
 3826      49464F5F 
 3826      575200
 3827              	.LASF26:
 3828 1b17 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 3828      5F696E74 
 3828      65727275 
 3828      70745F76 
 3828      64645F49 
 3829              	.LASF161:
 3830 1b2f 5F5F7569 		.ascii	"__uint8_t\000"
 3830      6E74385F 
 3830      7400
 3831              	.LASF49:
 3832 1b39 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 3832      735F696E 
 3832      74657272 
 3832      75707473 
 3832      5F697063 
 3833              	.LASF0:
 3834 1b56 52657365 		.ascii	"Reset_IRQn\000"
 3834      745F4952 
 3834      516E00
 3835              	.LASF296:
 3836 1b61 666C6173 		.ascii	"flashRwwRequired\000"
 3836      68527777 
 3836      52657175 
 3836      69726564 
 3836      00
 3837              	.LASF210:
 3838 1b72 54585F43 		.ascii	"TX_CTRL\000"
 3838      54524C00 
 3839              	.LASF128:
 3840 1b7a 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 3840      6D5F315F 
 3840      696E7465 
 3840      72727570 
 3840      74735F32 
 3841              	.LASF291:
 3842 1b95 65704D6F 		.ascii	"epMonitorNr\000"
 3842      6E69746F 
 3842      724E7200 
 3843              	.LASF68:
 3844 1ba1 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 3844      735F696E 
 3844      74657272 
 3844      75707473 
 3844      5F647730 
 3845              	.LASF407:
 3846 1bbd 43795F53 		.ascii	"Cy_SCB_I2C_Init\000"
 3846      43425F49 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 155


 3846      32435F49 
 3846      6E697400 
 3847              	.LASF2:
 3848 1bcd 48617264 		.ascii	"HardFault_IRQn\000"
 3848      4661756C 
 3848      745F4952 
 3848      516E00
 3849              	.LASF159:
 3850 1bdc 7369676E 		.ascii	"signed char\000"
 3850      65642063 
 3850      68617200 
 3851              	.LASF148:
 3852 1be8 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 3852      5F696E74 
 3852      65727275 
 3852      70745F73 
 3852      61725F49 
 3853              	.LASF132:
 3854 1c00 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 3854      696E7465 
 3854      72727570 
 3854      74735F30 
 3854      5F495251 
 3855              	.LASF200:
 3856 1c16 55415254 		.ascii	"UART_CTRL\000"
 3856      5F435452 
 3856      4C00
 3857              	.LASF279:
 3858 1c20 63707573 		.ascii	"cpussIpcIrqNr\000"
 3858      73497063 
 3858      4972714E 
 3858      7200
 3859              	.LASF254:
 3860 1c2e 494E5452 		.ascii	"INTR_RX_MASK\000"
 3860      5F52585F 
 3860      4D41534B 
 3860      00
 3861              	.LASF309:
 3862 1c3b 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 3862      43746C50 
 3862      7265656D 
 3862      70746162 
 3862      6C65506F 
 3863              	.LASF194:
 3864 1c51 434D445F 		.ascii	"CMD_RESP_CTRL\000"
 3864      52455350 
 3864      5F435452 
 3864      4C00
 3865              	.LASF15:
 3866 1c5f 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 3866      5F696E74 
 3866      65727275 
 3866      7074735F 
 3866      6770696F 
 3867              	.LASF44:
 3868 1c7b 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 3868      735F696E 
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 156


 3868      74657272 
 3868      75707473 
 3868      5F697063 
 3869              	.LASF358:
 3870 1c97 6932634D 		.ascii	"i2cMode\000"
 3870      6F646500 
 3871              	.LASF182:
 3872 1c9f 49535052 		.ascii	"ISPR\000"
 3872      00
 3873              	.LASF276:
 3874 1ca4 70657269 		.ascii	"periVersion\000"
 3874      56657273 
 3874      696F6E00 
 3875              	.LASF93:
 3876 1cb0 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 3876      735F696E 
 3876      74657272 
 3876      75707473 
 3876      5F666175 
 3877              	.LASF348:
 3878 1cce 646F7562 		.ascii	"double\000"
 3878      6C6500
 3879              	.LASF266:
 3880 1cd5 70617373 		.ascii	"passBase\000"
 3880      42617365 
 3880      00
 3881              	.LASF303:
 3882 1cde 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 3882      6843746C 
 3882      4D61696E 
 3882      57733246 
 3882      72657100 
 3883              	.LASF10:
 3884 1cf2 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 3884      5F696E74 
 3884      65727275 
 3884      7074735F 
 3884      6770696F 
 3885              	.LASF253:
 3886 1d0e 494E5452 		.ascii	"INTR_RX_SET\000"
 3886      5F52585F 
 3886      53455400 
 3887              	.LASF199:
 3888 1d1a 52455345 		.ascii	"RESERVED1\000"
 3888      52564544 
 3888      3100
 3889              	.LASF71:
 3890 1d24 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 3890      735F696E 
 3890      74657272 
 3890      75707473 
 3890      5F647730 
 3891              	.LASF193:
 3892 1d41 53544154 		.ascii	"STATUS\000"
 3892      555300
 3893              	.LASF392:
 3894 1d48 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 157


 3894      74635F73 
 3894      63625F69 
 3894      32635F63 
 3894      6F6E7465 
 3895              	.LASF305:
 3896 1d61 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 3896      6843746C 
 3896      4D61696E 
 3896      57733446 
 3896      72657100 
 3897              	.LASF79:
 3898 1d75 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 3898      735F696E 
 3898      74657272 
 3898      75707473 
 3898      5F647731 
 3899              	.LASF118:
 3900 1d91 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 3900      6D5F315F 
 3900      696E7465 
 3900      72727570 
 3900      74735F31 
 3901              	.LASF219:
 3902 1dac 52455345 		.ascii	"RESERVED7\000"
 3902      52564544 
 3902      3700
 3903              	.LASF224:
 3904 1db6 52455345 		.ascii	"RESERVED9\000"
 3904      52564544 
 3904      3900
 3905              	.LASF220:
 3906 1dc0 52585F46 		.ascii	"RX_FIFO_RD\000"
 3906      49464F5F 
 3906      524400
 3907              	.LASF94:
 3908 1dcb 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 3908      735F696E 
 3908      74657272 
 3908      7570745F 
 3908      63727970 
 3909              	.LASF100:
 3910 1de7 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 3910      6D5F305F 
 3910      696E7465 
 3910      72727570 
 3910      74735F30 
 3911              	.LASF275:
 3912 1e01 69706356 		.ascii	"ipcVersion\000"
 3912      65727369 
 3912      6F6E00
 3913              	.LASF38:
 3914 1e0c 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 3914      735F696E 
 3914      74657272 
 3914      75707473 
 3914      5F697063 
 3915              	.LASF255:
ARM GAS  C:\Users\youss\AppData\Local\Temp\cc9dGrAN.s 			page 158


 3916 1e28 494E5452 		.ascii	"INTR_RX_MASKED\000"
 3916      5F52585F 
 3916      4D41534B 
 3916      454400
 3917              	.LASF312:
 3918 1e37 70657269 		.ascii	"periTrCmdOffset\000"
 3918      5472436D 
 3918      644F6666 
 3918      73657400 
 3919              	.LASF58:
 3920 1e47 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 3920      375F696E 
 3920      74657272 
 3920      7570745F 
 3920      4952516E 
 3921              	.LASF393:
 3922 1e5c 696E7472 		.ascii	"intrSrc\000"
 3922      53726300 
 3923              	.LASF192:
 3924 1e64 4354524C 		.ascii	"CTRL\000"
 3924      00
 3925              	.LASF98:
 3926 1e69 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 3926      735F696E 
 3926      74657272 
 3926      75707473 
 3926      5F636D34 
 3927              	.LASF110:
 3928 1e89 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 3928      6D5F315F 
 3928      696E7465 
 3928      72727570 
 3928      74735F32 
 3929              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
