// PTX CompilerJob of kernel #frb(CuDeviceVector{Int4x8, 1}, CuDeviceVector{Int32, 1}, CuDeviceVector{Float16x2, 1}) for sm_86, minthreads=768, blocks_per_sm=1, always_inline=false

//
// Generated by LLVM NVPTX Back-End
//

.version 7.1
.target sm_86
.address_size 64

	// .globl	_Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE // -- Begin function _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE
.extern .func julia__convert_9206
(
	.param .b64 julia__convert_9206_param_0,
	.param .b64 julia__convert_9206_param_1
)
;
.extern .func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
;
.extern .func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[8]
)
;
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE
.visible .entry _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE(
	.param .align 8 .b8 _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_0[8],
	.param .align 8 .b8 _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_3[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.local .align 4 .b8 	__local_depot0[480];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<97>;
	.reg .b32 	%r<696>;
	.reg .b64 	%rd<253>;

// %bb.0:                               // %conversion
	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	// begin inline asm
	mov.u32 %r23, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r23, 76895;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L11
	ld.param.u64 	%rd52, [_Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_2];
	ld.param.u64 	%rd1, [_Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_1];
	add.u64 	%rd60, %SP, 0;
	add.u64 	%rd2, %SPL, 0;
	add.u64 	%rd61, %SP, 4;
	add.u64 	%rd3, %SPL, 4;
	add.u64 	%rd62, %SP, 8;
	add.u64 	%rd4, %SPL, 8;
	add.u64 	%rd63, %SP, 12;
	add.u64 	%rd5, %SPL, 12;
	add.u64 	%rd64, %SP, 16;
	add.u64 	%rd6, %SPL, 16;
	add.u64 	%rd65, %SP, 20;
	add.u64 	%rd7, %SPL, 20;
	add.u64 	%rd66, %SP, 24;
	add.u64 	%rd8, %SPL, 24;
	add.u64 	%rd67, %SP, 28;
	add.u64 	%rd9, %SPL, 28;
	add.u64 	%rd68, %SP, 32;
	add.u64 	%rd10, %SPL, 32;
	add.u64 	%rd69, %SP, 36;
	add.u64 	%rd11, %SPL, 36;
	add.u64 	%rd70, %SP, 40;
	add.u64 	%rd12, %SPL, 40;
	add.u64 	%rd71, %SP, 44;
	add.u64 	%rd13, %SPL, 44;
	add.u64 	%rd72, %SP, 48;
	add.u64 	%rd14, %SPL, 48;
	add.u64 	%rd73, %SP, 52;
	add.u64 	%rd15, %SPL, 52;
	add.u64 	%rd74, %SP, 56;
	add.u64 	%rd16, %SPL, 56;
	add.u64 	%rd75, %SP, 60;
	add.u64 	%rd17, %SPL, 60;
	add.u64 	%rd76, %SP, 64;
	add.u64 	%rd18, %SPL, 64;
	add.u64 	%rd77, %SP, 68;
	add.u64 	%rd19, %SPL, 68;
	add.u64 	%rd78, %SP, 72;
	add.u64 	%rd20, %SPL, 72;
	add.u64 	%rd79, %SP, 76;
	add.u64 	%rd21, %SPL, 76;
	add.u64 	%rd80, %SP, 80;
	add.u64 	%rd22, %SPL, 80;
	add.u64 	%rd81, %SP, 84;
	add.u64 	%rd23, %SPL, 84;
	add.u64 	%rd82, %SP, 88;
	add.u64 	%rd24, %SPL, 88;
	add.u64 	%rd83, %SP, 92;
	add.u64 	%rd25, %SPL, 92;
	mov.u32 	%r25, %tid.x;
	cvt.u16.u32 	%rs1, %r25;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 12;
	mul.lo.s16 	%rs5, %rs4, 24;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u32.u16 	%r26, %rs6;
	and.b32  	%r1, %r26, 255;
	mov.u32 	%r2, %tid.y;
	mad.lo.s32 	%r27, %r1, 24, %r2;
	and.b32  	%r28, %r27, 511;
	mul.wide.u32 	%rd110, %r28, 4;
	add.s64 	%rd111, %rd52, %rd110;
	ld.global.u32 	%r3, [%rd111];
	mov.u32 	%r29, %ctaid.x;
	shr.u32 	%r32, %r25, 2;
	shl.b32 	%r33, %r25, 3;
	and.b32  	%r34, %r33, 24;
	or.b32  	%r35, %r34, %r32;
	shl.b32 	%r6, %r29, 7;
	shl.b32 	%r7, %r25, 2;
	and.b32  	%r8, %r7, 60;
	shl.b32 	%r38, %r25, 11;
	and.b32  	%r9, %r38, 32768;
	or.b32  	%r10, %r6, 64;
	shr.u32 	%r11, %r25, 4;
	shl.b32 	%r39, %r25, 1;
	and.b32  	%r40, %r39, 30;
	or.b32  	%r41, %r11, %r40;
	mul.lo.s32 	%r12, %r41, 257;
	or.b32  	%r42, %r39, %r11;
	or.b32  	%r43, %r42, 32;
	mul.lo.s32 	%r13, %r43, 257;
	shl.b32 	%r44, %r2, 5;
	and.b32  	%r14, %r44, 224;
	add.s32 	%r47, %r2, 504;
	bfe.u32 	%r48, %r47, 3, 6;
	mul.lo.s32 	%r16, %r48, 257;
	mul.lo.s32 	%r17, %r2, 33;
	mul.hi.u32 	%r49, %r35, -1431655765;
	shr.u32 	%r50, %r49, 4;
	mul.lo.s32 	%r51, %r50, 24;
	sub.s32 	%r52, %r35, %r51;
	mul.lo.s32 	%r18, %r52, 801;
	cvt.u64.u32 	%rd119, %r18;
	cvt.u64.u32 	%rd120, %r17;
	add.s64 	%rd121, %rd120, %rd119;
	shl.b64 	%rd122, %rd121, 2;
	mov.u64 	%rd123, shmem;
	add.s64 	%rd50, %rd123, %rd122;
	mov.u32 	%r24, 0;
	setp.eq.s32 	%p2, %r11, 1;
	mov.u32 	%r694, %r24;
LBB0_3:                                 // %L359
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_4 Depth 2
	mul.hi.u32 	%r246, %r694, -1431655765;
	shr.u32 	%r247, %r246, 5;
	mul.lo.s32 	%r248, %r247, 48;
	add.s32 	%r249, %r2, %r248;
	cvt.u16.u32 	%rs7, %r249;
	mul.hi.s16 	%rs8, %rs7, 16257;
	shr.u16 	%rs9, %rs8, 15;
	shr.s16 	%rs10, %rs8, 9;
	add.s16 	%rs11, %rs10, %rs9;
	mul.lo.s16 	%rs12, %rs11, 2064;
	sub.s16 	%rs13, %rs7, %rs12;
	cvt.u32.u16 	%r250, %rs13;
	shl.b32 	%r251, %r250, 16;
	or.b32  	%r252, %r251, %r6;
	or.b32  	%r253, %r252, %r8;
	or.b32  	%r254, %r253, %r9;
	mul.wide.s32 	%rd124, %r254, 4;
	add.s64 	%rd125, %rd1, %rd124;
	ld.global.v4.u32 	{%r255, %r256, %r257, %r258}, [%rd125];
	or.b32  	%r259, %r10, %r251;
	or.b32  	%r260, %r259, %r7;
	or.b32  	%r261, %r260, %r9;
	mul.wide.s32 	%rd126, %r261, 4;
	add.s64 	%rd127, %rd1, %rd126;
	ld.global.v4.u32 	{%r262, %r263, %r264, %r265}, [%rd127];
	add.s16 	%rs14, %rs7, 24;
	mul.hi.s16 	%rs15, %rs14, 16257;
	shr.u16 	%rs16, %rs15, 15;
	shr.s16 	%rs17, %rs15, 9;
	add.s16 	%rs18, %rs17, %rs16;
	mul.lo.s16 	%rs19, %rs18, 2064;
	sub.s16 	%rs20, %rs14, %rs19;
	cvt.u32.u16 	%r266, %rs20;
	shl.b32 	%r267, %r266, 16;
	or.b32  	%r268, %r267, %r6;
	or.b32  	%r269, %r268, %r8;
	or.b32  	%r270, %r269, %r9;
	mul.wide.s32 	%rd128, %r270, 4;
	add.s64 	%rd129, %rd1, %rd128;
	ld.global.v4.u32 	{%r271, %r272, %r273, %r274}, [%rd129];
	or.b32  	%r275, %r10, %r267;
	or.b32  	%r276, %r275, %r7;
	or.b32  	%r277, %r276, %r9;
	mul.wide.s32 	%rd130, %r277, 4;
	add.s64 	%rd131, %rd1, %rd130;
	ld.global.v4.u32 	{%r278, %r279, %r280, %r281}, [%rd131];
	selp.b32 	%r282, %r255, %r257, %p2;
	shfl.sync.bfly.b32	%r283, %r282, 16, 31, -1;
	selp.b32 	%r55, %r283, %r255, %p2;
	selp.b32 	%r60, %r257, %r283, %p2;
	selp.b32 	%r284, %r256, %r258, %p2;
	shfl.sync.bfly.b32	%r285, %r284, 16, 31, -1;
	selp.b32 	%r63, %r285, %r256, %p2;
	selp.b32 	%r68, %r258, %r285, %p2;
	selp.b32 	%r286, %r262, %r264, %p2;
	shfl.sync.bfly.b32	%r287, %r286, 16, 31, -1;
	selp.b32 	%r71, %r287, %r262, %p2;
	selp.b32 	%r76, %r264, %r287, %p2;
	selp.b32 	%r288, %r263, %r265, %p2;
	shfl.sync.bfly.b32	%r289, %r288, 16, 31, -1;
	selp.b32 	%r79, %r289, %r263, %p2;
	selp.b32 	%r84, %r265, %r289, %p2;
	selp.b32 	%r290, %r271, %r273, %p2;
	shfl.sync.bfly.b32	%r291, %r290, 16, 31, -1;
	selp.b32 	%r87, %r291, %r271, %p2;
	selp.b32 	%r92, %r273, %r291, %p2;
	selp.b32 	%r292, %r272, %r274, %p2;
	shfl.sync.bfly.b32	%r293, %r292, 16, 31, -1;
	selp.b32 	%r95, %r293, %r272, %p2;
	selp.b32 	%r100, %r274, %r293, %p2;
	selp.b32 	%r294, %r278, %r280, %p2;
	shfl.sync.bfly.b32	%r295, %r294, 16, 31, -1;
	selp.b32 	%r103, %r295, %r278, %p2;
	selp.b32 	%r108, %r280, %r295, %p2;
	selp.b32 	%r296, %r279, %r281, %p2;
	shfl.sync.bfly.b32	%r297, %r296, 16, 31, -1;
	selp.b32 	%r111, %r297, %r279, %p2;
	selp.b32 	%r116, %r281, %r297, %p2;
	shl.b32 	%r56, %r60, 4;
	mov.u32 	%r54, 252645135;
	// begin inline asm
	lop3.b32 %r118, %r54, %r55, %r56, 202;
	// end inline asm
	shr.u32 	%r59, %r55, 4;
	// begin inline asm
	lop3.b32 %r134, %r54, %r59, %r60, 202;
	// end inline asm
	shl.b32 	%r64, %r68, 4;
	// begin inline asm
	lop3.b32 %r126, %r54, %r63, %r64, 202;
	// end inline asm
	shr.u32 	%r67, %r63, 4;
	// begin inline asm
	lop3.b32 %r142, %r54, %r67, %r68, 202;
	// end inline asm
	shl.b32 	%r72, %r76, 4;
	// begin inline asm
	lop3.b32 %r150, %r54, %r71, %r72, 202;
	// end inline asm
	shr.u32 	%r75, %r71, 4;
	// begin inline asm
	lop3.b32 %r166, %r54, %r75, %r76, 202;
	// end inline asm
	shl.b32 	%r80, %r84, 4;
	// begin inline asm
	lop3.b32 %r158, %r54, %r79, %r80, 202;
	// end inline asm
	shr.u32 	%r83, %r79, 4;
	// begin inline asm
	lop3.b32 %r174, %r54, %r83, %r84, 202;
	// end inline asm
	shl.b32 	%r88, %r92, 4;
	// begin inline asm
	lop3.b32 %r119, %r54, %r87, %r88, 202;
	// end inline asm
	shr.u32 	%r91, %r87, 4;
	// begin inline asm
	lop3.b32 %r135, %r54, %r91, %r92, 202;
	// end inline asm
	shl.b32 	%r96, %r100, 4;
	// begin inline asm
	lop3.b32 %r127, %r54, %r95, %r96, 202;
	// end inline asm
	shr.u32 	%r99, %r95, 4;
	// begin inline asm
	lop3.b32 %r143, %r54, %r99, %r100, 202;
	// end inline asm
	shl.b32 	%r104, %r108, 4;
	// begin inline asm
	lop3.b32 %r151, %r54, %r103, %r104, 202;
	// end inline asm
	shr.u32 	%r107, %r103, 4;
	// begin inline asm
	lop3.b32 %r167, %r54, %r107, %r108, 202;
	// end inline asm
	shl.b32 	%r112, %r116, 4;
	// begin inline asm
	lop3.b32 %r159, %r54, %r111, %r112, 202;
	// end inline asm
	shr.u32 	%r115, %r111, 4;
	// begin inline asm
	lop3.b32 %r175, %r54, %r115, %r116, 202;
	// end inline asm
	mov.u32 	%r120, 25152;
	// begin inline asm
	prmt.b32 %r182, %r118, %r119, %r120;
	// end inline asm
	mov.u32 	%r124, 29521;
	// begin inline asm
	prmt.b32 %r214, %r118, %r119, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r190, %r126, %r127, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r222, %r126, %r127, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r183, %r134, %r135, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r215, %r134, %r135, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r191, %r142, %r143, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r223, %r142, %r143, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r198, %r150, %r151, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r230, %r150, %r151, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r206, %r158, %r159, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r238, %r158, %r159, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r199, %r166, %r167, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r231, %r166, %r167, %r124;
	// end inline asm
	// begin inline asm
	prmt.b32 %r207, %r174, %r175, %r120;
	// end inline asm
	// begin inline asm
	prmt.b32 %r239, %r174, %r175, %r124;
	// end inline asm
	mov.u32 	%r184, 21520;
	// begin inline asm
	prmt.b32 %r181, %r182, %r183, %r184;
	// end inline asm
	mov.u32 	%r188, 30258;
	// begin inline asm
	prmt.b32 %r185, %r182, %r183, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r189, %r190, %r191, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r193, %r190, %r191, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r197, %r198, %r199, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r201, %r198, %r199, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r205, %r206, %r207, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r209, %r206, %r207, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r213, %r214, %r215, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r217, %r214, %r215, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r221, %r222, %r223, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r225, %r222, %r223, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r229, %r230, %r231, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r233, %r230, %r231, %r188;
	// end inline asm
	// begin inline asm
	prmt.b32 %r237, %r238, %r239, %r184;
	// end inline asm
	// begin inline asm
	prmt.b32 %r241, %r238, %r239, %r188;
	// end inline asm
	mul.hi.s16 	%rs21, %rs7, 10923;
	shr.u16 	%rs22, %rs21, 15;
	shr.s16 	%rs23, %rs21, 2;
	add.s16 	%rs24, %rs23, %rs22;
	mul.lo.s16 	%rs25, %rs24, 24;
	sub.s16 	%rs26, %rs7, %rs25;
	cvt.s32.s16 	%r298, %rs26;
	add.s32 	%r299, %r12, %r298;
	mul.wide.s32 	%rd132, %r299, 4;
	add.s64 	%rd134, %rd123, %rd132;
	st.shared.u32 	[%rd134], %r181;
	st.shared.u32 	[%rd134+512], %r189;
	st.shared.u32 	[%rd134+256], %r185;
	st.shared.u32 	[%rd134+768], %r193;
	add.s32 	%r300, %r13, %r298;
	mul.wide.s32 	%rd135, %r300, 4;
	add.s64 	%rd136, %rd123, %rd135;
	st.shared.u32 	[%rd136], %r197;
	st.shared.u32 	[%rd136+512], %r205;
	st.shared.u32 	[%rd136+256], %r201;
	st.shared.u32 	[%rd136+768], %r209;
	st.shared.u32 	[%rd134+128], %r213;
	st.shared.u32 	[%rd134+640], %r221;
	st.shared.u32 	[%rd134+384], %r217;
	st.shared.u32 	[%rd134+896], %r225;
	st.shared.u32 	[%rd136+128], %r229;
	st.shared.u32 	[%rd136+640], %r237;
	st.shared.u32 	[%rd136+384], %r233;
	st.shared.u32 	[%rd136+896], %r241;
	bar.sync 	0;
	add.s32 	%r301, %r248, %r1;
	cvt.u16.u32 	%rs27, %r301;
	mul.hi.s16 	%rs28, %rs27, 10923;
	shr.u16 	%rs29, %rs28, 15;
	shr.s16 	%rs30, %rs28, 2;
	add.s16 	%rs31, %rs30, %rs29;
	mul.lo.s16 	%rs32, %rs31, 24;
	sub.s16 	%rs33, %rs27, %rs32;
	cvt.s32.s16 	%r302, %rs33;
	add.s32 	%r303, %r14, %r302;
	add.s32 	%r304, %r303, %r16;
	mul.wide.s32 	%rd137, %r304, 4;
	add.s64 	%rd138, %rd123, %rd137;
	ld.shared.u32 	%r305, [%rd138];
	bar.sync 	0;
	shfl.sync.idx.b32	%r306, %r3, 0, 31, -1;
	shfl.sync.idx.b32	%r307, %r3, 1, 31, -1;
	shfl.sync.idx.b32	%r308, %r3, 2, 31, -1;
	shfl.sync.idx.b32	%r309, %r3, 3, 31, -1;
	shfl.sync.idx.b32	%r310, %r3, 4, 31, -1;
	shfl.sync.idx.b32	%r311, %r3, 5, 31, -1;
	shfl.sync.idx.b32	%r312, %r3, 6, 31, -1;
	shfl.sync.idx.b32	%r313, %r3, 7, 31, -1;
	shfl.sync.idx.b32	%r314, %r3, 8, 31, -1;
	shfl.sync.idx.b32	%r315, %r3, 9, 31, -1;
	shfl.sync.idx.b32	%r316, %r3, 10, 31, -1;
	shfl.sync.idx.b32	%r317, %r3, 11, 31, -1;
	shfl.sync.idx.b32	%r318, %r3, 12, 31, -1;
	shfl.sync.idx.b32	%r319, %r3, 13, 31, -1;
	shfl.sync.idx.b32	%r320, %r3, 14, 31, -1;
	shfl.sync.idx.b32	%r321, %r3, 15, 31, -1;
	shfl.sync.idx.b32	%r322, %r3, 16, 31, -1;
	shfl.sync.idx.b32	%r323, %r3, 17, 31, -1;
	shfl.sync.idx.b32	%r324, %r3, 18, 31, -1;
	shfl.sync.idx.b32	%r325, %r3, 19, 31, -1;
	shfl.sync.idx.b32	%r326, %r3, 20, 31, -1;
	shfl.sync.idx.b32	%r327, %r3, 21, 31, -1;
	shfl.sync.idx.b32	%r328, %r3, 22, 31, -1;
	shfl.sync.idx.b32	%r329, %r3, 23, 31, -1;
	add.s32 	%r330, %r306, %r302;
	mul.wide.s32 	%rd139, %r330, 4;
	add.s64 	%rd140, %rd123, %rd139;
	st.shared.u32 	[%rd140], %r305;
	add.s32 	%r331, %r307, %r302;
	mul.wide.s32 	%rd141, %r331, 4;
	add.s64 	%rd142, %rd123, %rd141;
	st.shared.u32 	[%rd142], %r305;
	add.s32 	%r332, %r308, %r302;
	mul.wide.s32 	%rd143, %r332, 4;
	add.s64 	%rd144, %rd123, %rd143;
	st.shared.u32 	[%rd144], %r305;
	add.s32 	%r333, %r309, %r302;
	mul.wide.s32 	%rd145, %r333, 4;
	add.s64 	%rd146, %rd123, %rd145;
	st.shared.u32 	[%rd146], %r305;
	add.s32 	%r334, %r310, %r302;
	mul.wide.s32 	%rd147, %r334, 4;
	add.s64 	%rd148, %rd123, %rd147;
	st.shared.u32 	[%rd148], %r305;
	add.s32 	%r335, %r311, %r302;
	mul.wide.s32 	%rd149, %r335, 4;
	add.s64 	%rd150, %rd123, %rd149;
	st.shared.u32 	[%rd150], %r305;
	add.s32 	%r336, %r312, %r302;
	mul.wide.s32 	%rd151, %r336, 4;
	add.s64 	%rd152, %rd123, %rd151;
	st.shared.u32 	[%rd152], %r305;
	add.s32 	%r337, %r313, %r302;
	mul.wide.s32 	%rd153, %r337, 4;
	add.s64 	%rd154, %rd123, %rd153;
	st.shared.u32 	[%rd154], %r305;
	add.s32 	%r338, %r314, %r302;
	mul.wide.s32 	%rd155, %r338, 4;
	add.s64 	%rd156, %rd123, %rd155;
	st.shared.u32 	[%rd156], %r305;
	add.s32 	%r339, %r315, %r302;
	mul.wide.s32 	%rd157, %r339, 4;
	add.s64 	%rd158, %rd123, %rd157;
	st.shared.u32 	[%rd158], %r305;
	add.s32 	%r340, %r316, %r302;
	mul.wide.s32 	%rd159, %r340, 4;
	add.s64 	%rd160, %rd123, %rd159;
	st.shared.u32 	[%rd160], %r305;
	add.s32 	%r341, %r317, %r302;
	mul.wide.s32 	%rd161, %r341, 4;
	add.s64 	%rd162, %rd123, %rd161;
	st.shared.u32 	[%rd162], %r305;
	add.s32 	%r342, %r318, %r302;
	mul.wide.s32 	%rd163, %r342, 4;
	add.s64 	%rd164, %rd123, %rd163;
	st.shared.u32 	[%rd164], %r305;
	add.s32 	%r343, %r319, %r302;
	mul.wide.s32 	%rd165, %r343, 4;
	add.s64 	%rd166, %rd123, %rd165;
	st.shared.u32 	[%rd166], %r305;
	add.s32 	%r344, %r320, %r302;
	mul.wide.s32 	%rd167, %r344, 4;
	add.s64 	%rd168, %rd123, %rd167;
	st.shared.u32 	[%rd168], %r305;
	add.s32 	%r345, %r321, %r302;
	mul.wide.s32 	%rd169, %r345, 4;
	add.s64 	%rd170, %rd123, %rd169;
	st.shared.u32 	[%rd170], %r305;
	add.s32 	%r346, %r322, %r302;
	mul.wide.s32 	%rd171, %r346, 4;
	add.s64 	%rd172, %rd123, %rd171;
	st.shared.u32 	[%rd172], %r305;
	add.s32 	%r347, %r323, %r302;
	mul.wide.s32 	%rd173, %r347, 4;
	add.s64 	%rd174, %rd123, %rd173;
	st.shared.u32 	[%rd174], %r305;
	add.s32 	%r348, %r324, %r302;
	mul.wide.s32 	%rd175, %r348, 4;
	add.s64 	%rd176, %rd123, %rd175;
	st.shared.u32 	[%rd176], %r305;
	add.s32 	%r349, %r325, %r302;
	mul.wide.s32 	%rd177, %r349, 4;
	add.s64 	%rd178, %rd123, %rd177;
	st.shared.u32 	[%rd178], %r305;
	add.s32 	%r350, %r326, %r302;
	mul.wide.s32 	%rd179, %r350, 4;
	add.s64 	%rd180, %rd123, %rd179;
	st.shared.u32 	[%rd180], %r305;
	add.s32 	%r351, %r327, %r302;
	mul.wide.s32 	%rd181, %r351, 4;
	add.s64 	%rd182, %rd123, %rd181;
	st.shared.u32 	[%rd182], %r305;
	add.s32 	%r352, %r328, %r302;
	mul.wide.s32 	%rd183, %r352, 4;
	add.s64 	%rd184, %rd123, %rd183;
	st.shared.u32 	[%rd184], %r24;
	add.s32 	%r354, %r329, %r302;
	mul.wide.s32 	%rd185, %r354, 4;
	add.s64 	%rd186, %rd123, %rd185;
	st.shared.u32 	[%rd186], %r24;
	bar.sync 	0;
	cvt.u16.u32 	%rs34, %r248;
	mul.hi.s16 	%rs35, %rs34, 10923;
	shr.u16 	%rs36, %rs35, 15;
	shr.s16 	%rs37, %rs35, 2;
	add.s16 	%rs38, %rs37, %rs36;
	mul.lo.s16 	%rs39, %rs38, 24;
	sub.s16 	%rs40, %rs34, %rs39;
	cvt.s32.s16 	%r355, %rs40;
	add.s32 	%r356, %r17, %r355;
	add.s32 	%r357, %r356, %r18;
	mul.wide.s32 	%rd187, %r357, 4;
	add.s64 	%rd188, %rd123, %rd187;
	ld.shared.u32 	%r358, [%rd188];
	st.local.u32 	[%rd2], %r358;
	ld.shared.u32 	%r359, [%rd50+4];
	st.local.u32 	[%rd3], %r359;
	ld.shared.u32 	%r360, [%rd50+8];
	st.local.u32 	[%rd4], %r360;
	ld.shared.u32 	%r361, [%rd50+12];
	st.local.u32 	[%rd5], %r361;
	ld.shared.u32 	%r362, [%rd50+16];
	st.local.u32 	[%rd6], %r362;
	ld.shared.u32 	%r363, [%rd50+20];
	st.local.u32 	[%rd7], %r363;
	ld.shared.u32 	%r364, [%rd50+24];
	st.local.u32 	[%rd8], %r364;
	ld.shared.u32 	%r365, [%rd50+28];
	st.local.u32 	[%rd9], %r365;
	ld.shared.u32 	%r366, [%rd50+32];
	st.local.u32 	[%rd10], %r366;
	ld.shared.u32 	%r367, [%rd50+36];
	st.local.u32 	[%rd11], %r367;
	ld.shared.u32 	%r368, [%rd50+40];
	st.local.u32 	[%rd12], %r368;
	ld.shared.u32 	%r369, [%rd50+44];
	st.local.u32 	[%rd13], %r369;
	ld.shared.u32 	%r370, [%rd50+48];
	st.local.u32 	[%rd14], %r370;
	ld.shared.u32 	%r371, [%rd50+52];
	st.local.u32 	[%rd15], %r371;
	ld.shared.u32 	%r372, [%rd50+56];
	st.local.u32 	[%rd16], %r372;
	ld.shared.u32 	%r373, [%rd50+60];
	st.local.u32 	[%rd17], %r373;
	add.s16 	%rs41, %rs34, 16;
	mul.hi.s16 	%rs42, %rs41, 10923;
	shr.u16 	%rs43, %rs42, 15;
	shr.s16 	%rs44, %rs42, 2;
	add.s16 	%rs45, %rs44, %rs43;
	mul.lo.s16 	%rs46, %rs45, 24;
	sub.s16 	%rs47, %rs41, %rs46;
	cvt.s32.s16 	%r374, %rs47;
	add.s32 	%r375, %r17, %r374;
	add.s32 	%r376, %r375, %r18;
	mul.wide.s32 	%rd189, %r376, 4;
	add.s64 	%rd190, %rd123, %rd189;
	ld.shared.u32 	%r377, [%rd190];
	st.local.u32 	[%rd18], %r377;
	add.s16 	%rs48, %rs34, 17;
	mul.hi.s16 	%rs49, %rs48, 10923;
	shr.u16 	%rs50, %rs49, 15;
	shr.s16 	%rs51, %rs49, 2;
	add.s16 	%rs52, %rs51, %rs50;
	mul.lo.s16 	%rs53, %rs52, 24;
	sub.s16 	%rs54, %rs48, %rs53;
	cvt.s32.s16 	%r378, %rs54;
	add.s32 	%r379, %r17, %r378;
	add.s32 	%r380, %r379, %r18;
	mul.wide.s32 	%rd191, %r380, 4;
	add.s64 	%rd192, %rd123, %rd191;
	ld.shared.u32 	%r381, [%rd192];
	st.local.u32 	[%rd19], %r381;
	add.s16 	%rs55, %rs34, 18;
	mul.hi.s16 	%rs56, %rs55, 10923;
	shr.u16 	%rs57, %rs56, 15;
	shr.s16 	%rs58, %rs56, 2;
	add.s16 	%rs59, %rs58, %rs57;
	mul.lo.s16 	%rs60, %rs59, 24;
	sub.s16 	%rs61, %rs55, %rs60;
	cvt.s32.s16 	%r382, %rs61;
	add.s32 	%r383, %r17, %r382;
	add.s32 	%r384, %r383, %r18;
	mul.wide.s32 	%rd193, %r384, 4;
	add.s64 	%rd194, %rd123, %rd193;
	ld.shared.u32 	%r385, [%rd194];
	st.local.u32 	[%rd20], %r385;
	add.s16 	%rs62, %rs34, 19;
	mul.hi.s16 	%rs63, %rs62, 10923;
	shr.u16 	%rs64, %rs63, 15;
	shr.s16 	%rs65, %rs63, 2;
	add.s16 	%rs66, %rs65, %rs64;
	mul.lo.s16 	%rs67, %rs66, 24;
	sub.s16 	%rs68, %rs62, %rs67;
	cvt.s32.s16 	%r386, %rs68;
	add.s32 	%r387, %r17, %r386;
	add.s32 	%r388, %r387, %r18;
	mul.wide.s32 	%rd195, %r388, 4;
	add.s64 	%rd196, %rd123, %rd195;
	ld.shared.u32 	%r389, [%rd196];
	st.local.u32 	[%rd21], %r389;
	add.s16 	%rs69, %rs34, 20;
	mul.hi.s16 	%rs70, %rs69, 10923;
	shr.u16 	%rs71, %rs70, 15;
	shr.s16 	%rs72, %rs70, 2;
	add.s16 	%rs73, %rs72, %rs71;
	mul.lo.s16 	%rs74, %rs73, 24;
	sub.s16 	%rs75, %rs69, %rs74;
	cvt.s32.s16 	%r390, %rs75;
	add.s32 	%r391, %r17, %r390;
	add.s32 	%r392, %r391, %r18;
	mul.wide.s32 	%rd197, %r392, 4;
	add.s64 	%rd198, %rd123, %rd197;
	ld.shared.u32 	%r393, [%rd198];
	st.local.u32 	[%rd22], %r393;
	add.s16 	%rs76, %rs34, 21;
	mul.hi.s16 	%rs77, %rs76, 10923;
	shr.u16 	%rs78, %rs77, 15;
	shr.s16 	%rs79, %rs77, 2;
	add.s16 	%rs80, %rs79, %rs78;
	mul.lo.s16 	%rs81, %rs80, 24;
	sub.s16 	%rs82, %rs76, %rs81;
	cvt.s32.s16 	%r394, %rs82;
	add.s32 	%r395, %r17, %r394;
	add.s32 	%r396, %r395, %r18;
	mul.wide.s32 	%rd199, %r396, 4;
	add.s64 	%rd200, %rd123, %rd199;
	ld.shared.u32 	%r397, [%rd200];
	st.local.u32 	[%rd23], %r397;
	add.s16 	%rs83, %rs34, 22;
	mul.hi.s16 	%rs84, %rs83, 10923;
	shr.u16 	%rs85, %rs84, 15;
	shr.s16 	%rs86, %rs84, 2;
	add.s16 	%rs87, %rs86, %rs85;
	mul.lo.s16 	%rs88, %rs87, 24;
	sub.s16 	%rs89, %rs83, %rs88;
	cvt.s32.s16 	%r398, %rs89;
	add.s32 	%r399, %r17, %r398;
	add.s32 	%r400, %r399, %r18;
	mul.wide.s32 	%rd201, %r400, 4;
	add.s64 	%rd202, %rd123, %rd201;
	ld.shared.u32 	%r401, [%rd202];
	st.local.u32 	[%rd24], %r401;
	add.s16 	%rs90, %rs34, 23;
	mul.hi.s16 	%rs91, %rs90, 10923;
	shr.u16 	%rs92, %rs91, 15;
	shr.s16 	%rs93, %rs91, 2;
	add.s16 	%rs94, %rs93, %rs92;
	mul.lo.s16 	%rs95, %rs94, 24;
	sub.s16 	%rs96, %rs90, %rs95;
	cvt.s32.s16 	%r402, %rs96;
	add.s32 	%r403, %r17, %r402;
	add.s32 	%r404, %r403, %r18;
	mul.wide.s32 	%rd203, %r404, 4;
	add.s64 	%rd204, %rd123, %rd203;
	ld.shared.u32 	%r405, [%rd204];
	st.local.u32 	[%rd25], %r405;
	bar.sync 	0;
	mov.u32 	%r695, 48;
LBB0_4:                                 // %L47403
                                        //   Parent Loop BB0_3 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	add.u64 	%rd205, %SP, 96;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd205;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd60;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 2
	add.u64 	%rd207, %SP, 112;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd207;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd61;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 3
	add.u64 	%rd209, %SP, 128;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd209;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd62;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 4
	add.u64 	%rd211, %SP, 144;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd211;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd63;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 5
	add.u64 	%rd213, %SP, 160;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd213;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd64;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 6
	add.u64 	%rd215, %SP, 176;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd215;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd65;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 7
	add.u64 	%rd217, %SP, 192;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd217;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd66;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 8
	add.u64 	%rd219, %SP, 208;
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd219;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd67;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 9
	add.u64 	%rd221, %SP, 224;
	{ // callseq 10, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd221;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd68;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 10
	add.u64 	%rd223, %SP, 240;
	{ // callseq 11, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd223;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd69;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 11
	add.u64 	%rd225, %SP, 256;
	{ // callseq 12, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd225;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd70;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 12
	add.u64 	%rd227, %SP, 272;
	{ // callseq 13, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd227;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd71;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 13
	add.u64 	%rd229, %SP, 288;
	{ // callseq 14, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd229;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd72;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 14
	add.u64 	%rd231, %SP, 304;
	{ // callseq 15, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd231;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd73;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 15
	add.u64 	%rd233, %SP, 320;
	{ // callseq 16, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd233;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd74;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 16
	add.u64 	%rd235, %SP, 336;
	{ // callseq 17, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd235;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd75;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 17
	add.u64 	%rd237, %SP, 352;
	{ // callseq 18, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd237;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd76;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 18
	add.u64 	%rd239, %SP, 368;
	{ // callseq 19, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd239;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd77;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 19
	add.u64 	%rd241, %SP, 384;
	{ // callseq 20, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd241;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd78;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 20
	add.u64 	%rd243, %SP, 400;
	{ // callseq 21, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd243;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd79;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 21
	add.u64 	%rd245, %SP, 416;
	{ // callseq 22, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd245;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd80;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 22
	add.u64 	%rd247, %SP, 432;
	{ // callseq 23, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd247;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd81;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 23
	add.u64 	%rd249, %SP, 448;
	{ // callseq 24, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd249;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd82;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 24
	add.u64 	%rd251, %SP, 464;
	{ // callseq 25, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd251;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd83;
	call.uni 
	julia__convert_9206, 
	(
	param0, 
	param1
	);
	} // callseq 25
	add.s32 	%r695, %r695, -4;
	setp.ne.s32 	%p3, %r695, 0;
	@%p3 bra 	LBB0_4;
// %bb.5:                               // %L48016
                                        //   in Loop: Header=BB0_3 Depth=1
	add.s32 	%r22, %r694, 48;
	setp.ne.s32 	%p4, %r694, 2016;
	mov.u32 	%r694, %r22;
	@%p4 bra 	LBB0_3;
// %bb.6:                               // %L48029
	ret;
LBB0_1:                                 // %L9
	ld.param.u64 	%rd51, [_Z14julia_frb_414713CuDeviceArrayI6Int4x8Li1ELi1EES_I5Int32Li1ELi1EES_I9Float16x2Li1ELi1EE_param_0];
	mov.u64 	%rd108, exception1;
	cvta.global.u64 	%rd109, %rd108;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd109;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[8];
	st.param.b64 	[param0+0], %rd51;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
