Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FinalLab\Lab1\Div5.vf" into library work
Parsing module <Div5>.
Analyzing Verilog file "C:\FinalLab\Lab1\Div2.vf" into library work
Parsing module <Div2>.
Analyzing Verilog file "C:\FinalLab\Lab1\Div10.vf" into library work
Parsing module <Div5_MUSER_Div10>.
Parsing module <Div2_MUSER_Div10>.
Parsing module <Div10>.
Analyzing Verilog file "C:\FinalLab\Lab1\Hex_to_7seg.vf" into library work
Parsing module <D4_16E_HXILINX_Hex_to_7seg>.
Parsing module <NOR6_HXILINX_Hex_to_7seg>.
Parsing module <Hex_to_7seg>.
Analyzing Verilog file "C:\FinalLab\Lab1\Divmain2.vf" into library work
Parsing module <Div5_MUSER_Divmain2>.
Parsing module <Div2_MUSER_Divmain2>.
Parsing module <Div10_MUSER_Divmain2>.
Parsing module <Divmain2>.
Analyzing Verilog file "C:\FinalLab\Lab1\main.vf" into library work
Parsing module <D4_16E_HXILINX_main>.
Parsing module <NOR6_HXILINX_main>.
Parsing module <CB2RE_HXILINX_main>.
Parsing module <M4_1E_HXILINX_main>.
Parsing module <Div5_MUSER_main>.
Parsing module <Div2_MUSER_main>.
Parsing module <Div10_MUSER_main>.
Parsing module <Divmain2_MUSER_main>.
Parsing module <Hex_to_7seg_MUSER_main>.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <main>.

Elaborating module <Hex_to_7seg_MUSER_main>.

Elaborating module <D4_16E_HXILINX_main>.

Elaborating module <NOR4>.

Elaborating module <NOR6_HXILINX_main>.

Elaborating module <NOR5>.

Elaborating module <VCC>.

Elaborating module <NAND2B2>.

Elaborating module <NAND2B1>.

Elaborating module <NAND2>.

Elaborating module <CB2RE_HXILINX_main>.
WARNING:HDLCompiler:413 - "C:\FinalLab\Lab1\main.vf" Line 134: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <M4_1E_HXILINX_main>.

Elaborating module <GND>.

Elaborating module <Divmain2_MUSER_main>.

Elaborating module <Div2_MUSER_main>.

Elaborating module <FDC>.

Elaborating module <INV>.

Elaborating module <Div10_MUSER_main>.

Elaborating module <Div5_MUSER_main>.

Elaborating module <AND2>.
WARNING:HDLCompiler:552 - "C:\FinalLab\Lab1\main.vf" Line 410: Input port R is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Set property "HU_SET = XLXI_3_3" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_9_4" for instance <XLXI_9>.
    Set property "HU_SET = XLXI_10_5" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_11_6" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_12_7" for instance <XLXI_12>.
    Set property "LOC = P27,P29,P32,P34,P35,P40,P41" for signal <XLXN_14>.
    Set property "LOC = P30,P33,P43,P44" for signal <XLXN_15>.
    Set property "LOC = P123" for signal <OSC>.
WARNING:Xst:2898 - Port 'R', unconnected in block instance 'XLXI_3', is tied to GND.
INFO:Xst:3210 - "C:\FinalLab\Lab1\main.vf" line 410: Output port <CEO> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\FinalLab\Lab1\main.vf" line 410: Output port <TC> of the instance <XLXI_3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <Hex_to_7seg_MUSER_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_1" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_6_2" for instance <XLXI_6>.
INFO:Xst:3210 - "C:\FinalLab\Lab1\main.vf" line 305: Output port <D8> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Hex_to_7seg_MUSER_main> synthesized.

Synthesizing Unit <D4_16E_HXILINX_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	inferred  16 Multiplexer(s).
Unit <D4_16E_HXILINX_main> synthesized.

Synthesizing Unit <NOR6_HXILINX_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	no macro.
Unit <NOR6_HXILINX_main> synthesized.

Synthesizing Unit <CB2RE_HXILINX_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q0>.
    Found 2-bit adder for signal <Q1_GND_11_o_add_1_OUT> created at line 134.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2RE_HXILINX_main> synthesized.

Synthesizing Unit <M4_1E_HXILINX_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 164.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_main> synthesized.

Synthesizing Unit <Divmain2_MUSER_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	no macro.
Unit <Divmain2_MUSER_main> synthesized.

Synthesizing Unit <Div2_MUSER_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	no macro.
Unit <Div2_MUSER_main> synthesized.

Synthesizing Unit <Div10_MUSER_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	no macro.
Unit <Div10_MUSER_main> synthesized.

Synthesizing Unit <Div5_MUSER_main>.
    Related source file is "C:\FinalLab\Lab1\main.vf".
    Summary:
	no macro.
Unit <Div5_MUSER_main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 1
 2-bit register                                        : 1
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2RE_HXILINX_main>.
The following registers are absorbed into counter <Q0_Q1>: 1 register on signal <Q0_Q1>.
Unit <CB2RE_HXILINX_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Multiplexers                                         : 24
 1-bit 2-to-1 multiplexer                              : 20
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <Hex_to_7seg_MUSER_main> ...

Optimizing unit <CB2RE_HXILINX_main> ...

Optimizing unit <D4_16E_HXILINX_main> ...

Optimizing unit <NOR6_HXILINX_main> ...

Optimizing unit <M4_1E_HXILINX_main> ...
WARNING:Xst:1290 - Hierarchical block <XLXI_9> is unconnected in block <main>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 19
 Flip-Flops                                            : 19

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 37
#      AND2                        : 4
#      GND                         : 2
#      INV                         : 19
#      LUT2                        : 3
#      LUT3                        : 7
#      LUT4                        : 1
#      VCC                         : 1
# FlipFlops/Latches                : 19
#      FD                          : 5
#      FDC                         : 12
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11
# Logical                          : 9
#      NAND2                       : 1
#      NAND2B1                     : 2
#      NAND2B2                     : 1
#      NOR4                        : 3
#      NOR5                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              19  out of  11440     0%  
 Number of Slice LUTs:                   30  out of   5720     0%  
    Number used as Logic:                30  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     49
   Number with an unused Flip Flop:      30  out of     49    61%  
   Number with an unused LUT:            19  out of     49    38%  
   Number of fully used LUT-FF pairs:     0  out of     49     0%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
XLXI_16/XLXI_2/XLXI_2/XLXN_1       | NONE(XLXI_16/XLXI_2/XLXI_2/XLXI_9)| 1     |
XLXI_16/XLXI_2/XLXI_2/XLXN_17      | NONE(XLXI_16/XLXI_2/XLXI_2/XLXI_1)| 1     |
XLXI_16/XLXI_2/XLXN_1              | NONE(XLXI_16/XLXI_2/XLXI_2/XLXI_2)| 1     |
XLXI_16/XLXI_3/XLXI_2/XLXN_1       | NONE(XLXI_16/XLXI_3/XLXI_2/XLXI_9)| 1     |
XLXI_16/XLXI_3/XLXI_2/XLXN_17      | NONE(XLXI_16/XLXI_3/XLXI_2/XLXI_1)| 1     |
XLXI_16/XLXI_3/XLXN_1              | NONE(XLXI_16/XLXI_3/XLXI_2/XLXI_2)| 1     |
XLXI_16/XLXI_4/XLXI_2/XLXN_1       | NONE(XLXI_16/XLXI_4/XLXI_2/XLXI_9)| 1     |
XLXI_16/XLXI_4/XLXI_2/XLXN_17      | NONE(XLXI_16/XLXI_4/XLXI_2/XLXI_1)| 1     |
XLXI_16/XLXI_4/XLXN_1              | NONE(XLXI_16/XLXI_4/XLXI_2/XLXI_2)| 1     |
XLXI_16/XLXI_5/XLXI_2/XLXN_1       | NONE(XLXI_16/XLXI_5/XLXI_2/XLXI_9)| 1     |
XLXI_16/XLXI_5/XLXI_2/XLXN_17      | NONE(XLXI_16/XLXI_5/XLXI_2/XLXI_1)| 1     |
XLXI_16/XLXI_5/XLXN_1              | NONE(XLXI_16/XLXI_5/XLXI_2/XLXI_2)| 1     |
XLXN_4                             | NONE(XLXI_3/Q0_Q1_1)              | 2     |
OSC                                | BUFGP                             | 1     |
XLXI_16/XLXN_4                     | NONE(XLXI_16/XLXI_5/XLXI_1/XLXI_5)| 1     |
XLXI_16/XLXN_3                     | NONE(XLXI_16/XLXI_4/XLXI_1/XLXI_5)| 1     |
XLXI_16/XLXN_2                     | NONE(XLXI_16/XLXI_3/XLXI_1/XLXI_5)| 1     |
XLXI_16/XLXN_1                     | NONE(XLXI_16/XLXI_2/XLXI_1/XLXI_5)| 1     |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.778ns (Maximum Frequency: 359.997MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.287ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_2/XLXI_2/XLXN_1'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_2/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_16/XLXI_2/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_16/XLXI_2/XLXI_2/XLXN_1 falling
  Destination Clock: XLXI_16/XLXI_2/XLXI_2/XLXN_1 falling

  Data Path: XLXI_16/XLXI_2/XLXI_2/XLXI_9 to XLXI_16/XLXI_2/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_16/XLXI_2/XLXI_2/XLXI_9 (XLXI_16/XLXN_2)
     AND2:I0->O            3   0.203   0.650  XLXI_16/XLXI_2/XLXI_2/XLXI_19 (XLXI_16/XLXI_2/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_2/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_2/XLXI_2/XLXN_17'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_2/XLXI_2/XLXI_1 (FF)
  Destination:       XLXI_16/XLXI_2/XLXI_2/XLXI_1 (FF)
  Source Clock:      XLXI_16/XLXI_2/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_16/XLXI_2/XLXI_2/XLXN_17 falling

  Data Path: XLXI_16/XLXI_2/XLXI_2/XLXI_1 to XLXI_16/XLXI_2/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_16/XLXI_2/XLXI_2/XLXI_1 (XLXI_16/XLXI_2/XLXI_2/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_16/XLXI_2/XLXI_2/XLXI_8 (XLXI_16/XLXI_2/XLXI_2/XLXN_13)
     FDC:D                     0.102          XLXI_16/XLXI_2/XLXI_2/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_2/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_2/XLXI_2/XLXI_2 (FF)
  Destination:       XLXI_16/XLXI_2/XLXI_2/XLXI_2 (FF)
  Source Clock:      XLXI_16/XLXI_2/XLXN_1 rising
  Destination Clock: XLXI_16/XLXI_2/XLXN_1 rising

  Data Path: XLXI_16/XLXI_2/XLXI_2/XLXI_2 to XLXI_16/XLXI_2/XLXI_2/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_16/XLXI_2/XLXI_2/XLXI_2 (XLXI_16/XLXI_2/XLXI_2/XLXN_17)
     AND2:I1->O            3   0.223   0.650  XLXI_16/XLXI_2/XLXI_2/XLXI_19 (XLXI_16/XLXI_2/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_2/XLXI_2/XLXI_2
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_3/XLXI_2/XLXN_1'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_3/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_16/XLXI_3/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_16/XLXI_3/XLXI_2/XLXN_1 falling
  Destination Clock: XLXI_16/XLXI_3/XLXI_2/XLXN_1 falling

  Data Path: XLXI_16/XLXI_3/XLXI_2/XLXI_9 to XLXI_16/XLXI_3/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_16/XLXI_3/XLXI_2/XLXI_9 (XLXI_16/XLXN_3)
     AND2:I0->O            3   0.203   0.650  XLXI_16/XLXI_3/XLXI_2/XLXI_19 (XLXI_16/XLXI_3/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_3/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_3/XLXI_2/XLXN_17'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_3/XLXI_2/XLXI_1 (FF)
  Destination:       XLXI_16/XLXI_3/XLXI_2/XLXI_1 (FF)
  Source Clock:      XLXI_16/XLXI_3/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_16/XLXI_3/XLXI_2/XLXN_17 falling

  Data Path: XLXI_16/XLXI_3/XLXI_2/XLXI_1 to XLXI_16/XLXI_3/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_16/XLXI_3/XLXI_2/XLXI_1 (XLXI_16/XLXI_3/XLXI_2/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_16/XLXI_3/XLXI_2/XLXI_8 (XLXI_16/XLXI_3/XLXI_2/XLXN_13)
     FDC:D                     0.102          XLXI_16/XLXI_3/XLXI_2/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_3/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_3/XLXI_2/XLXI_2 (FF)
  Destination:       XLXI_16/XLXI_3/XLXI_2/XLXI_2 (FF)
  Source Clock:      XLXI_16/XLXI_3/XLXN_1 rising
  Destination Clock: XLXI_16/XLXI_3/XLXN_1 rising

  Data Path: XLXI_16/XLXI_3/XLXI_2/XLXI_2 to XLXI_16/XLXI_3/XLXI_2/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_16/XLXI_3/XLXI_2/XLXI_2 (XLXI_16/XLXI_3/XLXI_2/XLXN_17)
     AND2:I1->O            3   0.223   0.650  XLXI_16/XLXI_3/XLXI_2/XLXI_19 (XLXI_16/XLXI_3/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_3/XLXI_2/XLXI_2
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_4/XLXI_2/XLXN_1'
  Clock period: 2.746ns (frequency: 364.232MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.746ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_4/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_16/XLXI_4/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_16/XLXI_4/XLXI_2/XLXN_1 falling
  Destination Clock: XLXI_16/XLXI_4/XLXI_2/XLXN_1 falling

  Data Path: XLXI_16/XLXI_4/XLXI_2/XLXI_9 to XLXI_16/XLXI_4/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  XLXI_16/XLXI_4/XLXI_2/XLXI_9 (XLXI_16/XLXN_4)
     AND2:I0->O            3   0.203   0.650  XLXI_16/XLXI_4/XLXI_2/XLXI_19 (XLXI_16/XLXI_4/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_4/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.746ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_4/XLXI_2/XLXN_17'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_4/XLXI_2/XLXI_1 (FF)
  Destination:       XLXI_16/XLXI_4/XLXI_2/XLXI_1 (FF)
  Source Clock:      XLXI_16/XLXI_4/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_16/XLXI_4/XLXI_2/XLXN_17 falling

  Data Path: XLXI_16/XLXI_4/XLXI_2/XLXI_1 to XLXI_16/XLXI_4/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_16/XLXI_4/XLXI_2/XLXI_1 (XLXI_16/XLXI_4/XLXI_2/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_16/XLXI_4/XLXI_2/XLXI_8 (XLXI_16/XLXI_4/XLXI_2/XLXN_13)
     FDC:D                     0.102          XLXI_16/XLXI_4/XLXI_2/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_4/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_4/XLXI_2/XLXI_2 (FF)
  Destination:       XLXI_16/XLXI_4/XLXI_2/XLXI_2 (FF)
  Source Clock:      XLXI_16/XLXI_4/XLXN_1 rising
  Destination Clock: XLXI_16/XLXI_4/XLXN_1 rising

  Data Path: XLXI_16/XLXI_4/XLXI_2/XLXI_2 to XLXI_16/XLXI_4/XLXI_2/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_16/XLXI_4/XLXI_2/XLXI_2 (XLXI_16/XLXI_4/XLXI_2/XLXN_17)
     AND2:I1->O            3   0.223   0.650  XLXI_16/XLXI_4/XLXI_2/XLXI_19 (XLXI_16/XLXI_4/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_4/XLXI_2/XLXI_2
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_5/XLXI_2/XLXN_1'
  Clock period: 2.778ns (frequency: 359.997MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.778ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_5/XLXI_2/XLXI_9 (FF)
  Destination:       XLXI_16/XLXI_5/XLXI_2/XLXI_9 (FF)
  Source Clock:      XLXI_16/XLXI_5/XLXI_2/XLXN_1 falling
  Destination Clock: XLXI_16/XLXI_5/XLXI_2/XLXN_1 falling

  Data Path: XLXI_16/XLXI_5/XLXI_2/XLXI_9 to XLXI_16/XLXI_5/XLXI_2/XLXI_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.048  XLXI_16/XLXI_5/XLXI_2/XLXI_9 (XLXN_4)
     AND2:I0->O            3   0.203   0.650  XLXI_16/XLXI_5/XLXI_2/XLXI_19 (XLXI_16/XLXI_5/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_5/XLXI_2/XLXI_9
    ----------------------------------------
    Total                      2.778ns (1.080ns logic, 1.698ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_5/XLXI_2/XLXN_17'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_5/XLXI_2/XLXI_1 (FF)
  Destination:       XLXI_16/XLXI_5/XLXI_2/XLXI_1 (FF)
  Source Clock:      XLXI_16/XLXI_5/XLXI_2/XLXN_17 falling
  Destination Clock: XLXI_16/XLXI_5/XLXI_2/XLXN_17 falling

  Data Path: XLXI_16/XLXI_5/XLXI_2/XLXI_1 to XLXI_16/XLXI_5/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  XLXI_16/XLXI_5/XLXI_2/XLXI_1 (XLXI_16/XLXI_5/XLXI_2/XLXN_1)
     INV:I->O              2   0.568   0.616  XLXI_16/XLXI_5/XLXI_2/XLXI_8 (XLXI_16/XLXI_5/XLXI_2/XLXN_13)
     FDC:D                     0.102          XLXI_16/XLXI_5/XLXI_2/XLXI_1
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXI_5/XLXN_1'
  Clock period: 2.712ns (frequency: 368.800MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.712ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_5/XLXI_2/XLXI_2 (FF)
  Destination:       XLXI_16/XLXI_5/XLXI_2/XLXI_2 (FF)
  Source Clock:      XLXI_16/XLXI_5/XLXN_1 rising
  Destination Clock: XLXI_16/XLXI_5/XLXN_1 rising

  Data Path: XLXI_16/XLXI_5/XLXI_2/XLXI_2 to XLXI_16/XLXI_5/XLXI_2/XLXI_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  XLXI_16/XLXI_5/XLXI_2/XLXI_2 (XLXI_16/XLXI_5/XLXI_2/XLXN_17)
     AND2:I1->O            3   0.223   0.650  XLXI_16/XLXI_5/XLXI_2/XLXI_19 (XLXI_16/XLXI_5/XLXI_2/XLXN_20)
     FDC:CLR                   0.430          XLXI_16/XLXI_5/XLXI_2/XLXI_2
    ----------------------------------------
    Total                      2.712ns (1.100ns logic, 1.612ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_4'
  Clock period: 2.135ns (frequency: 468.296MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.135ns (Levels of Logic = 1)
  Source:            XLXI_3/Q0_Q1_1 (FF)
  Destination:       XLXI_3/Q0_Q1_1 (FF)
  Source Clock:      XLXN_4 rising
  Destination Clock: XLXN_4 rising

  Data Path: XLXI_3/Q0_Q1_1 to XLXI_3/Q0_Q1_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   0.802  Q0_Q1_1 (Q0_Q1_1)
     INV:I->O              1   0.206   0.579  Mcount_Q0_Q1_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          Q0_Q1_1
    ----------------------------------------
    Total                      2.135ns (0.755ns logic, 1.380ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_1/XLXI_5 (FF)
  Destination:       XLXI_16/XLXI_1/XLXI_5 (FF)
  Source Clock:      OSC rising
  Destination Clock: OSC rising

  Data Path: XLXI_16/XLXI_1/XLXI_5 to XLXI_16/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_16/XLXI_1/XLXI_5 (XLXI_16/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_16/XLXI_1/XLXI_10 (XLXI_16/XLXI_1/XLXN_34)
     FD:D                      0.102          XLXI_16/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXN_4'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_5/XLXI_1/XLXI_5 (FF)
  Destination:       XLXI_16/XLXI_5/XLXI_1/XLXI_5 (FF)
  Source Clock:      XLXI_16/XLXN_4 rising
  Destination Clock: XLXI_16/XLXN_4 rising

  Data Path: XLXI_16/XLXI_5/XLXI_1/XLXI_5 to XLXI_16/XLXI_5/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_16/XLXI_5/XLXI_1/XLXI_5 (XLXI_16/XLXI_5/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_16/XLXI_5/XLXI_1/XLXI_10 (XLXI_16/XLXI_5/XLXI_1/XLXN_34)
     FD:D                      0.102          XLXI_16/XLXI_5/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXN_3'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_4/XLXI_1/XLXI_5 (FF)
  Destination:       XLXI_16/XLXI_4/XLXI_1/XLXI_5 (FF)
  Source Clock:      XLXI_16/XLXN_3 rising
  Destination Clock: XLXI_16/XLXN_3 rising

  Data Path: XLXI_16/XLXI_4/XLXI_1/XLXI_5 to XLXI_16/XLXI_4/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_16/XLXI_4/XLXI_1/XLXI_5 (XLXI_16/XLXI_4/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_16/XLXI_4/XLXI_1/XLXI_10 (XLXI_16/XLXI_4/XLXI_1/XLXN_34)
     FD:D                      0.102          XLXI_16/XLXI_4/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXN_2'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_3/XLXI_1/XLXI_5 (FF)
  Destination:       XLXI_16/XLXI_3/XLXI_1/XLXI_5 (FF)
  Source Clock:      XLXI_16/XLXN_2 rising
  Destination Clock: XLXI_16/XLXN_2 rising

  Data Path: XLXI_16/XLXI_3/XLXI_1/XLXI_5 to XLXI_16/XLXI_3/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_16/XLXI_3/XLXI_1/XLXI_5 (XLXI_16/XLXI_3/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_16/XLXI_3/XLXI_1/XLXI_10 (XLXI_16/XLXI_3/XLXI_1/XLXN_34)
     FD:D                      0.102          XLXI_16/XLXI_3/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_16/XLXN_1'
  Clock period: 2.312ns (frequency: 432.507MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.312ns (Levels of Logic = 1)
  Source:            XLXI_16/XLXI_2/XLXI_1/XLXI_5 (FF)
  Destination:       XLXI_16/XLXI_2/XLXI_1/XLXI_5 (FF)
  Source Clock:      XLXI_16/XLXN_1 rising
  Destination Clock: XLXI_16/XLXN_1 rising

  Data Path: XLXI_16/XLXI_2/XLXI_1/XLXI_5 to XLXI_16/XLXI_2/XLXI_1/XLXI_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  XLXI_16/XLXI_2/XLXI_1/XLXI_5 (XLXI_16/XLXI_2/XLXN_1)
     INV:I->O              1   0.568   0.579  XLXI_16/XLXI_2/XLXI_1/XLXI_10 (XLXI_16/XLXI_2/XLXI_1/XLXN_34)
     FD:D                      0.102          XLXI_16/XLXI_2/XLXI_1/XLXI_5
    ----------------------------------------
    Total                      2.312ns (1.117ns logic, 1.195ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_4'
  Total number of paths / destination ports: 78 / 11
-------------------------------------------------------------------------
Offset:              7.287ns (Levels of Logic = 7)
  Source:            XLXI_3/Q0_Q1_0 (FF)
  Destination:       XLXN_14<6> (PAD)
  Source Clock:      XLXN_4 rising

  Data Path: XLXI_3/Q0_Q1_0 to XLXN_14<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.447   1.062  Q0_Q1_0 (Q0_Q1_0)
     end scope: 'XLXI_3:Q1'
     begin scope: 'XLXI_10:S1'
     LUT2:I0->O            7   0.203   1.002  Mmux_O11 (O)
     end scope: 'XLXI_10:O'
     begin scope: 'XLXI_1/XLXI_1:A2'
     LUT3:I0->O            3   0.205   0.879  Mmux_D1211 (D12)
     end scope: 'XLXI_1/XLXI_1:D12'
     NOR4:I3->O            1   0.339   0.579  XLXI_1/XLXI_8 (XLXN_14_6_OBUF)
     OBUF:I->O                 2.571          XLXN_14_6_OBUF (XLXN_14<6>)
    ----------------------------------------
    Total                      7.287ns (3.765ns logic, 3.522ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC            |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_2/XLXI_2/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_2/XLXI_2/XLXN_1|         |         |    2.746|         |
XLXI_16/XLXI_2/XLXN_1       |         |         |    2.712|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_2/XLXI_2/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_2/XLXI_2/XLXN_1 |         |         |    2.746|         |
XLXI_16/XLXI_2/XLXI_2/XLXN_17|         |         |    2.312|         |
XLXI_16/XLXI_2/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_2/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_2/XLXI_2/XLXN_1|         |    2.746|         |         |
XLXI_16/XLXI_2/XLXN_1       |    2.712|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_3/XLXI_2/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_3/XLXI_2/XLXN_1|         |         |    2.746|         |
XLXI_16/XLXI_3/XLXN_1       |         |         |    2.712|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_3/XLXI_2/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_3/XLXI_2/XLXN_1 |         |         |    2.746|         |
XLXI_16/XLXI_3/XLXI_2/XLXN_17|         |         |    2.312|         |
XLXI_16/XLXI_3/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_3/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_3/XLXI_2/XLXN_1|         |    2.746|         |         |
XLXI_16/XLXI_3/XLXN_1       |    2.712|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_4/XLXI_2/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_4/XLXI_2/XLXN_1|         |         |    2.746|         |
XLXI_16/XLXI_4/XLXN_1       |         |         |    2.712|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_4/XLXI_2/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_4/XLXI_2/XLXN_1 |         |         |    2.746|         |
XLXI_16/XLXI_4/XLXI_2/XLXN_17|         |         |    2.312|         |
XLXI_16/XLXI_4/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_4/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_4/XLXI_2/XLXN_1|         |    2.746|         |         |
XLXI_16/XLXI_4/XLXN_1       |    2.712|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_5/XLXI_2/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_5/XLXI_2/XLXN_1|         |         |    2.778|         |
XLXI_16/XLXI_5/XLXN_1       |         |         |    2.712|         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_5/XLXI_2/XLXN_17
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_5/XLXI_2/XLXN_1 |         |         |    2.778|         |
XLXI_16/XLXI_5/XLXI_2/XLXN_17|         |         |    2.312|         |
XLXI_16/XLXI_5/XLXN_1        |         |         |    2.712|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXI_5/XLXN_1
----------------------------+---------+---------+---------+---------+
                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------+---------+---------+---------+---------+
XLXI_16/XLXI_5/XLXI_2/XLXN_1|         |    2.778|         |         |
XLXI_16/XLXI_5/XLXN_1       |    2.712|         |         |         |
----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_16/XLXN_1 |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_16/XLXN_2 |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_16/XLXN_3 |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_16/XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_16/XLXN_4 |    2.312|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_4         |    2.135|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.18 secs
 
--> 

Total memory usage is 4509436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    4 (   0 filtered)

