<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/adc_fifo_8b32b.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/adc_interface.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_aurora_lane.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_aurora_pkg.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_channel_error_detect.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_channel_init_sm.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_chbond_count_dec.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_clock_module.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_error_detect.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_example_des_modified.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_global_logic.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_idle_and_ver_gen.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_lane_init_sm.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_left_align_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_left_align_mux.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_output_mux.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_output_switch_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_reset_logic.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_rx_ll.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_rx_ll_deframer.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_rx_ll_nfc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_rx_ll_pdu_datapath.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_sideband_output.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_standard_cc_module.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_storage_ce_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_storage_count_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_storage_mux.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_storage_switch_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_sym_dec.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_sym_gen.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_transceiver_tile.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_transceiver_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_tx_ll.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_tx_ll_control.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_tx_ll_datapath.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/aurora_8b10b_v5_1_valid_data_counter.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/blk_mem_gen_v4_1.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/dsp_instr_buffer.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/fifo_generator_v6_1.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/gtpa1_dual_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/gtpa1_dual_wrapper_tile.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/gtpa1_dual_wrapper_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/iodrp_controller.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/iodrp_mcb_controller.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/mcb_raw_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/mcb_soft_calibration.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/mcb_soft_calibration_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/memc3_infrastructure.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/memc3_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/memco.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/op2p.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/op2p_host_wb_if.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pcie.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pcie_bram_s6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pcie_bram_top_s6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pcie_brams_s6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pll_for_adc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/pll_for_dsprefclk.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/s6bf_board_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/s6bfip_adc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/s6bfip_dsp.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/s6bfip_memory.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/s6bfip_pcie.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;H:/projects/s6bf_board/FPGA/ise2/User_Sources/xilinx_pcie2wb.vhd&quot; into library work</arg>
</msg>

</messages>

