{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594772950945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594772950945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 19:29:10 2020 " "Processing started: Tue Jul 14 19:29:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594772950945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772950945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772950945 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594772951832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594772951832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/zero_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/zero_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_ext " "Found entity 1: zero_ext" {  } { { "../zero_ext.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/zero_ext.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "../rf.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/rf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../program_counter.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mux_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../mux_2x1.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mux_2x1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../mips.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/im.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/im.sv" { { "Info" "ISGN_ENTITY_NAME" "1 im " "Found entity 1: im" {  } { { "../im.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/im.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dm " "Found entity 1: dm" {  } { { "../dm.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/dm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../control_unit.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mips_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/andre/onedrive/dokumente/tec/uni/4/arquitectura/mips_final_proyect/mips_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg (SystemVerilog) " "Found design unit 1: mips_pkg (SystemVerilog)" {  } { { "../mips_pkg.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594772965995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772965995 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594772966079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ct " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ct\"" {  } { { "../mips.sv" "ct" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf rf:register_f " "Elaborating entity \"rf\" for hierarchy \"rf:register_f\"" {  } { { "../mips.sv" "register_f" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_2rf2 " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_2rf2\"" {  } { { "../mips.sv" "mux_2rf2" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_2PC " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_2PC\"" {  } { { "../mips.sv" "mux_2PC" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:mux_2a " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:mux_2a\"" {  } { { "../mips.sv" "mux_2a" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_ext zero_ext:ze " "Elaborating entity \"zero_ext\" for hierarchy \"zero_ext:ze\"" {  } { { "../mips.sv" "ze" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_r " "Elaborating entity \"alu\" for hierarchy \"alu:alu_r\"" {  } { { "../mips.sv" "alu_r" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm dm:dm_i " "Elaborating entity \"dm\" for hierarchy \"dm:dm_i\"" {  } { { "../mips.sv" "dm_i" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add12 " "Elaborating entity \"adder\" for hierarchy \"adder:add12\"" {  } { { "../mips.sv" "add12" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc12 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc12\"" {  } { { "../mips.sv" "pc12" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im im:im1 " "Elaborating entity \"im\" for hierarchy \"im:im1\"" {  } { { "../mips.sv" "im1" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966158 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "56 0 255 im.sv(11) " "Verilog HDL warning at im.sv(11): number of words (56) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../im.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/im.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1594772966164 "|mips|im:im1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 im.sv(8) " "Net \"inst_mem.data_a\" at im.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../im.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/im.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594772966164 "|mips|im:im1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 im.sv(8) " "Net \"inst_mem.waddr_a\" at im.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../im.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/im.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594772966164 "|mips|im:im1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 im.sv(8) " "Net \"inst_mem.we_a\" at im.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../im.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/im.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1594772966164 "|mips|im:im1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594772966828 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594772966828 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../mips.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594772966866 "|mips|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "asyn_n_rst " "No output dependent on input pin \"asyn_n_rst\"" {  } { { "../mips.sv" "" { Text "C:/Users/andre/OneDrive/Dokumente/tec/uni/4/Arquitectura/MIPS_Final_Proyect/mips.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1594772966866 "|mips|asyn_n_rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1594772966866 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594772966866 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594772966866 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594772966866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594772966882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 19:29:26 2020 " "Processing ended: Tue Jul 14 19:29:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594772966882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594772966882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594772966882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594772966882 ""}
