
module pll_system(inclk0,c0,c1,c4,locked);

  input  inclk0;
  output c0;
  output c1;
  output c4;
  output locked;


endmodule

