#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 18:16:31 2025
# Process ID         : 27944
# Current directory  : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.runs/synth_1
# Command line       : vivado.exe -log AES_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AES_top.tcl
# Log file           : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.runs/synth_1/AES_top.vds
# Journal file       : C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.runs/synth_1\vivado.jou
# Running On         : DESKTOP-EF1BR05
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz
# CPU Frequency      : 1992 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8434 MB
# Swap memory        : 12801 MB
# Total Virtual      : 21236 MB
# Available Virtual  : 4227 MB
#-----------------------------------------------------------
source AES_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/utils_1/imports/synth_1/AES_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/utils_1/imports/synth_1/AES_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top AES_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21752
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 815.176 ; gain = 472.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AES_top' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/AES_top.vhd:16]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/reg.vhd:14]
	Parameter size bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/reg.vhd:14]
INFO: [Synth 8-638] synthesizing module 'Add_Round_Key' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Add_Round_Key.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Add_Round_Key' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Add_Round_Key.vhd:13]
INFO: [Synth 8-638] synthesizing module 'SubBytes' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/SubBytes.vhd:12]
INFO: [Synth 8-638] synthesizing module 'SBox' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/SBox.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/SBox.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'SBox' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/SBox.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'SubBytes' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/SubBytes.vhd:12]
INFO: [Synth 8-638] synthesizing module 'ShiftRows' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/ShiftRows.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ShiftRows' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/ShiftRows.vhd:12]
INFO: [Synth 8-638] synthesizing module 'MixColumns' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/MixColumns.vhd:12]
INFO: [Synth 8-638] synthesizing module 'GaloisFinal' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/GaloisFinal.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Galois_by2' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Galois_by2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Galois_by2' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Galois_by2.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'GaloisFinal' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/GaloisFinal.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'MixColumns' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/MixColumns.vhd:12]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Controller.vhd:15]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/reg.vhd:14]
	Parameter size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/reg.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Controller' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Controller.vhd:15]
INFO: [Synth 8-638] synthesizing module 'KeyGenerator' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/KeyGenerator.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Key_Expansion' [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Key_Expansion.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Key_Expansion' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/Key_Expansion.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'KeyGenerator' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/KeyGenerator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'AES_top' (0#1) [C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.srcs/sources_1/new/AES_top.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 922.098 ; gain = 579.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 922.098 ; gain = 579.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 922.098 ; gain = 579.387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 922.098 ; gain = 579.387
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 3     
	   2 Input     24 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 37    
	   3 Input      8 Bit         XORs := 17    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1150.602 ; gain = 807.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                            | Depth x Width | Implemented As | 
+------------+-------------------------------------------------------+---------------+----------------+
|SBox        | output_byte                                           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[0].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[5].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[10].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[15].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[4].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[9].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[14].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[3].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[8].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[13].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[2].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[7].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[12].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[1].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[6].SBox_inst/output_byte            | 256x8         | LUT            | 
|AES_top     | SubBytes_inst/gen[11].SBox_inst/output_byte           | 256x8         | LUT            | 
|AES_top     | KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|AES_top     | KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|AES_top     | KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
|AES_top     | KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel | 256x8         | Block RAM      | 
+------------+-------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1150.602 ; gain = 807.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance KeyGenerator_inst/reg_inst/current_stata_reg_rep_bsel__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1155.109 ; gain = 812.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1314.207 ; gain = 971.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1314.207 ; gain = 971.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1314.207 ; gain = 971.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1314.207 ; gain = 971.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.168 ; gain = 973.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.168 ; gain = 973.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT2     |   131|
|4     |LUT3     |     8|
|5     |LUT4     |    94|
|6     |LUT5     |   250|
|7     |LUT6     |   592|
|8     |MUXF7    |   256|
|9     |MUXF8    |   128|
|10    |RAMB18E1 |     2|
|11    |FDRE     |   263|
|12    |FDSE     |     1|
|13    |IBUF     |   258|
|14    |OBUF     |   129|
+------+---------+------+

Report Instance Areas: 
+------+------------------------+--------------------+------+
|      |Instance                |Module              |Cells |
+------+------------------------+--------------------+------+
|1     |top                     |                    |  2114|
|2     |  Controller_inst       |Controller          |    16|
|3     |    reg_inst            |reg__parameterized0 |    16|
|4     |  KeyGenerator_inst     |KeyGenerator        |  1198|
|5     |    reg_inst            |reg_15              |  1198|
|6     |  SubBytes_inst         |SubBytes            |   384|
|7     |    \gen[0].SBox_inst   |SBox                |    24|
|8     |    \gen[10].SBox_inst  |SBox_0              |    24|
|9     |    \gen[11].SBox_inst  |SBox_1              |    24|
|10    |    \gen[12].SBox_inst  |SBox_2              |    24|
|11    |    \gen[13].SBox_inst  |SBox_3              |    24|
|12    |    \gen[14].SBox_inst  |SBox_4              |    24|
|13    |    \gen[15].SBox_inst  |SBox_5              |    24|
|14    |    \gen[1].SBox_inst   |SBox_6              |    24|
|15    |    \gen[2].SBox_inst   |SBox_7              |    24|
|16    |    \gen[3].SBox_inst   |SBox_8              |    24|
|17    |    \gen[4].SBox_inst   |SBox_9              |    24|
|18    |    \gen[5].SBox_inst   |SBox_10             |    24|
|19    |    \gen[6].SBox_inst   |SBox_11             |    24|
|20    |    \gen[7].SBox_inst   |SBox_12             |    24|
|21    |    \gen[8].SBox_inst   |SBox_13             |    24|
|22    |    \gen[9].SBox_inst   |SBox_14             |    24|
|23    |  reg_inst              |\reg                |   128|
+------+------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.168 ; gain = 973.457
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.168 ; gain = 973.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1316.168 ; gain = 973.457
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1330.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1441.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9141656e
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1441.141 ; gain = 1105.797
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1441.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/A/OneDrive/Desktop/ProiectSCID/project_4/project_4.runs/synth_1/AES_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file AES_top_utilization_synth.rpt -pb AES_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 18:17:19 2025...
