# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4
# -- Compiling architecture estrutural of circuito_exp4
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_acerto.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_acerto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4_tb_acerto
# -- Compiling architecture tb of circuito_exp4_tb_acerto
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_erro.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_erro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4_tb_erro
# -- Compiling architecture tb of circuito_exp4_tb_erro
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/comparador_85.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/comparador_85.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador_85
# -- Compiling architecture dataflow of comparador_85
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_163.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_163
# -- Compiling architecture comportamental of contador_163
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity contador_m
# -- Compiling architecture comportamental of contador_m
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/edge_detector.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/edge_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector
# -- Compiling architecture rtl of edge_detector
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/fluxo_dados.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/fluxo_dados.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fluxo_dados
# -- Compiling architecture estrutural of fluxo_dados
# -- Loading package NUMERIC_STD
# -- Loading entity ram_16x4
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/hexa7seg.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/hexa7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa7seg
# -- Compiling architecture comportamental of hexa7seg
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/ram_16x4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/ram_16x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_16x4
# -- Compiling architecture ram_mif of ram_16x4
# -- Compiling architecture ram_modelsim of ram_16x4
# -- Loading entity ram_16x4
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/registrador_n.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/registrador_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_n
# -- Compiling architecture comportamental of registrador_n
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unidade_controle
# -- Compiling architecture fsm of unidade_controle
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:48:44 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity contador_m_tb
# -- Compiling architecture tb of contador_m_tb
# End time: 16:48:44 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.circuito_exp4_tb_erro -voptargs=+acc
# vsim work.circuito_exp4_tb_erro -voptargs="+acc" 
# Start time: 16:49:04 on Feb 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "unidade_controle(fsm)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_exp4_tb_erro(tb)#1
# Loading work.circuito_exp4(estrutural)#1
# Loading ieee.numeric_std(body)
# Loading work.fluxo_dados(estrutural)#1
# Loading work.contador_163(comportamental)#1
# Loading work.comparador_85(dataflow)#1
# Loading work.ram_16x4(ram_modelsim)#1
# Loading work.registrador_n(comportamental)#1
# Loading work.edge_detector(rtl)#1
# Loading work.unidade_controle(fsm)#1
# Loading work.hexa7seg(comportamental)#1
# ** Warning: (vsim-8683) Uninitialized out port /circuito_exp4_tb_erro/dut/errou has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/dut/clock \
sim:/circuito_exp4_tb_erro/dut/reset \
sim:/circuito_exp4_tb_erro/dut/iniciar \
sim:/circuito_exp4_tb_erro/dut/chaves \
sim:/circuito_exp4_tb_erro/dut/pronto \
sim:/circuito_exp4_tb_erro/dut/acertou \
sim:/circuito_exp4_tb_erro/dut/errou \
sim:/circuito_exp4_tb_erro/dut/leds \
sim:/circuito_exp4_tb_erro/dut/db_igual \
sim:/circuito_exp4_tb_erro/dut/db_tem_jogada \
sim:/circuito_exp4_tb_erro/dut/jogada_feita \
sim:/circuito_exp4_tb_erro/dut/db_mem_hex \
sim:/circuito_exp4_tb_erro/dut/db_cont_hex \
sim:/circuito_exp4_tb_erro/dut/db_jogada_hex \
sim:/circuito_exp4_tb_erro/dut/db_estado_hex
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/caso
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/dut/unidade_controleUC/Eatual
run -all
# ** Note: inicio da simulacao
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro/dut/fluxo_dadosFD/memoria
# ** Note: fim da simulacao
#    Time: 1920 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4
# -- Compiling architecture estrutural of circuito_exp4
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_acerto.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_acerto.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4_tb_acerto
# -- Compiling architecture tb of circuito_exp4_tb_acerto
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_erro.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/circuito_exp4_tb_erro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity circuito_exp4_tb_erro
# -- Compiling architecture tb of circuito_exp4_tb_erro
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/comparador_85.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/comparador_85.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity comparador_85
# -- Compiling architecture dataflow of comparador_85
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_163.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_163.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador_163
# -- Compiling architecture comportamental of contador_163
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity contador_m
# -- Compiling architecture comportamental of contador_m
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/edge_detector.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/edge_detector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity edge_detector
# -- Compiling architecture rtl of edge_detector
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/fluxo_dados.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/fluxo_dados.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fluxo_dados
# -- Compiling architecture estrutural of fluxo_dados
# -- Loading package NUMERIC_STD
# -- Loading entity ram_16x4
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/hexa7seg.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/hexa7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hexa7seg
# -- Compiling architecture comportamental of hexa7seg
# End time: 17:06:06 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/ram_16x4.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:06 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/ram_16x4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ram_16x4
# -- Compiling architecture ram_mif of ram_16x4
# -- Compiling architecture ram_modelsim of ram_16x4
# -- Loading entity ram_16x4
# End time: 17:06:07 on Feb 04,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/registrador_n.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:07 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/registrador_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registrador_n
# -- Compiling architecture comportamental of registrador_n
# End time: 17:06:07 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:07 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity unidade_controle
# ** Error: /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd(34): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd(35): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/rafael/Documents/laboratorio-digital-1/EXP_4/unidade_controle.vhd(39): VHDL Compiler exiting
# End time: 17:06:07 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:06:07 on Feb 04,2023
# vcom -reportprogress 300 -work work /home/rafael/Documents/laboratorio-digital-1/EXP_4/contador_m_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity contador_m_tb
# -- Compiling architecture tb of contador_m_tb
# End time: 17:06:07 on Feb 04,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.circuito_exp4_tb_erro
# End time: 17:06:21 on Feb 04,2023, Elapsed time: 0:17:17
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.circuito_exp4_tb_erro 
# Start time: 17:06:21 on Feb 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_exp4_tb_erro(tb)#1
# Loading work.circuito_exp4(estrutural)#1
# Loading ieee.numeric_std(body)
# Loading work.fluxo_dados(estrutural)#1
# Loading work.contador_163(comportamental)#1
# Loading work.comparador_85(dataflow)#1
# Loading work.ram_16x4(ram_modelsim)#1
# Loading work.registrador_n(comportamental)#1
# Loading work.edge_detector(rtl)#1
# Loading work.unidade_controle(fsm)#1
# Loading work.hexa7seg(comportamental)#1
add wave -position insertpoint sim:/circuito_exp4_tb_erro/dut/*
run -all
# ** Note: inicio da simulacao
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro/dut/fluxo_dadosFD/memoria
# ** Note: fim da simulacao
#    Time: 1920 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/dut/clock \
sim:/circuito_exp4_tb_erro/dut/reset \
sim:/circuito_exp4_tb_erro/dut/iniciar \
sim:/circuito_exp4_tb_erro/dut/chaves \
sim:/circuito_exp4_tb_erro/dut/pronto \
sim:/circuito_exp4_tb_erro/dut/acertou \
sim:/circuito_exp4_tb_erro/dut/errou \
sim:/circuito_exp4_tb_erro/dut/leds \
sim:/circuito_exp4_tb_erro/dut/db_igual
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/dut/unidade_controleUC/Eatual
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/caso
run -all
vsim -voptargs=+acc work.circuito_exp4_tb_erro
# End time: 17:10:11 on Feb 04,2023, Elapsed time: 0:03:50
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.circuito_exp4_tb_erro 
# Start time: 17:10:11 on Feb 04,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_exp4_tb_erro(tb)#1
# Loading work.circuito_exp4(estrutural)#1
# Loading ieee.numeric_std(body)
# Loading work.fluxo_dados(estrutural)#1
# Loading work.contador_163(comportamental)#1
# Loading work.comparador_85(dataflow)#1
# Loading work.ram_16x4(ram_modelsim)#1
# Loading work.registrador_n(comportamental)#1
# Loading work.edge_detector(rtl)#1
# Loading work.unidade_controle(fsm)#1
# Loading work.hexa7seg(comportamental)#1
