// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Fri Apr 21 00:32:29 2023
// Host        : PC-ALESSANDRO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               e:/Files/Test_benches/MCDMA_TB/MCDMA_TB.gen/sources_1/bd/tb/ip/tb_SimpleTxMCDMA_0_0/tb_SimpleTxMCDMA_0_0_stub.v
// Design      : tb_SimpleTxMCDMA_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xcku025-ffva1156-1-c
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "SimpleTxMCDMA,Vivado 2022.2" *)
module tb_SimpleTxMCDMA_0_0(s_axi_s_axi_ctrl_AWADDR, 
  s_axi_s_axi_ctrl_AWVALID, s_axi_s_axi_ctrl_AWREADY, s_axi_s_axi_ctrl_WDATA, 
  s_axi_s_axi_ctrl_WSTRB, s_axi_s_axi_ctrl_WVALID, s_axi_s_axi_ctrl_WREADY, 
  s_axi_s_axi_ctrl_BRESP, s_axi_s_axi_ctrl_BVALID, s_axi_s_axi_ctrl_BREADY, 
  s_axi_s_axi_ctrl_ARADDR, s_axi_s_axi_ctrl_ARVALID, s_axi_s_axi_ctrl_ARREADY, 
  s_axi_s_axi_ctrl_RDATA, s_axi_s_axi_ctrl_RRESP, s_axi_s_axi_ctrl_RVALID, 
  s_axi_s_axi_ctrl_RREADY, ap_clk, ap_rst_n, interrupt, m_axi_mem_AWID, m_axi_mem_AWADDR, 
  m_axi_mem_AWLEN, m_axi_mem_AWSIZE, m_axi_mem_AWBURST, m_axi_mem_AWLOCK, 
  m_axi_mem_AWREGION, m_axi_mem_AWCACHE, m_axi_mem_AWPROT, m_axi_mem_AWQOS, 
  m_axi_mem_AWVALID, m_axi_mem_AWREADY, m_axi_mem_WID, m_axi_mem_WDATA, m_axi_mem_WSTRB, 
  m_axi_mem_WLAST, m_axi_mem_WVALID, m_axi_mem_WREADY, m_axi_mem_BID, m_axi_mem_BRESP, 
  m_axi_mem_BVALID, m_axi_mem_BREADY, m_axi_mem_ARID, m_axi_mem_ARADDR, m_axi_mem_ARLEN, 
  m_axi_mem_ARSIZE, m_axi_mem_ARBURST, m_axi_mem_ARLOCK, m_axi_mem_ARREGION, 
  m_axi_mem_ARCACHE, m_axi_mem_ARPROT, m_axi_mem_ARQOS, m_axi_mem_ARVALID, 
  m_axi_mem_ARREADY, m_axi_mem_RID, m_axi_mem_RDATA, m_axi_mem_RRESP, m_axi_mem_RLAST, 
  m_axi_mem_RVALID, m_axi_mem_RREADY, TX_stream_TVALID, TX_stream_TREADY, TX_stream_TDATA, 
  TX_stream_TDEST, TX_stream_TKEEP, TX_stream_TSTRB, TX_stream_TLAST)
/* synthesis syn_black_box black_box_pad_pin="s_axi_s_axi_ctrl_AWADDR[5:0],s_axi_s_axi_ctrl_AWVALID,s_axi_s_axi_ctrl_AWREADY,s_axi_s_axi_ctrl_WDATA[31:0],s_axi_s_axi_ctrl_WSTRB[3:0],s_axi_s_axi_ctrl_WVALID,s_axi_s_axi_ctrl_WREADY,s_axi_s_axi_ctrl_BRESP[1:0],s_axi_s_axi_ctrl_BVALID,s_axi_s_axi_ctrl_BREADY,s_axi_s_axi_ctrl_ARADDR[5:0],s_axi_s_axi_ctrl_ARVALID,s_axi_s_axi_ctrl_ARREADY,s_axi_s_axi_ctrl_RDATA[31:0],s_axi_s_axi_ctrl_RRESP[1:0],s_axi_s_axi_ctrl_RVALID,s_axi_s_axi_ctrl_RREADY,ap_clk,ap_rst_n,interrupt,m_axi_mem_AWID[0:0],m_axi_mem_AWADDR[31:0],m_axi_mem_AWLEN[7:0],m_axi_mem_AWSIZE[2:0],m_axi_mem_AWBURST[1:0],m_axi_mem_AWLOCK[1:0],m_axi_mem_AWREGION[3:0],m_axi_mem_AWCACHE[3:0],m_axi_mem_AWPROT[2:0],m_axi_mem_AWQOS[3:0],m_axi_mem_AWVALID,m_axi_mem_AWREADY,m_axi_mem_WID[0:0],m_axi_mem_WDATA[31:0],m_axi_mem_WSTRB[3:0],m_axi_mem_WLAST,m_axi_mem_WVALID,m_axi_mem_WREADY,m_axi_mem_BID[0:0],m_axi_mem_BRESP[1:0],m_axi_mem_BVALID,m_axi_mem_BREADY,m_axi_mem_ARID[0:0],m_axi_mem_ARADDR[31:0],m_axi_mem_ARLEN[7:0],m_axi_mem_ARSIZE[2:0],m_axi_mem_ARBURST[1:0],m_axi_mem_ARLOCK[1:0],m_axi_mem_ARREGION[3:0],m_axi_mem_ARCACHE[3:0],m_axi_mem_ARPROT[2:0],m_axi_mem_ARQOS[3:0],m_axi_mem_ARVALID,m_axi_mem_ARREADY,m_axi_mem_RID[0:0],m_axi_mem_RDATA[31:0],m_axi_mem_RRESP[1:0],m_axi_mem_RLAST,m_axi_mem_RVALID,m_axi_mem_RREADY,TX_stream_TVALID,TX_stream_TREADY,TX_stream_TDATA[31:0],TX_stream_TDEST[1:0],TX_stream_TKEEP[3:0],TX_stream_TSTRB[3:0],TX_stream_TLAST[0:0]" */;
  input [5:0]s_axi_s_axi_ctrl_AWADDR;
  input s_axi_s_axi_ctrl_AWVALID;
  output s_axi_s_axi_ctrl_AWREADY;
  input [31:0]s_axi_s_axi_ctrl_WDATA;
  input [3:0]s_axi_s_axi_ctrl_WSTRB;
  input s_axi_s_axi_ctrl_WVALID;
  output s_axi_s_axi_ctrl_WREADY;
  output [1:0]s_axi_s_axi_ctrl_BRESP;
  output s_axi_s_axi_ctrl_BVALID;
  input s_axi_s_axi_ctrl_BREADY;
  input [5:0]s_axi_s_axi_ctrl_ARADDR;
  input s_axi_s_axi_ctrl_ARVALID;
  output s_axi_s_axi_ctrl_ARREADY;
  output [31:0]s_axi_s_axi_ctrl_RDATA;
  output [1:0]s_axi_s_axi_ctrl_RRESP;
  output s_axi_s_axi_ctrl_RVALID;
  input s_axi_s_axi_ctrl_RREADY;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  output [0:0]m_axi_mem_AWID;
  output [31:0]m_axi_mem_AWADDR;
  output [7:0]m_axi_mem_AWLEN;
  output [2:0]m_axi_mem_AWSIZE;
  output [1:0]m_axi_mem_AWBURST;
  output [1:0]m_axi_mem_AWLOCK;
  output [3:0]m_axi_mem_AWREGION;
  output [3:0]m_axi_mem_AWCACHE;
  output [2:0]m_axi_mem_AWPROT;
  output [3:0]m_axi_mem_AWQOS;
  output m_axi_mem_AWVALID;
  input m_axi_mem_AWREADY;
  output [0:0]m_axi_mem_WID;
  output [31:0]m_axi_mem_WDATA;
  output [3:0]m_axi_mem_WSTRB;
  output m_axi_mem_WLAST;
  output m_axi_mem_WVALID;
  input m_axi_mem_WREADY;
  input [0:0]m_axi_mem_BID;
  input [1:0]m_axi_mem_BRESP;
  input m_axi_mem_BVALID;
  output m_axi_mem_BREADY;
  output [0:0]m_axi_mem_ARID;
  output [31:0]m_axi_mem_ARADDR;
  output [7:0]m_axi_mem_ARLEN;
  output [2:0]m_axi_mem_ARSIZE;
  output [1:0]m_axi_mem_ARBURST;
  output [1:0]m_axi_mem_ARLOCK;
  output [3:0]m_axi_mem_ARREGION;
  output [3:0]m_axi_mem_ARCACHE;
  output [2:0]m_axi_mem_ARPROT;
  output [3:0]m_axi_mem_ARQOS;
  output m_axi_mem_ARVALID;
  input m_axi_mem_ARREADY;
  input [0:0]m_axi_mem_RID;
  input [31:0]m_axi_mem_RDATA;
  input [1:0]m_axi_mem_RRESP;
  input m_axi_mem_RLAST;
  input m_axi_mem_RVALID;
  output m_axi_mem_RREADY;
  output TX_stream_TVALID;
  input TX_stream_TREADY;
  output [31:0]TX_stream_TDATA;
  output [1:0]TX_stream_TDEST;
  output [3:0]TX_stream_TKEEP;
  output [3:0]TX_stream_TSTRB;
  output [0:0]TX_stream_TLAST;
endmodule
