$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_Testcase1 $end
   $var wire 1 t i_clk $end
   $var wire 1 u i_rst_n $end
   $var wire 1 v i_start $end
   $var wire 16 w i_data [15:0] $end
   $var wire 8 . o_data [7:0] $end
   $var wire 1 / o_valid $end
   $scope module dut $end
    $var wire 32 z SIZE_DATA_IN [31:0] $end
    $var wire 32 { SIZE_DATA_OUT [31:0] $end
    $var wire 32 | SIZE_PISO [31:0] $end
    $var wire 32 } SIZE_SIPO [31:0] $end
    $var wire 1 t i_clk $end
    $var wire 1 u i_rst_n $end
    $var wire 1 v i_start $end
    $var wire 16 w i_data [15:0] $end
    $var wire 8 . o_data [7:0] $end
    $var wire 1 / o_done $end
    $var wire 2 0 w_data_PISO [1:0] $end
    $var wire 1 1 w_valid_PISO $end
    $var wire 1 2 w_valid_VD $end
    $var wire 1 3 w_data_SIPO [0:0] $end
    $var wire 1 / w_done_SIPO $end
    $scope module PISO_unit $end
     $var wire 32 z SIZE_DATA_IN [31:0] $end
     $var wire 32 | SIZE_DATA_OUT [31:0] $end
     $var wire 1 t i_clk $end
     $var wire 1 u i_rst_n $end
     $var wire 1 v i_start $end
     $var wire 16 w i_data [15:0] $end
     $var wire 2 0 o_data [1:0] $end
     $var wire 1 1 o_valid $end
     $var wire 1 4 o_done $end
     $var wire 32 { DEPTH [31:0] $end
     $var wire 32 ~ SIZE_DEPTH [31:0] $end
     $var wire 2 # shift_reg[0] [1:0] $end
     $var wire 2 $ shift_reg[1] [1:0] $end
     $var wire 2 % shift_reg[2] [1:0] $end
     $var wire 2 & shift_reg[3] [1:0] $end
     $var wire 2 ' shift_reg[4] [1:0] $end
     $var wire 2 ( shift_reg[5] [1:0] $end
     $var wire 2 ) shift_reg[6] [1:0] $end
     $var wire 2 * shift_reg[7] [1:0] $end
     $var wire 3 5 count [2:0] $end
     $var wire 3 x ncount [2:0] $end
     $var wire 1 + w_update_count $end
     $var wire 1 6 w_count $end
     $var wire 1 , w_count_next $end
     $var wire 16 - w_idata [15:0] $end
     $var wire 16 7 w_idata_next [15:0] $end
     $var wire 1 y w_update_idata $end
     $var wire 2 8 w_output [1:0] $end
     $var wire 1 , w_ovalid $end
     $var wire 1 9 w_done $end
    $upscope $end
    $scope module SIPO_unit $end
     $var wire 32 } SIZE_DATA_IN [31:0] $end
     $var wire 32 { SIZE_DATA_OUT [31:0] $end
     $var wire 1 t i_clk $end
     $var wire 1 u i_rst_n $end
     $var wire 1 2 i_start $end
     $var wire 1 3 i_data [0:0] $end
     $var wire 8 . o_data [7:0] $end
     $var wire 1 / o_done $end
     $var wire 32 { SIZE_DEPTH [31:0] $end
     $var wire 32 ~ SIZE_COUNT [31:0] $end
     $var wire 3 : count [2:0] $end
     $var wire 3 ; n_count [2:0] $end
     $var wire 1 < w_update_count $end
     $var wire 1 = w_start_next $end
     $var wire 1 > w_idata [0:0] $end
     $var wire 1 ? w_idata_next [0:0] $end
     $var wire 1 @ shift_reg[0] [0:0] $end
     $var wire 1 A shift_reg[1] [0:0] $end
     $var wire 1 B shift_reg[2] [0:0] $end
     $var wire 1 C shift_reg[3] [0:0] $end
     $var wire 1 D shift_reg[4] [0:0] $end
     $var wire 1 E shift_reg[5] [0:0] $end
     $var wire 1 F shift_reg[6] [0:0] $end
     $var wire 1 G shift_reg[7] [0:0] $end
     $var wire 8 H w_odata [7:0] $end
     $var wire 1 I w_done $end
     $scope module proc_output_data $end
      $scope module unnamedblk2 $end
       $var wire 32 !! i [31:0] $end
      $upscope $end
     $upscope $end
     $scope module proc_shift_reg $end
      $scope module unnamedblk1 $end
       $var wire 32 J i [31:0] $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module VD_unit $end
     $var wire 1 t i_clk $end
     $var wire 1 u i_rst_n $end
     $var wire 1 1 i_valid $end
     $var wire 2 0 i_data [1:0] $end
     $var wire 1 3 o_decision $end
     $var wire 1 2 o_valid $end
     $var wire 2 K w_oBM_0 [1:0] $end
     $var wire 2 L w_oBM_1 [1:0] $end
     $var wire 2 M w_oBM_2 [1:0] $end
     $var wire 2 N w_oBM_3 [1:0] $end
     $var wire 2 O w_iPM_0 [1:0] $end
     $var wire 2 P w_iPM_1 [1:0] $end
     $var wire 2 Q w_iPM_2 [1:0] $end
     $var wire 2 R w_iPM_3 [1:0] $end
     $var wire 2 S w_oPM_0 [1:0] $end
     $var wire 2 T w_oPM_1 [1:0] $end
     $var wire 2 U w_oPM_2 [1:0] $end
     $var wire 2 V w_oPM_3 [1:0] $end
     $scope module ACSU $end
      $var wire 2 K i_BM_0 [1:0] $end
      $var wire 2 L i_BM_1 [1:0] $end
      $var wire 2 M i_BM_2 [1:0] $end
      $var wire 2 N i_BM_3 [1:0] $end
      $var wire 2 O i_PM_0 [1:0] $end
      $var wire 2 P i_PM_1 [1:0] $end
      $var wire 2 Q i_PM_2 [1:0] $end
      $var wire 2 R i_PM_3 [1:0] $end
      $var wire 2 S o_PM_0 [1:0] $end
      $var wire 2 T o_PM_1 [1:0] $end
      $var wire 2 U o_PM_2 [1:0] $end
      $var wire 2 V o_PM_3 [1:0] $end
      $var wire 2 S w_PM_0 [1:0] $end
      $var wire 2 T w_PM_1 [1:0] $end
      $var wire 2 U w_PM_2 [1:0] $end
      $var wire 2 V w_PM_3 [1:0] $end
      $scope module ACS_0 $end
       $var wire 2 K i_BM_0 [1:0] $end
       $var wire 2 N i_BM_1 [1:0] $end
       $var wire 2 O i_PM_0 [1:0] $end
       $var wire 2 P i_PM_1 [1:0] $end
       $var wire 2 S o_PM [1:0] $end
       $var wire 2 W w_metric_path_0 [1:0] $end
       $var wire 2 X w_metric_path_1 [1:0] $end
       $var wire 1 Y w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 W o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 N i_BM [1:0] $end
        $var wire 2 P i_PM [1:0] $end
        $var wire 2 X o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 W i_metric_path_0 [1:0] $end
        $var wire 2 X i_metric_path_1 [1:0] $end
        $var wire 1 Y o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_1 $end
       $var wire 2 M i_BM_0 [1:0] $end
       $var wire 2 L i_BM_1 [1:0] $end
       $var wire 2 Q i_PM_0 [1:0] $end
       $var wire 2 R i_PM_1 [1:0] $end
       $var wire 2 T o_PM [1:0] $end
       $var wire 2 Z w_metric_path_0 [1:0] $end
       $var wire 2 [ w_metric_path_1 [1:0] $end
       $var wire 1 \ w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 M i_BM [1:0] $end
        $var wire 2 Q i_PM [1:0] $end
        $var wire 2 Z o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 L i_BM [1:0] $end
        $var wire 2 R i_PM [1:0] $end
        $var wire 2 [ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 Z i_metric_path_0 [1:0] $end
        $var wire 2 [ i_metric_path_1 [1:0] $end
        $var wire 1 \ o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_2 $end
       $var wire 2 N i_BM_0 [1:0] $end
       $var wire 2 K i_BM_1 [1:0] $end
       $var wire 2 O i_PM_0 [1:0] $end
       $var wire 2 P i_PM_1 [1:0] $end
       $var wire 2 U o_PM [1:0] $end
       $var wire 2 ] w_metric_path_0 [1:0] $end
       $var wire 2 ^ w_metric_path_1 [1:0] $end
       $var wire 1 _ w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 N i_BM [1:0] $end
        $var wire 2 O i_PM [1:0] $end
        $var wire 2 ] o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 K i_BM [1:0] $end
        $var wire 2 P i_PM [1:0] $end
        $var wire 2 ^ o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 ] i_metric_path_0 [1:0] $end
        $var wire 2 ^ i_metric_path_1 [1:0] $end
        $var wire 1 _ o_compare_less $end
       $upscope $end
      $upscope $end
      $scope module ACS_3 $end
       $var wire 2 L i_BM_0 [1:0] $end
       $var wire 2 M i_BM_1 [1:0] $end
       $var wire 2 Q i_PM_0 [1:0] $end
       $var wire 2 R i_PM_1 [1:0] $end
       $var wire 2 V o_PM [1:0] $end
       $var wire 2 ` w_metric_path_0 [1:0] $end
       $var wire 2 a w_metric_path_1 [1:0] $end
       $var wire 1 b w_compare_less $end
       $scope module ADD0 $end
        $var wire 2 L i_BM [1:0] $end
        $var wire 2 Q i_PM [1:0] $end
        $var wire 2 ` o_PM [1:0] $end
       $upscope $end
       $scope module ADD1 $end
        $var wire 2 M i_BM [1:0] $end
        $var wire 2 R i_PM [1:0] $end
        $var wire 2 a o_PM [1:0] $end
       $upscope $end
       $scope module CP $end
        $var wire 2 ` i_metric_path_0 [1:0] $end
        $var wire 2 a i_metric_path_1 [1:0] $end
        $var wire 1 b o_compare_less $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module BMU $end
      $var wire 32 | SIZE_DATA [31:0] $end
      $var wire 2 0 i_data [1:0] $end
      $var wire 2 K o_BM_0 [1:0] $end
      $var wire 2 L o_BM_1 [1:0] $end
      $var wire 2 M o_BM_2 [1:0] $end
      $var wire 2 N o_BM_3 [1:0] $end
      $var wire 2 K w_BM_0 [1:0] $end
      $var wire 2 L w_BM_1 [1:0] $end
      $var wire 2 M w_BM_2 [1:0] $end
      $var wire 2 N w_BM_3 [1:0] $end
      $scope module HD0 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 "! i_exp_code [1:0] $end
       $var wire 2 K o_hamming_distance [1:0] $end
       $var wire 1 c w_data_0 $end
       $var wire 1 d w_data_1 $end
       $scope module FA $end
        $var wire 1 c i_a $end
        $var wire 1 d i_b $end
        $var wire 1 #! i_c $end
        $var wire 1 e o_s $end
        $var wire 1 f o_c $end
       $upscope $end
      $upscope $end
      $scope module HD1 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 $! i_exp_code [1:0] $end
       $var wire 2 L o_hamming_distance [1:0] $end
       $var wire 1 g w_data_0 $end
       $var wire 1 d w_data_1 $end
       $scope module FA $end
        $var wire 1 g i_a $end
        $var wire 1 d i_b $end
        $var wire 1 #! i_c $end
        $var wire 1 h o_s $end
        $var wire 1 i o_c $end
       $upscope $end
      $upscope $end
      $scope module HD2 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 %! i_exp_code [1:0] $end
       $var wire 2 M o_hamming_distance [1:0] $end
       $var wire 1 c w_data_0 $end
       $var wire 1 j w_data_1 $end
       $scope module FA $end
        $var wire 1 c i_a $end
        $var wire 1 j i_b $end
        $var wire 1 #! i_c $end
        $var wire 1 k o_s $end
        $var wire 1 l o_c $end
       $upscope $end
      $upscope $end
      $scope module HD3 $end
       $var wire 2 0 i_data [1:0] $end
       $var wire 2 &! i_exp_code [1:0] $end
       $var wire 2 N o_hamming_distance [1:0] $end
       $var wire 1 g w_data_0 $end
       $var wire 1 j w_data_1 $end
       $scope module FA $end
        $var wire 1 g i_a $end
        $var wire 1 j i_b $end
        $var wire 1 #! i_c $end
        $var wire 1 m o_s $end
        $var wire 1 n o_c $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module PMU $end
      $var wire 32 | SIZE_DATA [31:0] $end
      $var wire 1 t i_clk $end
      $var wire 1 u i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 S i_PM_0 [1:0] $end
      $var wire 2 T i_PM_1 [1:0] $end
      $var wire 2 U i_PM_2 [1:0] $end
      $var wire 2 V i_PM_3 [1:0] $end
      $var wire 2 O o_PM_0 [1:0] $end
      $var wire 2 P o_PM_1 [1:0] $end
      $var wire 2 Q o_PM_2 [1:0] $end
      $var wire 2 R o_PM_3 [1:0] $end
     $upscope $end
     $scope module SPMU $end
      $var wire 1 t i_clk $end
      $var wire 1 u i_rst_n $end
      $var wire 1 1 i_valid $end
      $var wire 2 S i_PM_0 [1:0] $end
      $var wire 2 T i_PM_1 [1:0] $end
      $var wire 2 U i_PM_2 [1:0] $end
      $var wire 2 V i_PM_3 [1:0] $end
      $var wire 1 3 o_decision $end
      $var wire 1 2 o_valid $end
      $var wire 1 o w_compare_0 $end
      $var wire 1 p w_compare_1 $end
      $scope module CP0 $end
       $var wire 2 S i_metric_path_0 [1:0] $end
       $var wire 2 U i_metric_path_1 [1:0] $end
       $var wire 1 o o_compare_less $end
      $upscope $end
      $scope module CP1 $end
       $var wire 2 T i_metric_path_0 [1:0] $end
       $var wire 2 V i_metric_path_1 [1:0] $end
       $var wire 1 p o_compare_less $end
      $upscope $end
      $scope module u_state_machine $end
       $var wire 1 t i_clk $end
       $var wire 1 u i_rst_n $end
       $var wire 1 1 i_valid $end
       $var wire 1 o i_compare_0 $end
       $var wire 1 p i_compare_1 $end
       $var wire 1 3 o_decision $end
       $var wire 1 2 o_valid $end
       $var wire 2 q state [1:0] $end
       $var wire 2 r nstate [1:0] $end
       $var wire 1 s w_valid $end
       $scope module NSL $end
        $var wire 1 1 i_valid $end
        $var wire 1 o i_compare_0 $end
        $var wire 1 p i_compare_1 $end
        $var wire 2 q i_pre_state [1:0] $end
        $var wire 2 r o_next_state [1:0] $end
        $var wire 1 s o_valid $end
        $var wire 2 "! S0 [1:0] $end
        $var wire 2 $! S1 [1:0] $end
        $var wire 2 %! S2 [1:0] $end
        $var wire 2 &! S3 [1:0] $end
       $upscope $end
       $scope module OL $end
        $var wire 2 q i_curr_state [1:0] $end
        $var wire 1 3 o_decision_bit $end
        $var wire 2 "! S0 [1:0] $end
        $var wire 2 $! S1 [1:0] $end
        $var wire 2 %! S2 [1:0] $end
        $var wire 2 &! S3 [1:0] $end
       $upscope $end
       $scope module SM $end
        $var wire 1 t i_clk $end
        $var wire 1 u i_rst_n $end
        $var wire 1 s i_valid $end
        $var wire 2 r i_next_state [1:0] $end
        $var wire 2 q o_curr_state [1:0] $end
        $var wire 1 2 o_valid $end
        $var wire 2 "! S0 [1:0] $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
b00 )
b00 *
0+
0,
b0000000000000000 -
b00000000 .
0/
b00 0
01
02
03
04
b000 5
06
b0000000000000000 7
b00 8
09
b000 :
b000 ;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
b00000000 H
0I
b00000000000000000000000000000000 J
b00 K
b01 L
b01 M
b10 N
b00 O
b00 P
b00 Q
b00 R
b00 S
b01 T
b00 U
b01 V
b00 W
b10 X
1Y
b01 Z
b01 [
1\
b10 ]
b00 ^
0_
b01 `
b01 a
1b
0c
0d
0e
0f
1g
1h
0i
1j
1k
0l
0m
1n
1o
1p
b00 q
b00 r
0s
0t
0u
0v
b0000000000000000 w
b000 x
0y
b00000000000000000000000000010000 z
b00000000000000000000000000001000 {
b00000000000000000000000000000010 |
b00000000000000000000000000000001 }
b00000000000000000000000000000011 ~
b00000000000000000000000000001000 !!
b00 "!
0#!
b01 $!
b10 %!
b11 &!
#5000
b00000000000000000000000000001000 J
b11 P
b11 Q
b11 R
b11 T
b10 U
b11 V
b11 X
b11 Z
b11 [
b11 ^
1_
b11 `
b11 a
1t
#10000
1+
0t
1v
1y
#15000
1t
#20000
0t
1u
#25000
b11 #
b01 %
b01 &
b01 (
b01 )
b11 *
1,
b1101010001010011 -
16
b1101010001010011 7
b11 8
1t
b1101010001010011 w
b001 x
0y
#30000
0t
#35000
b11 0
11
b001 5
b10 K
b00 N
b10 S
b00 U
b10 W
b00 ]
1c
1d
1f
0g
0j
0n
0o
b10 r
1s
1t
b010 x
#40000
0t
#45000
b00 0
12
13
b010 5
b00 8
1>
b00 K
b10 N
b10 O
b00 Q
b01 T
b11 U
b01 V
b01 Z
b11 ]
b01 `
0c
0d
0f
1g
1j
1n
1o
b10 q
b01 r
1t
b011 x
#50000
0t
#55000
b01 0
03
b011 5
b01 8
b001 ;
1<
1=
0>
1?
1@
b00000001 H
b01 K
b00 L
b10 M
b01 N
b01 P
b11 Q
b01 R
b10 U
b11 V
b11 W
b10 X
0Y
b11 Z
b01 [
0\
b10 ^
0_
b11 `
1c
1e
0g
0h
0k
1l
1m
0n
b01 q
b00 r
1t
b100 x
#60000
0t
#65000
b100 5
b001 :
b010 ;
0?
0@
b00000000 H
b10 Q
b11 R
b11 T
b10 V
b11 [
1\
b10 `
0p
b00 q
1t
b101 x
#70000
0t
#75000
b00 0
b101 5
b00 8
b010 :
b011 ;
b00 K
b01 L
b01 M
b10 N
b11 P
b10 R
b11 U
b11 V
b10 W
b11 X
1Y
b11 ^
1_
b11 `
0c
0e
1g
1h
1k
0l
0m
1n
1p
1t
b110 x
#80000
0t
#85000
b01 0
b110 5
b01 8
b011 :
b100 ;
b01 K
b00 L
b10 M
b01 N
b11 Q
b11 R
b11 S
b11 W
1c
1e
0g
0h
0k
1l
1m
0n
1t
b111 x
#90000
0t
#95000
b111 5
19
b100 :
b101 ;
b11 O
1t
b000 x
#100000
0t
#105000
0+
0,
b11 0
14
b000 5
b11 8
09
b101 :
b110 ;
b10 K
b01 L
b01 M
b00 N
1d
0e
1f
1h
0j
1k
0l
0m
1t
1y
#110000
0t
#115000
1+
b00 0
01
04
06
b110 :
b111 ;
b00 K
b10 N
0c
0d
0f
1g
1j
1n
0s
1t
#120000
0t
#125000
1,
02
16
b111 :
0<
1I
1t
b001 x
0y
#130000
0t
#135000
1/
b11 0
11
b001 5
0=
b10 K
b00 N
1c
1d
1f
0g
0j
0n
1s
1t
b010 x
#140000
0t
#145000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 :
b000 ;
0I
b00 K
b10 N
b00 O
b00 S
b10 U
b00 W
b10 ]
0c
0d
0f
1g
1j
1n
0s
1t
0u
b000 x
1y
#150000
0t
#155000
1,
16
b1101010001010011 7
b11 8
1t
1u
b001 x
0y
#160000
0t
#165000
b11 0
11
b001 5
b10 K
b00 N
b10 S
b00 U
b10 W
b00 ]
1c
1d
1f
0g
0j
0n
0o
b10 r
1s
1t
b1110001000100011 w
b010 x
#170000
0t
#175000
b00 0
12
13
b010 5
b00 8
1>
b00 K
b10 N
b10 O
b00 Q
b01 T
b11 U
b01 V
b01 Z
b11 ]
b01 `
0c
0d
0f
1g
1j
1n
1o
b10 q
b01 r
1t
b011 x
#180000
0t
#185000
b01 0
03
b011 5
b01 8
b001 ;
1<
1=
0>
1?
1@
b00000001 H
b01 K
b00 L
b10 M
b01 N
b01 P
b11 Q
b01 R
b10 U
b11 V
b11 W
b10 X
0Y
b11 Z
b01 [
0\
b10 ^
0_
b11 `
1c
1e
0g
0h
0k
1l
1m
0n
b01 q
b00 r
1t
b100 x
#190000
0t
#195000
b100 5
b001 :
b010 ;
0?
0@
b00000000 H
b10 Q
b11 R
b11 T
b10 V
b11 [
1\
b10 `
0p
b00 q
1t
b101 x
#200000
0t
#205000
b00 0
b101 5
b00 8
b010 :
b011 ;
b00 K
b01 L
b01 M
b10 N
b11 P
b10 R
b11 U
b11 V
b10 W
b11 X
1Y
b11 ^
1_
b11 `
0c
0e
1g
1h
1k
0l
0m
1n
1p
1t
b110 x
#210000
0t
#215000
b01 0
b110 5
b01 8
b011 :
b100 ;
b01 K
b00 L
b10 M
b01 N
b11 Q
b11 R
b11 S
b11 W
1c
1e
0g
0h
0k
1l
1m
0n
1t
b111 x
#220000
0t
#225000
b111 5
19
b100 :
b101 ;
b11 O
1t
b000 x
#230000
0t
#235000
b10 %
b00 &
b10 '
b00 (
b10 )
0+
0,
b1110001000100011 -
b11 0
14
b000 5
b11 8
09
b101 :
b110 ;
b10 K
b01 L
b01 M
b00 N
1d
0e
1f
1h
0j
1k
0l
0m
1t
1y
#240000
0t
#245000
1+
b00 0
01
04
06
b1110001000100011 7
b110 :
b111 ;
b00 K
b10 N
0c
0d
0f
1g
1j
1n
0s
1t
#250000
0t
#255000
1,
02
16
b111 :
0<
1I
1t
b001 x
0y
#260000
0t
#265000
1/
b11 0
11
b001 5
0=
b10 K
b00 N
1c
1d
1f
0g
0j
0n
1s
1t
b010 x
#270000
0t
#275000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 :
b000 ;
0I
b00 K
b10 N
b00 O
b00 S
b10 U
b00 W
b10 ]
0c
0d
0f
1g
1j
1n
0s
1t
0u
b000 x
1y
#280000
0t
#285000
1,
16
b1110001000100011 7
b11 8
1t
1u
b001 x
0y
#290000
0t
#295000
b11 0
11
b001 5
b10 K
b00 N
b10 S
b00 U
b10 W
b00 ]
1c
1d
1f
0g
0j
0n
0o
b10 r
1s
1t
b0000000000000111 w
b010 x
#300000
0t
#305000
b00 0
12
13
b010 5
b00 8
1>
b00 K
b10 N
b10 O
b00 Q
b01 T
b11 U
b01 V
b01 Z
b11 ]
b01 `
0c
0d
0f
1g
1j
1n
1o
b10 q
b01 r
1t
b011 x
#310000
0t
#315000
b10 0
03
b011 5
b10 8
b001 ;
1<
1=
0>
1?
1@
b00000001 H
b01 K
b10 L
b00 M
b01 N
b01 P
b11 Q
b01 R
b11 T
b10 U
b11 W
b10 X
0Y
b11 Z
b10 ^
0_
b11 `
b01 a
0b
1d
1e
0h
1i
0j
0k
1m
0n
0p
b01 q
b00 r
1t
b100 x
#320000
0t
#325000
b00 0
b100 5
b00 8
b001 :
b010 ;
0?
0@
b00000000 H
b00 K
b01 L
b01 M
b10 N
b11 P
b10 Q
b10 T
b11 U
b10 V
b10 W
b11 X
1Y
b10 [
0\
b11 ^
1_
b10 a
0d
0e
1h
0i
1j
1k
0m
1n
1p
b00 q
1t
b101 x
#330000
0t
#335000
b10 0
b101 5
b10 8
b010 :
b011 ;
b01 K
b10 L
b00 M
b01 N
b10 P
b11 Q
b10 R
b11 S
b11 T
b11 W
b11 [
1\
1d
1e
0h
1i
0j
0k
1m
0n
0p
1t
b110 x
#340000
0t
#345000
b00 0
b110 5
b00 8
b011 :
b100 ;
b00 K
b01 L
b01 M
b10 N
b11 O
b11 P
b11 V
b11 a
1b
0d
0e
1h
0i
1j
1k
0m
1n
1p
1t
b111 x
#350000
0t
#355000
b10 0
b111 5
b10 8
19
b100 :
b101 ;
b01 K
b10 L
b00 M
b01 N
b11 R
1d
1e
0h
1i
0j
0k
1m
0n
1t
b000 x
#360000
0t
#365000
b01 $
b00 %
b00 '
b00 )
b00 *
0+
0,
b0000000000000111 -
b11 0
14
b000 5
b11 8
09
b101 :
b110 ;
b10 K
b01 L
b01 M
b00 N
1c
0e
1f
0g
1h
0i
1k
0m
1t
1y
#370000
0t
#375000
1+
b00 0
01
04
06
b0000000000000111 7
b110 :
b111 ;
b00 K
b10 N
0c
0d
0f
1g
1j
1n
0s
1t
#380000
0t
#385000
1,
02
16
b111 :
0<
1I
1t
b001 x
0y
#390000
0t
#395000
1/
b11 0
11
b001 5
0=
b10 K
b00 N
1c
1d
1f
0g
0j
0n
1s
1t
b010 x
#400000
0t
#405000
0,
0/
b00 0
01
b000 5
06
b0000000000000000 7
b00 8
b000 :
b000 ;
0I
b00 K
b10 N
b00 O
b00 S
b10 U
b00 W
b10 ]
0c
0d
0f
1g
1j
1n
0s
1t
0u
b000 x
1y
#410000
0t
#415000
1,
16
b0000000000000111 7
b11 8
1t
1u
b001 x
0y
#420000
0t
#425000
b11 0
11
b001 5
b10 K
b00 N
b10 S
b00 U
b10 W
b00 ]
1c
1d
1f
0g
0j
0n
0o
b10 r
1s
1t
b0000110101111101 w
b010 x
#430000
0t
#435000
b01 0
12
13
b010 5
b01 8
1>
b01 K
b00 L
b10 M
b01 N
b10 O
b00 Q
b11 S
b10 T
b11 U
b00 V
b11 W
b10 Z
b11 ]
b00 `
0d
1e
0f
0h
1j
0k
1l
1m
1o
0p
b10 q
b11 r
1t
b011 x
#440000
0t
#445000
b00 0
b011 5
b00 8
b001 ;
1<
1=
1?
1@
b00000001 H
b00 K
b01 L
b01 M
b10 N
b11 O
b10 P
b11 Q
b00 R
b01 T
b10 U
b01 V
b11 Z
b01 [
0\
b10 ^
0_
b11 `
b01 a
0b
0c
0e
1g
1h
1k
0l
0m
1n
0o
1p
b11 q
b01 r
1t
b100 x
#450000
0t
#455000
03
b100 5
b001 :
b010 ;
0>
b01 P
b10 Q
b01 R
b10 T
b01 U
b10 V
b10 [
b01 ^
b10 a
b01 q
b10 r
1t
b101 x
#460000
0t
#465000
13
b101 5
b010 :
b011 ;
1>
0?
b10 P
b01 Q
b10 R
b10 U
b10 Z
b11 [
1\
b10 ^
b10 `
b11 a
1b
b10 q
b01 r
1t
b110 x
#470000
0t
#475000
03
b110 5
b011 :
b100 ;
0>
1?
1B
b00000101 H
b10 Q
b11 T
b11 V
b11 Z
b11 `
b01 q
b10 r
1t
b111 x
#480000
0t
#485000
13
b111 5
19
b100 :
b101 ;
1>
0?
b11 P
b11 R
b11 U
b11 ^
1_
1o
b10 q
b01 r
1t
b000 x
#490000
0t
#495000
b01 #
b11 $
b11 %
b01 &
b01 '
b11 (
0+
0,
b0000110101111101 -
03
14
b000 5
09
b101 :
b110 ;
0>
1?
1D
b00010101 H
b11 Q
b01 q
b00 r
1t
1y
#500000
0t
#505000
1+
01
04
06
b0000110101111101 7
b01 8
b110 :
b111 ;
0?
b00 q
0s
1t
#510000
0t
#515000
1,
02
16
b111 :
0<
1I
1t
b001 x
0y
#520000
0t
#525000
1/
b01 0
11
b001 5
0=
b01 K
b00 L
b10 M
b01 N
1c
1e
0g
0h
0k
1l
1m
0n
1s
1t
b010 x
#530000
0t
#535000
b00010101 .
0/
b11 0
12
b010 5
b11 8
b10 K
b01 L
b01 M
b00 N
1d
0e
1f
1h
0j
1k
0l
0m
1t
b011 x
#540000
0t
#545000
1/
b011 5
1=
1t
b100 x
#550000
0t
#555000
0/
b01 0
b100 5
b01 8
b000 ;
1<
b01 K
b00 L
b10 M
b01 N
0d
1e
0f
0h
1j
0k
1l
1m
1t
b101 x
#560000
0t
#565000
1/
b101 5
b000 :
0<
0I
1t
b110 x
#570000
0t
#575000
0/
b11 0
b110 5
b11 8
b001 ;
1<
0@
b00010100 H
b10 K
b01 L
b01 M
b00 N
1d
0e
1f
1h
0j
1k
0l
0m
1t
b111 x
#580000
0t
#585000
b00 0
b111 5
b00 8
19
b001 :
b010 ;
b00 K
b10 N
0c
0d
0f
1g
1j
1n
1t
b000 x
#590000
0t
#595000
0+
0,
14
b000 5
09
b010 :
b011 ;
1t
1y
#600000
0t
#605000
1+
01
04
06
b01 8
b011 :
b100 ;
0B
b00010000 H
0s
1t
#610000
0t
#615000
1,
02
16
b100 :
0<
1t
b001 x
0y
#620000
0t
#625000
b01 0
11
b001 5
0=
0D
b00000000 H
b01 K
b00 L
b10 M
b01 N
1c
1e
0g
0h
0k
1l
1m
0n
1s
1t
b010 x
