init_sequence_rom.v,verilog,xil_defaultlib,../../../../MLP_oled.srcs/sources_1/ip/init_sequence_rom/sim/init_sequence_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
