
---------- Begin Simulation Statistics ----------
final_tick                                59175534500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202985                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   324313                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    74.16                       # Real time elapsed on the host
host_tick_rate                              797932474                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15053603                       # Number of instructions simulated
sim_ops                                      24051364                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059176                       # Number of seconds simulated
sim_ticks                                 59175534500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               83                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     83                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000001                       # Number of instructions committed
system.cpu0.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.835106                       # CPI: cycles per instruction
system.cpu0.discardedOps                      1920431                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1871001                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       365554                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7295811                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        28449                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       98378932                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.084494                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2313330                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu0.numCycles                       118351069                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                14509368                       # Class of committed instruction
system.cpu0.tickCycles                       19972137                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5053602                       # Number of instructions committed
system.cpu1.committedOps                      9541996                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             23.419130                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3157005                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     796768                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2012                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4839813                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18460                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      102415727                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.042700                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1996510                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                       118350961                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4494842     47.11%     47.13% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     47.13% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     47.15% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     47.16% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     47.16% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     47.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     47.17% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     47.18% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     47.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     47.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     47.20% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.09%     49.29% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.40%     50.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     50.70% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4703790     49.30%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9541996                       # Class of committed instruction
system.cpu1.tickCycles                       15935234                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1508429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3017918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1550712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3101490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            366                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              10302                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1498403                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10026                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1499187                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1499186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10302                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4527406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4527406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4527406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    192505024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    192505024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               192505024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1509489                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1509489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1509489                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9587903500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7887316250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2302155                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2302155                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2302155                       # number of overall hits
system.cpu0.icache.overall_hits::total        2302155                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11108                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11108                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11108                       # number of overall misses
system.cpu0.icache.overall_misses::total        11108                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    331524500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    331524500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    331524500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    331524500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2313263                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2313263                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2313263                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2313263                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004802                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004802                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004802                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004802                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29845.561757                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29845.561757                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29845.561757                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29845.561757                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11092                       # number of writebacks
system.cpu0.icache.writebacks::total            11092                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11108                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11108                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11108                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    320416500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    320416500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    320416500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    320416500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004802                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004802                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28845.561757                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28845.561757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28845.561757                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28845.561757                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11092                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2302155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2302155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11108                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11108                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    331524500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    331524500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2313263                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2313263                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004802                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004802                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29845.561757                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29845.561757                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11108                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    320416500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    320416500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004802                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28845.561757                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28845.561757                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999766                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2313263                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11108                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           208.251981                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999766                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18517212                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18517212                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7320260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7320260                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7320260                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7320260                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1465586                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1465586                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1465586                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1465586                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 101908801500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 101908801500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 101908801500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 101908801500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8785846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8785846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8785846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8785846                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.166812                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.166812                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69534.508040                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69534.508040                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69534.508040                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69534.508040                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       912112                       # number of writebacks
system.cpu0.dcache.writebacks::total           912112                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       546003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       546003                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       546003                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       546003                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       919583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       919583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       919583                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       919583                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  81087470500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  81087470500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  81087470500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  81087470500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88178.522765                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88178.522765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88178.522765                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88178.522765                       # average overall mshr miss latency
system.cpu0.dcache.replacements                919566                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1495636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1495636                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    393544000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    393544000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1505014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1505014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.006231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006231                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41964.597995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41964.597995                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    370180500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    370180500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40935.585536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40935.585536                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5824624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5824624                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1456208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1456208                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 101515257500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 101515257500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69712.058648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69712.058648                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       545668                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       545668                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  80717290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  80717290000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88647.714543                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88647.714543                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999780                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8239842                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           919582                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.960421                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999780                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71206350                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71206350                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1987582                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1987582                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1987582                       # number of overall hits
system.cpu1.icache.overall_hits::total        1987582                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8885                       # number of overall misses
system.cpu1.icache.overall_misses::total         8885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    232199000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    232199000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    232199000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    232199000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1996467                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1996467                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1996467                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1996467                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004450                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004450                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004450                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004450                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26133.821047                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26133.821047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26133.821047                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26133.821047                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8869                       # number of writebacks
system.cpu1.icache.writebacks::total             8869                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8885                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8885                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8885                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    223314000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    223314000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    223314000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    223314000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004450                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004450                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004450                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004450                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25133.821047                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25133.821047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25133.821047                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25133.821047                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8869                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1987582                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1987582                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    232199000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    232199000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1996467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1996467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004450                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004450                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26133.821047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26133.821047                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8885                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    223314000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    223314000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25133.821047                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25133.821047                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999755                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1996467                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8885                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           224.700844                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999755                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15980621                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15980621                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4418280                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4418280                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4418280                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4418280                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1203970                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1203970                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1203970                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1203970                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 106442368000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 106442368000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 106442368000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 106442368000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5622250                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5622250                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5622250                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5622250                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.214144                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.214144                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.214144                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.214144                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88409.485286                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88409.485286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88409.485286                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88409.485286                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       597448                       # number of writebacks
system.cpu1.dcache.writebacks::total           597448                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       592768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       592768                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       592768                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       592768                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       611202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       611202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       611202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       611202                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52805727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52805727500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52805727500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52805727500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.108711                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.108711                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.108711                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.108711                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86396.522754                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86396.522754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86396.522754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86396.522754                       # average overall mshr miss latency
system.cpu1.dcache.replacements                611185                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       777834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         777834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16398                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    425660000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    425660000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       794232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       794232                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.020646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020646                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25958.043664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25958.043664                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16095                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    396719500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    396719500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24648.617583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24648.617583                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3640446                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3640446                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1187572                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1187572                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106016708000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106016708000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4828018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4828018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245975                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245975                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 89271.815098                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89271.815098                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       592465                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       592465                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       595107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       595107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52409008000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52409008000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.123261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.123261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88066.529212                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88066.529212                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999772                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5029481                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           611201                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.228849                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999772                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45589201                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45589201                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6781                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18605                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41288                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8549                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6781                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7353                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18605                       # number of overall hits
system.l2.overall_hits::total                   41288                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            912802                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            592597                       # number of demand (read+write) misses
system.l2.demand_misses::total                1509490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2559                       # number of overall misses
system.l2.overall_misses::.cpu0.data           912802                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1532                       # number of overall misses
system.l2.overall_misses::.cpu1.data           592597                       # number of overall misses
system.l2.overall_misses::total               1509490                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    208490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79624386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    128573000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51622243500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     131583693500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    208490500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79624386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    128573000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51622243500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    131583693500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11108                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          919583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8885                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          611202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1550778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11108                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         919583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8885                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         611202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1550778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.230375                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.992626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.172425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969560                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.973376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.230375                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.992626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.172425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969560                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.973376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81473.427120                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87230.731856                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83924.934726                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87111.888012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87170.960722                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81473.427120                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87230.731856                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83924.934726                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87111.888012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87170.960722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1498403                       # number of writebacks
system.l2.writebacks::total                   1498403                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       912802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       592597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1509490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       912802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       592597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1509490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    182900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70496376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113253000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45696283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 116488813500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    182900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70496376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113253000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45696283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116488813500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.230375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.992626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.172425                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.969560                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.973376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.230375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.992626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.172425                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.969560                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.973376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71473.427120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77230.742812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 73924.934726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77111.904886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77170.973971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71473.427120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77230.742812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 73924.934726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77111.904886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77170.973971                       # average overall mshr miss latency
system.l2.replacements                        1508667                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1509560                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1509560                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1509560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1509560                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19961                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19961                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          128                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           128                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5143                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6459                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         589964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1499188                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  79326623500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51391956000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  130718579500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       595107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1505647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.998555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.991358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87246.512961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87110.325376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87192.920101                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       589964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1499188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  70234393500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45492326000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115726719500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.998555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.991358                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77246.523959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77110.342326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77192.933441                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8549                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7353                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1532                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    208490500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    128573000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    337063500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8885                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.230375                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.172425                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.204622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81473.427120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83924.934726                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82391.469078                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4091                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    182900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113253000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    296153500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.230375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.172425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.204622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71473.427120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 73924.934726                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72391.469078                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13462                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2633                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    297763000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    230287500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    528050500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.395665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.163591                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83220.514254                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87462.020509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85018.596039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6211                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    261983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    203957500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    465940500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.395665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.163591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.247076                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73220.514254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77462.020509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75018.596039                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.535553                       # Cycle average of tags in use
system.l2.tags.total_refs                     3101360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1509691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.054301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.917958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.162733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      254.784048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.808926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      763.861889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.248813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.745959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999546                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          793                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26321611                       # Number of tag accesses
system.l2.tags.data_accesses                 26321611                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        163776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58419264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         98048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      37926208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           96607296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       163776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        98048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        261824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95897792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95897792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         912801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         592597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1509489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1498403                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1498403                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2767630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        987219879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1656901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        640910273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1632554684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2767630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1656901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4424531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1620564864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1620564864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1620564864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2767630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       987219879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1656901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       640910273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3253119547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1498378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    912671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1532.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    592593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000126002500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        93398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        93398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4179290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1407863                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1509489                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1498403                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1509489                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1498403                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    134                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             94296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             94307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             94388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             94722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             94501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             94489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             94355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            94368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            94017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            94077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            94093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            94351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             93642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             93787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             93636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            93760                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25665640250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7546775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             53966046500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17004.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35754.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1387148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1380044                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1509489                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1498403                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  787307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  576997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  144868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  68304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 104580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 105510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 101995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 103441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  97368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  93796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  93504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  93406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       240508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    800.359240                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   672.673512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.559707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9595      3.99%      3.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15748      6.55%     10.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12531      5.21%     15.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11360      4.72%     20.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13510      5.62%     26.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15001      6.24%     32.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8692      3.61%     35.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7783      3.24%     39.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       146288     60.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       240508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        93398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.160282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.064284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.747791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          93265     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            48      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            47      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           26      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         93398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        93398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.042581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92254     98.78%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              162      0.17%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               61      0.07%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              251      0.27%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              428      0.46%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              224      0.24%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         93398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96598720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95894080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                96607296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95897792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1632.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1620.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1632.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1620.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59175496000                       # Total gap between requests
system.mem_ctrls.avgGap                      19673.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       163776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     58410944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        98048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     37925952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95894080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2767630.261117455550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 987079280.204896092415                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1656900.961325495038                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 640905947.372558116913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1620502135.050423622131                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2559                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       912801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1532                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       592597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1498403                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     77903500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  32779039250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     50356250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  21058747500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1501148505000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30442.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35910.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32869.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35536.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1001832.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            858106620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            456094485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5382481860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3908417580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4671264000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20249592000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5671198560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41197155105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        696.185602                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14408361500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1975774500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42791398500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            859120500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            456633375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5394312840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3912943320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4671264000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20201160810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5711988000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41207422845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        696.359115                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14514413250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1975760750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42685360500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3007963                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1505647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1505645                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2758731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1833588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4652266                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1420800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    117228416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     77353536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              197139008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1508667                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95897792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3059445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010937                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3059079     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    366      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3059445                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3080266000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         916820462                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13335484                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1379436373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16685952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  59175534500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
