<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>
defines: 
time_elapsed: 0.712s
ram usage: 36216 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpccgjcgou/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:1</a>: No timescale set for &#34;p1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:5</a>: No timescale set for &#34;sub&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:12</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:1</a>: Compile package &#34;p1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-5" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:5</a>: Compile module &#34;work@sub&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:12</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-12" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:12</a>: Top level module &#34;work@top&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:10</a>: Undefined type &#34;t_3&#34;.

[ERR:CP0317] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-10" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:10</a>: Undefined type &#34;t_4&#34;.

[ERR:EL0514] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:14</a>: Undefined variable: t_6.

[ERR:EL0514] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html#l-15" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv:15</a>: Undefined variable: t_6.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpccgjcgou/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sub
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpccgjcgou/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpccgjcgou/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallPackages:
 \_package: p1, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:1, parent:work@top
   |vpiDefName:p1
   |vpiFullName:p1
   |vpiTypedef:
   \_struct_typespec: (t_1), line:2
     |vpiName:t_1
     |vpiTypespecMember:
     \_typespec_member: (A), line:2
       |vpiName:A
       |vpiTypespec:
       \_int_typespec: , line:2
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sub, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:5, parent:work@top
   |vpiDefName:work@sub
   |vpiFullName:work@sub
   |vpiNet:
   \_logic_net: (v1), line:10
     |vpiName:v1
     |vpiFullName:work@sub.v1
   |vpiNet:
   \_logic_net: (v2), line:10
     |vpiName:v2
     |vpiFullName:work@sub.v2
   |vpiNet:
   \_logic_net: (v3), line:10
     |vpiName:v3
     |vpiFullName:work@sub.v3
   |vpiNet:
   \_logic_net: (v4), line:10
     |vpiName:v4
     |vpiFullName:work@sub.v4
   |vpiNet:
   \_logic_net: (v5), line:10
     |vpiName:v5
     |vpiFullName:work@sub.v5
   |vpiTypedef:
   \_struct_typespec: (t_1), line:2
   |vpiTypedef:
   \_struct_typespec: (t_5), line:9
     |vpiName:t_5
     |vpiTypespecMember:
     \_typespec_member: (A), line:9
       |vpiName:A
       |vpiTypespec:
       \_int_typespec: , line:9
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:12, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:16
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (s1.v1), line:17
           |vpiName:s1.v1
           |vpiFullName:work@top.s1.v1
         |vpiRhs:
         \_ref_obj: (s2.v1), line:17
           |vpiName:s2.v1
           |vpiFullName:work@top.s2.v1
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (s1.v2), line:18
           |vpiName:s1.v2
           |vpiFullName:work@top.s1.v2
         |vpiRhs:
         \_ref_obj: (s2.v2), line:18
           |vpiName:s2.v2
           |vpiFullName:work@top.s2.v2
       |vpiStmt:
       \_assignment: , line:19
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (s1.v3), line:19
           |vpiName:s1.v3
           |vpiFullName:work@top.s1.v3
         |vpiRhs:
         \_ref_obj: (s2.v3), line:19
           |vpiName:s2.v3
           |vpiFullName:work@top.s2.v3
       |vpiStmt:
       \_assignment: , line:20
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (s1.v4), line:20
           |vpiName:s1.v4
           |vpiFullName:work@top.s1.v4
         |vpiRhs:
         \_ref_obj: (s2.v4), line:20
           |vpiName:s2.v4
           |vpiFullName:work@top.s2.v4
   |vpiTypedef:
   \_struct_typespec: (t_6), line:13
     |vpiName:t_6
     |vpiTypespecMember:
     \_typespec_member: (A), line:13
       |vpiName:A
       |vpiTypespec:
       \_int_typespec: , line:13
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:12
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiModule:
   \_module: work@sub (s1), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:14, parent:work@top
     |vpiDefName:work@sub
     |vpiName:s1
     |vpiFullName:work@top.s1
     |vpiNet:
     \_logic_net: (v3), line:10, parent:s1
       |vpiName:v3
       |vpiFullName:work@top.s1.v3
     |vpiNet:
     \_logic_net: (v4), line:10, parent:s1
       |vpiName:v4
       |vpiFullName:work@top.s1.v4
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:12
     |vpiVariables:
     \_struct_var: (v1), line:10, parent:s1
       |vpiName:v1
       |vpiFullName:work@top.s1.v1
       |vpiTypespec:
       \_struct_typespec: (t_1), line:2
     |vpiVariables:
     \_struct_var: (v2), line:10, parent:s1
       |vpiName:v2
       |vpiFullName:work@top.s1.v2
       |vpiTypespec:
       \_struct_typespec: (t_2), line:4
         |vpiName:t_2
         |vpiTypespecMember:
         \_typespec_member: (A), line:4
           |vpiName:A
           |vpiTypespec:
           \_int_typespec: , line:4
     |vpiVariables:
     \_struct_var: (v5), line:10, parent:s1
       |vpiName:v5
       |vpiFullName:work@top.s1.v5
       |vpiTypespec:
       \_struct_typespec: (t_5), line:9
     |vpiParameter:
     \_parameter: (t_3), line:14
       |vpiName:t_3
       |INT:0
   |vpiModule:
   \_module: work@sub (s2), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:15, parent:work@top
     |vpiDefName:work@sub
     |vpiName:s2
     |vpiFullName:work@top.s2
     |vpiNet:
     \_logic_net: (v3), line:10, parent:s2
       |vpiName:v3
       |vpiFullName:work@top.s2.v3
     |vpiNet:
     \_logic_net: (v4), line:10, parent:s2
       |vpiName:v4
       |vpiFullName:work@top.s2.v4
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p130.sv</a>, line:12
     |vpiVariables:
     \_struct_var: (v1), line:10, parent:s2
       |vpiName:v1
       |vpiFullName:work@top.s2.v1
       |vpiTypespec:
       \_struct_typespec: (t_1), line:2
     |vpiVariables:
     \_struct_var: (v2), line:10, parent:s2
       |vpiName:v2
       |vpiFullName:work@top.s2.v2
       |vpiTypespec:
       \_struct_typespec: (t_2), line:4
     |vpiVariables:
     \_struct_var: (v5), line:10, parent:s2
       |vpiName:v5
       |vpiFullName:work@top.s2.v5
       |vpiTypespec:
       \_struct_typespec: (t_5), line:9
     |vpiParameter:
     \_parameter: (t_3), line:15
       |vpiName:t_3
       |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \s1 of type 32
Object: \v1 of type 618
Object: \v2 of type 618
Object: \v5 of type 618
Object: \t_3 of type 41
Object: \v3 of type 36
Object: \v4 of type 36
Object: \s2 of type 32
Object: \v1 of type 618
Object: \v2 of type 618
Object: \v5 of type 618
Object: \t_3 of type 41
Object: \v3 of type 36
Object: \v4 of type 36
Object: \work_sub of type 32
Object: \t_1 of type 638
Object: \A of type 644
ERROR: Encountered unhandled typespec: 629

</pre>
</body>