# Project Documentation â€“ Hotzenblitz EV Re-Engineering

This folder contains technical reports and measurement documentation
related to the embedded firmware developed for the Hotzenblitz EV
Re-Engineering Project.

---

## ðŸ“˜ Reports

### Task 1 â€“ ePWM Triggered ADC Sampling (1 ms)
- File: `task1_adc_epwm_report.pdf`
- Description:
  - ePWM1 configured in up-down counter mode
  - ADC triggered every 1 ms using hardware SOC
  - Explanation of why TBPRD = 0.5 ms results in 1 ms period
  - Oscilloscope validation

---

### Task 2 â€“ PWM Signal Generation (10 kHz)
- File: `task2_pwm_output_report.pdf`
- Description:
  - Independent PWM generation using ePWM2
  - 10 kHz frequency, 50% duty cycle
  - Simultaneous ADC sampling and PWM output

---

### Task 2 (i) â€“ Synchronized PWM and ADC
- File: `task2_synced_pwm_report.pdf`
- Description:
  - ePWM1 and ePWM2 synchronized using TBCLKSYNC
  - ADC sampling aligned to PWM timing
  - Multi-channel oscilloscope timing analysis

### Task 3 â€“ Deterministic Task Scheduling Using ePWM Events
- File: `Task3_Task Management.pdf`
- Description:
  - Asynchronous execution inside an infinite loop
  -Startup in IDLE mode
  - All initialization performed in IDLE
  - No PWM signal generation during IDLE
  - Generation of up to six independent PWM outputs
  - Identical switching frequency for all PWM channels
  - Switching frequency configured once in IDLE
  - Frequency range from 50 Hz to 50 kHz
  - Identical duty cycle for all PWM channels
  - Duty cycle initialized to 0% in IDLE
  - Duty cycle adjustable between 0% and 100% in RUN

## ðŸ“Š Timing Diagrams
The `timing_diagrams/` folder contains oscilloscope screenshots used
to validate ADC sampling and PWM synchronization.


