

================================================================
== Vitis HLS Report for 'qubit_processor_fixed'
================================================================
* Date:           Sun Aug 10 02:13:37 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        qubit_state_visualizer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.077 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%in_beta_imag_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_beta_imag" [qubit_state_visualizer/core.cpp:17]   --->   Operation 8 'read' 'in_beta_imag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%in_beta_real_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_beta_real" [qubit_state_visualizer/core.cpp:17]   --->   Operation 9 'read' 'in_beta_real_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%in_alpha_imag_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_alpha_imag" [qubit_state_visualizer/core.cpp:17]   --->   Operation 10 'read' 'in_alpha_imag_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%in_alpha_real_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %in_alpha_real" [qubit_state_visualizer/core.cpp:17]   --->   Operation 11 'read' 'in_alpha_real_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%operation_read = read i2 @_ssdm_op_Read.s_axilite.i2, i2 %operation" [qubit_state_visualizer/core.cpp:17]   --->   Operation 12 'read' 'operation_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i16 %in_alpha_real_read"   --->   Operation 13 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1347_1 = sext i16 %in_beta_real_read"   --->   Operation 14 'sext' 'sext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.07ns)   --->   "%ret_V = add i17 %sext_ln1347_1, i17 %sext_ln1347"   --->   Operation 15 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1347_2 = sext i16 %in_alpha_imag_read"   --->   Operation 16 'sext' 'sext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1347_3 = sext i16 %in_beta_imag_read"   --->   Operation 17 'sext' 'sext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.07ns)   --->   "%ret_V_1 = add i17 %sext_ln1347_3, i17 %sext_ln1347_2"   --->   Operation 18 'add' 'ret_V_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %sext_ln1347, i17 %sext_ln1347_1"   --->   Operation 19 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %sext_ln1347_2, i17 %sext_ln1347_3"   --->   Operation 20 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.95ns)   --->   "%icmp_ln49 = icmp_eq  i2 %operation_read, i2 2" [qubit_state_visualizer/core.cpp:49]   --->   Operation 21 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.95ns)   --->   "%icmp_ln49_1 = icmp_eq  i2 %operation_read, i2 0" [qubit_state_visualizer/core.cpp:49]   --->   Operation 22 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.95ns)   --->   "%icmp_ln49_2 = icmp_eq  i2 %operation_read, i2 1" [qubit_state_visualizer/core.cpp:49]   --->   Operation 23 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.97ns)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49_2" [qubit_state_visualizer/core.cpp:49]   --->   Operation 24 'or' 'or_ln49' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i17 %ret_V"   --->   Operation 25 'sext' 'sext_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 26 [4/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 26 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i17 %ret_V_1"   --->   Operation 27 'sext' 'sext_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 28 [4/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 28 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i17 %ret_V_2"   --->   Operation 29 'sext' 'sext_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 30 [4/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 30 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i17 %ret_V_3"   --->   Operation 31 'sext' 'sext_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_3 : Operation 32 [4/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 32 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 33 [3/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 33 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [3/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 34 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [3/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 35 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [3/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 36 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.87>
ST_5 : Operation 37 [2/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 37 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [2/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 38 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [2/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 39 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [2/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 40 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 41 [1/4] (1.87ns)   --->   "%mul_ln1270 = mul i29 %sext_ln1270, i29 5792"   --->   Operation 41 'mul' 'mul_ln1270' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/4] (1.87ns)   --->   "%mul_ln1270_1 = mul i29 %sext_ln1270_1, i29 5792"   --->   Operation 42 'mul' 'mul_ln1270_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/4] (1.87ns)   --->   "%mul_ln1270_2 = mul i29 %sext_ln1270_2, i29 5792"   --->   Operation 43 'mul' 'mul_ln1270_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/4] (1.87ns)   --->   "%mul_ln1270_3 = mul i29 %sext_ln1270_3, i29 5792"   --->   Operation 44 'mul' 'mul_ln1270_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 1.87> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 3> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.80>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln31 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [qubit_state_visualizer/core.cpp:31]   --->   Operation 45 'specpipeline' 'specpipeline_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [qubit_state_visualizer/core.cpp:16]   --->   Operation 46 'spectopmodule' 'spectopmodule_ln16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %operation"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %operation, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_alpha_real"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_3, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_alpha_imag"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_alpha_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_beta_real"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_13, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_beta_imag"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_beta_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_alpha_real"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_alpha_imag"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_alpha_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_beta_real"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_real, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_real, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_beta_imag"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_imag, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_9, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_beta_imag, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_0, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specresourcelimit_ln44 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_10, void @empty_12, void @empty_12, void @empty_12" [qubit_state_visualizer/core.cpp:44]   --->   Operation 75 'specresourcelimit' 'specresourcelimit_ln44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270, i32 13, i32 28"   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_i)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_1, i32 13, i32 28"   --->   Operation 77 'partselect' 'trunc_ln818_1' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_2, i32 13, i32 28"   --->   Operation 78 'partselect' 'trunc_ln818_2' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_i)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln1270_3, i32 13, i32 28"   --->   Operation 79 'partselect' 'trunc_ln818_3' <Predicate = (icmp_ln49 & !or_ln49)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_i)   --->   "%select_ln49 = select i1 %icmp_ln49, i16 %trunc_ln818_3, i16 %in_alpha_imag_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 80 'select' 'select_ln49' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_beta_i = select i1 %or_ln49, i16 0, i16 %select_ln49" [qubit_state_visualizer/core.cpp:49]   --->   Operation 81 'select' 'temp_out_beta_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%select_ln49_2 = select i1 %icmp_ln49_2, i16 8192, i16 0" [qubit_state_visualizer/core.cpp:49]   --->   Operation 82 'select' 'select_ln49_2' <Predicate = (or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node temp_out_beta_r)   --->   "%select_ln49_3 = select i1 %icmp_ln49, i16 %trunc_ln818_2, i16 %in_alpha_real_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 83 'select' 'select_ln49_3' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_beta_r = select i1 %or_ln49, i16 %select_ln49_2, i16 %select_ln49_3" [qubit_state_visualizer/core.cpp:49]   --->   Operation 84 'select' 'temp_out_beta_r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_i)   --->   "%select_ln49_5 = select i1 %icmp_ln49, i16 %trunc_ln818_1, i16 %in_beta_imag_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 85 'select' 'select_ln49_5' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_alpha_i = select i1 %or_ln49, i16 0, i16 %select_ln49_5" [qubit_state_visualizer/core.cpp:49]   --->   Operation 86 'select' 'temp_out_alpha_i' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%select_ln49_7 = select i1 %icmp_ln49_2, i16 0, i16 8192" [qubit_state_visualizer/core.cpp:49]   --->   Operation 87 'select' 'select_ln49_7' <Predicate = (or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node temp_out_alpha_r)   --->   "%select_ln49_8 = select i1 %icmp_ln49, i16 %trunc_ln, i16 %in_beta_real_read" [qubit_state_visualizer/core.cpp:49]   --->   Operation 88 'select' 'select_ln49_8' <Predicate = (!or_ln49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.80ns) (out node of the LUT)   --->   "%temp_out_alpha_r = select i1 %or_ln49, i16 %select_ln49_7, i16 %select_ln49_8" [qubit_state_visualizer/core.cpp:49]   --->   Operation 89 'select' 'temp_out_alpha_r' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_alpha_real, i16 %temp_out_alpha_r" [qubit_state_visualizer/core.cpp:84]   --->   Operation 90 'write' 'write_ln84' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 91 [1/1] (1.00ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_alpha_imag, i16 %temp_out_alpha_i" [qubit_state_visualizer/core.cpp:85]   --->   Operation 91 'write' 'write_ln85' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 92 [1/1] (1.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_beta_real, i16 %temp_out_beta_r" [qubit_state_visualizer/core.cpp:86]   --->   Operation 92 'write' 'write_ln86' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 93 [1/1] (1.00ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %out_beta_imag, i16 %temp_out_beta_i" [qubit_state_visualizer/core.cpp:87]   --->   Operation 93 'write' 'write_ln87' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [qubit_state_visualizer/core.cpp:88]   --->   Operation 94 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_alpha_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_alpha_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_beta_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_beta_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_alpha_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_alpha_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_beta_real]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_beta_imag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_beta_imag_read      (read             ) [ 01111111]
in_beta_real_read      (read             ) [ 01111111]
in_alpha_imag_read     (read             ) [ 01111111]
in_alpha_real_read     (read             ) [ 01111111]
operation_read         (read             ) [ 01100000]
sext_ln1347            (sext             ) [ 00000000]
sext_ln1347_1          (sext             ) [ 00000000]
ret_V                  (add              ) [ 01010000]
sext_ln1347_2          (sext             ) [ 00000000]
sext_ln1347_3          (sext             ) [ 00000000]
ret_V_1                (add              ) [ 01010000]
ret_V_2                (sub              ) [ 01010000]
ret_V_3                (sub              ) [ 01010000]
icmp_ln49              (icmp             ) [ 01011111]
icmp_ln49_1            (icmp             ) [ 00000000]
icmp_ln49_2            (icmp             ) [ 01011111]
or_ln49                (or               ) [ 01011111]
sext_ln1270            (sext             ) [ 01001110]
sext_ln1270_1          (sext             ) [ 01001110]
sext_ln1270_2          (sext             ) [ 01001110]
sext_ln1270_3          (sext             ) [ 01001110]
mul_ln1270             (mul              ) [ 01000001]
mul_ln1270_1           (mul              ) [ 01000001]
mul_ln1270_2           (mul              ) [ 01000001]
mul_ln1270_3           (mul              ) [ 01000001]
specpipeline_ln31      (specpipeline     ) [ 00000000]
spectopmodule_ln16     (spectopmodule    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specresourcelimit_ln44 (specresourcelimit) [ 00000000]
trunc_ln               (partselect       ) [ 00000000]
trunc_ln818_1          (partselect       ) [ 00000000]
trunc_ln818_2          (partselect       ) [ 00000000]
trunc_ln818_3          (partselect       ) [ 00000000]
select_ln49            (select           ) [ 00000000]
temp_out_beta_i        (select           ) [ 00000000]
select_ln49_2          (select           ) [ 00000000]
select_ln49_3          (select           ) [ 00000000]
temp_out_beta_r        (select           ) [ 00000000]
select_ln49_5          (select           ) [ 00000000]
temp_out_alpha_i       (select           ) [ 00000000]
select_ln49_7          (select           ) [ 00000000]
select_ln49_8          (select           ) [ 00000000]
temp_out_alpha_r       (select           ) [ 00000000]
write_ln84             (write            ) [ 00000000]
write_ln85             (write            ) [ 00000000]
write_ln86             (write            ) [ 00000000]
write_ln87             (write            ) [ 00000000]
ret_ln88               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operation">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_alpha_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_alpha_real"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_alpha_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_alpha_imag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_beta_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_beta_real"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_beta_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_beta_imag"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_alpha_real">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_alpha_real"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_alpha_imag">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_alpha_imag"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_beta_real">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_beta_real"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_beta_imag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_beta_imag"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="in_beta_imag_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_beta_imag_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_beta_real_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_beta_real_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_alpha_imag_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_alpha_imag_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_alpha_real_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_alpha_real_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="operation_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln84_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="write_ln85_write_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="0" slack="0"/>
<pin id="129" dir="0" index="1" bw="16" slack="0"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln86_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/7 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln87_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="224" dir="0" index="0" bw="17" slack="0"/>
<pin id="225" dir="0" index="1" bw="14" slack="0"/>
<pin id="226" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_2/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="216" dir="0" index="0" bw="17" slack="0"/>
<pin id="217" dir="0" index="1" bw="14" slack="0"/>
<pin id="218" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="0"/>
<pin id="229" dir="0" index="1" bw="14" slack="0"/>
<pin id="230" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_3/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="220" dir="0" index="0" bw="17" slack="0"/>
<pin id="221" dir="0" index="1" bw="14" slack="0"/>
<pin id="222" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270_1/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sext_ln1347_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="1"/>
<pin id="247" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln1347_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_V_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln1347_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="1"/>
<pin id="259" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sext_ln1347_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347_3/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="ret_V_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ret_V_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ret_V_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln49_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="0" index="1" bw="2" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln49_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="1"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln49_2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="1"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_2/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln49_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln1270_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="1"/>
<pin id="304" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1270_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="1"/>
<pin id="308" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln1270_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="1"/>
<pin id="312" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_2/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln1270_3_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="17" slack="1"/>
<pin id="316" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_3/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="29" slack="1"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln818_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="29" slack="1"/>
<pin id="330" dir="0" index="2" bw="5" slack="0"/>
<pin id="331" dir="0" index="3" bw="6" slack="0"/>
<pin id="332" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_1/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln818_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="29" slack="1"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln818_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="29" slack="1"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="0" index="3" bw="6" slack="0"/>
<pin id="350" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_3/7 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln49_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="5"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="6"/>
<pin id="358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="temp_out_beta_i_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="5"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="16" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_beta_i/7 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln49_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="5"/>
<pin id="370" dir="0" index="1" bw="15" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln49_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="5"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="0" index="2" bw="16" slack="6"/>
<pin id="379" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_3/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="temp_out_beta_r_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="5"/>
<pin id="383" dir="0" index="1" bw="15" slack="0"/>
<pin id="384" dir="0" index="2" bw="16" slack="0"/>
<pin id="385" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_beta_r/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln49_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="5"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="16" slack="6"/>
<pin id="393" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_5/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="temp_out_alpha_i_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="5"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="16" slack="0"/>
<pin id="399" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_alpha_i/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln49_7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="5"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="15" slack="0"/>
<pin id="407" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_7/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln49_8_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="5"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="0" index="2" bw="16" slack="6"/>
<pin id="414" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_8/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="temp_out_alpha_r_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="5"/>
<pin id="418" dir="0" index="1" bw="15" slack="0"/>
<pin id="419" dir="0" index="2" bw="16" slack="0"/>
<pin id="420" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_alpha_r/7 "/>
</bind>
</comp>

<comp id="424" class="1005" name="in_beta_imag_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_beta_imag_read "/>
</bind>
</comp>

<comp id="430" class="1005" name="in_beta_real_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_beta_real_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="in_alpha_imag_read_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_alpha_imag_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="in_alpha_real_read_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_alpha_real_read "/>
</bind>
</comp>

<comp id="448" class="1005" name="operation_read_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="2" slack="1"/>
<pin id="450" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="operation_read "/>
</bind>
</comp>

<comp id="455" class="1005" name="ret_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="1"/>
<pin id="457" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="460" class="1005" name="ret_V_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="1"/>
<pin id="462" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="ret_V_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="1"/>
<pin id="467" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="ret_V_3_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="1"/>
<pin id="472" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln49_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="483" class="1005" name="icmp_ln49_2_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="5"/>
<pin id="485" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln49_2 "/>
</bind>
</comp>

<comp id="489" class="1005" name="or_ln49_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln49 "/>
</bind>
</comp>

<comp id="497" class="1005" name="sext_ln1270_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="29" slack="1"/>
<pin id="499" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270 "/>
</bind>
</comp>

<comp id="502" class="1005" name="sext_ln1270_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="29" slack="1"/>
<pin id="504" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="sext_ln1270_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="29" slack="1"/>
<pin id="509" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_2 "/>
</bind>
</comp>

<comp id="512" class="1005" name="sext_ln1270_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="29" slack="1"/>
<pin id="514" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1270_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="mul_ln1270_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="29" slack="1"/>
<pin id="519" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1270 "/>
</bind>
</comp>

<comp id="522" class="1005" name="mul_ln1270_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="29" slack="1"/>
<pin id="524" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1270_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="mul_ln1270_2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="29" slack="1"/>
<pin id="529" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1270_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="mul_ln1270_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="29" slack="1"/>
<pin id="534" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1270_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="88" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="88" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="88" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="245" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="248" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="257" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="260" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="22" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="24" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="295"><net_src comp="26" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="286" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="309"><net_src comp="306" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="313"><net_src comp="310" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="324"><net_src comp="78" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="80" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="82" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="333"><net_src comp="78" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="82" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="80" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="82" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="78" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="80" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="82" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="359"><net_src comp="345" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="84" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="367"><net_src comp="360" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="373"><net_src comp="86" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="84" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="380"><net_src comp="336" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="386"><net_src comp="368" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="134" pin=2"/></net>

<net id="394"><net_src comp="327" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="84" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="408"><net_src comp="84" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="86" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="318" pin="4"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="403" pin="3"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="410" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="427"><net_src comp="90" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="433"><net_src comp="96" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="439"><net_src comp="102" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="445"><net_src comp="108" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="451"><net_src comp="114" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="458"><net_src comp="251" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="463"><net_src comp="263" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="468"><net_src comp="269" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="473"><net_src comp="275" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="478"><net_src comp="281" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="486"><net_src comp="291" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="492"><net_src comp="296" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="496"><net_src comp="489" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="500"><net_src comp="302" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="505"><net_src comp="306" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="510"><net_src comp="310" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="515"><net_src comp="314" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="520"><net_src comp="149" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="525"><net_src comp="151" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="530"><net_src comp="148" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="535"><net_src comp="150" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="345" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_alpha_real | {7 }
	Port: out_alpha_imag | {7 }
	Port: out_beta_real | {7 }
	Port: out_beta_imag | {7 }
 - Input state : 
	Port: qubit_processor_fixed : operation | {1 }
	Port: qubit_processor_fixed : in_alpha_real | {1 }
	Port: qubit_processor_fixed : in_alpha_imag | {1 }
	Port: qubit_processor_fixed : in_beta_real | {1 }
	Port: qubit_processor_fixed : in_beta_imag | {1 }
  - Chain level:
	State 1
	State 2
		ret_V : 1
		ret_V_1 : 1
		ret_V_2 : 1
		ret_V_3 : 1
		or_ln49 : 1
	State 3
		mul_ln1270 : 1
		mul_ln1270_1 : 1
		mul_ln1270_2 : 1
		mul_ln1270_3 : 1
	State 4
	State 5
	State 6
	State 7
		select_ln49 : 1
		temp_out_beta_i : 2
		select_ln49_3 : 1
		temp_out_beta_r : 2
		select_ln49_5 : 1
		temp_out_alpha_i : 2
		select_ln49_8 : 1
		temp_out_alpha_r : 2
		write_ln84 : 3
		write_ln85 : 3
		write_ln86 : 3
		write_ln87 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_148           |    1    |    73   |    1    |
|    mul   |           grp_fu_149           |    1    |    73   |    1    |
|          |           grp_fu_150           |    1    |    73   |    1    |
|          |           grp_fu_151           |    1    |    73   |    1    |
|----------|--------------------------------|---------|---------|---------|
|          |       select_ln49_fu_354       |    0    |    0    |    16   |
|          |     temp_out_beta_i_fu_360     |    0    |    0    |    16   |
|          |      select_ln49_2_fu_368      |    0    |    0    |    15   |
|          |      select_ln49_3_fu_375      |    0    |    0    |    16   |
|  select  |     temp_out_beta_r_fu_381     |    0    |    0    |    16   |
|          |      select_ln49_5_fu_389      |    0    |    0    |    16   |
|          |     temp_out_alpha_i_fu_395    |    0    |    0    |    16   |
|          |      select_ln49_7_fu_403      |    0    |    0    |    15   |
|          |      select_ln49_8_fu_410      |    0    |    0    |    16   |
|          |     temp_out_alpha_r_fu_416    |    0    |    0    |    16   |
|----------|--------------------------------|---------|---------|---------|
|    add   |          ret_V_fu_251          |    0    |    0    |    23   |
|          |         ret_V_1_fu_263         |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|    sub   |         ret_V_2_fu_269         |    0    |    0    |    23   |
|          |         ret_V_3_fu_275         |    0    |    0    |    23   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln49_fu_281        |    0    |    0    |    8    |
|   icmp   |       icmp_ln49_1_fu_286       |    0    |    0    |    8    |
|          |       icmp_ln49_2_fu_291       |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|
|    or    |         or_ln49_fu_296         |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          |  in_beta_imag_read_read_fu_90  |    0    |    0    |    0    |
|          |  in_beta_real_read_read_fu_96  |    0    |    0    |    0    |
|   read   | in_alpha_imag_read_read_fu_102 |    0    |    0    |    0    |
|          | in_alpha_real_read_read_fu_108 |    0    |    0    |    0    |
|          |   operation_read_read_fu_114   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     write_ln84_write_fu_120    |    0    |    0    |    0    |
|   write  |     write_ln85_write_fu_127    |    0    |    0    |    0    |
|          |     write_ln86_write_fu_134    |    0    |    0    |    0    |
|          |     write_ln87_write_fu_141    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       sext_ln1347_fu_245       |    0    |    0    |    0    |
|          |      sext_ln1347_1_fu_248      |    0    |    0    |    0    |
|          |      sext_ln1347_2_fu_257      |    0    |    0    |    0    |
|   sext   |      sext_ln1347_3_fu_260      |    0    |    0    |    0    |
|          |       sext_ln1270_fu_302       |    0    |    0    |    0    |
|          |      sext_ln1270_1_fu_306      |    0    |    0    |    0    |
|          |      sext_ln1270_2_fu_310      |    0    |    0    |    0    |
|          |      sext_ln1270_3_fu_314      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         trunc_ln_fu_318        |    0    |    0    |    0    |
|partselect|      trunc_ln818_1_fu_327      |    0    |    0    |    0    |
|          |      trunc_ln818_2_fu_336      |    0    |    0    |    0    |
|          |      trunc_ln818_3_fu_345      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |   292   |   280   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    icmp_ln49_2_reg_483   |    1   |
|     icmp_ln49_reg_475    |    1   |
|in_alpha_imag_read_reg_436|   16   |
|in_alpha_real_read_reg_442|   16   |
| in_beta_imag_read_reg_424|   16   |
| in_beta_real_read_reg_430|   16   |
|   mul_ln1270_1_reg_522   |   29   |
|   mul_ln1270_2_reg_527   |   29   |
|   mul_ln1270_3_reg_532   |   29   |
|    mul_ln1270_reg_517    |   29   |
|  operation_read_reg_448  |    2   |
|      or_ln49_reg_489     |    1   |
|      ret_V_1_reg_460     |   17   |
|      ret_V_2_reg_465     |   17   |
|      ret_V_3_reg_470     |   17   |
|       ret_V_reg_455      |   17   |
|   sext_ln1270_1_reg_502  |   29   |
|   sext_ln1270_2_reg_507  |   29   |
|   sext_ln1270_3_reg_512  |   29   |
|    sext_ln1270_reg_497   |   29   |
+--------------------------+--------+
|           Total          |   369  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_148 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_149 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_150 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_151 |  p0  |   2  |  17  |   34   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   136  ||  6.352  ||    36   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   292  |   280  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   369  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   661  |   316  |
+-----------+--------+--------+--------+--------+
