Analysis & Synthesis report for DE1_SOC
Sun Apr 21 00:18:20 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SOC|joystick:ijoy|state
 11. State Machine - |DE1_SOC|joystick:ijoy|A2D_intf:iADC|state
 12. State Machine - |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000
 13. State Machine - |DE1_SOC|bootloader:iboot|tx_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for joystick:ijoy
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated
 24. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated
 25. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated
 26. Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated
 27. Source assignments for cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_hhr1:auto_generated
 28. Parameter Settings for User Entity Instance: pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i
 29. Parameter Settings for User Entity Instance: bootloader:iboot|circular_queue:iCPUQueue
 30. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0
 31. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1
 32. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2
 33. Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3
 34. Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch
 35. Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch
 36. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 37. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0
 38. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0
 39. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0
 40. Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0
 41. Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0
 42. altsyncram Parameter Settings by Entity Instance
 43. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"
 44. Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC"
 45. Port Connectivity Checks: "cpu:iCPU|HazardDetection:iHazardDetect"
 46. Port Connectivity Checks: "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg"
 47. Port Connectivity Checks: "cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg"
 48. Port Connectivity Checks: "cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg"
 49. Port Connectivity Checks: "cpu:iCPU|decode:iDecode|rf:iRF"
 50. Port Connectivity Checks: "cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg"
 51. Port Connectivity Checks: "cpu:iCPU|fetch:iFetch"
 52. Port Connectivity Checks: "cpu:iCPU"
 53. Port Connectivity Checks: "bootloader:iboot|circular_queue:iCPUQueue"
 54. Port Connectivity Checks: "bootloader:iboot|UART:iUART"
 55. Port Connectivity Checks: "reset_synch:idebug"
 56. Signal Tap Logic Analyzer Settings
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Elapsed Time Per Partition
 59. Connections to In-System Debugging Instance "auto_signaltap_0"
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 21 00:18:20 2024          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; DE1_SOC                                        ;
; Top-level Entity Name           ; DE1_SOC                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 4350                                           ;
; Total pins                      ; 186                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 534,784                                        ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC            ; DE1_SOC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; ../Peripherals/UART_tx.sv                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/UART_tx.sv                                                    ;             ;
; ../Peripherals/UART_rx.sv                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/UART_rx.sv                                                    ;             ;
; ../Peripherals/UART.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/UART.sv                                                       ;             ;
; ../Peripherals/SPI_M.sv                                            ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/SPI_M.sv                                                      ;             ;
; ../Peripherals/SEG7_LUT_6.v                                        ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Muthu/420/Peripherals/SEG7_LUT_6.v                                                  ;             ;
; ../Peripherals/SEG7_LUT.v                                          ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Muthu/420/Peripherals/SEG7_LUT.v                                                    ;             ;
; ../Peripherals/reset_synch.sv                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/reset_synch.sv                                                ;             ;
; ../Peripherals/joystick.sv                                         ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/joystick.sv                                                   ;             ;
; ../Peripherals/circular_queue.sv                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv                                             ;             ;
; ../Peripherals/bootloader.sv                                       ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/bootloader.sv                                                 ;             ;
; ../Peripherals/A2D_intf.sv                                         ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/Peripherals/A2D_intf.sv                                                   ;             ;
; ../wb.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/wb.sv                                                                     ;             ;
; ../rf.sv                                                           ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/rf.sv                                                                     ;             ;
; ../MEMWBpipelineReg.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/MEMWBpipelineReg.sv                                                       ;             ;
; ../memory.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/memory.sv                                                                 ;             ;
; ../IFIDpipelineReg.sv                                              ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/IFIDpipelineReg.sv                                                        ;             ;
; ../IDEXpipelineReg.sv                                              ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/IDEXpipelineReg.sv                                                        ;             ;
; ../HazardDetection.sv                                              ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/HazardDetection.sv                                                        ;             ;
; ../forwardToMEM.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/forwardToMEM.sv                                                           ;             ;
; ../forwardToEX.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/forwardToEX.sv                                                            ;             ;
; ../forwardToD.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/forwardToD.sv                                                             ;             ;
; ../fetch.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/fetch.sv                                                                  ;             ;
; ../extension_unit.sv                                               ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/extension_unit.sv                                                         ;             ;
; ../EXMEMpipelineReg.sv                                             ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/EXMEMpipelineReg.sv                                                       ;             ;
; ../execute.sv                                                      ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/execute.sv                                                                ;             ;
; ../dmem8.sv                                                        ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/dmem8.sv                                                                  ;             ;
; ../decode.sv                                                       ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/decode.sv                                                                 ;             ;
; ../cpu.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/cpu.sv                                                                    ;             ;
; ../control_unit.sv                                                 ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/control_unit.sv                                                           ;             ;
; ../common_def.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/common_def.sv                                                             ;             ;
; ../CheckForLoadToUse.sv                                            ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/CheckForLoadToUse.sv                                                      ;             ;
; ../CheckForControlToUse.sv                                         ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/CheckForControlToUse.sv                                                   ;             ;
; ../BTB_and_PC.sv                                                   ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/BTB_and_PC.sv                                                             ;             ;
; ../branch_unit.sv                                                  ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/branch_unit.sv                                                            ;             ;
; ../ALU.sv                                                          ; yes             ; User SystemVerilog HDL File                           ; I:/win/554_git/Muthu/420/ALU.sv                                                                    ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                            ; I:/win/554_git/Muthu/420/Questa/pll.v                                                              ; pll         ;
; pll/pll_0002.v                                                     ; yes             ; User Verilog HDL File                                 ; I:/win/554_git/Muthu/420/Questa/pll/pll_0002.v                                                     ; pll         ;
; /win/554_git/muthu/420/muthu.hex                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; /win/554_git/muthu/420/muthu.hex                                                                   ;             ;
; de1_soc.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File                     ; I:/win/554_git/Muthu/420/Questa/de1_soc.sv                                                         ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                               ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_qb84.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/altsyncram_qb84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                  ;             ;
; db/cntr_79i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cntr_79i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
; db/altsyncram_s6q1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/altsyncram_s6q1.tdf                                             ;             ;
; db/altsyncram_hhr1.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; I:/win/554_git/Muthu/420/Questa/db/altsyncram_hhr1.tdf                                             ;             ;
; db/DE1_SOC.ram0_fetch_6891918.hdl.mif                              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/win/554_git/Muthu/420/Questa/db/DE1_SOC.ram0_fetch_6891918.hdl.mif                              ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------+
; Resource                                    ; Usage                                                             ;
+---------------------------------------------+-------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3142                                                              ;
;                                             ;                                                                   ;
; Combinational ALUT usage for logic          ; 2718                                                              ;
;     -- 7 input functions                    ; 332                                                               ;
;     -- 6 input functions                    ; 926                                                               ;
;     -- 5 input functions                    ; 498                                                               ;
;     -- 4 input functions                    ; 341                                                               ;
;     -- <=3 input functions                  ; 621                                                               ;
;                                             ;                                                                   ;
; Dedicated logic registers                   ; 4350                                                              ;
;                                             ;                                                                   ;
; I/O pins                                    ; 186                                                               ;
; Total MLAB memory bits                      ; 0                                                                 ;
; Total block memory bits                     ; 534784                                                            ;
;                                             ;                                                                   ;
; Total DSP Blocks                            ; 0                                                                 ;
;                                             ;                                                                   ;
; Total PLLs                                  ; 2                                                                 ;
;     -- PLLs                                 ; 2                                                                 ;
;                                             ;                                                                   ;
; Maximum fan-out node                        ; pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3906                                                              ;
; Total fan-out                               ; 31684                                                             ;
; Average fan-out                             ; 4.14                                                              ;
+---------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE1_SOC                                                                                                                                ; 2718 (16)           ; 4350 (1)                  ; 534784            ; 0          ; 186  ; 0            ; |DE1_SOC                                                                                                                                                                                                                                                                                                                                            ; DE1_SOC                           ; work         ;
;    |SEG7_LUT_6:iseg|                                                                                                                    ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg                                                                                                                                                                                                                                                                                                                            ; SEG7_LUT_6                        ; work         ;
;       |SEG7_LUT:u0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;       |SEG7_LUT:u5|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|SEG7_LUT_6:iseg|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                ; SEG7_LUT                          ; work         ;
;    |bootloader:iboot|                                                                                                                   ; 223 (42)            ; 460 (98)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|bootloader:iboot                                                                                                                                                                                                                                                                                                                           ; bootloader                        ; work         ;
;       |UART:iUART|                                                                                                                      ; 83 (0)              ; 59 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|bootloader:iboot|UART:iUART                                                                                                                                                                                                                                                                                                                ; UART                              ; work         ;
;          |UART_rx:iRX|                                                                                                                  ; 41 (41)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX                                                                                                                                                                                                                                                                                                    ; UART_rx                           ; work         ;
;          |UART_tx:iTX|                                                                                                                  ; 42 (42)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_tx:iTX                                                                                                                                                                                                                                                                                                    ; UART_tx                           ; work         ;
;       |circular_queue:iCPUQueue|                                                                                                        ; 98 (98)             ; 303 (303)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|bootloader:iboot|circular_queue:iCPUQueue                                                                                                                                                                                                                                                                                                  ; circular_queue                    ; work         ;
;    |cpu:iCPU|                                                                                                                           ; 1962 (84)           ; 2456 (0)                  ; 524288            ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU                                                                                                                                                                                                                                                                                                                                   ; cpu                               ; work         ;
;       |EXMEMpipelineReg:iEXMEM_pipeline_reg|                                                                                            ; 12 (12)             ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg                                                                                                                                                                                                                                                                                              ; EXMEMpipelineReg                  ; work         ;
;       |HazardDetection:iHazardDetect|                                                                                                   ; 22 (6)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|HazardDetection:iHazardDetect                                                                                                                                                                                                                                                                                                     ; HazardDetection                   ; work         ;
;          |CheckForControlToUse:check_for_alu_op_to_branch|                                                                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch                                                                                                                                                                                                                                                     ; CheckForControlToUse              ; work         ;
;          |CheckForLoadToUse:check_for_load_to_use|                                                                                      ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use                                                                                                                                                                                                                                                             ; CheckForLoadToUse                 ; work         ;
;       |IDEXpipelineReg:iIDEX_pipeline_reg|                                                                                              ; 13 (13)             ; 158 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg                                                                                                                                                                                                                                                                                                ; IDEXpipelineReg                   ; work         ;
;       |IFIDpipelineReg:iIFID_pipeline_reg|                                                                                              ; 4 (4)               ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg                                                                                                                                                                                                                                                                                                ; IFIDpipelineReg                   ; work         ;
;       |MEMWBpipelineReg:iMEMWB_pipeline_reg|                                                                                            ; 7 (7)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg                                                                                                                                                                                                                                                                                              ; MEMWBpipelineReg                  ; work         ;
;       |decode:iDecode|                                                                                                                  ; 1007 (0)            ; 2048 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|decode:iDecode                                                                                                                                                                                                                                                                                                                    ; decode                            ; work         ;
;          |branch_unit:iBU|                                                                                                              ; 107 (107)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|decode:iDecode|branch_unit:iBU                                                                                                                                                                                                                                                                                                    ; branch_unit                       ; work         ;
;          |control_unit:iControl_Unit|                                                                                                   ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit                                                                                                                                                                                                                                                                                         ; control_unit                      ; work         ;
;          |extension_unit:iEU|                                                                                                           ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|decode:iDecode|extension_unit:iEU                                                                                                                                                                                                                                                                                                 ; extension_unit                    ; work         ;
;          |rf:iRF|                                                                                                                       ; 846 (846)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF                                                                                                                                                                                                                                                                                                             ; rf                                ; work         ;
;       |execute:iExecute|                                                                                                                ; 475 (151)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|execute:iExecute                                                                                                                                                                                                                                                                                                                  ; execute                           ; work         ;
;          |ALU:iALU|                                                                                                                     ; 324 (324)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU                                                                                                                                                                                                                                                                                                         ; ALU                               ; work         ;
;       |fetch:iFetch|                                                                                                                    ; 32 (32)             ; 32 (0)                    ; 262144            ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|fetch:iFetch                                                                                                                                                                                                                                                                                                                      ; fetch                             ; work         ;
;          |BTB_and_PC:btb_pc|                                                                                                            ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc                                                                                                                                                                                                                                                                                                    ; BTB_and_PC                        ; work         ;
;          |altsyncram:instr_mem_rtl_0|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;             |altsyncram_hhr1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_hhr1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_hhr1                   ; work         ;
;       |forwardToD:iForwardToD|                                                                                                          ; 81 (81)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|forwardToD:iForwardToD                                                                                                                                                                                                                                                                                                            ; forwardToD                        ; work         ;
;       |forwardToEX:iForwardToEX|                                                                                                        ; 73 (73)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|forwardToEX:iForwardToEX                                                                                                                                                                                                                                                                                                          ; forwardToEX                       ; work         ;
;       |forwardToMEM:iForwardToMEM|                                                                                                      ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|forwardToMEM:iForwardToMEM                                                                                                                                                                                                                                                                                                        ; forwardToMEM                      ; work         ;
;       |memory:iMemory|                                                                                                                  ; 100 (11)            ; 0 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory                                                                                                                                                                                                                                                                                                                    ; memory                            ; work         ;
;          |dmem8:iBNK0|                                                                                                                  ; 10 (10)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK0                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_s6q1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_s6q1                   ; work         ;
;          |dmem8:iBNK1|                                                                                                                  ; 11 (11)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK1                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_s6q1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_s6q1                   ; work         ;
;          |dmem8:iBNK2|                                                                                                                  ; 19 (19)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK2                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_s6q1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_s6q1                   ; work         ;
;          |dmem8:iBNK3|                                                                                                                  ; 49 (49)             ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK3                                                                                                                                                                                                                                                                                                        ; dmem8                             ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;                |altsyncram_s6q1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 65536             ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_s6q1                   ; work         ;
;       |wb:iWB|                                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|cpu:iCPU|wb:iWB                                                                                                                                                                                                                                                                                                                            ; wb                                ; work         ;
;    |joystick:ijoy|                                                                                                                      ; 77 (28)             ; 81 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|joystick:ijoy                                                                                                                                                                                                                                                                                                                              ; joystick                          ; work         ;
;       |A2D_intf:iADC|                                                                                                                   ; 49 (20)             ; 60 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC                                                                                                                                                                                                                                                                                                                ; A2D_intf                          ; work         ;
;          |SPI_M:iSPI|                                                                                                                   ; 29 (29)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI                                                                                                                                                                                                                                                                                                     ; SPI_M                             ; work         ;
;    |pll:iPLL|                                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|pll:iPLL                                                                                                                                                                                                                                                                                                                                   ; pll                               ; pll          ;
;       |pll_0002:pll_inst|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|pll:iPLL|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                                 ; pll_0002                          ; pll          ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                         ; altera_pll                        ; work         ;
;    |reset_synch:idebug|                                                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|reset_synch:idebug                                                                                                                                                                                                                                                                                                                         ; reset_synch                       ; work         ;
;    |reset_synch:irst|                                                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|reset_synch:irst                                                                                                                                                                                                                                                                                                                           ; reset_synch                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 90 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 89 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 89 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 88 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 88 (55)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 308 (2)             ; 1258 (164)                ; 10496             ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 306 (0)             ; 1094 (0)                  ; 10496             ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 306 (67)            ; 1094 (402)                ; 10496             ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 10496             ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 10496             ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qb84:auto_generated                                                                                                                                                 ; altsyncram_qb84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 101 (1)             ; 426 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 82 (0)              ; 410 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 246 (246)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 82 (0)              ; 164 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 18 (18)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (10)             ; 131 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                             ; cntr_79i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 82 (82)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+
; cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_hhr1:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 8192         ; 32           ; 8192         ; 32           ; 262144 ; db/DE1_SOC.ram0_fetch_6891918.hdl.mif ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qb84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 82           ; 128          ; 82           ; 10496  ; None                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE1_SOC|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_pll   ; 22.1    ; N/A          ; N/A          ; |DE1_SOC|pll:iPLL                                                                                                                                                                                                                                                            ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |DE1_SOC|joystick:ijoy|state                                  ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; Name      ; state.PS2 ; state.Y2 ; state.X2 ; state.PS1 ; state.Y1 ; state.X1 ;
+-----------+-----------+----------+----------+-----------+----------+----------+
; state.X1  ; 0         ; 0        ; 0        ; 0         ; 0        ; 0        ;
; state.Y1  ; 0         ; 0        ; 0        ; 0         ; 1        ; 1        ;
; state.PS1 ; 0         ; 0        ; 0        ; 1         ; 0        ; 1        ;
; state.X2  ; 0         ; 0        ; 1        ; 0         ; 0        ; 1        ;
; state.Y2  ; 0         ; 1        ; 0        ; 0         ; 0        ; 1        ;
; state.PS2 ; 1         ; 0        ; 0        ; 0         ; 0        ; 1        ;
+-----------+-----------+----------+----------+-----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |DE1_SOC|joystick:ijoy|A2D_intf:iADC|state       ;
+-------------+------------+------------+-------------+------------+
; Name        ; state.CONV ; state.READ ; state.FIRST ; state.WAIT ;
+-------------+------------+------------+-------------+------------+
; state.WAIT  ; 0          ; 0          ; 0           ; 0          ;
; state.FIRST ; 0          ; 0          ; 1           ; 1          ;
; state.READ  ; 0          ; 1          ; 0           ; 1          ;
; state.CONV  ; 1          ; 0          ; 0           ; 1          ;
+-------------+------------+------------+-------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000 ;
+---------+---------+---------+---------+------------------------------+
; Name    ; n000.S3 ; n000.S2 ; n000.S1 ; n000.S0                      ;
+---------+---------+---------+---------+------------------------------+
; n000.S0 ; 0       ; 0       ; 0       ; 0                            ;
; n000.S1 ; 0       ; 0       ; 1       ; 1                            ;
; n000.S2 ; 0       ; 1       ; 0       ; 1                            ;
; n000.S3 ; 1       ; 0       ; 0       ; 1                            ;
+---------+---------+---------+---------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE1_SOC|bootloader:iboot|tx_state                 ;
+-----------------+-----------------+---------------+----------------+
; Name            ; tx_state.STEADY ; tx_state.SEND ; tx_state.SPLIT ;
+-----------------+-----------------+---------------+----------------+
; tx_state.STEADY ; 0               ; 0             ; 0              ;
; tx_state.SPLIT  ; 1               ; 0             ; 1              ;
; tx_state.SEND   ; 1               ; 1             ; 0              ;
+-----------------+-----------------+---------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; joystick:ijoy|ps2_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x1_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps2_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|x2_val[1]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[0]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|ps1_val[1]                  ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[0]                   ; yes                                                              ; yes                                        ;
; joystick:ijoy|y1_val[1]                   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 12 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                    ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                           ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_IFID_IDEX[1]                            ; Merged with cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_plus4_IFID_out[1] ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_IFID_IDEX[0]                            ; Merged with cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_plus4_IFID_out[0] ;
; cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg|instruction_IDEX_EXMEM[0..6,12..14,25..31] ; Lost fanout                                                                  ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|PC_plus4_IFID_out[2..31]                   ; Lost fanout                                                                  ;
; joystick:ijoy|state~4                                                                  ; Lost fanout                                                                  ;
; joystick:ijoy|state~5                                                                  ; Lost fanout                                                                  ;
; joystick:ijoy|state~6                                                                  ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|state~4                                                    ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|state~5                                                    ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~4                                          ; Lost fanout                                                                  ;
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n000~5                                          ; Lost fanout                                                                  ;
; bootloader:iboot|addr[24..31]                                                          ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 64                                                 ;                                                                              ;
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+
; Register name             ; Reason for Removal ; Registers Removed due to This Register                                           ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+
; bootloader:iboot|addr[31] ; Lost Fanouts       ; bootloader:iboot|addr[30], bootloader:iboot|addr[29], bootloader:iboot|addr[28], ;
;                           ;                    ; bootloader:iboot|addr[27], bootloader:iboot|addr[26], bootloader:iboot|addr[25], ;
;                           ;                    ; bootloader:iboot|addr[24]                                                        ;
+---------------------------+--------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4350  ;
; Number of registers using Synchronous Clear  ; 1367  ;
; Number of registers using Synchronous Load   ; 246   ;
; Number of registers using Asynchronous Clear ; 1083  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3002  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|SS_n                                                                                                                                                                                                                                                                                     ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[0]                                                                                                                                                                                                                                                                            ; 1       ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[4]                                                                                                                                                                                                                                                            ; 13      ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[1]                                                                                                                                                                                                                                                            ; 5       ;
; cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg|instruction_IFID_IDEX[0]                                                                                                                                                                                                                                                            ; 5       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[8]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[7]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[5]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[4]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[1]                                                                                                                                                                                                                                                                             ; 3       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[1]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|double_flop2                                                                                                                                                                                                                                                                            ; 3       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|edge_detect                                                                                                                                                                                                                                                                             ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[2]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_rx:iRX|double_flop1                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[3]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[4]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[5]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[6]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[7]                                                                                                                                                                                                                                                                            ; 1       ;
; bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[8]                                                                                                                                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 31                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                            ;
+--------------------------------------------------+-----------------------------------------------+------+
; Register Name                                    ; Megafunction                                  ; Type ;
+--------------------------------------------------+-----------------------------------------------+------+
; cpu:iCPU|memory:iMemory|dmem8:iBNK3|rdata[0..7]  ; cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem_rtl_0 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK2|rdata[0..7]  ; cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem_rtl_0 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK1|rdata[0..7]  ; cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem_rtl_0 ; RAM  ;
; cpu:iCPU|memory:iMemory|dmem8:iBNK0|rdata[0..7]  ; cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem_rtl_0 ; RAM  ;
; cpu:iCPU|fetch:iFetch|instruction_IFID_in[0..31] ; cpu:iCPU|fetch:iFetch|instr_mem_rtl_0         ; RAM  ;
+--------------------------------------------------+-----------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|joystick:ijoy|addr[0]                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[13]                              ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n004[3]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[0][0]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[1][19]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[2][13]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[3][15]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[4][2]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[5][24]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[6][25]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[7][14]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[8][23]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[9][23]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[10][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[11][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[12][28]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[13][25]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[14][25]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[15][20]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[16][21]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[17][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[18][15]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[19][7]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[20][6]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[21][23]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[22][4]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[23][30]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[24][26]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[25][9]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[26][4]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[27][10]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[28][6]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[29][8]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[30][1]                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|mem0[31][22]                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |DE1_SOC|bootloader:iboot|stored_data_out[4]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|bootloader:iboot|stored_data_out[28]                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|transmission_count[2]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI|n003[1]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|rx_count[2]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|PC_IFID_in[1]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[10]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg|memType_IDEX_EXMEM[0]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX|bit_cnt[3]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_tx:iTX|bit_cnt[0]                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc|PC_IFID_in[20]                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[4]                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[1]                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt[10]                         ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[17]       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[10]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[12]       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg|memReadRst_MEMWB_out[3]        ;
; 20:1               ; 12 bits   ; 156 LEs       ; 72 LEs               ; 84 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[27] ;
; 20:1               ; 12 bits   ; 156 LEs       ; 72 LEs               ; 84 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[6]  ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |DE1_SOC|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[30] ;
; 23:1               ; 3 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; Yes        ; |DE1_SOC|cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg|execute_result_EXMEM_MEMWB[1]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_tx:iTX|baud_cnt[1]                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_tx:iTX|shift_reg[4]                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|Mux45                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|Mux41                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|forwardToEX:iForwardToEX|RegData2_after_forward_EX[20]              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|alu_inB[28]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftRight0                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftLeft0                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|ALU:iALU|ShiftRight0                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|forwardToD:iForwardToD|RegData1_after_forward_EX[1]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux6                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux17                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|p1[5]                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|forwardToD:iForwardToD|RegData2_after_forward_EX[11]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|bootloader:iboot|UART:iUART|UART_rx:iRX|baud_cnt                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|Selector0                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux5                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|execute:iExecute|alu_inA[29]                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|extension_unit:iEU|Mux23                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |DE1_SOC|cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_SOC|joystick:ijoy|A2D_intf:iADC|Selector1                                        ;
; 34:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |DE1_SOC|cpu:iCPU|decode:iDecode|rf:iRF|p0[7]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Source assignments for joystick:ijoy          ;
+-------------------+-------+------+------------+
; Assignment        ; Value ; From ; To         ;
+-------------------+-------+------+------------+
; PRESERVE_REGISTER ; on    ; -    ; x1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y1_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps1_val[0] ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; x2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; y2_val[0]  ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[1] ;
; PRESERVE_REGISTER ; on    ; -    ; ps2_val[0] ;
+-------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0|altsyncram_s6q1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0|altsyncram_hhr1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------+
; Parameter Name                       ; Value                  ; Type                            ;
+--------------------------------------+------------------------+---------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                          ;
; fractional_vco_multiplier            ; false                  ; String                          ;
; pll_type                             ; General                ; String                          ;
; pll_subtype                          ; General                ; String                          ;
; number_of_clocks                     ; 2                      ; Signed Integer                  ;
; operation_mode                       ; direct                 ; String                          ;
; deserialization_factor               ; 4                      ; Signed Integer                  ;
; data_rate                            ; 0                      ; Signed Integer                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                  ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                          ;
; phase_shift0                         ; 0 ps                   ; String                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency1              ; 25.000000 MHz          ; String                          ;
; phase_shift1                         ; 0 ps                   ; String                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                          ;
; phase_shift2                         ; 0 ps                   ; String                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                          ;
; phase_shift3                         ; 0 ps                   ; String                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                          ;
; phase_shift4                         ; 0 ps                   ; String                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                          ;
; phase_shift5                         ; 0 ps                   ; String                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                          ;
; phase_shift6                         ; 0 ps                   ; String                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                          ;
; phase_shift7                         ; 0 ps                   ; String                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                          ;
; phase_shift8                         ; 0 ps                   ; String                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                          ;
; phase_shift9                         ; 0 ps                   ; String                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                          ;
; phase_shift10                        ; 0 ps                   ; String                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                          ;
; phase_shift11                        ; 0 ps                   ; String                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                          ;
; phase_shift12                        ; 0 ps                   ; String                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                          ;
; phase_shift13                        ; 0 ps                   ; String                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                          ;
; phase_shift14                        ; 0 ps                   ; String                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                          ;
; phase_shift15                        ; 0 ps                   ; String                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                          ;
; phase_shift16                        ; 0 ps                   ; String                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                          ;
; phase_shift17                        ; 0 ps                   ; String                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                  ;
; clock_name_0                         ;                        ; String                          ;
; clock_name_1                         ;                        ; String                          ;
; clock_name_2                         ;                        ; String                          ;
; clock_name_3                         ;                        ; String                          ;
; clock_name_4                         ;                        ; String                          ;
; clock_name_5                         ;                        ; String                          ;
; clock_name_6                         ;                        ; String                          ;
; clock_name_7                         ;                        ; String                          ;
; clock_name_8                         ;                        ; String                          ;
; clock_name_global_0                  ; false                  ; String                          ;
; clock_name_global_1                  ; false                  ; String                          ;
; clock_name_global_2                  ; false                  ; String                          ;
; clock_name_global_3                  ; false                  ; String                          ;
; clock_name_global_4                  ; false                  ; String                          ;
; clock_name_global_5                  ; false                  ; String                          ;
; clock_name_global_6                  ; false                  ; String                          ;
; clock_name_global_7                  ; false                  ; String                          ;
; clock_name_global_8                  ; false                  ; String                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; m_cnt_bypass_en                      ; false                  ; String                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                  ;
; n_cnt_bypass_en                      ; false                  ; String                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en0                     ; false                  ; String                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en1                     ; false                  ; String                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en2                     ; false                  ; String                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en3                     ; false                  ; String                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en4                     ; false                  ; String                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en5                     ; false                  ; String                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en6                     ; false                  ; String                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en7                     ; false                  ; String                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en8                     ; false                  ; String                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en9                     ; false                  ; String                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en10                    ; false                  ; String                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en11                    ; false                  ; String                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en12                    ; false                  ; String                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en13                    ; false                  ; String                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en14                    ; false                  ; String                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en15                    ; false                  ; String                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en16                    ; false                  ; String                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                  ;
; c_cnt_bypass_en17                    ; false                  ; String                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                  ;
; pll_slf_rst                          ; false                  ; String                          ;
; pll_bw_sel                           ; low                    ; String                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                          ;
; mimic_fbclk_type                     ; gclk                   ; String                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                          ;
+--------------------------------------+------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bootloader:iboot|circular_queue:iCPUQueue ;
+----------------+----------------------------------+------------------------------------+
; Parameter Name ; Value                            ; Type                               ;
+----------------+----------------------------------+------------------------------------+
; Q_SIZE         ; 00000000000000000000000000001000 ; Unsigned Binary                    ;
; Q_WIDTH        ; 00000000000000000000000000100000 ; Unsigned Binary                    ;
+----------------+----------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; file           ; wiscv0.hex ; String                                             ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; file           ; wiscv0.hex ; String                                             ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; file           ; wiscv0.hex ; String                                             ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3 ;
+----------------+------------+----------------------------------------------------+
; Parameter Name ; Value      ; Type                                               ;
+----------------+------------+----------------------------------------------------+
; file           ; wiscv0.hex ; String                                             ;
+----------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
; load_to_branch_case ; 0     ; Signed Integer                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; load_to_branch_case ; 1     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 82                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 82                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 267                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 82                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s6q1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s6q1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s6q1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 13                   ; Untyped                                       ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 13                   ; Untyped                                       ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_s6q1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0 ;
+------------------------------------+---------------------------------------+----------------------+
; Parameter Name                     ; Value                                 ; Type                 ;
+------------------------------------+---------------------------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped              ;
; OPERATION_MODE                     ; DUAL_PORT                             ; Untyped              ;
; WIDTH_A                            ; 32                                    ; Untyped              ;
; WIDTHAD_A                          ; 13                                    ; Untyped              ;
; NUMWORDS_A                         ; 8192                                  ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped              ;
; WIDTH_B                            ; 32                                    ; Untyped              ;
; WIDTHAD_B                          ; 13                                    ; Untyped              ;
; NUMWORDS_B                         ; 8192                                  ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK0                                ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped              ;
; BYTE_SIZE                          ; 8                                     ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped              ;
; INIT_FILE                          ; db/DE1_SOC.ram0_fetch_6891918.hdl.mif ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped              ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_hhr1                       ; Untyped              ;
+------------------------------------+---------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 5                                                        ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; cpu:iCPU|memory:iMemory|dmem8:iBNK0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                        ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 8                                                        ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
; Entity Instance                           ; cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 8192                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 32                                                       ;
;     -- NUMWORDS_B                         ; 8192                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI"                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "joystick:ijoy|A2D_intf:iADC" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; cmd[10..0] ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|HazardDetection:iHazardDetect"                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; incorrect_b_prediction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg"                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; stall_disable ; Input  ; Info     ; Stuck at GND                                                                        ;
; PC_MEMWB_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; stall_disable ; Input ; Info     ; Stuck at GND                           ;
+---------------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; stall_disable ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|decode:iDecode|rf:iRF" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; re0  ; Input ; Info     ; Stuck at VCC                     ;
; re1  ; Input ; Info     ; Stuck at VCC                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg" ;
+---------------+-------+----------+--------------------------------------+
; Port          ; Type  ; Severity ; Details                              ;
+---------------+-------+----------+--------------------------------------+
; stall_disable ; Input ; Info     ; Stuck at GND                         ;
+---------------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU|fetch:iFetch"        ;
+------------------------+-------+----------+--------------+
; Port                   ; Type  ; Severity ; Details      ;
+------------------------+-------+----------+--------------+
; incorrect_b_prediction ; Input ; Info     ; Stuck at GND ;
+------------------------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "cpu:iCPU"                    ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; joystick_data[31..12] ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "bootloader:iboot|circular_queue:iCPUQueue" ;
+------------+--------+----------+--------------------------------------+
; Port       ; Type   ; Severity ; Details                              ;
+------------+--------+----------+--------------------------------------+
; q_full     ; Output ; Info     ; Explicitly unconnected               ;
; remaining  ; Output ; Info     ; Explicitly unconnected               ;
; containing ; Output ; Info     ; Explicitly unconnected               ;
+------------+--------+----------+--------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "bootloader:iboot|UART:iUART" ;
+-------------+-------+----------+------------------------+
; Port        ; Type  ; Severity ; Details                ;
+-------------+-------+----------+------------------------+
; baud[8..7]  ; Input ; Info     ; Stuck at VCC           ;
; baud[5..4]  ; Input ; Info     ; Stuck at VCC           ;
; baud[12..9] ; Input ; Info     ; Stuck at GND           ;
; baud[3..2]  ; Input ; Info     ; Stuck at GND           ;
; baud[6]     ; Input ; Info     ; Stuck at GND           ;
; baud[1]     ; Input ; Info     ; Stuck at VCC           ;
; baud[0]     ; Input ; Info     ; Stuck at GND           ;
+-------------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "reset_synch:idebug" ;
+------------+-------+----------+----------------+
; Port       ; Type  ; Severity ; Details        ;
+------------+-------+----------+----------------+
; pll_locked ; Input ; Info     ; Stuck at VCC   ;
+------------+-------+----------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 82                  ; 82               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3002                        ;
;     CLR               ; 249                         ;
;     CLR SCLR          ; 216                         ;
;     ENA               ; 1304                        ;
;     ENA CLR           ; 81                          ;
;     ENA CLR SCLR      ; 27                          ;
;     ENA CLR SLD       ; 54                          ;
;     ENA SCLR          ; 1024                        ;
;     plain             ; 47                          ;
; arriav_io_obuf        ; 56                          ;
; arriav_lcell_comb     ; 2329                        ;
;     arith             ; 156                         ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 4                           ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 46                          ;
;     extend            ; 331                         ;
;         7 data inputs ; 331                         ;
;     normal            ; 1835                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 79                          ;
;         3 data inputs ; 293                         ;
;         4 data inputs ; 285                         ;
;         5 data inputs ; 323                         ;
;         6 data inputs ; 840                         ;
;     shared            ; 7                           ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 6                           ;
; boundary_port         ; 269                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 7.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                            ;
+------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; Name                                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                 ; Details ;
+------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[2]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[2]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[3]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[3]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[4]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[4]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[5]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|consume_count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|consume_count[5]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[2]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[2]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[3]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[3]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[4]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[4]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[5]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|produce_count[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|produce_count[5]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[0]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[0]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[10]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[10]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[11]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[11]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[12]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[12]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[13]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[13]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[14]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[14]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[15]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[15]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[16]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[16]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[17]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[17]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[18]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[18]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[19]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[19]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[1]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[1]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[20]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[20]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[21]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[21]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[22]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[22]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[23]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[23]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[24]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[24]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[25]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[25]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[26]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[26]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[27]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[27]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[28]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[28]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[29]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[29]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[2]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[2]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[30]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[30]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[31]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[31]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[3]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[3]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[4]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[4]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[5]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[5]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[6]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[6]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[7]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[7]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[8]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[8]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[9]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.data_a[9]         ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[0]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[1]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[2]        ; N/A     ;
; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|circular_queue:iCPUQueue|queue.waddr_a[2]        ; N/A     ;
; bootloader:iboot|stored_data_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[0]                               ; N/A     ;
; bootloader:iboot|stored_data_out[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[0]                               ; N/A     ;
; bootloader:iboot|stored_data_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[10]                              ; N/A     ;
; bootloader:iboot|stored_data_out[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[10]                              ; N/A     ;
; bootloader:iboot|stored_data_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[11]                              ; N/A     ;
; bootloader:iboot|stored_data_out[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[11]                              ; N/A     ;
; bootloader:iboot|stored_data_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[12]                              ; N/A     ;
; bootloader:iboot|stored_data_out[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[12]                              ; N/A     ;
; bootloader:iboot|stored_data_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[13]                              ; N/A     ;
; bootloader:iboot|stored_data_out[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[13]                              ; N/A     ;
; bootloader:iboot|stored_data_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[14]                              ; N/A     ;
; bootloader:iboot|stored_data_out[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[14]                              ; N/A     ;
; bootloader:iboot|stored_data_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[15]                              ; N/A     ;
; bootloader:iboot|stored_data_out[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[15]                              ; N/A     ;
; bootloader:iboot|stored_data_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[16]                              ; N/A     ;
; bootloader:iboot|stored_data_out[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[16]                              ; N/A     ;
; bootloader:iboot|stored_data_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[17]                              ; N/A     ;
; bootloader:iboot|stored_data_out[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[17]                              ; N/A     ;
; bootloader:iboot|stored_data_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[18]                              ; N/A     ;
; bootloader:iboot|stored_data_out[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[18]                              ; N/A     ;
; bootloader:iboot|stored_data_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[19]                              ; N/A     ;
; bootloader:iboot|stored_data_out[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[19]                              ; N/A     ;
; bootloader:iboot|stored_data_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[1]                               ; N/A     ;
; bootloader:iboot|stored_data_out[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[1]                               ; N/A     ;
; bootloader:iboot|stored_data_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[20]                              ; N/A     ;
; bootloader:iboot|stored_data_out[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[20]                              ; N/A     ;
; bootloader:iboot|stored_data_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[21]                              ; N/A     ;
; bootloader:iboot|stored_data_out[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[21]                              ; N/A     ;
; bootloader:iboot|stored_data_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[22]                              ; N/A     ;
; bootloader:iboot|stored_data_out[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[22]                              ; N/A     ;
; bootloader:iboot|stored_data_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[23]                              ; N/A     ;
; bootloader:iboot|stored_data_out[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[23]                              ; N/A     ;
; bootloader:iboot|stored_data_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[24]                              ; N/A     ;
; bootloader:iboot|stored_data_out[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[24]                              ; N/A     ;
; bootloader:iboot|stored_data_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[25]                              ; N/A     ;
; bootloader:iboot|stored_data_out[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[25]                              ; N/A     ;
; bootloader:iboot|stored_data_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[26]                              ; N/A     ;
; bootloader:iboot|stored_data_out[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[26]                              ; N/A     ;
; bootloader:iboot|stored_data_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[27]                              ; N/A     ;
; bootloader:iboot|stored_data_out[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[27]                              ; N/A     ;
; bootloader:iboot|stored_data_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[28]                              ; N/A     ;
; bootloader:iboot|stored_data_out[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[28]                              ; N/A     ;
; bootloader:iboot|stored_data_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[29]                              ; N/A     ;
; bootloader:iboot|stored_data_out[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[29]                              ; N/A     ;
; bootloader:iboot|stored_data_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[2]                               ; N/A     ;
; bootloader:iboot|stored_data_out[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[2]                               ; N/A     ;
; bootloader:iboot|stored_data_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[30]                              ; N/A     ;
; bootloader:iboot|stored_data_out[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[30]                              ; N/A     ;
; bootloader:iboot|stored_data_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[31]                              ; N/A     ;
; bootloader:iboot|stored_data_out[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[31]                              ; N/A     ;
; bootloader:iboot|stored_data_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[3]                               ; N/A     ;
; bootloader:iboot|stored_data_out[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[3]                               ; N/A     ;
; bootloader:iboot|stored_data_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[4]                               ; N/A     ;
; bootloader:iboot|stored_data_out[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[4]                               ; N/A     ;
; bootloader:iboot|stored_data_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[5]                               ; N/A     ;
; bootloader:iboot|stored_data_out[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[5]                               ; N/A     ;
; bootloader:iboot|stored_data_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[6]                               ; N/A     ;
; bootloader:iboot|stored_data_out[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[6]                               ; N/A     ;
; bootloader:iboot|stored_data_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[7]                               ; N/A     ;
; bootloader:iboot|stored_data_out[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[7]                               ; N/A     ;
; bootloader:iboot|stored_data_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[8]                               ; N/A     ;
; bootloader:iboot|stored_data_out[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[8]                               ; N/A     ;
; bootloader:iboot|stored_data_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[9]                               ; N/A     ;
; bootloader:iboot|stored_data_out[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|stored_data_out[9]                               ; N/A     ;
; bootloader:iboot|transmission_count[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[0]                            ; N/A     ;
; bootloader:iboot|transmission_count[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[0]                            ; N/A     ;
; bootloader:iboot|transmission_count[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[1]                            ; N/A     ;
; bootloader:iboot|transmission_count[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[1]                            ; N/A     ;
; bootloader:iboot|transmission_count[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[2]                            ; N/A     ;
; bootloader:iboot|transmission_count[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; bootloader:iboot|transmission_count[2]                            ; N/A     ;
; pll:iPLL|outclk_0                                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|gnd                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
; auto_signaltap_0|vcc                                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                               ; N/A     ;
+------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sun Apr 21 00:17:34 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC -c DE1_SOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/uart_wrapper.sv
    Info (12023): Found entity 1: UART_wrapper File: I:/win/554_git/Muthu/420/Peripherals/UART_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/uart_tx.sv
    Info (12023): Found entity 1: UART_tx File: I:/win/554_git/Muthu/420/Peripherals/UART_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/uart_rx.sv
    Info (12023): Found entity 1: UART_rx File: I:/win/554_git/Muthu/420/Peripherals/UART_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/uart.sv
    Info (12023): Found entity 1: UART File: I:/win/554_git/Muthu/420/Peripherals/UART.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/spi_m.sv
    Info (12023): Found entity 1: SPI_M File: I:/win/554_git/Muthu/420/Peripherals/SPI_M.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: I:/win/554_git/Muthu/420/Peripherals/SEG7_LUT_6.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: I:/win/554_git/Muthu/420/Peripherals/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/reset_synch.sv
    Info (12023): Found entity 1: reset_synch File: I:/win/554_git/Muthu/420/Peripherals/reset_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/joystick.sv
    Info (12023): Found entity 1: joystick File: I:/win/554_git/Muthu/420/Peripherals/joystick.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/circular_queue.sv
    Info (12023): Found entity 1: circular_queue File: I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/bootloader.sv
    Info (12023): Found entity 1: bootloader File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/peripherals/a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/win/554_git/Muthu/420/Peripherals/A2D_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/wb.sv
    Info (12023): Found entity 1: wb File: I:/win/554_git/Muthu/420/wb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/shifter.sv
    Info (12023): Found entity 1: shifter File: I:/win/554_git/Muthu/420/shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/rf.sv
    Info (12023): Found entity 1: rf File: I:/win/554_git/Muthu/420/rf.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/memwbpipelinereg.sv
    Info (12023): Found entity 1: MEMWBpipelineReg File: I:/win/554_git/Muthu/420/MEMWBpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/memory.sv
    Info (12023): Found entity 1: memory File: I:/win/554_git/Muthu/420/memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/ifidpipelinereg.sv
    Info (12023): Found entity 1: IFIDpipelineReg File: I:/win/554_git/Muthu/420/IFIDpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/idexpipelinereg.sv
    Info (12023): Found entity 1: IDEXpipelineReg File: I:/win/554_git/Muthu/420/IDEXpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/hazarddetection.sv
    Info (12023): Found entity 1: HazardDetection File: I:/win/554_git/Muthu/420/HazardDetection.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/forwardtomem.sv
    Info (12023): Found entity 1: forwardToMEM File: I:/win/554_git/Muthu/420/forwardToMEM.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/forwardtoex.sv
    Info (12023): Found entity 1: forwardToEX File: I:/win/554_git/Muthu/420/forwardToEX.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/forwardtod.sv
    Info (12023): Found entity 1: forwardToD File: I:/win/554_git/Muthu/420/forwardToD.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/fetch.sv
    Info (12023): Found entity 1: fetch File: I:/win/554_git/Muthu/420/fetch.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/extension_unit.sv
    Info (12023): Found entity 1: extension_unit File: I:/win/554_git/Muthu/420/extension_unit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/exmempipelinereg.sv
    Info (12023): Found entity 1: EXMEMpipelineReg File: I:/win/554_git/Muthu/420/EXMEMpipelineReg.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/execute.sv
    Info (12023): Found entity 1: execute File: I:/win/554_git/Muthu/420/execute.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/dmem8.sv
    Info (12023): Found entity 1: dmem8 File: I:/win/554_git/Muthu/420/dmem8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/decode.sv
    Info (12023): Found entity 1: decode File: I:/win/554_git/Muthu/420/decode.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/cpu.sv
    Info (12023): Found entity 1: cpu File: I:/win/554_git/Muthu/420/cpu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/control_unit.sv
    Info (12023): Found entity 1: control_unit File: I:/win/554_git/Muthu/420/control_unit.sv Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file /win/554_git/muthu/420/common_def.sv
    Info (12022): Found design unit 1: common_def (SystemVerilog) File: I:/win/554_git/Muthu/420/common_def.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/checkforloadtouse.sv
    Info (12023): Found entity 1: CheckForLoadToUse File: I:/win/554_git/Muthu/420/CheckForLoadToUse.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/checkforcontroltouse.sv
    Info (12023): Found entity 1: CheckForControlToUse File: I:/win/554_git/Muthu/420/CheckForControlToUse.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/btb_and_pc.sv
    Info (12023): Found entity 1: BTB_and_PC File: I:/win/554_git/Muthu/420/BTB_and_PC.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/branch_unit.sv
    Info (12023): Found entity 1: branch_unit File: I:/win/554_git/Muthu/420/branch_unit.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /win/554_git/muthu/420/alu.sv
    Info (12023): Found entity 1: ALU File: I:/win/554_git/Muthu/420/ALU.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: I:/win/554_git/Muthu/420/Questa/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: I:/win/554_git/Muthu/420/Questa/pll/pll_0002.v Line: 2
Warning (12125): Using design file de1_soc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE1_SOC File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 6
Info (12127): Elaborating entity "DE1_SOC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de1_soc.sv(83): object "cpu_rst_n" assigned a value but never read File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 83
Warning (10762): Verilog HDL Case Statement warning at de1_soc.sv(139): can't check case statement for completeness because the case expression has too many possible states File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 139
Warning (10034): Output port "DRAM_ADDR" at de1_soc.sv(29) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
Warning (10034): Output port "DRAM_BA" at de1_soc.sv(30) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 30
Warning (10034): Output port "LEDR[5..0]" at de1_soc.sv(57) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
Warning (10034): Output port "VGA_B" at de1_soc.sv(64) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
Warning (10034): Output port "VGA_G" at de1_soc.sv(66) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
Warning (10034): Output port "VGA_R" at de1_soc.sv(68) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
Warning (10034): Output port "AUD_DACDAT" at de1_soc.sv(18) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 18
Warning (10034): Output port "AUD_XCK" at de1_soc.sv(20) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 20
Warning (10034): Output port "DRAM_CAS_N" at de1_soc.sv(31) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 31
Warning (10034): Output port "DRAM_CKE" at de1_soc.sv(32) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 32
Warning (10034): Output port "DRAM_CLK" at de1_soc.sv(33) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 33
Warning (10034): Output port "DRAM_CS_N" at de1_soc.sv(34) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 34
Warning (10034): Output port "DRAM_LDQM" at de1_soc.sv(36) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 36
Warning (10034): Output port "DRAM_RAS_N" at de1_soc.sv(37) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 37
Warning (10034): Output port "DRAM_UDQM" at de1_soc.sv(38) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 38
Warning (10034): Output port "DRAM_WE_N" at de1_soc.sv(39) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 39
Warning (10034): Output port "FPGA_I2C_SCLK" at de1_soc.sv(42) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 42
Warning (10034): Output port "VGA_BLANK_N" at de1_soc.sv(63) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 63
Warning (10034): Output port "VGA_HS" at de1_soc.sv(67) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 67
Warning (10034): Output port "VGA_SYNC_N" at de1_soc.sv(69) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 69
Warning (10034): Output port "VGA_VS" at de1_soc.sv(70) has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 70
Info (12128): Elaborating entity "reset_synch" for hierarchy "reset_synch:irst" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 117
Info (12128): Elaborating entity "pll" for hierarchy "pll:iPLL" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 122
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:iPLL|pll_0002:pll_inst" File: I:/win/554_git/Muthu/420/Questa/pll.v Line: 22
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" File: I:/win/554_git/Muthu/420/Questa/pll/pll_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" File: I:/win/554_git/Muthu/420/Questa/pll/pll_0002.v Line: 88
Info (12133): Instantiated megafunction "pll:iPLL|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/win/554_git/Muthu/420/Questa/pll/pll_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "bootloader" for hierarchy "bootloader:iboot" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 126
Warning (10230): Verilog HDL assignment warning at bootloader.sv(61): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 61
Warning (10230): Verilog HDL assignment warning at bootloader.sv(127): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 127
Info (10264): Verilog HDL Case Statement information at bootloader.sv(138): all case item expressions in this case statement are onehot File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 138
Info (12128): Elaborating entity "UART" for hierarchy "bootloader:iboot|UART:iUART" File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 29
Info (12128): Elaborating entity "UART_tx" for hierarchy "bootloader:iboot|UART:iUART|UART_tx:iTX" File: I:/win/554_git/Muthu/420/Peripherals/UART.sv Line: 17
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Muthu/420/Peripherals/UART_tx.sv Line: 43
Warning (10230): Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Muthu/420/Peripherals/UART_tx.sv Line: 54
Info (12128): Elaborating entity "UART_rx" for hierarchy "bootloader:iboot|UART:iUART|UART_rx:iRX" File: I:/win/554_git/Muthu/420/Peripherals/UART.sv Line: 24
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(41): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Muthu/420/Peripherals/UART_rx.sv Line: 41
Warning (10230): Verilog HDL assignment warning at UART_rx.sv(51): truncated value with size 32 to match size of target (13) File: I:/win/554_git/Muthu/420/Peripherals/UART_rx.sv Line: 51
Info (12128): Elaborating entity "circular_queue" for hierarchy "bootloader:iboot|circular_queue:iCPUQueue" File: I:/win/554_git/Muthu/420/Peripherals/bootloader.sv Line: 94
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(25): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv Line: 25
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(30): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv Line: 30
Warning (10230): Verilog HDL assignment warning at circular_queue.sv(38): truncated value with size 32 to match size of target (6) File: I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv Line: 38
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:iCPU" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 132
Info (12128): Elaborating entity "fetch" for hierarchy "cpu:iCPU|fetch:iFetch" File: I:/win/554_git/Muthu/420/cpu.sv Line: 145
Warning (10850): Verilog HDL warning at fetch.sv(33): number of words (11) in memory file does not match the number of elements in the address range [0:8191] File: I:/win/554_git/Muthu/420/fetch.sv Line: 33
Info (12128): Elaborating entity "BTB_and_PC" for hierarchy "cpu:iCPU|fetch:iFetch|BTB_and_PC:btb_pc" File: I:/win/554_git/Muthu/420/fetch.sv Line: 55
Info (12128): Elaborating entity "IFIDpipelineReg" for hierarchy "cpu:iCPU|IFIDpipelineReg:iIFID_pipeline_reg" File: I:/win/554_git/Muthu/420/cpu.sv Line: 165
Info (12128): Elaborating entity "decode" for hierarchy "cpu:iCPU|decode:iDecode" File: I:/win/554_git/Muthu/420/cpu.sv Line: 203
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:iCPU|decode:iDecode|control_unit:iControl_Unit" File: I:/win/554_git/Muthu/420/decode.sv Line: 55
Warning (10230): Verilog HDL assignment warning at control_unit.sv(50): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Muthu/420/control_unit.sv Line: 50
Warning (10230): Verilog HDL assignment warning at control_unit.sv(55): truncated value with size 32 to match size of target (4) File: I:/win/554_git/Muthu/420/control_unit.sv Line: 55
Info (12128): Elaborating entity "extension_unit" for hierarchy "cpu:iCPU|decode:iDecode|extension_unit:iEU" File: I:/win/554_git/Muthu/420/decode.sv Line: 65
Info (12128): Elaborating entity "rf" for hierarchy "cpu:iCPU|decode:iDecode|rf:iRF" File: I:/win/554_git/Muthu/420/decode.sv Line: 88
Info (12128): Elaborating entity "branch_unit" for hierarchy "cpu:iCPU|decode:iDecode|branch_unit:iBU" File: I:/win/554_git/Muthu/420/decode.sv Line: 107
Info (12128): Elaborating entity "IDEXpipelineReg" for hierarchy "cpu:iCPU|IDEXpipelineReg:iIDEX_pipeline_reg" File: I:/win/554_git/Muthu/420/cpu.sv Line: 253
Info (12128): Elaborating entity "execute" for hierarchy "cpu:iCPU|execute:iExecute" File: I:/win/554_git/Muthu/420/cpu.sv Line: 274
Info (12128): Elaborating entity "ALU" for hierarchy "cpu:iCPU|execute:iExecute|ALU:iALU" File: I:/win/554_git/Muthu/420/execute.sv Line: 35
Info (12128): Elaborating entity "EXMEMpipelineReg" for hierarchy "cpu:iCPU|EXMEMpipelineReg:iEXMEM_pipeline_reg" File: I:/win/554_git/Muthu/420/cpu.sv Line: 306
Info (12128): Elaborating entity "memory" for hierarchy "cpu:iCPU|memory:iMemory" File: I:/win/554_git/Muthu/420/cpu.sv Line: 332
Info (12128): Elaborating entity "dmem8" for hierarchy "cpu:iCPU|memory:iMemory|dmem8:iBNK0" File: I:/win/554_git/Muthu/420/memory.sv Line: 48
Info (12128): Elaborating entity "MEMWBpipelineReg" for hierarchy "cpu:iCPU|MEMWBpipelineReg:iMEMWB_pipeline_reg" File: I:/win/554_git/Muthu/420/cpu.sv Line: 365
Info (12128): Elaborating entity "wb" for hierarchy "cpu:iCPU|wb:iWB" File: I:/win/554_git/Muthu/420/cpu.sv Line: 378
Info (12128): Elaborating entity "forwardToEX" for hierarchy "cpu:iCPU|forwardToEX:iForwardToEX" File: I:/win/554_git/Muthu/420/cpu.sv Line: 400
Info (12128): Elaborating entity "forwardToD" for hierarchy "cpu:iCPU|forwardToD:iForwardToD" File: I:/win/554_git/Muthu/420/cpu.sv Line: 422
Info (12128): Elaborating entity "forwardToMEM" for hierarchy "cpu:iCPU|forwardToMEM:iForwardToMEM" File: I:/win/554_git/Muthu/420/cpu.sv Line: 442
Info (12128): Elaborating entity "HazardDetection" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect" File: I:/win/554_git/Muthu/420/cpu.sv Line: 467
Info (12128): Elaborating entity "CheckForLoadToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use" File: I:/win/554_git/Muthu/420/HazardDetection.sv Line: 48
Warning (10036): Verilog HDL or VHDL warning at CheckForLoadToUse.sv(73): object "store_uses_load_rst_as_addr" assigned a value but never read File: I:/win/554_git/Muthu/420/CheckForLoadToUse.sv Line: 73
Warning (10230): Verilog HDL assignment warning at CheckForLoadToUse.sv(39): truncated value with size 5 to match size of target (3) File: I:/win/554_git/Muthu/420/CheckForLoadToUse.sv Line: 39
Info (12128): Elaborating entity "CheckForControlToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_alu_op_to_branch" File: I:/win/554_git/Muthu/420/HazardDetection.sv Line: 56
Info (12128): Elaborating entity "CheckForControlToUse" for hierarchy "cpu:iCPU|HazardDetection:iHazardDetect|CheckForControlToUse:check_for_load_to_branch" File: I:/win/554_git/Muthu/420/HazardDetection.sv Line: 64
Info (12128): Elaborating entity "joystick" for hierarchy "joystick:ijoy" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 151
Warning (10230): Verilog HDL assignment warning at joystick.sv(71): truncated value with size 32 to match size of target (3) File: I:/win/554_git/Muthu/420/Peripherals/joystick.sv Line: 71
Info (10264): Verilog HDL Case Statement information at joystick.sv(97): all case item expressions in this case statement are onehot File: I:/win/554_git/Muthu/420/Peripherals/joystick.sv Line: 97
Info (12128): Elaborating entity "A2D_intf" for hierarchy "joystick:ijoy|A2D_intf:iADC" File: I:/win/554_git/Muthu/420/Peripherals/joystick.sv Line: 49
Warning (10230): Verilog HDL assignment warning at A2D_intf.sv(37): truncated value with size 32 to match size of target (12) File: I:/win/554_git/Muthu/420/Peripherals/A2D_intf.sv Line: 37
Info (12128): Elaborating entity "SPI_M" for hierarchy "joystick:ijoy|A2D_intf:iADC|SPI_M:iSPI" File: I:/win/554_git/Muthu/420/Peripherals/A2D_intf.sv Line: 96
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:iseg" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 154
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:iseg|SEG7_LUT:u0" File: I:/win/554_git/Muthu/420/Peripherals/SEG7_LUT_6.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb84.tdf
    Info (12023): Found entity 1: altsyncram_qb84 File: I:/win/554_git/Muthu/420/Questa/db/altsyncram_qb84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: I:/win/554_git/Muthu/420/Questa/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: I:/win/554_git/Muthu/420/Questa/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: I:/win/554_git/Muthu/420/Questa/db/cntr_79i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: I:/win/554_git/Muthu/420/Questa/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: I:/win/554_git/Muthu/420/Questa/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: I:/win/554_git/Muthu/420/Questa/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: I:/win/554_git/Muthu/420/Questa/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: I:/win/554_git/Muthu/420/Questa/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: I:/win/554_git/Muthu/420/Questa/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.21.00:18:00 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: I:/win/554_git/Muthu/420/Questa/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu:iCPU|decode:iDecode|rf:iRF|mem1" is uninferred due to asynchronous read logic File: I:/win/554_git/Muthu/420/rf.sv Line: 24
    Info (276007): RAM logic "bootloader:iboot|circular_queue:iCPUQueue|queue" is uninferred due to asynchronous read logic File: I:/win/554_git/Muthu/420/Peripherals/circular_queue.sv Line: 14
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|memory:iMemory|dmem8:iBNK0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:iCPU|fetch:iFetch|instr_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE1_SOC.ram0_fetch_6891918.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|memory:iMemory|dmem8:iBNK3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6q1.tdf
    Info (12023): Found entity 1: altsyncram_s6q1 File: I:/win/554_git/Muthu/420/Questa/db/altsyncram_s6q1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0"
Info (12133): Instantiated megafunction "cpu:iCPU|fetch:iFetch|altsyncram:instr_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE1_SOC.ram0_fetch_6891918.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hhr1.tdf
    Info (12023): Found entity 1: altsyncram_hhr1 File: I:/win/554_git/Muthu/420/Questa/db/altsyncram_hhr1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Muthu/420/Questa/db/DE1_SOC.ram0_fetch_6891918.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "I:/win/554_git/Muthu/420/Questa/db/DE1_SOC.ram0_fetch_6891918.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 16
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 17
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 19
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 35
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 43
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[3]~synth" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 74
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 18
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 20
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 29
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 30
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 30
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 31
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 32
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 33
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 34
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 36
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 37
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 38
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 39
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 42
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 57
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 63
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 64
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 66
    Warning (13410): Pin "VGA_HS" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 67
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 68
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 69
    Warning (13410): Pin "VGA_VS" is stuck at GND File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 70
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 62 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/win/554_git/Muthu/420/Questa/DE1_SOC.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 197 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 15
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 24
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 25
    Warning (15610): No output dependent on input pin "CLOCK_50" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 26
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 54
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 54
    Warning (15610): No output dependent on input pin "SW[0]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[1]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[2]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[3]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[4]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[5]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[6]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[7]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[8]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
    Warning (15610): No output dependent on input pin "SW[9]" File: I:/win/554_git/Muthu/420/Questa/de1_soc.sv Line: 60
Info (21057): Implemented 6779 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 56 bidirectional pins
    Info (21061): Implemented 6440 logic cells
    Info (21064): Implemented 146 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 181 warnings
    Info: Peak virtual memory: 4988 megabytes
    Info: Processing ended: Sun Apr 21 00:18:20 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/win/554_git/Muthu/420/Questa/DE1_SOC.map.smsg.


