/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [15:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? in_data[73] : celloutsig_0_0z);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_1_11z = !(celloutsig_1_4z[2] ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_0_25z = !(celloutsig_0_11z ? celloutsig_0_21z[3] : celloutsig_0_5z[7]);
  assign celloutsig_0_56z = ~((in_data[77] | celloutsig_0_26z) & celloutsig_0_17z);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[4] | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[2] | celloutsig_0_0z) & celloutsig_0_1z);
  assign celloutsig_1_12z = celloutsig_1_5z | ~(celloutsig_1_8z[0]);
  assign celloutsig_1_9z = { celloutsig_1_0z[7:2], celloutsig_1_5z, celloutsig_1_7z } & celloutsig_1_6z[10:3];
  assign celloutsig_1_8z = celloutsig_1_4z[11:6] / { 1'h1, celloutsig_1_0z[5:1] };
  assign celloutsig_0_5z = { in_data[86:80], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } / { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[159:150] / { 1'h1, in_data[156:148] };
  assign celloutsig_0_15z = { in_data[28:24], celloutsig_0_11z, celloutsig_0_10z } / { 1'h1, celloutsig_0_5z[10:5] };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_1z } == celloutsig_0_13z[9:5];
  assign celloutsig_0_19z = { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z } == { celloutsig_0_6z[5:4], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_0_28z = { celloutsig_0_13z[7:3], celloutsig_0_17z } == { celloutsig_0_16z[10:6], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_6z[8:2], 1'h1, celloutsig_0_6z[0] } == in_data[78:65];
  assign celloutsig_1_3z = { in_data[158:150], celloutsig_1_1z, celloutsig_1_1z } > { in_data[185], celloutsig_1_0z };
  assign celloutsig_0_26z = { celloutsig_0_2z[2:0], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_12z } > { celloutsig_0_14z[7:1], celloutsig_0_9z };
  assign celloutsig_1_16z = { in_data[148:140], celloutsig_1_5z, celloutsig_1_3z } <= celloutsig_1_6z[12:2];
  assign celloutsig_1_15z = ! in_data[188:159];
  assign celloutsig_1_1z = in_data[103:97] || celloutsig_1_0z[9:3];
  assign celloutsig_0_11z = 1'h1 || { celloutsig_0_5z[3:0], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_10z } || { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_1z = in_data[42:7] < in_data[86:51];
  assign celloutsig_0_55z = { celloutsig_0_48z[12:2], celloutsig_0_11z } % { 1'h1, celloutsig_0_48z[10:0] };
  assign celloutsig_1_6z = in_data[185:171] % { 1'h1, celloutsig_1_4z[1], celloutsig_1_4z };
  assign celloutsig_0_48z = { in_data[69:58], celloutsig_0_28z, celloutsig_0_7z } % { 1'h1, celloutsig_0_34z[3:0], celloutsig_0_18z, celloutsig_0_33z, celloutsig_0_37z };
  assign celloutsig_0_16z = { celloutsig_0_15z[1], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_14z } % { 1'h1, celloutsig_0_14z[1], celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[48:16], celloutsig_0_0z, celloutsig_0_2z } != { in_data[50:12], celloutsig_0_0z };
  assign celloutsig_0_10z = { in_data[38:14], celloutsig_0_1z } != { in_data[24:23], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_13z[20:18], celloutsig_0_6z[8:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z } != { celloutsig_0_6z[5:2], celloutsig_0_6z[8:2], 1'h1, celloutsig_0_6z[0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_33z = - celloutsig_0_15z[4:2];
  assign celloutsig_0_0z = in_data[76:69] !== in_data[45:38];
  assign celloutsig_1_18z = { in_data[191:184], celloutsig_1_12z } !== { celloutsig_1_9z[7:1], celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_4z = { celloutsig_1_0z[7:6], celloutsig_1_2z, celloutsig_1_0z } | { in_data[114], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_8z[5], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_17z } | { celloutsig_1_9z[6:2], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_2z = ~^ { in_data[111:106], celloutsig_1_1z };
  assign celloutsig_0_8z = ~^ { in_data[85:74], celloutsig_0_3z };
  assign celloutsig_0_24z = ~^ in_data[70:59];
  assign celloutsig_0_34z = { celloutsig_0_14z[5:1], celloutsig_0_8z } >> celloutsig_0_2z;
  assign celloutsig_1_17z = { celloutsig_1_6z[12:4], celloutsig_1_12z } >> { celloutsig_1_9z[7:4], celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_14z = { celloutsig_0_13z[2:0], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z } >> { celloutsig_0_13z[8:6], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_37z = celloutsig_0_5z[8:4] >>> { celloutsig_0_34z[3], celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_19z, celloutsig_0_28z };
  assign celloutsig_1_13z = celloutsig_1_8z[5:1] >>> celloutsig_1_6z[9:5];
  assign celloutsig_0_13z = { in_data[77:59], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_1z } ~^ { celloutsig_0_5z[11:4], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_21z = { celloutsig_0_2z[3], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z } ~^ celloutsig_0_6z[6:2];
  assign celloutsig_0_9z = ~((celloutsig_0_1z & in_data[70]) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[75:71], celloutsig_0_0z };
  assign { celloutsig_0_6z[0], celloutsig_0_6z[8:2] } = { celloutsig_0_4z, in_data[79:73] } ~^ { celloutsig_0_0z, celloutsig_0_5z[11:7], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_6z[1] = 1'h1;
  assign { out_data[128], out_data[122:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
