# ğŸ‘‹ Hi, I'm Ankita Ghosh

ğŸš€ **RTL Design Enthusiast | Hardware Design Learner | Open Source Contributor**

---

### ğŸ’¡ About Me
- ğŸ¯ Passionate about **RTL design** and **digital hardware architecture**  
- ğŸ’» Skilled in **Verilog**, **Python**, **C**, and **C++**  
- âš™ï¸ Interested in **VLSI design**, **FPGA development**, and **EDA tools**  
- ğŸ¤ Open to contributing to **open-source projects** related to **chip design**, **hardware simulation**, or **automation tools**

---

### ğŸ§  Current Focus
- Deepening my understanding of **digital design flow** and **verification methodologies**
- Building small projects in **Verilog** and **Python-based simulation**

---

### ğŸ› ï¸ Tech Stack
| Domain | Tools / Languages |
|:-------|:------------------|
| HDL / RTL | Verilog, SystemVerilog (learning) |
| Programming | Python, C, C++ |
| Simulation / Design | Vivado, ModelSim, Quartus |
| Version Control | Git, GitHub |

---

### ğŸ“« Let's Connect
- ğŸ’¼ [LinkedIn](#) *(Add your profile link)*
- ğŸ“§ **ankitaghosh@example.com** *(Replace with your real contact if you want)*

---

â­ **â€œDesign is not just logic â€” itâ€™s precision, timing, and creativity.â€**
