[1] 2006. 9th DIMACS Implementation Challenge: Shortest Paths. (2006). http:
/Awww.dis.uniroma] it/challenge9/

[2] 2015. Xeon+fpga platform for the data center. (2015). https://Awww.ece.cmu.edu/
~calcem/carl/lib/exe/fetch.php?media=carl15- gupta.pdf

[3] Altera Corporation. 2013. Implementing FPGA Design with the OpenCL Standard
(Altera). (Nov. 2013).

[4] Altera Corporation. 2016. Altera SDK for OpenCL - Best Practices Guide.
(2016).

[5] K. Arvind and Rishiyur $. Nikhil. 1990, Executing a Program on the MIT TaggedToken Dataflow Architecture. JEEE Trans. Comput. 39 (March 1990), 300-318.
https://doi.org/10.1109/12.48862

[6] Joshua Auerbach, David F. Bacon, Perry Cheng, and Rodric Rabbah. 2010. Lime:
A Java-compatible and Synthesizable Language for Heterogeneous Architectures.
In Proceedings of the ACM International Conference on Object Oriented Programming Systems Languages and Applications (OOPSLA ’10). ACM, New York,
NY, USA, 89-108. https://doi.org/10.1145/1869459. 1869469

[7] David Bacon, Rodric Rabbah, and Sunil Shukla. 2013. FPGA Programming
for the Masses. Queue 11 (Feb. 2013), 40:40-40:52. https://doi.org/10.1145/
2436696.2443836

[8] Daniel U. Becker and William J. Dally. 2009. Allocator implementations for
network-on-chip routers. In Proceedings of the Conference on High Performance
Computing Networking, Storage and Analysis. 1-12. https://doi.org/10.1145/
1654059.1654112

[9] Guy E. Blelloch, Jeremy T. Fineman, Phillip B. Gibbons, and Julian Shun. 2012.
Internally Deterministic Parallel Algorithms Can Be Fast. In Proceedings of
the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming (PPoPP ’12). ACM, New York, NY, USA, 181-192. https://doi.
org/10.1145/2145816.2145840

[10] Joseph Tobin Buck. 1993. Scheduling Dynamic Dataflow Graphs with Bounded
Memory Using the Token Flow Model. Ph.D. Dissertation. University of California,
Berkeley. AAT9431898.

[11] Calin Cascaval, Colin Blundell, Maged Michael, Harold W. Cain, Peng Wu,
Stefanie Chiras, and Siddhartha Chatterjee. 2008. Software Transactional Memory:
Why Is It Only a Research Toy? Queue 6 (Sept. 2008), 40:46-40:58. https:
//doi.org/10.1145/1454456.1454466

[12] Fei Chen, Yi Shan, Yu Zhang, Yu Wang, Hubertus Franke, Xiaotao Chang, and
Kun Wang. 2014. Enabling FPGAs in the Cloud. In Proceedings of the 11th
ACM Conference on Computing Frontiers (CF ’14). ACM, New York, NY, USA,
3:1-3:10. https://doi.org/10.1145/2597917.2597929

[13] Boris V. Cherkassky, Andrew V. Goldberg, and Tomasz Radzik. 1996. Shortest
paths algorithms: Theory and experimental evaluation. Mathematical Programming 73 (May 1996), 129-174. https://doi.org/10.1007/BF02592101
[14] Young-kyu Choi, Jason Cong, Zhenman Fang, Yuchen Hao, Glenn Reinman,
and Peng Wei. 2016. A Quantitative Analysis on Microarchitectures of Modern
CPU-FPGA Platforms. In Proceedings of the 53rd Annual Design Automation
Conference (DAC ’16). ACM, New York, NY, USA, 109:1-109:6. https://doi.org/
10.1145/2897937.2897972

[15] Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo Noguera, Kees Vissers, and
Zhiru Zhang. 2011. High-Level Synthesis for FPGAs: From Prototyping to
Deployment. JEEE Transactions on Computer-Aided Design of Integrated Circuits
and Systems 30 (April 2011), 473-491. https://doi.org/10.1109/TCAD.2011.
2110592

[16] Guohao Dai, Yuze Chi, Yu Wang, and Huazhong Yang. 2016. FPGP: Graph Processing Framework on FPGA A Case Study of Breadth-First Search. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable
Gate Arrays (FPGA ’16). ACM, New York, NY, USA, 105-110. https://doi.org/
10.1145/2847263.2847339

[17] Alejandro Duran, Xavier Teruel, Roger Ferrer, Xavier Martorell, and Eduard
Ayguade. 2009. Barcelona OpenMP Tasks Suite: A Set of Benchmarks Targeting
the Exploitation of Task Parallelism in OpenMP. In Proceedings of the 2009
International Conference on Parallel Processing (ICPP ’09), TEEE Computer
Society, Washington, DC, USA, 124-131. https://doi.org/10.1109/ICPP.2009.64
[18] Rahulkumar Gayatri, Rosa. M. Badia, and Eduard Aygaude. 2013. Loop level
speculation in a task based programming model. In 20th Annual International
Conference on High Performance Computing. 39-48. https://doi.org/10.1109/
HiPC.2013.6799132

[19] Andreas Gerstlauer, Christian Haubelt, Andy D. Pimentel, Todor P. Stefanov,
Daniel D. Gajski, and JAijrgen Teich. 2009. Electronic System-Level Synthesis
Methodologies. IEEE Transactions on Computer-Aided Design of Integrated
Circuits and Systems 28 (Oct. 2009), 1517-1530. https://doi.org/10.1109/TCAD.
2009.2026356

[20] Paul Grigoras, Pavel Burovskiy, and Wayne Luk. 2016. CASK: Open-Source
Custom Architectures for Sparse Kernels. In Proceedings of the 2016 ACM/SIGDA
International Symposium on Field-Programmable Gate Arrays (FPGA ’16). ACM,
New York, NY, USA, 179-184. https://doi.org/10.1145/2847263.2847338
[21] Muhammad Amber Hassaan, Martin Burtscher, and Keshav Pingali. 2011. Ordered vs. Unordered: A Comparison of Parallelism and Work-efficiency in Irregular Algorithms. In Proceedings of the 16th ACM Symposium on Principles
and Practice of Parallel Programming (PPoPP ’11), ACM, New York, NY, USA,
3-12. https://doi.org/10.1145/1941553.1941557

[22] Muhammad Amber Hassaan, Donald D. Nguyen, and Keshav K. Pingali. 2015.
Kinetic Dependence Graphs. In Proceedings of the Twentieth International
Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS °15). ACM, New York, NY, USA, 457-471. https:
/doi.org/10.1145/2694344.2694363

[23] Chen-Han Ho, Sung Jin Kim, and Karthikeyan Sankaralingam. 2015. Efficient Execution of Memory Access Phases Using Dataflow Specialization. In Proceedings
of the 42Nd Annual International Symposium on Computer Architecture (ISCA
’15). ACM, New York, NY, USA, 118-130. https://doi.org/10.1145/2749469.
2750390

[24] Martin Isenburg, Yuanxin Liu, Jonathan Shewchuk, and Jack Snoeyink. 2006.
Streaming Computation of Delaunay Triangulations. In ACM SIGGRAPH 2006
Papers (SIGGRAPH ’06). ACM, New York, NY, USA, 1049-1056. https://doi.
org/10.1145/1179352.1141992

[25] Jian Ouyang, Shiding Lin, Wei Qi, Yong Wang, Bo Yu, and Song Jiang. 2014.
SDA: Software-defined accelerator for large-scale DNN systems. IEEE Press,
1-23. https://doi.org/10.1109/HOTCHIPS.2014.7478821

[26] Nick P. Johnson, Hanjun Kim, Prakash Prabhu, Ayal Zaks, and David I. August.
2012. Speculative Separation for Privatization and Reductions. In Proceedings
of the 33rd ACM SIGPLAN Conference on Programming Language Design and
Implementation (PLDI ’12). ACM, New York, NY, USA, 359-370. https://doi.
org/10.1145/2254064.2254107

[27] Ken Kennedy and John R. Allen. 2002. Optimizing Compilers for Modern
Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers
Inc., San Francisco, CA, USA.

[28] Kurt Keutzer, Sharad Malik, A-Richard Newton, Jan M. Rabaey, and Alberto
Sangiovanni-Vincentelli. 2000. System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 (Dec. 2000), 1523-1543. https:
/doi.org/10.1109/43.898830

[29] David Koeplinger, Christina Delimitrou, Raghu Prabhakar, Christos Kozyrakis,
Yaqi Zhang, and Kunle Olukotun. 2016, Automatic Generation of Efficient Accelerators for Reconfigurable Hardware. In Proceedings of the 43rd International
Symposium on Computer Architecture (ISCA ’16). IEEE Press, Piscataway, NJ,
USA, 115-127. https://doi.org/10.1109/ISCA.2016.20

[30] Venkata Krishnan and Josep Torrellas. 1999. A Chip-Multiprocessor Architecture
with Speculative Multithreading. IEEE Trans. Comput. 48 (Sept. 1999), 866-880.
https://doi.org/10.1109/12.795218

[31] Konstantinos Krommydas, Wu-chun Feng, Christos D. Antonopoulos, and Nikolaos Bellas. 2015. OpenDwarfs: Characterization of Dwarf-Based Benchmarks
on Fixed and Reconfigurable Architectures. Journal of Signal Processing Systems
85 (Oct. 2015), 373-392. https://doi.org/10.1007/s11265-015-1051-z

[32] Milind Kulkarni, Martin Burtscher, Rajeshkar Inkulu, Keshav Pingali, and Calin
CasA aval. 2009. How Much Parallelism is There in Irregular Applications?. In
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice
of Parallel Programming (PPoPP ’09), ACM, New York, NY, USA, 3-14. https:
/doi.org/10.1145/1504176.1504181

[33] Milind Kulkarni, Keshav Pingali, Bruce Walter, Ganesh Ramanarayanan, Kavita
Bala, and L. Paul Chew. 2007. Optimistic Parallelism Requires Abstractions. In
Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language
Design and Implementation (PLDI ’07). ACM, New York, NY, USA, 211-222.
https://doi.org/10.1145/1250734.1250759

[34] Edward A. Lee and Alberto Sangiovanni-Vincentelli. 1998. A framework for
comparing models of computation. IEEE Transactions on Computer-Aided Design
of Integrated Circuits and Systems 17 (Dec. 1998), 1217-1229. https://doi.org/10.
1109/43.736561

[35] Charles E. Leiserson and Tao B. Schardl. 2010. A Work-efficient Parallel Breadthfirst Search Algorithm (or How to Cope with the Nondeterminism of Reducers).
In Proceedings of the Twenty-second Annual ACM Symposium on Parallelism in
Algorithms and Architectures (SPAA ’10). ACM, New York, NY, USA, 303-314.
https://doi.org/10.1145/1810479.1810534

[36] Tony Nowatzki, Vinay Gangadhar, and Karthikeyan Sankaralingam. 2015. Exploring the Potential of Heterogeneous Von Neumann/Dataflow Execution Models. In Proceedings of the 42Nd Annual International Symposium on Computer Architecture (ISCA ’15). ACM, New York, NY, USA, 298-310. https:
/doi.org/10.1145/2749469.2750380

[37] Tayo Oguntebi and Kunle Olukotun. 2016. GraphOps: A Dataflow Library for
Graph Analytics Acceleration. In Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA ’16). ACM, New
York, NY, USA, 111-117. https://doi.org/10.1145/2847263.2847337

[38] Karl J. Ottenstein, Robert A. Ballance, and Arthur B. MacCabe. 1990. The
Program Dependence Web: A Representation Supporting Control-, Data-, and
Demand-driven Interpretation of Imperative Languages. In Proceedings of the
ACM SIGPLAN 1990 Conference on Programming Language Design and Implementation (PLDI ’90). ACM, New York, NY, USA, 257-271. https://doi.org/10.
1145/93542.93578

[39] Alexandros Papakonstantinou, Karthik Gururaj, John A. Stratton, Deming Chen,
Jason Cong, and Wen-Mei W. Hwu. 2013. Efficient Compilation of CUDA Kernels
for High-performance Computing on FPGAs. ACM Trans. Embed. Comput. Syst.
13 (Sept. 2013), 25:1-25:26. https://doi.org/10.1145/2514641.2514652
[40] Angshuman Parashar, Michael Pellauer, Michael Adler, Bushra Ahsan, Neal
Crago, Daniel Lustig, Vladimir Pavlov, Antonia Zhai, Mohit Gambhir, Aamer
Jaleel, Randy Allmon, Rachid Rayess, Stephen Maresh, and Joel Emer. 2013.
Triggered Instructions: A Control Paradigm for Spatially-programmed Architectures. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA ’13). ACM, New York, NY, USA, 142-153. https:
//doi.org/10.1145/2485922.2485935

[41] Keshav Pingali, Donald Nguyen, Milind Kulkarni, Martin Burtscher, M. Amber
Hassaan, Rashid Kaleem, Tsung-Hsien Lee, Andrew Lenharth, Roman Manevich,
Mario MA? ndez-Lojo, Dimitrios Prountzos, and Xin Sui. 2011. The Tao of
Parallelism in Algorithms. In Proceedings of the 32Nd ACM SIGPLAN Conference
on Programming Language Design and Implementation (PLDI ’11). ACM, New
York, NY, USA, 12-25. https://doi.org/10.1145/1993498.1993501

[42] Raghu Prabhakar, David Koeplinger, Kevin J. Brown, HyoukJoong Lee, Christopher De Sa, Christos Kozyrakis, and Kunle Olukotun. 2016. Generating Configurable Hardware from Parallel Patterns. In Proceedings of the Twenty-First
International Conference on Architectural Support for Programming Languages
and Operating Systems (ASPLOS ’16). ACM, New York, NY, USA, 651-665.
https://doi.org/10.1145/2872362.2872415

[43] Andrew Putnam, Adrian M. Caulfield, Eric S. Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Gopi Prashanth,
Gopal Jan, Gray Michael, Haselman Scott Hauck, Stephen Heil, Amir Hormati,
Joo-Young Kim, Sitaram Lanka, James Larus, Eric Peterson, Simon Pope, Aaron
Smith, Jason Thong, Phillip Yi, and Xiao Doug Burger. 2014. A Reconfigurable
Fabric for Accelerating Large-scale Datacenter Services. In Proceeding of the 41st
Annual International Symposium on Computer Architecuture (ISCA ’14), TEEE
Press, Piscataway, NJ, USA, 13-24. http://dl.acm.org/citation.cfm?id=2665671.
2665678

[44] Arun Raman, Hanjun Kim, Thomas R. Mason, Thomas B. Jablin, and David I.
August. 2010. Speculative Parallelization Using Software Multi-threaded Transactions. In Proceedings of the Fifteenth Edition of ASPLOS on Architectural Support
for Programming Languages and Operating Systems (ASPLOS XV). ACM, New
York, NY, USA, 65-76. https://doi.org/10.1145/1736020.1736030

[45] Bratin Saha, Ali-Reza Adl-Tabatabai, Richard L. Hudson, Chi Cao Minh, and
Benjamin Hertzberg. 2006. McRT-STM: A High Performance Software Transactional Memory System for a Multi-core Runtime. In Proceedings of the
Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel
Programming (PPoPP ’06). ACM, New York, NY, USA, 187-197. https:
/doi.org/10.1145/1122971.1123001

[46] Nadathur Satish, Narayanan Sundaram, Md. Mostofa Ali Patwary, Jiwon Seo,
Jongsoo Park, M. Amber Hassaan, Shubho Sengupta, Zhaoming Yin, and Pradeep
Dubey. 2014. Navigating the Maze of Graph Analytics Frameworks Using Massive Graph Datasets. In Proceedings of the 2014 ACM SIGMOD International
Conference on Management of Data (SIGMOD ’14), ACM, New York, NY, USA,
979-990. https://doi.org/10.1145/2588555.2610518

[47] Nir Shavit and Dan Touitou. 1995. Software Transactional Memory. In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing (PODC ’95). ACM, New York, NY, USA, 204-213. https:
//doi.org/10.1145/224964.224987

[48] Yaman Umuroglu, Donn Morrison, and Magnus Jahre. 2015. Hybrid breadthfirst search on a single-chip FPGA-CPU heterogeneous platform. In Proceedings
of the 2015 25th International Conference on Field Programmable Logic and
Applications (FPL). IEEE Computer Society, London, UK, 1-8. https://doi.org/
10.1109/FPL.2015.7293939

[49] Dani Voitsechov and Yoav Etsion. 2014. Single-graph Multiple Flows: Energy
Efficient Design Alternative for GPGPUs. In Proceeding of the 41st Annual
International Symposium on Computer Architecuture (ISCA ’14), TEEE Press, Piscataway, NJ, USA, 205-216. http://dl.acm.org/citation.cfm?id=266567 1.2665703
[50] Skyler Windh, Xiaoyin Ma, R.J. Halstead, Prerna Budhkar, Zabdiel Luna, Omar
Hussaini, and Walid A. Najjar. 2015. High-Level Language Tools for Reconfigurable Computing. Proc. IEEE 103 (March 2015), 390-408. https:
/doi.org/10.1109/JPROC.2015.2399275

[51] Felix Winterstein, Samuel Bayliss, and George A. Constantinides. 2013. Highlevel synthesis of dynamic data structures: A case study using Vivado HLS. In
2013 International Conference on Field-Programmable Technology (F PT). 362—
365. https://doi.org/10.1109/FPT.2013.6718388

[52] Shijie Zhou, Charalampos Chelmis, and Viktor K. Prasanna. 2015. Accelerating
Large-Scale Single-Source Shortest Path on FPGA. In Proceedings of the 2015
IEEE International Parallel and Distributed Processing Symposium Workshop
(IPDPSW 715). TEEE Computer Society, Washington, DC, USA, 129-136. https:
//doi.org/10.1109/IPDPS W.2015.130