# EE543-Verilog-Final-Project-Fall19