
B-G4311B-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a4a0  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  0800a678  0800a678  0001a678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aecc  0800aecc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800aecc  0800aecc  0001aecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aed4  0800aed4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aed4  0800aed4  0001aed4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aed8  0800aed8  0001aed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800aedc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  20000074  0800af50  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000484  0800af50  00020484  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c9d4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000354b  00000000  00000000  0003ca78  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001608  00000000  00000000  0003ffc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001438  00000000  00000000  000415d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022043  00000000  00000000  00042a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000146f7  00000000  00000000  00064a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000deba3  00000000  00000000  00079142  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00157ce5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f28  00000000  00000000  00157d60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000074 	.word	0x20000074
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a660 	.word	0x0800a660

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000078 	.word	0x20000078
 8000214:	0800a660 	.word	0x0800a660

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b972 	b.w	8000e60 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9e08      	ldr	r6, [sp, #32]
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	4688      	mov	r8, r1
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d14b      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba2:	428a      	cmp	r2, r1
 8000ba4:	4615      	mov	r5, r2
 8000ba6:	d967      	bls.n	8000c78 <__udivmoddi4+0xe4>
 8000ba8:	fab2 f282 	clz	r2, r2
 8000bac:	b14a      	cbz	r2, 8000bc2 <__udivmoddi4+0x2e>
 8000bae:	f1c2 0720 	rsb	r7, r2, #32
 8000bb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bb6:	fa20 f707 	lsr.w	r7, r0, r7
 8000bba:	4095      	lsls	r5, r2
 8000bbc:	ea47 0803 	orr.w	r8, r7, r3
 8000bc0:	4094      	lsls	r4, r2
 8000bc2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bc6:	0c23      	lsrs	r3, r4, #16
 8000bc8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bcc:	fa1f fc85 	uxth.w	ip, r5
 8000bd0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bd4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bd8:	fb07 f10c 	mul.w	r1, r7, ip
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d909      	bls.n	8000bf4 <__udivmoddi4+0x60>
 8000be0:	18eb      	adds	r3, r5, r3
 8000be2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000be6:	f080 811b 	bcs.w	8000e20 <__udivmoddi4+0x28c>
 8000bea:	4299      	cmp	r1, r3
 8000bec:	f240 8118 	bls.w	8000e20 <__udivmoddi4+0x28c>
 8000bf0:	3f02      	subs	r7, #2
 8000bf2:	442b      	add	r3, r5
 8000bf4:	1a5b      	subs	r3, r3, r1
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bfc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c04:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c08:	45a4      	cmp	ip, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x8c>
 8000c0c:	192c      	adds	r4, r5, r4
 8000c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c12:	f080 8107 	bcs.w	8000e24 <__udivmoddi4+0x290>
 8000c16:	45a4      	cmp	ip, r4
 8000c18:	f240 8104 	bls.w	8000e24 <__udivmoddi4+0x290>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	442c      	add	r4, r5
 8000c20:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c24:	eba4 040c 	sub.w	r4, r4, ip
 8000c28:	2700      	movs	r7, #0
 8000c2a:	b11e      	cbz	r6, 8000c34 <__udivmoddi4+0xa0>
 8000c2c:	40d4      	lsrs	r4, r2
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e9c6 4300 	strd	r4, r3, [r6]
 8000c34:	4639      	mov	r1, r7
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0xbe>
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	f000 80eb 	beq.w	8000e1a <__udivmoddi4+0x286>
 8000c44:	2700      	movs	r7, #0
 8000c46:	e9c6 0100 	strd	r0, r1, [r6]
 8000c4a:	4638      	mov	r0, r7
 8000c4c:	4639      	mov	r1, r7
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	fab3 f783 	clz	r7, r3
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d147      	bne.n	8000cea <__udivmoddi4+0x156>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d302      	bcc.n	8000c64 <__udivmoddi4+0xd0>
 8000c5e:	4282      	cmp	r2, r0
 8000c60:	f200 80fa 	bhi.w	8000e58 <__udivmoddi4+0x2c4>
 8000c64:	1a84      	subs	r4, r0, r2
 8000c66:	eb61 0303 	sbc.w	r3, r1, r3
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	4698      	mov	r8, r3
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d0e0      	beq.n	8000c34 <__udivmoddi4+0xa0>
 8000c72:	e9c6 4800 	strd	r4, r8, [r6]
 8000c76:	e7dd      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000c78:	b902      	cbnz	r2, 8000c7c <__udivmoddi4+0xe8>
 8000c7a:	deff      	udf	#255	; 0xff
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	2a00      	cmp	r2, #0
 8000c82:	f040 808f 	bne.w	8000da4 <__udivmoddi4+0x210>
 8000c86:	1b49      	subs	r1, r1, r5
 8000c88:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c8c:	fa1f f885 	uxth.w	r8, r5
 8000c90:	2701      	movs	r7, #1
 8000c92:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c96:	0c23      	lsrs	r3, r4, #16
 8000c98:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca0:	fb08 f10c 	mul.w	r1, r8, ip
 8000ca4:	4299      	cmp	r1, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x124>
 8000ca8:	18eb      	adds	r3, r5, r3
 8000caa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x122>
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2bc>
 8000cb6:	4684      	mov	ip, r0
 8000cb8:	1a59      	subs	r1, r3, r1
 8000cba:	b2a3      	uxth	r3, r4
 8000cbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cc4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cc8:	fb08 f800 	mul.w	r8, r8, r0
 8000ccc:	45a0      	cmp	r8, r4
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x14c>
 8000cd0:	192c      	adds	r4, r5, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x14a>
 8000cd8:	45a0      	cmp	r8, r4
 8000cda:	f200 80b6 	bhi.w	8000e4a <__udivmoddi4+0x2b6>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	eba4 0408 	sub.w	r4, r4, r8
 8000ce4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ce8:	e79f      	b.n	8000c2a <__udivmoddi4+0x96>
 8000cea:	f1c7 0c20 	rsb	ip, r7, #32
 8000cee:	40bb      	lsls	r3, r7
 8000cf0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cf4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cf8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cfc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d00:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d04:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d08:	4325      	orrs	r5, r4
 8000d0a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d0e:	0c2c      	lsrs	r4, r5, #16
 8000d10:	fb08 3319 	mls	r3, r8, r9, r3
 8000d14:	fa1f fa8e 	uxth.w	sl, lr
 8000d18:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d1c:	fb09 f40a 	mul.w	r4, r9, sl
 8000d20:	429c      	cmp	r4, r3
 8000d22:	fa02 f207 	lsl.w	r2, r2, r7
 8000d26:	fa00 f107 	lsl.w	r1, r0, r7
 8000d2a:	d90b      	bls.n	8000d44 <__udivmoddi4+0x1b0>
 8000d2c:	eb1e 0303 	adds.w	r3, lr, r3
 8000d30:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d34:	f080 8087 	bcs.w	8000e46 <__udivmoddi4+0x2b2>
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	f240 8084 	bls.w	8000e46 <__udivmoddi4+0x2b2>
 8000d3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d42:	4473      	add	r3, lr
 8000d44:	1b1b      	subs	r3, r3, r4
 8000d46:	b2ad      	uxth	r5, r5
 8000d48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d50:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d54:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d58:	45a2      	cmp	sl, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x1da>
 8000d5c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d60:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d64:	d26b      	bcs.n	8000e3e <__udivmoddi4+0x2aa>
 8000d66:	45a2      	cmp	sl, r4
 8000d68:	d969      	bls.n	8000e3e <__udivmoddi4+0x2aa>
 8000d6a:	3802      	subs	r0, #2
 8000d6c:	4474      	add	r4, lr
 8000d6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d72:	fba0 8902 	umull	r8, r9, r0, r2
 8000d76:	eba4 040a 	sub.w	r4, r4, sl
 8000d7a:	454c      	cmp	r4, r9
 8000d7c:	46c2      	mov	sl, r8
 8000d7e:	464b      	mov	r3, r9
 8000d80:	d354      	bcc.n	8000e2c <__udivmoddi4+0x298>
 8000d82:	d051      	beq.n	8000e28 <__udivmoddi4+0x294>
 8000d84:	2e00      	cmp	r6, #0
 8000d86:	d069      	beq.n	8000e5c <__udivmoddi4+0x2c8>
 8000d88:	ebb1 050a 	subs.w	r5, r1, sl
 8000d8c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d90:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d94:	40fd      	lsrs	r5, r7
 8000d96:	40fc      	lsrs	r4, r7
 8000d98:	ea4c 0505 	orr.w	r5, ip, r5
 8000d9c:	e9c6 5400 	strd	r5, r4, [r6]
 8000da0:	2700      	movs	r7, #0
 8000da2:	e747      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000da4:	f1c2 0320 	rsb	r3, r2, #32
 8000da8:	fa20 f703 	lsr.w	r7, r0, r3
 8000dac:	4095      	lsls	r5, r2
 8000dae:	fa01 f002 	lsl.w	r0, r1, r2
 8000db2:	fa21 f303 	lsr.w	r3, r1, r3
 8000db6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dba:	4338      	orrs	r0, r7
 8000dbc:	0c01      	lsrs	r1, r0, #16
 8000dbe:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dc2:	fa1f f885 	uxth.w	r8, r5
 8000dc6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dce:	fb07 f308 	mul.w	r3, r7, r8
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x256>
 8000dda:	1869      	adds	r1, r5, r1
 8000ddc:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de0:	d22f      	bcs.n	8000e42 <__udivmoddi4+0x2ae>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d92d      	bls.n	8000e42 <__udivmoddi4+0x2ae>
 8000de6:	3f02      	subs	r7, #2
 8000de8:	4429      	add	r1, r5
 8000dea:	1acb      	subs	r3, r1, r3
 8000dec:	b281      	uxth	r1, r0
 8000dee:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000df6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dfa:	fb00 f308 	mul.w	r3, r0, r8
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x27e>
 8000e02:	1869      	adds	r1, r5, r1
 8000e04:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e08:	d217      	bcs.n	8000e3a <__udivmoddi4+0x2a6>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d915      	bls.n	8000e3a <__udivmoddi4+0x2a6>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	4429      	add	r1, r5
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e18:	e73b      	b.n	8000c92 <__udivmoddi4+0xfe>
 8000e1a:	4637      	mov	r7, r6
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	e709      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000e20:	4607      	mov	r7, r0
 8000e22:	e6e7      	b.n	8000bf4 <__udivmoddi4+0x60>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6fb      	b.n	8000c20 <__udivmoddi4+0x8c>
 8000e28:	4541      	cmp	r1, r8
 8000e2a:	d2ab      	bcs.n	8000d84 <__udivmoddi4+0x1f0>
 8000e2c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e30:	eb69 020e 	sbc.w	r2, r9, lr
 8000e34:	3801      	subs	r0, #1
 8000e36:	4613      	mov	r3, r2
 8000e38:	e7a4      	b.n	8000d84 <__udivmoddi4+0x1f0>
 8000e3a:	4660      	mov	r0, ip
 8000e3c:	e7e9      	b.n	8000e12 <__udivmoddi4+0x27e>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	e795      	b.n	8000d6e <__udivmoddi4+0x1da>
 8000e42:	4667      	mov	r7, ip
 8000e44:	e7d1      	b.n	8000dea <__udivmoddi4+0x256>
 8000e46:	4681      	mov	r9, r0
 8000e48:	e77c      	b.n	8000d44 <__udivmoddi4+0x1b0>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	442c      	add	r4, r5
 8000e4e:	e747      	b.n	8000ce0 <__udivmoddi4+0x14c>
 8000e50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e54:	442b      	add	r3, r5
 8000e56:	e72f      	b.n	8000cb8 <__udivmoddi4+0x124>
 8000e58:	4638      	mov	r0, r7
 8000e5a:	e708      	b.n	8000c6e <__udivmoddi4+0xda>
 8000e5c:	4637      	mov	r7, r6
 8000e5e:	e6e9      	b.n	8000c34 <__udivmoddi4+0xa0>

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b092      	sub	sp, #72	; 0x48
 8000e68:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000e6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e76:	463b      	mov	r3, r7
 8000e78:	223c      	movs	r2, #60	; 0x3c
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f009 fa05 	bl	800a28c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000e82:	4b43      	ldr	r3, [pc, #268]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000e8a:	4b41      	ldr	r3, [pc, #260]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e8c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e90:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e92:	4b3f      	ldr	r3, [pc, #252]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e98:	4b3d      	ldr	r3, [pc, #244]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e9e:	4b3c      	ldr	r3, [pc, #240]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ea4:	4b3a      	ldr	r3, [pc, #232]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eaa:	4b39      	ldr	r3, [pc, #228]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eac:	2204      	movs	r2, #4
 8000eae:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eb0:	4b37      	ldr	r3, [pc, #220]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb6:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ebc:	4b34      	ldr	r3, [pc, #208]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec2:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eca:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ed2:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee0:	482b      	ldr	r0, [pc, #172]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ee2:	f001 ff7b 	bl	8002ddc <HAL_ADC_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000eec:	f001 f939 	bl	8002162 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ef4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4825      	ldr	r0, [pc, #148]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000efc:	f003 fb70 	bl	80045e0 <HAL_ADCEx_MultiModeConfigChannel>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f06:	f001 f92c 	bl	8002162 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f0a:	4b22      	ldr	r3, [pc, #136]	; (8000f94 <MX_ADC1_Init+0x130>)
 8000f0c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f0e:	2309      	movs	r3, #9
 8000f10:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000f12:	2301      	movs	r3, #1
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f16:	237f      	movs	r3, #127	; 0x7f
 8000f18:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000f38:	2384      	movs	r3, #132	; 0x84
 8000f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4811      	ldr	r0, [pc, #68]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000f4c:	f002 fef0 	bl	8003d30 <HAL_ADCEx_InjectedConfigChannel>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8000f56:	f001 f904 	bl	8002162 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <MX_ADC1_Init+0x134>)
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f5e:	f240 130f 	movw	r3, #271	; 0x10f
 8000f62:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8000f68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f6c:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	773b      	strb	r3, [r7, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000f78:	f002 feda 	bl	8003d30 <HAL_ADCEx_InjectedConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8000f82:	f001 f8ee 	bl	8002162 <Error_Handler>
  }

}
 8000f86:	bf00      	nop
 8000f88:	3748      	adds	r7, #72	; 0x48
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000100 	.word	0x20000100
 8000f94:	0c900008 	.word	0x0c900008
 8000f98:	32601000 	.word	0x32601000

08000f9c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b090      	sub	sp, #64	; 0x40
 8000fa0:	af00      	add	r7, sp, #0
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	223c      	movs	r2, #60	; 0x3c
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f009 f96f 	bl	800a28c <memset>

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8000fae:	4b34      	ldr	r3, [pc, #208]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fb0:	4a34      	ldr	r2, [pc, #208]	; (8001084 <MX_ADC2_Init+0xe8>)
 8000fb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000fb4:	4b32      	ldr	r3, [pc, #200]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fbc:	4b30      	ldr	r3, [pc, #192]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000fc8:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fd4:	4b2a      	ldr	r3, [pc, #168]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fd6:	2204      	movs	r2, #4
 8000fd8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fda:	4b29      	ldr	r3, [pc, #164]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fe0:	4b27      	ldr	r3, [pc, #156]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000fe6:	4b26      	ldr	r3, [pc, #152]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000fec:	4b24      	ldr	r3, [pc, #144]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ffc:	4b20      	ldr	r3, [pc, #128]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001002:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <MX_ADC2_Init+0xe4>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800100a:	481d      	ldr	r0, [pc, #116]	; (8001080 <MX_ADC2_Init+0xe4>)
 800100c:	f001 fee6 	bl	8002ddc <HAL_ADC_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001016:	f001 f8a4 	bl	8002162 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800101a:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <MX_ADC2_Init+0xec>)
 800101c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800101e:	2309      	movs	r3, #9
 8001020:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001022:	2301      	movs	r3, #1
 8001024:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001026:	237f      	movs	r3, #127	; 0x7f
 8001028:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001032:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001036:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 8001038:	2301      	movs	r3, #1
 800103a:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.InjectedNbrOfConversion = 1;
 800103e:	2301      	movs	r3, #1
 8001040:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001054:	2384      	movs	r3, #132	; 0x84
 8001056:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800105c:	2300      	movs	r3, #0
 800105e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4619      	mov	r1, r3
 8001066:	4806      	ldr	r0, [pc, #24]	; (8001080 <MX_ADC2_Init+0xe4>)
 8001068:	f002 fe62 	bl	8003d30 <HAL_ADCEx_InjectedConfigChannel>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 8001072:	f001 f876 	bl	8002162 <Error_Handler>
  }

}
 8001076:	bf00      	nop
 8001078:	3740      	adds	r7, #64	; 0x40
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000094 	.word	0x20000094
 8001084:	50000100 	.word	0x50000100
 8001088:	0c900008 	.word	0x0c900008

0800108c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08c      	sub	sp, #48	; 0x30
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ac:	d14e      	bne.n	800114c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010ae:	4b47      	ldr	r3, [pc, #284]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	4a45      	ldr	r2, [pc, #276]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80010b8:	4b44      	ldr	r3, [pc, #272]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d10b      	bne.n	80010d8 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80010c0:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	4a42      	ldr	r2, [pc, #264]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010cc:	4b40      	ldr	r3, [pc, #256]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010d4:	61bb      	str	r3, [r7, #24]
 80010d6:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d8:	4b3d      	ldr	r3, [pc, #244]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010dc:	4a3c      	ldr	r2, [pc, #240]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e4:	4b3a      	ldr	r3, [pc, #232]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b37      	ldr	r3, [pc, #220]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f4:	4a36      	ldr	r2, [pc, #216]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fc:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001108:	2305      	movs	r3, #5
 800110a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110c:	2303      	movs	r3, #3
 800110e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111e:	f003 fc75 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001122:	2302      	movs	r3, #2
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	4619      	mov	r1, r3
 8001134:	4827      	ldr	r0, [pc, #156]	; (80011d4 <HAL_ADC_MspInit+0x148>)
 8001136:	f003 fc69 	bl	8004a0c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2101      	movs	r1, #1
 800113e:	2012      	movs	r0, #18
 8001140:	f003 fbc9 	bl	80048d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001144:	2012      	movs	r0, #18
 8001146:	f003 fbe0 	bl	800490a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800114a:	e03a      	b.n	80011c2 <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <HAL_ADC_MspInit+0x14c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d135      	bne.n	80011c2 <HAL_ADC_MspInit+0x136>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_ADC_MspInit+0x140>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	4a1b      	ldr	r2, [pc, #108]	; (80011cc <HAL_ADC_MspInit+0x140>)
 800115e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_ADC_MspInit+0x140>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d10b      	bne.n	8001180 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001168:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116c:	4a18      	ldr	r2, [pc, #96]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800116e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001172:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001178:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001184:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ae:	f003 fc2d 	bl	8004a0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2101      	movs	r1, #1
 80011b6:	2012      	movs	r0, #18
 80011b8:	f003 fb8d 	bl	80048d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011bc:	2012      	movs	r0, #18
 80011be:	f003 fba4 	bl	800490a <HAL_NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3730      	adds	r7, #48	; 0x30
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000090 	.word	0x20000090
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48000400 	.word	0x48000400
 80011d8:	50000100 	.word	0x50000100

080011dc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15   ------> S_TIM2_CH1
*/
void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <MX_GPIO_Init+0xcc>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4a2c      	ldr	r2, [pc, #176]	; (80012a8 <MX_GPIO_Init+0xcc>)
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <MX_GPIO_Init+0xcc>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4a26      	ldr	r2, [pc, #152]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001210:	f043 0320 	orr.w	r3, r3, #32
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0320 	and.w	r3, r3, #32
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4a20      	ldr	r2, [pc, #128]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_GPIO_Init+0xcc>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWM_INPUT_TIM2_Pin;
 8001252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800125c:	2302      	movs	r3, #2
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001264:	2301      	movs	r3, #1
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PWM_INPUT_TIM2_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f003 fbcb 	bl	8004a0c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <MX_GPIO_Init+0xd0>)
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	4809      	ldr	r0, [pc, #36]	; (80012b0 <MX_GPIO_Init+0xd4>)
 800128c:	f003 fbbe 	bl	8004a0c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 8001290:	2200      	movs	r2, #0
 8001292:	210f      	movs	r1, #15
 8001294:	2028      	movs	r0, #40	; 0x28
 8001296:	f003 fb1e 	bl	80048d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800129a:	2028      	movs	r0, #40	; 0x28
 800129c:	f003 fb35 	bl	800490a <HAL_NVIC_EnableIRQ>

}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	; 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	10110000 	.word	0x10110000
 80012b0:	48000800 	.word	0x48000800

080012b4 <start_up>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void start_up(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	 if(HAL_OK== ((HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED)) && (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED))) )
 80012b8:	217f      	movs	r1, #127	; 0x7f
 80012ba:	4858      	ldr	r0, [pc, #352]	; (800141c <start_up+0x168>)
 80012bc:	f002 fb96 	bl	80039ec <HAL_ADCEx_Calibration_Start>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d008      	beq.n	80012d8 <start_up+0x24>
 80012c6:	217f      	movs	r1, #127	; 0x7f
 80012c8:	4855      	ldr	r0, [pc, #340]	; (8001420 <start_up+0x16c>)
 80012ca:	f002 fb8f 	bl	80039ec <HAL_ADCEx_Calibration_Start>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <start_up+0x24>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <start_up+0x26>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f040 809b 	bne.w	8001416 <start_up+0x162>
	   {
		if(HAL_OK== (HAL_OPAMPEx_SelfCalibrateAll(&hopamp1, &hopamp2, &hopamp3)))
 80012e0:	4a50      	ldr	r2, [pc, #320]	; (8001424 <start_up+0x170>)
 80012e2:	4951      	ldr	r1, [pc, #324]	; (8001428 <start_up+0x174>)
 80012e4:	4851      	ldr	r0, [pc, #324]	; (800142c <start_up+0x178>)
 80012e6:	f003 fe2c 	bl	8004f42 <HAL_OPAMPEx_SelfCalibrateAll>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	f040 8092 	bne.w	8001416 <start_up+0x162>
		{


			//////// konfiguracja Timer 1  //////////////////////////
			TIM1->ARR= TIM1_ARR;
 80012f2:	4b4f      	ldr	r3, [pc, #316]	; (8001430 <start_up+0x17c>)
 80012f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012f8:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->PSC= TIM1_PSC;
 80012fa:	4b4d      	ldr	r3, [pc, #308]	; (8001430 <start_up+0x17c>)
 80012fc:	2227      	movs	r2, #39	; 0x27
 80012fe:	629a      	str	r2, [r3, #40]	; 0x28

			TIM1->CCR1=(TIM1->ARR/15);
 8001300:	4b4b      	ldr	r3, [pc, #300]	; (8001430 <start_up+0x17c>)
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	4a4a      	ldr	r2, [pc, #296]	; (8001430 <start_up+0x17c>)
 8001306:	494b      	ldr	r1, [pc, #300]	; (8001434 <start_up+0x180>)
 8001308:	fba1 1303 	umull	r1, r3, r1, r3
 800130c:	08db      	lsrs	r3, r3, #3
 800130e:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2=0;
 8001310:	4b47      	ldr	r3, [pc, #284]	; (8001430 <start_up+0x17c>)
 8001312:	2200      	movs	r2, #0
 8001314:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8001316:	4b46      	ldr	r3, [pc, #280]	; (8001430 <start_up+0x17c>)
 8001318:	2200      	movs	r2, #0
 800131a:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4=TIM1_CCR4;
 800131c:	4b44      	ldr	r3, [pc, #272]	; (8001430 <start_up+0x17c>)
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	4a43      	ldr	r2, [pc, #268]	; (8001430 <start_up+0x17c>)
 8001322:	3b04      	subs	r3, #4
 8001324:	6413      	str	r3, [r2, #64]	; 0x40

			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	4843      	ldr	r0, [pc, #268]	; (8001438 <start_up+0x184>)
 800132a:	f005 f97f 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800132e:	2100      	movs	r1, #0
 8001330:	4841      	ldr	r0, [pc, #260]	; (8001438 <start_up+0x184>)
 8001332:	f006 fa4d 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001336:	2104      	movs	r1, #4
 8001338:	483f      	ldr	r0, [pc, #252]	; (8001438 <start_up+0x184>)
 800133a:	f005 f977 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800133e:	2104      	movs	r1, #4
 8001340:	483d      	ldr	r0, [pc, #244]	; (8001438 <start_up+0x184>)
 8001342:	f006 fa45 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001346:	2108      	movs	r1, #8
 8001348:	483b      	ldr	r0, [pc, #236]	; (8001438 <start_up+0x184>)
 800134a:	f005 f96f 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800134e:	2108      	movs	r1, #8
 8001350:	4839      	ldr	r0, [pc, #228]	; (8001438 <start_up+0x184>)
 8001352:	f006 fa3d 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001356:	210c      	movs	r1, #12
 8001358:	4837      	ldr	r0, [pc, #220]	; (8001438 <start_up+0x184>)
 800135a:	f005 f967 	bl	800662c <HAL_TIM_PWM_Start>


			HAL_Delay(500);
 800135e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001362:	f001 fc01 	bl	8002b68 <HAL_Delay>

			//////// konfiguracja Timer 4 - encoder ///////////////////
			TIM4->ARR= TIM4_ARR;
 8001366:	4b35      	ldr	r3, [pc, #212]	; (800143c <start_up+0x188>)
 8001368:	f240 1267 	movw	r2, #359	; 0x167
 800136c:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM4->PSC= TIM4_PSC;
 800136e:	4b33      	ldr	r3, [pc, #204]	; (800143c <start_up+0x188>)
 8001370:	2200      	movs	r2, #0
 8001372:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8001374:	2100      	movs	r1, #0
 8001376:	4832      	ldr	r0, [pc, #200]	; (8001440 <start_up+0x18c>)
 8001378:	f005 fb66 	bl	8006a48 <HAL_TIM_Encoder_Start>
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 800137c:	2104      	movs	r1, #4
 800137e:	4830      	ldr	r0, [pc, #192]	; (8001440 <start_up+0x18c>)
 8001380:	f005 fb62 	bl	8006a48 <HAL_TIM_Encoder_Start>

			HAL_Delay(100);
 8001384:	2064      	movs	r0, #100	; 0x64
 8001386:	f001 fbef 	bl	8002b68 <HAL_Delay>

			TIM1->CCR1=0;
 800138a:	4b29      	ldr	r3, [pc, #164]	; (8001430 <start_up+0x17c>)
 800138c:	2200      	movs	r2, #0
 800138e:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=0;
 8001390:	4b27      	ldr	r3, [pc, #156]	; (8001430 <start_up+0x17c>)
 8001392:	2200      	movs	r2, #0
 8001394:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8001396:	4b26      	ldr	r3, [pc, #152]	; (8001430 <start_up+0x17c>)
 8001398:	2200      	movs	r2, #0
 800139a:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(200);
 800139c:	20c8      	movs	r0, #200	; 0xc8
 800139e:	f001 fbe3 	bl	8002b68 <HAL_Delay>



			//////// start ADC 1 2 ///////////////////////////////////
			HAL_OPAMP_Start(&hopamp1);
 80013a2:	4822      	ldr	r0, [pc, #136]	; (800142c <start_up+0x178>)
 80013a4:	f003 fd9c 	bl	8004ee0 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp2);
 80013a8:	481f      	ldr	r0, [pc, #124]	; (8001428 <start_up+0x174>)
 80013aa:	f003 fd99 	bl	8004ee0 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp3);
 80013ae:	481d      	ldr	r0, [pc, #116]	; (8001424 <start_up+0x170>)
 80013b0:	f003 fd96 	bl	8004ee0 <HAL_OPAMP_Start>

			//////// start ADC 1 2 ///////////////////////////////////
			HAL_ADCEx_InjectedStart_IT(&hadc1);
 80013b4:	4819      	ldr	r0, [pc, #100]	; (800141c <start_up+0x168>)
 80013b6:	f002 fb7b 	bl	8003ab0 <HAL_ADCEx_InjectedStart_IT>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 80013ba:	4819      	ldr	r0, [pc, #100]	; (8001420 <start_up+0x16c>)
 80013bc:	f002 fb78 	bl	8003ab0 <HAL_ADCEx_InjectedStart_IT>


			////////  UASRT 2 /////////////////////////////////////////
			HAL_UART_Receive_IT(&huart2, &recive, 1);
 80013c0:	2201      	movs	r2, #1
 80013c2:	4920      	ldr	r1, [pc, #128]	; (8001444 <start_up+0x190>)
 80013c4:	4820      	ldr	r0, [pc, #128]	; (8001448 <start_up+0x194>)
 80013c6:	f006 fc79 	bl	8007cbc <HAL_UART_Receive_IT>


			/////////// inicjalizacja pid_d ////////////////
			set_d=0;
 80013ca:	4b20      	ldr	r3, [pc, #128]	; (800144c <start_up+0x198>)
 80013cc:	f04f 0200 	mov.w	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
			pid_d.Kp=2;
 80013d2:	4b1f      	ldr	r3, [pc, #124]	; (8001450 <start_up+0x19c>)
 80013d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013d8:	619a      	str	r2, [r3, #24]
			pid_d.Ki=1000;
 80013da:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <start_up+0x19c>)
 80013dc:	4a1d      	ldr	r2, [pc, #116]	; (8001454 <start_up+0x1a0>)
 80013de:	61da      	str	r2, [r3, #28]
			pid_d.Kd=0;
 80013e0:	4b1b      	ldr	r3, [pc, #108]	; (8001450 <start_up+0x19c>)
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_d, 1);
 80013e8:	2101      	movs	r1, #1
 80013ea:	4819      	ldr	r0, [pc, #100]	; (8001450 <start_up+0x19c>)
 80013ec:	f008 fce8 	bl	8009dc0 <arm_pid_init_f32>

			/////////// inicjalizacja pid_q ////////////////
			set_q=1;
 80013f0:	4b19      	ldr	r3, [pc, #100]	; (8001458 <start_up+0x1a4>)
 80013f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013f6:	601a      	str	r2, [r3, #0]
			pid_q.Kp=1000;
 80013f8:	4b18      	ldr	r3, [pc, #96]	; (800145c <start_up+0x1a8>)
 80013fa:	4a16      	ldr	r2, [pc, #88]	; (8001454 <start_up+0x1a0>)
 80013fc:	619a      	str	r2, [r3, #24]
			pid_q.Ki=2;
 80013fe:	4b17      	ldr	r3, [pc, #92]	; (800145c <start_up+0x1a8>)
 8001400:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001404:	61da      	str	r2, [r3, #28]
			pid_q.Kd=0;
 8001406:	4b15      	ldr	r3, [pc, #84]	; (800145c <start_up+0x1a8>)
 8001408:	f04f 0200 	mov.w	r2, #0
 800140c:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_q, 1);
 800140e:	2101      	movs	r1, #1
 8001410:	4812      	ldr	r0, [pc, #72]	; (800145c <start_up+0x1a8>)
 8001412:	f008 fcd5 	bl	8009dc0 <arm_pid_init_f32>
		}


	   }

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000100 	.word	0x20000100
 8001420:	20000094 	.word	0x20000094
 8001424:	200002e4 	.word	0x200002e4
 8001428:	200002a8 	.word	0x200002a8
 800142c:	20000320 	.word	0x20000320
 8001430:	40012c00 	.word	0x40012c00
 8001434:	88888889 	.word	0x88888889
 8001438:	200003a8 	.word	0x200003a8
 800143c:	40000800 	.word	0x40000800
 8001440:	2000035c 	.word	0x2000035c
 8001444:	20000248 	.word	0x20000248
 8001448:	200003f4 	.word	0x200003f4
 800144c:	2000019c 	.word	0x2000019c
 8001450:	200001a0 	.word	0x200001a0
 8001454:	447a0000 	.word	0x447a0000
 8001458:	20000288 	.word	0x20000288
 800145c:	2000021c 	.word	0x2000021c

08001460 <AlphaBeta_To_Angle_Vref>:

void AlphaBeta_To_Angle_Vref(float32_t alpha,float32_t beta,float32_t *angle_current_rad,float32_t *Vref)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
 8001466:	ed87 0a03 	vstr	s0, [r7, #12]
 800146a:	edc7 0a02 	vstr	s1, [r7, #8]
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
	*angle_current_rad = atan2f(beta,alpha);
 8001472:	edd7 0a03 	vldr	s1, [r7, #12]
 8001476:	ed97 0a02 	vldr	s0, [r7, #8]
 800147a:	f008 ff0f 	bl	800a29c <atan2f>
 800147e:	eef0 7a40 	vmov.f32	s15, s0
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	edc3 7a00 	vstr	s15, [r3]
	arm_sqrt_f32( ((alpha*alpha)+(beta*beta)), Vref);
 8001488:	ed97 7a03 	vldr	s14, [r7, #12]
 800148c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001490:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001494:	edd7 6a02 	vldr	s13, [r7, #8]
 8001498:	edd7 7a02 	vldr	s15, [r7, #8]
 800149c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a4:	edc7 7a05 	vstr	s15, [r7, #20]
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80014ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80014b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014b8:	db09      	blt.n	80014ce <AlphaBeta_To_Angle_Vref+0x6e>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 80014ba:	ed97 0a05 	vldr	s0, [r7, #20]
 80014be:	f008 feef 	bl	800a2a0 <sqrtf>
 80014c2:	eef0 7a40 	vmov.f32	s15, s0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	edc3 7a00 	vstr	s15, [r3]
 80014cc:	e003      	b.n	80014d6 <AlphaBeta_To_Angle_Vref+0x76>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 80014ce:	693b      	ldr	r3, [r7, #16]
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]

	 if(*Vref>=sv_Vdc_limit)  // saturacja Vref
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff f800 	bl	80004e0 <__aeabi_f2d>
 80014e0:	a308      	add	r3, pc, #32	; (adr r3, 8001504 <AlphaBeta_To_Angle_Vref+0xa4>)
 80014e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e6:	f7ff fad9 	bl	8000a9c <__aeabi_dcmpge>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d100      	bne.n	80014f2 <AlphaBeta_To_Angle_Vref+0x92>
	    	*Vref=sv_Vdc_limit;
}
 80014f0:	e002      	b.n	80014f8 <AlphaBeta_To_Angle_Vref+0x98>
	    	*Vref=sv_Vdc_limit;
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	4a02      	ldr	r2, [pc, #8]	; (8001500 <AlphaBeta_To_Angle_Vref+0xa0>)
 80014f6:	601a      	str	r2, [r3, #0]
}
 80014f8:	bf00      	nop
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	415db3d0 	.word	0x415db3d0
 8001504:	0f9096bc 	.word	0x0f9096bc
 8001508:	402bb67a 	.word	0x402bb67a
 800150c:	00000000 	.word	0x00000000

08001510 <Angle_To_Sector>:


void Angle_To_Sector(float32_t angle_current_rad,uint8_t *sector)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	ed87 0a01 	vstr	s0, [r7, #4]
 800151a:	6038      	str	r0, [r7, #0]

	if((angle_current_rad>0) && (angle_current_rad<=1.047197)) // pi/3
 800151c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001520:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001528:	dd0e      	ble.n	8001548 <Angle_To_Sector+0x38>
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7fe ffd8 	bl	80004e0 <__aeabi_f2d>
 8001530:	a347      	add	r3, pc, #284	; (adr r3, 8001650 <Angle_To_Sector+0x140>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7ff faa7 	bl	8000a88 <__aeabi_dcmple>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d003      	beq.n	8001548 <Angle_To_Sector+0x38>
		*sector=1;
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
 8001546:	e07f      	b.n	8001648 <Angle_To_Sector+0x138>
	else if((angle_current_rad>1.047197) && (angle_current_rad<=2.094395)) //2/3*pi
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7fe ffc9 	bl	80004e0 <__aeabi_f2d>
 800154e:	a340      	add	r3, pc, #256	; (adr r3, 8001650 <Angle_To_Sector+0x140>)
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	f7ff faac 	bl	8000ab0 <__aeabi_dcmpgt>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d00e      	beq.n	800157c <Angle_To_Sector+0x6c>
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7fe ffbe 	bl	80004e0 <__aeabi_f2d>
 8001564:	a33c      	add	r3, pc, #240	; (adr r3, 8001658 <Angle_To_Sector+0x148>)
 8001566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156a:	f7ff fa8d 	bl	8000a88 <__aeabi_dcmple>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	d003      	beq.n	800157c <Angle_To_Sector+0x6c>
		*sector=2;
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	2202      	movs	r2, #2
 8001578:	701a      	strb	r2, [r3, #0]
 800157a:	e065      	b.n	8001648 <Angle_To_Sector+0x138>
	else if((angle_current_rad>2.094395) && (angle_current_rad<=3.141593))
 800157c:	6878      	ldr	r0, [r7, #4]
 800157e:	f7fe ffaf 	bl	80004e0 <__aeabi_f2d>
 8001582:	a335      	add	r3, pc, #212	; (adr r3, 8001658 <Angle_To_Sector+0x148>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7ff fa92 	bl	8000ab0 <__aeabi_dcmpgt>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00e      	beq.n	80015b0 <Angle_To_Sector+0xa0>
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7fe ffa4 	bl	80004e0 <__aeabi_f2d>
 8001598:	a331      	add	r3, pc, #196	; (adr r3, 8001660 <Angle_To_Sector+0x150>)
 800159a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159e:	f7ff fa73 	bl	8000a88 <__aeabi_dcmple>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d003      	beq.n	80015b0 <Angle_To_Sector+0xa0>
		*sector=3;
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	2203      	movs	r2, #3
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	e04b      	b.n	8001648 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-3.141593) && (angle_current_rad<=-2.094395))
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7fe ff95 	bl	80004e0 <__aeabi_f2d>
 80015b6:	a32c      	add	r3, pc, #176	; (adr r3, 8001668 <Angle_To_Sector+0x158>)
 80015b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015bc:	f7ff fa78 	bl	8000ab0 <__aeabi_dcmpgt>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d00e      	beq.n	80015e4 <Angle_To_Sector+0xd4>
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7fe ff8a 	bl	80004e0 <__aeabi_f2d>
 80015cc:	a328      	add	r3, pc, #160	; (adr r3, 8001670 <Angle_To_Sector+0x160>)
 80015ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d2:	f7ff fa59 	bl	8000a88 <__aeabi_dcmple>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d003      	beq.n	80015e4 <Angle_To_Sector+0xd4>
		*sector=4;
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	2204      	movs	r2, #4
 80015e0:	701a      	strb	r2, [r3, #0]
 80015e2:	e031      	b.n	8001648 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-2.094395) && (angle_current_rad<=-1.047197))
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7fe ff7b 	bl	80004e0 <__aeabi_f2d>
 80015ea:	a321      	add	r3, pc, #132	; (adr r3, 8001670 <Angle_To_Sector+0x160>)
 80015ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015f0:	f7ff fa5e 	bl	8000ab0 <__aeabi_dcmpgt>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00e      	beq.n	8001618 <Angle_To_Sector+0x108>
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f7fe ff70 	bl	80004e0 <__aeabi_f2d>
 8001600:	a31d      	add	r3, pc, #116	; (adr r3, 8001678 <Angle_To_Sector+0x168>)
 8001602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001606:	f7ff fa3f 	bl	8000a88 <__aeabi_dcmple>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <Angle_To_Sector+0x108>
		*sector=5;
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	2205      	movs	r2, #5
 8001614:	701a      	strb	r2, [r3, #0]
 8001616:	e017      	b.n	8001648 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7fe ff61 	bl	80004e0 <__aeabi_f2d>
 800161e:	a316      	add	r3, pc, #88	; (adr r3, 8001678 <Angle_To_Sector+0x168>)
 8001620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001624:	f7ff fa44 	bl	8000ab0 <__aeabi_dcmpgt>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d100      	bne.n	8001630 <Angle_To_Sector+0x120>
		*sector=6;
	else{}

}
 800162e:	e00b      	b.n	8001648 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8001630:	edd7 7a01 	vldr	s15, [r7, #4]
 8001634:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	d900      	bls.n	8001640 <Angle_To_Sector+0x130>
}
 800163e:	e003      	b.n	8001648 <Angle_To_Sector+0x138>
		*sector=6;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2206      	movs	r2, #6
 8001644:	701a      	strb	r2, [r3, #0]
}
 8001646:	e7ff      	b.n	8001648 <Angle_To_Sector+0x138>
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	a437824d 	.word	0xa437824d
 8001654:	3ff0c151 	.word	0x3ff0c151
 8001658:	2a6f3f53 	.word	0x2a6f3f53
 800165c:	4000c152 	.word	0x4000c152
 8001660:	82c2bd7f 	.word	0x82c2bd7f
 8001664:	400921fb 	.word	0x400921fb
 8001668:	82c2bd7f 	.word	0x82c2bd7f
 800166c:	c00921fb 	.word	0xc00921fb
 8001670:	2a6f3f53 	.word	0x2a6f3f53
 8001674:	c000c152 	.word	0xc000c152
 8001678:	a437824d 	.word	0xa437824d
 800167c:	bff0c151 	.word	0xbff0c151

08001680 <SVPWM>:


void SVPWM(uint8_t sector,float32_t angle_current_rad,float32_t Vref, float32_t T[], float32_t T_gate[], float32_t *S1,float32_t *S2,float32_t *S3)
{
 8001680:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001684:	b086      	sub	sp, #24
 8001686:	af00      	add	r7, sp, #0
 8001688:	ed87 0a04 	vstr	s0, [r7, #16]
 800168c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001690:	60b9      	str	r1, [r7, #8]
 8001692:	607a      	str	r2, [r7, #4]
 8001694:	603b      	str	r3, [r7, #0]
 8001696:	4603      	mov	r3, r0
 8001698:	75fb      	strb	r3, [r7, #23]

	T[1]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((sector * 1.047197) - (angle_current_rad)); /// pi/3 = 1,0472
 800169a:	edd7 7a03 	vldr	s15, [r7, #12]
 800169e:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 8001978 <SVPWM+0x2f8>
 80016a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a6:	ee17 0a90 	vmov	r0, s15
 80016aa:	f7fe ff19 	bl	80004e0 <__aeabi_f2d>
 80016ae:	a3ac      	add	r3, pc, #688	; (adr r3, 8001960 <SVPWM+0x2e0>)
 80016b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b4:	f7ff f896 	bl	80007e4 <__aeabi_ddiv>
 80016b8:	4603      	mov	r3, r0
 80016ba:	460c      	mov	r4, r1
 80016bc:	4618      	mov	r0, r3
 80016be:	4621      	mov	r1, r4
 80016c0:	a3a9      	add	r3, pc, #676	; (adr r3, 8001968 <SVPWM+0x2e8>)
 80016c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c6:	f7fe ff63 	bl	8000590 <__aeabi_dmul>
 80016ca:	4603      	mov	r3, r0
 80016cc:	460c      	mov	r4, r1
 80016ce:	4625      	mov	r5, r4
 80016d0:	461c      	mov	r4, r3
 80016d2:	7dfb      	ldrb	r3, [r7, #23]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe fef1 	bl	80004bc <__aeabi_i2d>
 80016da:	a3a5      	add	r3, pc, #660	; (adr r3, 8001970 <SVPWM+0x2f0>)
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	f7fe ff56 	bl	8000590 <__aeabi_dmul>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4690      	mov	r8, r2
 80016ea:	4699      	mov	r9, r3
 80016ec:	6938      	ldr	r0, [r7, #16]
 80016ee:	f7fe fef7 	bl	80004e0 <__aeabi_f2d>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	4640      	mov	r0, r8
 80016f8:	4649      	mov	r1, r9
 80016fa:	f7fe fd91 	bl	8000220 <__aeabi_dsub>
 80016fe:	4602      	mov	r2, r0
 8001700:	460b      	mov	r3, r1
 8001702:	4610      	mov	r0, r2
 8001704:	4619      	mov	r1, r3
 8001706:	f7ff f9dd 	bl	8000ac4 <__aeabi_d2f>
 800170a:	4603      	mov	r3, r0
 800170c:	ee00 3a10 	vmov	s0, r3
 8001710:	f008 fd06 	bl	800a120 <arm_sin_f32>
 8001714:	ee10 3a10 	vmov	r3, s0
 8001718:	4618      	mov	r0, r3
 800171a:	f7fe fee1 	bl	80004e0 <__aeabi_f2d>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4620      	mov	r0, r4
 8001724:	4629      	mov	r1, r5
 8001726:	f7fe ff33 	bl	8000590 <__aeabi_dmul>
 800172a:	4603      	mov	r3, r0
 800172c:	460c      	mov	r4, r1
 800172e:	4619      	mov	r1, r3
 8001730:	4622      	mov	r2, r4
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	1d1c      	adds	r4, r3, #4
 8001736:	4608      	mov	r0, r1
 8001738:	4611      	mov	r1, r2
 800173a:	f7ff f9c3 	bl	8000ac4 <__aeabi_d2f>
 800173e:	4603      	mov	r3, r0
 8001740:	6023      	str	r3, [r4, #0]
	T[2]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((-(sector-1) * 1.047197) +  angle_current_rad) ;
 8001742:	edd7 7a03 	vldr	s15, [r7, #12]
 8001746:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001978 <SVPWM+0x2f8>
 800174a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174e:	ee17 0a90 	vmov	r0, s15
 8001752:	f7fe fec5 	bl	80004e0 <__aeabi_f2d>
 8001756:	a382      	add	r3, pc, #520	; (adr r3, 8001960 <SVPWM+0x2e0>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7ff f842 	bl	80007e4 <__aeabi_ddiv>
 8001760:	4603      	mov	r3, r0
 8001762:	460c      	mov	r4, r1
 8001764:	4618      	mov	r0, r3
 8001766:	4621      	mov	r1, r4
 8001768:	a37f      	add	r3, pc, #508	; (adr r3, 8001968 <SVPWM+0x2e8>)
 800176a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176e:	f7fe ff0f 	bl	8000590 <__aeabi_dmul>
 8001772:	4603      	mov	r3, r0
 8001774:	460c      	mov	r4, r1
 8001776:	4625      	mov	r5, r4
 8001778:	461c      	mov	r4, r3
 800177a:	7dfb      	ldrb	r3, [r7, #23]
 800177c:	f1c3 0301 	rsb	r3, r3, #1
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fe9b 	bl	80004bc <__aeabi_i2d>
 8001786:	a37a      	add	r3, pc, #488	; (adr r3, 8001970 <SVPWM+0x2f0>)
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	f7fe ff00 	bl	8000590 <__aeabi_dmul>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4690      	mov	r8, r2
 8001796:	4699      	mov	r9, r3
 8001798:	6938      	ldr	r0, [r7, #16]
 800179a:	f7fe fea1 	bl	80004e0 <__aeabi_f2d>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4640      	mov	r0, r8
 80017a4:	4649      	mov	r1, r9
 80017a6:	f7fe fd3d 	bl	8000224 <__adddf3>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	4610      	mov	r0, r2
 80017b0:	4619      	mov	r1, r3
 80017b2:	f7ff f987 	bl	8000ac4 <__aeabi_d2f>
 80017b6:	4603      	mov	r3, r0
 80017b8:	ee00 3a10 	vmov	s0, r3
 80017bc:	f008 fcb0 	bl	800a120 <arm_sin_f32>
 80017c0:	ee10 3a10 	vmov	r3, s0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fe8b 	bl	80004e0 <__aeabi_f2d>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4620      	mov	r0, r4
 80017d0:	4629      	mov	r1, r5
 80017d2:	f7fe fedd 	bl	8000590 <__aeabi_dmul>
 80017d6:	4603      	mov	r3, r0
 80017d8:	460c      	mov	r4, r1
 80017da:	4619      	mov	r1, r3
 80017dc:	4622      	mov	r2, r4
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	f103 0408 	add.w	r4, r3, #8
 80017e4:	4608      	mov	r0, r1
 80017e6:	4611      	mov	r1, r2
 80017e8:	f7ff f96c 	bl	8000ac4 <__aeabi_d2f>
 80017ec:	4603      	mov	r3, r0
 80017ee:	6023      	str	r3, [r4, #0]
	T[0]=sv_Tz-T[1]-T[2];
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	3304      	adds	r3, #4
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001978 <SVPWM+0x2f8>
 80017fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001800:	68bb      	ldr	r3, [r7, #8]
 8001802:	3308      	adds	r3, #8
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	ee77 7a67 	vsub.f32	s15, s14, s15
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	edc3 7a00 	vstr	s15, [r3]

	t1=T[1];
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4a59      	ldr	r2, [pc, #356]	; (800197c <SVPWM+0x2fc>)
 8001818:	6013      	str	r3, [r2, #0]
	t2=T[2];
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	4a58      	ldr	r2, [pc, #352]	; (8001980 <SVPWM+0x300>)
 8001820:	6013      	str	r3, [r2, #0]
	t3=T[0];
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a57      	ldr	r2, [pc, #348]	; (8001984 <SVPWM+0x304>)
 8001828:	6013      	str	r3, [r2, #0]

	T_gate[0]= (T[0]/2);
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	ed93 7a00 	vldr	s14, [r3]
 8001830:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001834:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	edc3 7a00 	vstr	s15, [r3]
	T_gate[1]= T[1]+(T_gate[0]);
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	3304      	adds	r3, #4
 8001842:	ed93 7a00 	vldr	s14, [r3]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	edd3 7a00 	vldr	s15, [r3]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3304      	adds	r3, #4
 8001850:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001854:	edc3 7a00 	vstr	s15, [r3]
	T_gate[2]= T[2]+(T_gate[0]);
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	3308      	adds	r3, #8
 800185c:	ed93 7a00 	vldr	s14, [r3]
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	edd3 7a00 	vldr	s15, [r3]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	3308      	adds	r3, #8
 800186a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800186e:	edc3 7a00 	vstr	s15, [r3]
	T_gate[3]= T[1]+T[2]+(T_gate[0]);
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	3304      	adds	r3, #4
 8001876:	ed93 7a00 	vldr	s14, [r3]
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	3308      	adds	r3, #8
 800187e:	edd3 7a00 	vldr	s15, [r3]
 8001882:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	edd3 7a00 	vldr	s15, [r3]
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	330c      	adds	r3, #12
 8001890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001894:	edc3 7a00 	vstr	s15, [r3]


	if(sector == 1)
 8001898:	7dfb      	ldrb	r3, [r7, #23]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d10c      	bne.n	80018b8 <SVPWM+0x238>
	{
		*S1=T_gate[3];
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	601a      	str	r2, [r3, #0]
		*S2=T_gate[2];
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ac:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b4:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
		*S3=T_gate[1];
	}
	else{}

}
 80018b6:	e04e      	b.n	8001956 <SVPWM+0x2d6>
	else if(sector == 2)
 80018b8:	7dfb      	ldrb	r3, [r7, #23]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d10c      	bne.n	80018d8 <SVPWM+0x258>
		*S1=T_gate[1];
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	68da      	ldr	r2, [r3, #12]
 80018ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018cc:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018d4:	601a      	str	r2, [r3, #0]
}
 80018d6:	e03e      	b.n	8001956 <SVPWM+0x2d6>
	else if(sector == 3)
 80018d8:	7dfb      	ldrb	r3, [r7, #23]
 80018da:	2b03      	cmp	r3, #3
 80018dc:	d10c      	bne.n	80018f8 <SVPWM+0x278>
		*S1=T_gate[0];
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	68da      	ldr	r2, [r3, #12]
 80018ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ec:	601a      	str	r2, [r3, #0]
		*S3=T_gate[2];
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689a      	ldr	r2, [r3, #8]
 80018f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018f4:	601a      	str	r2, [r3, #0]
}
 80018f6:	e02e      	b.n	8001956 <SVPWM+0x2d6>
	else if(sector == 4)
 80018f8:	7dfb      	ldrb	r3, [r7, #23]
 80018fa:	2b04      	cmp	r3, #4
 80018fc:	d10c      	bne.n	8001918 <SVPWM+0x298>
		*S1=T_gate[0];
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	601a      	str	r2, [r3, #0]
		*S2=T_gate[1];
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685a      	ldr	r2, [r3, #4]
 800190a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800190c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68da      	ldr	r2, [r3, #12]
 8001912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001914:	601a      	str	r2, [r3, #0]
}
 8001916:	e01e      	b.n	8001956 <SVPWM+0x2d6>
	else if(sector == 5)
 8001918:	7dfb      	ldrb	r3, [r7, #23]
 800191a:	2b05      	cmp	r3, #5
 800191c:	d10c      	bne.n	8001938 <SVPWM+0x2b8>
		*S1=T_gate[2];
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800192c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001934:	601a      	str	r2, [r3, #0]
}
 8001936:	e00e      	b.n	8001956 <SVPWM+0x2d6>
	else if(sector == 6)
 8001938:	7dfb      	ldrb	r3, [r7, #23]
 800193a:	2b06      	cmp	r3, #6
 800193c:	d10b      	bne.n	8001956 <SVPWM+0x2d6>
		*S1=T_gate[3];
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	68da      	ldr	r2, [r3, #12]
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800194c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[1];
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001954:	601a      	str	r2, [r3, #0]
}
 8001956:	bf00      	nop
 8001958:	3718      	adds	r7, #24
 800195a:	46bd      	mov	sp, r7
 800195c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001960:	0f9096bc 	.word	0x0f9096bc
 8001964:	402bb67a 	.word	0x402bb67a
 8001968:	cccccccd 	.word	0xcccccccd
 800196c:	3feccccc 	.word	0x3feccccc
 8001970:	a437824d 	.word	0xa437824d
 8001974:	3ff0c151 	.word	0x3ff0c151
 8001978:	447a0000 	.word	0x447a0000
 800197c:	20000254 	.word	0x20000254
 8001980:	200001d0 	.word	0x200001d0
 8001984:	20000170 	.word	0x20000170

08001988 <HAL_ADCEx_InjectedConvCpltCallback>:


void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b09b      	sub	sp, #108	; 0x6c
 800198c:	af02      	add	r7, sp, #8
 800198e:	6078      	str	r0, [r7, #4]


	index_event_adc++;
 8001990:	4b31      	ldr	r3, [pc, #196]	; (8001a58 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	3301      	adds	r3, #1
 8001996:	4a30      	ldr	r2, [pc, #192]	; (8001a58 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 8001998:	6013      	str	r3, [r2, #0]
	adc_Ia= HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 800199a:	2109      	movs	r1, #9
 800199c:	482f      	ldr	r0, [pc, #188]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 800199e:	f002 f96d 	bl	8003c7c <HAL_ADCEx_InjectedGetValue>
 80019a2:	4603      	mov	r3, r0
 80019a4:	461a      	mov	r2, r3
 80019a6:	4b2e      	ldr	r3, [pc, #184]	; (8001a60 <HAL_ADCEx_InjectedConvCpltCallback+0xd8>)
 80019a8:	601a      	str	r2, [r3, #0]
    while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 80019aa:	bf00      	nop
 80019ac:	4b2b      	ldr	r3, [pc, #172]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a2a      	ldr	r2, [pc, #168]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	f003 0320 	and.w	r3, r3, #32
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1f5      	bne.n	80019ac <HAL_ADCEx_InjectedConvCpltCallback+0x24>
    adc_Ic =HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 80019c0:	f240 110f 	movw	r1, #271	; 0x10f
 80019c4:	4825      	ldr	r0, [pc, #148]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 80019c6:	f002 f959 	bl	8003c7c <HAL_ADCEx_InjectedGetValue>
 80019ca:	4603      	mov	r3, r0
 80019cc:	461a      	mov	r2, r3
 80019ce:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <HAL_ADCEx_InjectedConvCpltCallback+0xdc>)
 80019d0:	601a      	str	r2, [r3, #0]
	while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 80019d2:	bf00      	nop
 80019d4:	4b21      	ldr	r3, [pc, #132]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a20      	ldr	r2, [pc, #128]	; (8001a5c <HAL_ADCEx_InjectedConvCpltCallback+0xd4>)
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	f003 0320 	and.w	r3, r3, #32
 80019e2:	6013      	str	r3, [r2, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f5      	bne.n	80019d4 <HAL_ADCEx_InjectedConvCpltCallback+0x4c>
	adc_Ib =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80019e8:	2109      	movs	r1, #9
 80019ea:	481f      	ldr	r0, [pc, #124]	; (8001a68 <HAL_ADCEx_InjectedConvCpltCallback+0xe0>)
 80019ec:	f002 f946 	bl	8003c7c <HAL_ADCEx_InjectedGetValue>
 80019f0:	4603      	mov	r3, r0
 80019f2:	461a      	mov	r2, r3
 80019f4:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_ADCEx_InjectedConvCpltCallback+0xe4>)
 80019f6:	601a      	str	r2, [r3, #0]
	while((hadc2.Instance->ISR &= (0x1<<5))!=0){}
 80019f8:	bf00      	nop
 80019fa:	4b1b      	ldr	r3, [pc, #108]	; (8001a68 <HAL_ADCEx_InjectedConvCpltCallback+0xe0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a19      	ldr	r2, [pc, #100]	; (8001a68 <HAL_ADCEx_InjectedConvCpltCallback+0xe0>)
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f003 0320 	and.w	r3, r3, #32
 8001a08:	6013      	str	r3, [r2, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f5      	bne.n	80019fa <HAL_ADCEx_InjectedConvCpltCallback+0x72>
	//adc_V =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
	//while((hadc2.Instance->ISR &= (0x1<<5))!=0){}

	if(index_event_adc<300)
 8001a0e:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001a16:	d20c      	bcs.n	8001a32 <HAL_ADCEx_InjectedConvCpltCallback+0xaa>
	{
		Ia=0;
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <HAL_ADCEx_InjectedConvCpltCallback+0xe8>)
 8001a1a:	f04f 0200 	mov.w	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
		Ib=0;
 8001a20:	4b14      	ldr	r3, [pc, #80]	; (8001a74 <HAL_ADCEx_InjectedConvCpltCallback+0xec>)
 8001a22:	f04f 0200 	mov.w	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
		Ic=0;
 8001a28:	4b13      	ldr	r3, [pc, #76]	; (8001a78 <HAL_ADCEx_InjectedConvCpltCallback+0xf0>)
 8001a2a:	f04f 0200 	mov.w	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	e276      	b.n	8001f20 <HAL_ADCEx_InjectedConvCpltCallback+0x598>


	}
	else if(index_event_adc == 300)
 8001a32:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_ADCEx_InjectedConvCpltCallback+0xd0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001a3a:	d125      	bne.n	8001a88 <HAL_ADCEx_InjectedConvCpltCallback+0x100>
	{

			   offset1=adc_Ia;
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <HAL_ADCEx_InjectedConvCpltCallback+0xd8>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a0e      	ldr	r2, [pc, #56]	; (8001a7c <HAL_ADCEx_InjectedConvCpltCallback+0xf4>)
 8001a42:	6013      	str	r3, [r2, #0]
			   offset2=adc_Ib;
 8001a44:	4b09      	ldr	r3, [pc, #36]	; (8001a6c <HAL_ADCEx_InjectedConvCpltCallback+0xe4>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0d      	ldr	r2, [pc, #52]	; (8001a80 <HAL_ADCEx_InjectedConvCpltCallback+0xf8>)
 8001a4a:	6013      	str	r3, [r2, #0]
			   offset3=adc_Ic;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <HAL_ADCEx_InjectedConvCpltCallback+0xdc>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a0c      	ldr	r2, [pc, #48]	; (8001a84 <HAL_ADCEx_InjectedConvCpltCallback+0xfc>)
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	e264      	b.n	8001f20 <HAL_ADCEx_InjectedConvCpltCallback+0x598>
 8001a56:	bf00      	nop
 8001a58:	20000278 	.word	0x20000278
 8001a5c:	20000100 	.word	0x20000100
 8001a60:	20000210 	.word	0x20000210
 8001a64:	20000284 	.word	0x20000284
 8001a68:	20000094 	.word	0x20000094
 8001a6c:	20000198 	.word	0x20000198
 8001a70:	2000017c 	.word	0x2000017c
 8001a74:	2000020c 	.word	0x2000020c
 8001a78:	2000025c 	.word	0x2000025c
 8001a7c:	20000190 	.word	0x20000190
 8001a80:	200001d4 	.word	0x200001d4
 8001a84:	20000294 	.word	0x20000294
	else
	{

	 //   sum_currents=(adc_Ia-offset1)+(adc_Ic-offset3)+(adc_Ib-offset2);

	    adc_Ia=(adc_Ia-offset1);
 8001a88:	4bb1      	ldr	r3, [pc, #708]	; (8001d50 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4bb1      	ldr	r3, [pc, #708]	; (8001d54 <HAL_ADCEx_InjectedConvCpltCallback+0x3cc>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	4aaf      	ldr	r2, [pc, #700]	; (8001d50 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>)
 8001a94:	6013      	str	r3, [r2, #0]
	    adc_Ib=(adc_Ib-offset2);
 8001a96:	4bb0      	ldr	r3, [pc, #704]	; (8001d58 <HAL_ADCEx_InjectedConvCpltCallback+0x3d0>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	4bb0      	ldr	r3, [pc, #704]	; (8001d5c <HAL_ADCEx_InjectedConvCpltCallback+0x3d4>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	4aad      	ldr	r2, [pc, #692]	; (8001d58 <HAL_ADCEx_InjectedConvCpltCallback+0x3d0>)
 8001aa2:	6013      	str	r3, [r2, #0]
	    adc_Ic=(adc_Ic-offset3);
 8001aa4:	4bae      	ldr	r3, [pc, #696]	; (8001d60 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4bae      	ldr	r3, [pc, #696]	; (8001d64 <HAL_ADCEx_InjectedConvCpltCallback+0x3dc>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	4aac      	ldr	r2, [pc, #688]	; (8001d60 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>)
 8001ab0:	6013      	str	r3, [r2, #0]

	    Ia=-adc_Ia/33.0;
 8001ab2:	4ba7      	ldr	r3, [pc, #668]	; (8001d50 <HAL_ADCEx_InjectedConvCpltCallback+0x3c8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	425b      	negs	r3, r3
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7fe fcff 	bl	80004bc <__aeabi_i2d>
 8001abe:	f04f 0200 	mov.w	r2, #0
 8001ac2:	4ba9      	ldr	r3, [pc, #676]	; (8001d68 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 8001ac4:	f7fe fe8e 	bl	80007e4 <__aeabi_ddiv>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	460c      	mov	r4, r1
 8001acc:	4618      	mov	r0, r3
 8001ace:	4621      	mov	r1, r4
 8001ad0:	f7fe fff8 	bl	8000ac4 <__aeabi_d2f>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	4ba5      	ldr	r3, [pc, #660]	; (8001d6c <HAL_ADCEx_InjectedConvCpltCallback+0x3e4>)
 8001ad8:	601a      	str	r2, [r3, #0]
	    Ib=-adc_Ib/33.0;
 8001ada:	4b9f      	ldr	r3, [pc, #636]	; (8001d58 <HAL_ADCEx_InjectedConvCpltCallback+0x3d0>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	425b      	negs	r3, r3
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f7fe fceb 	bl	80004bc <__aeabi_i2d>
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	4b9f      	ldr	r3, [pc, #636]	; (8001d68 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 8001aec:	f7fe fe7a 	bl	80007e4 <__aeabi_ddiv>
 8001af0:	4603      	mov	r3, r0
 8001af2:	460c      	mov	r4, r1
 8001af4:	4618      	mov	r0, r3
 8001af6:	4621      	mov	r1, r4
 8001af8:	f7fe ffe4 	bl	8000ac4 <__aeabi_d2f>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b9c      	ldr	r3, [pc, #624]	; (8001d70 <HAL_ADCEx_InjectedConvCpltCallback+0x3e8>)
 8001b00:	601a      	str	r2, [r3, #0]
	    Ic=-adc_Ic/33.0;
 8001b02:	4b97      	ldr	r3, [pc, #604]	; (8001d60 <HAL_ADCEx_InjectedConvCpltCallback+0x3d8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	425b      	negs	r3, r3
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fcd7 	bl	80004bc <__aeabi_i2d>
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	4b95      	ldr	r3, [pc, #596]	; (8001d68 <HAL_ADCEx_InjectedConvCpltCallback+0x3e0>)
 8001b14:	f7fe fe66 	bl	80007e4 <__aeabi_ddiv>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f7fe ffd0 	bl	8000ac4 <__aeabi_d2f>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b93      	ldr	r3, [pc, #588]	; (8001d74 <HAL_ADCEx_InjectedConvCpltCallback+0x3ec>)
 8001b28:	601a      	str	r2, [r3, #0]


	        arm_clarke_f32(Ia, Ib, &Ialpha, &Ibeta);
 8001b2a:	4b90      	ldr	r3, [pc, #576]	; (8001d6c <HAL_ADCEx_InjectedConvCpltCallback+0x3e4>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	4b90      	ldr	r3, [pc, #576]	; (8001d70 <HAL_ADCEx_InjectedConvCpltCallback+0x3e8>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	63ba      	str	r2, [r7, #56]	; 0x38
 8001b34:	637b      	str	r3, [r7, #52]	; 0x34
 8001b36:	4b90      	ldr	r3, [pc, #576]	; (8001d78 <HAL_ADCEx_InjectedConvCpltCallback+0x3f0>)
 8001b38:	633b      	str	r3, [r7, #48]	; 0x30
 8001b3a:	4b90      	ldr	r3, [pc, #576]	; (8001d7c <HAL_ADCEx_InjectedConvCpltCallback+0x3f4>)
 8001b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    *pIalpha = Ia;
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b40:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001b42:	601a      	str	r2, [r3, #0]
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
 8001b44:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001b48:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8001d80 <HAL_ADCEx_InjectedConvCpltCallback+0x3f8>
 8001b4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b50:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b54:	eddf 6a8b 	vldr	s13, [pc, #556]	; 8001d84 <HAL_ADCEx_InjectedConvCpltCallback+0x3fc>
 8001b58:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001b5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b62:	edc3 7a00 	vstr	s15, [r3]
	    	angle_rotor_deg=TIM4->CCR1;
 8001b66:	4b88      	ldr	r3, [pc, #544]	; (8001d88 <HAL_ADCEx_InjectedConvCpltCallback+0x400>)
 8001b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b6a:	ee07 3a90 	vmov	s15, r3
 8001b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b72:	4b86      	ldr	r3, [pc, #536]	; (8001d8c <HAL_ADCEx_InjectedConvCpltCallback+0x404>)
 8001b74:	edc3 7a00 	vstr	s15, [r3]
	    	arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
 8001b78:	4b84      	ldr	r3, [pc, #528]	; (8001d8c <HAL_ADCEx_InjectedConvCpltCallback+0x404>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	4984      	ldr	r1, [pc, #528]	; (8001d90 <HAL_ADCEx_InjectedConvCpltCallback+0x408>)
 8001b80:	4884      	ldr	r0, [pc, #528]	; (8001d94 <HAL_ADCEx_InjectedConvCpltCallback+0x40c>)
 8001b82:	eeb0 0a67 	vmov.f32	s0, s15
 8001b86:	f008 f951 	bl	8009e2c <arm_sin_cos_f32>
	    	arm_park_f32(Ialpha, Ibeta, &Id, &Iq, pSinVal, pCosVal);
 8001b8a:	4b7b      	ldr	r3, [pc, #492]	; (8001d78 <HAL_ADCEx_InjectedConvCpltCallback+0x3f0>)
 8001b8c:	6818      	ldr	r0, [r3, #0]
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	; (8001d7c <HAL_ADCEx_InjectedConvCpltCallback+0x3f4>)
 8001b90:	6819      	ldr	r1, [r3, #0]
 8001b92:	4b80      	ldr	r3, [pc, #512]	; (8001d94 <HAL_ADCEx_InjectedConvCpltCallback+0x40c>)
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	4b7e      	ldr	r3, [pc, #504]	; (8001d90 <HAL_ADCEx_InjectedConvCpltCallback+0x408>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6538      	str	r0, [r7, #80]	; 0x50
 8001b9c:	64f9      	str	r1, [r7, #76]	; 0x4c
 8001b9e:	497e      	ldr	r1, [pc, #504]	; (8001d98 <HAL_ADCEx_InjectedConvCpltCallback+0x410>)
 8001ba0:	64b9      	str	r1, [r7, #72]	; 0x48
 8001ba2:	497e      	ldr	r1, [pc, #504]	; (8001d9c <HAL_ADCEx_InjectedConvCpltCallback+0x414>)
 8001ba4:	6479      	str	r1, [r7, #68]	; 0x44
 8001ba6:	643a      	str	r2, [r7, #64]	; 0x40
 8001ba8:	63fb      	str	r3, [r7, #60]	; 0x3c
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 8001baa:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001bae:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001bb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bb6:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001bba:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bc8:	edc3 7a00 	vstr	s15, [r3]
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 8001bcc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001bd0:	eeb1 7a67 	vneg.f32	s14, s15
 8001bd4:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001bd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bdc:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8001be0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001be4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001bee:	edc3 7a00 	vstr	s15, [r3]

	    //	set_d=0;
	    //	set_q=1;

	    	// pid dla osi d
	    						ed=set_d-Id;
 8001bf2:	4b6b      	ldr	r3, [pc, #428]	; (8001da0 <HAL_ADCEx_InjectedConvCpltCallback+0x418>)
 8001bf4:	ed93 7a00 	vldr	s14, [r3]
 8001bf8:	4b67      	ldr	r3, [pc, #412]	; (8001d98 <HAL_ADCEx_InjectedConvCpltCallback+0x410>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c02:	4b68      	ldr	r3, [pc, #416]	; (8001da4 <HAL_ADCEx_InjectedConvCpltCallback+0x41c>)
 8001c04:	edc3 7a00 	vstr	s15, [r3]
	    						Vd_prev=pid_d.state[2];
 8001c08:	4b67      	ldr	r3, [pc, #412]	; (8001da8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	4a67      	ldr	r2, [pc, #412]	; (8001dac <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8001c0e:	6013      	str	r3, [r2, #0]
	    						Vd=arm_pid_f32(&pid_d, ed);
 8001c10:	4b64      	ldr	r3, [pc, #400]	; (8001da4 <HAL_ADCEx_InjectedConvCpltCallback+0x41c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a64      	ldr	r2, [pc, #400]	; (8001da8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001c16:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001c18:	65bb      	str	r3, [r7, #88]	; 0x58
    out = (S->A0 * in) +
 8001c1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c1c:	ed93 7a00 	vldr	s14, [r3]
 8001c20:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c24:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001c28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c2a:	edd3 6a01 	vldr	s13, [r3, #4]
 8001c2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c30:	edd3 7a03 	vldr	s15, [r3, #12]
 8001c34:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001c38:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001c3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c3e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001c42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c44:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c4c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c50:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c52:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    S->state[1] = S->state[0];
 8001c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c64:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c68:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c6a:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001c6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c6e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c70:	615a      	str	r2, [r3, #20]
    return (out);
 8001c72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c74:	4a4e      	ldr	r2, [pc, #312]	; (8001db0 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001c76:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vd>=sv_Vdc_limit)
 8001c78:	4b4d      	ldr	r3, [pc, #308]	; (8001db0 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7fe fc2f 	bl	80004e0 <__aeabi_f2d>
 8001c82:	a32f      	add	r3, pc, #188	; (adr r3, 8001d40 <HAL_ADCEx_InjectedConvCpltCallback+0x3b8>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe ff08 	bl	8000a9c <__aeabi_dcmpge>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d006      	beq.n	8001ca0 <HAL_ADCEx_InjectedConvCpltCallback+0x318>
	    						{
	    							pid_d.state[2]=Vd_prev;
 8001c92:	4b46      	ldr	r3, [pc, #280]	; (8001dac <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a44      	ldr	r2, [pc, #272]	; (8001da8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001c98:	6153      	str	r3, [r2, #20]
	    							Vd=sv_Vdc_limit;
 8001c9a:	4b45      	ldr	r3, [pc, #276]	; (8001db0 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001c9c:	4a45      	ldr	r2, [pc, #276]	; (8001db4 <HAL_ADCEx_InjectedConvCpltCallback+0x42c>)
 8001c9e:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vd<=(-sv_Vdc_limit))
 8001ca0:	4b43      	ldr	r3, [pc, #268]	; (8001db0 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc1b 	bl	80004e0 <__aeabi_f2d>
 8001caa:	a327      	add	r3, pc, #156	; (adr r3, 8001d48 <HAL_ADCEx_InjectedConvCpltCallback+0x3c0>)
 8001cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb0:	f7fe feea 	bl	8000a88 <__aeabi_dcmple>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d006      	beq.n	8001cc8 <HAL_ADCEx_InjectedConvCpltCallback+0x340>
	    						{
	    							pid_d.state[2]=Vd_prev;
 8001cba:	4b3c      	ldr	r3, [pc, #240]	; (8001dac <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4a3a      	ldr	r2, [pc, #232]	; (8001da8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001cc0:	6153      	str	r3, [r2, #20]
	    							Vd=(-sv_Vdc_limit);
 8001cc2:	4b3b      	ldr	r3, [pc, #236]	; (8001db0 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001cc4:	4a3c      	ldr	r2, [pc, #240]	; (8001db8 <HAL_ADCEx_InjectedConvCpltCallback+0x430>)
 8001cc6:	601a      	str	r2, [r3, #0]
	    						}

	    	// pid dla osi q
	    						eq=set_q-Iq;
 8001cc8:	4b3c      	ldr	r3, [pc, #240]	; (8001dbc <HAL_ADCEx_InjectedConvCpltCallback+0x434>)
 8001cca:	ed93 7a00 	vldr	s14, [r3]
 8001cce:	4b33      	ldr	r3, [pc, #204]	; (8001d9c <HAL_ADCEx_InjectedConvCpltCallback+0x414>)
 8001cd0:	edd3 7a00 	vldr	s15, [r3]
 8001cd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cd8:	4b39      	ldr	r3, [pc, #228]	; (8001dc0 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8001cda:	edc3 7a00 	vstr	s15, [r3]
	    						Vq_prev=pid_q.state[2];
 8001cde:	4b39      	ldr	r3, [pc, #228]	; (8001dc4 <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	4a39      	ldr	r2, [pc, #228]	; (8001dc8 <HAL_ADCEx_InjectedConvCpltCallback+0x440>)
 8001ce4:	6013      	str	r3, [r2, #0]
	    						Vq=arm_pid_f32(&pid_q, eq);
 8001ce6:	4b36      	ldr	r3, [pc, #216]	; (8001dc0 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a36      	ldr	r2, [pc, #216]	; (8001dc4 <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8001cec:	62ba      	str	r2, [r7, #40]	; 0x28
 8001cee:	627b      	str	r3, [r7, #36]	; 0x24
    out = (S->A0 * in) +
 8001cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf2:	ed93 7a00 	vldr	s14, [r3]
 8001cf6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001cfa:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d00:	edd3 6a01 	vldr	s13, [r3, #4]
 8001d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d06:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001d0e:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d14:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d1a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d22:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d28:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001d2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d30:	edc7 7a08 	vstr	s15, [r7, #32]
    S->state[1] = S->state[0];
 8001d34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d36:	68da      	ldr	r2, [r3, #12]
 8001d38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d3a:	611a      	str	r2, [r3, #16]
 8001d3c:	e046      	b.n	8001dcc <HAL_ADCEx_InjectedConvCpltCallback+0x444>
 8001d3e:	bf00      	nop
 8001d40:	0f9096bc 	.word	0x0f9096bc
 8001d44:	402bb67a 	.word	0x402bb67a
 8001d48:	0f9096bc 	.word	0x0f9096bc
 8001d4c:	c02bb67a 	.word	0xc02bb67a
 8001d50:	20000210 	.word	0x20000210
 8001d54:	20000190 	.word	0x20000190
 8001d58:	20000198 	.word	0x20000198
 8001d5c:	200001d4 	.word	0x200001d4
 8001d60:	20000284 	.word	0x20000284
 8001d64:	20000294 	.word	0x20000294
 8001d68:	40408000 	.word	0x40408000
 8001d6c:	2000017c 	.word	0x2000017c
 8001d70:	2000020c 	.word	0x2000020c
 8001d74:	2000025c 	.word	0x2000025c
 8001d78:	20000258 	.word	0x20000258
 8001d7c:	2000024c 	.word	0x2000024c
 8001d80:	3f13cd3a 	.word	0x3f13cd3a
 8001d84:	3f93cd3a 	.word	0x3f93cd3a
 8001d88:	40000800 	.word	0x40000800
 8001d8c:	20000178 	.word	0x20000178
 8001d90:	200002a0 	.word	0x200002a0
 8001d94:	200001f8 	.word	0x200001f8
 8001d98:	200001d8 	.word	0x200001d8
 8001d9c:	2000026c 	.word	0x2000026c
 8001da0:	2000019c 	.word	0x2000019c
 8001da4:	20000270 	.word	0x20000270
 8001da8:	200001a0 	.word	0x200001a0
 8001dac:	200001f0 	.word	0x200001f0
 8001db0:	200001c8 	.word	0x200001c8
 8001db4:	415db3d0 	.word	0x415db3d0
 8001db8:	c15db3d0 	.word	0xc15db3d0
 8001dbc:	20000288 	.word	0x20000288
 8001dc0:	200001c4 	.word	0x200001c4
 8001dc4:	2000021c 	.word	0x2000021c
 8001dc8:	200001fc 	.word	0x200001fc
    S->state[0] = in;
 8001dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd0:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd4:	6a3a      	ldr	r2, [r7, #32]
 8001dd6:	615a      	str	r2, [r3, #20]
    return (out);
 8001dd8:	6a3b      	ldr	r3, [r7, #32]
 8001dda:	4a5b      	ldr	r2, [pc, #364]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001ddc:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vq>=sv_Vdc_limit)
 8001dde:	4b5a      	ldr	r3, [pc, #360]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7fe fb7c 	bl	80004e0 <__aeabi_f2d>
 8001de8:	a353      	add	r3, pc, #332	; (adr r3, 8001f38 <HAL_ADCEx_InjectedConvCpltCallback+0x5b0>)
 8001dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dee:	f7fe fe55 	bl	8000a9c <__aeabi_dcmpge>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d006      	beq.n	8001e06 <HAL_ADCEx_InjectedConvCpltCallback+0x47e>
	    						{
	    						pid_q.state[2]=Vq_prev;
 8001df8:	4b54      	ldr	r3, [pc, #336]	; (8001f4c <HAL_ADCEx_InjectedConvCpltCallback+0x5c4>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a54      	ldr	r2, [pc, #336]	; (8001f50 <HAL_ADCEx_InjectedConvCpltCallback+0x5c8>)
 8001dfe:	6153      	str	r3, [r2, #20]
	    						Vq=sv_Vdc_limit;
 8001e00:	4b51      	ldr	r3, [pc, #324]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001e02:	4a54      	ldr	r2, [pc, #336]	; (8001f54 <HAL_ADCEx_InjectedConvCpltCallback+0x5cc>)
 8001e04:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vq<=(-sv_Vdc_limit))
 8001e06:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f7fe fb68 	bl	80004e0 <__aeabi_f2d>
 8001e10:	a34b      	add	r3, pc, #300	; (adr r3, 8001f40 <HAL_ADCEx_InjectedConvCpltCallback+0x5b8>)
 8001e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e16:	f7fe fe37 	bl	8000a88 <__aeabi_dcmple>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d006      	beq.n	8001e2e <HAL_ADCEx_InjectedConvCpltCallback+0x4a6>
	    						{
	    						pid_q.state[2]=Vq_prev;
 8001e20:	4b4a      	ldr	r3, [pc, #296]	; (8001f4c <HAL_ADCEx_InjectedConvCpltCallback+0x5c4>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a4a      	ldr	r2, [pc, #296]	; (8001f50 <HAL_ADCEx_InjectedConvCpltCallback+0x5c8>)
 8001e26:	6153      	str	r3, [r2, #20]
	    						Vq=(-sv_Vdc_limit);
 8001e28:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001e2a:	4a4b      	ldr	r2, [pc, #300]	; (8001f58 <HAL_ADCEx_InjectedConvCpltCallback+0x5d0>)
 8001e2c:	601a      	str	r2, [r3, #0]
	    						}
	   // 	angle_rotor_deg=TIM4->CCR1;
	    //	arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
	    	arm_inv_park_f32(Vd, Vq, &Valpha, &Vbeta, pSinVal, pCosVal);
 8001e2e:	4b4b      	ldr	r3, [pc, #300]	; (8001f5c <HAL_ADCEx_InjectedConvCpltCallback+0x5d4>)
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	4b45      	ldr	r3, [pc, #276]	; (8001f48 <HAL_ADCEx_InjectedConvCpltCallback+0x5c0>)
 8001e34:	6819      	ldr	r1, [r3, #0]
 8001e36:	4b4a      	ldr	r3, [pc, #296]	; (8001f60 <HAL_ADCEx_InjectedConvCpltCallback+0x5d8>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	4b4a      	ldr	r3, [pc, #296]	; (8001f64 <HAL_ADCEx_InjectedConvCpltCallback+0x5dc>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	61f8      	str	r0, [r7, #28]
 8001e40:	61b9      	str	r1, [r7, #24]
 8001e42:	4949      	ldr	r1, [pc, #292]	; (8001f68 <HAL_ADCEx_InjectedConvCpltCallback+0x5e0>)
 8001e44:	6179      	str	r1, [r7, #20]
 8001e46:	4949      	ldr	r1, [pc, #292]	; (8001f6c <HAL_ADCEx_InjectedConvCpltCallback+0x5e4>)
 8001e48:	6139      	str	r1, [r7, #16]
 8001e4a:	60fa      	str	r2, [r7, #12]
 8001e4c:	60bb      	str	r3, [r7, #8]
    *pIalpha = Id * cosVal - Iq * sinVal;
 8001e4e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e52:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e5a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e5e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	edc3 7a00 	vstr	s15, [r3]
    *pIbeta = Id * sinVal + Iq * cosVal;
 8001e70:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e74:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e7c:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e80:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	edc3 7a00 	vstr	s15, [r3]

	    	AlphaBeta_To_Angle_Vref(Valpha, Vbeta, &angle_current_rad, &Vref);
 8001e92:	4b35      	ldr	r3, [pc, #212]	; (8001f68 <HAL_ADCEx_InjectedConvCpltCallback+0x5e0>)
 8001e94:	edd3 7a00 	vldr	s15, [r3]
 8001e98:	4b34      	ldr	r3, [pc, #208]	; (8001f6c <HAL_ADCEx_InjectedConvCpltCallback+0x5e4>)
 8001e9a:	ed93 7a00 	vldr	s14, [r3]
 8001e9e:	4934      	ldr	r1, [pc, #208]	; (8001f70 <HAL_ADCEx_InjectedConvCpltCallback+0x5e8>)
 8001ea0:	4834      	ldr	r0, [pc, #208]	; (8001f74 <HAL_ADCEx_InjectedConvCpltCallback+0x5ec>)
 8001ea2:	eef0 0a47 	vmov.f32	s1, s14
 8001ea6:	eeb0 0a67 	vmov.f32	s0, s15
 8001eaa:	f7ff fad9 	bl	8001460 <AlphaBeta_To_Angle_Vref>
	    	Angle_To_Sector(angle_current_rad, &sector);
 8001eae:	4b31      	ldr	r3, [pc, #196]	; (8001f74 <HAL_ADCEx_InjectedConvCpltCallback+0x5ec>)
 8001eb0:	edd3 7a00 	vldr	s15, [r3]
 8001eb4:	4830      	ldr	r0, [pc, #192]	; (8001f78 <HAL_ADCEx_InjectedConvCpltCallback+0x5f0>)
 8001eb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001eba:	f7ff fb29 	bl	8001510 <Angle_To_Sector>
	    	SVPWM(sector, angle_current_rad , Vref, sv_T, sv_T_gate, &sv_S1, &sv_S2, &sv_S3);
 8001ebe:	4b2e      	ldr	r3, [pc, #184]	; (8001f78 <HAL_ADCEx_InjectedConvCpltCallback+0x5f0>)
 8001ec0:	781b      	ldrb	r3, [r3, #0]
 8001ec2:	b2d8      	uxtb	r0, r3
 8001ec4:	4b2b      	ldr	r3, [pc, #172]	; (8001f74 <HAL_ADCEx_InjectedConvCpltCallback+0x5ec>)
 8001ec6:	edd3 7a00 	vldr	s15, [r3]
 8001eca:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <HAL_ADCEx_InjectedConvCpltCallback+0x5e8>)
 8001ecc:	ed93 7a00 	vldr	s14, [r3]
 8001ed0:	4b2a      	ldr	r3, [pc, #168]	; (8001f7c <HAL_ADCEx_InjectedConvCpltCallback+0x5f4>)
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	4b2a      	ldr	r3, [pc, #168]	; (8001f80 <HAL_ADCEx_InjectedConvCpltCallback+0x5f8>)
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	; (8001f84 <HAL_ADCEx_InjectedConvCpltCallback+0x5fc>)
 8001eda:	4a2b      	ldr	r2, [pc, #172]	; (8001f88 <HAL_ADCEx_InjectedConvCpltCallback+0x600>)
 8001edc:	492b      	ldr	r1, [pc, #172]	; (8001f8c <HAL_ADCEx_InjectedConvCpltCallback+0x604>)
 8001ede:	eef0 0a47 	vmov.f32	s1, s14
 8001ee2:	eeb0 0a67 	vmov.f32	s0, s15
 8001ee6:	f7ff fbcb 	bl	8001680 <SVPWM>

	    	TIM1->CCR1 = sv_S1;
 8001eea:	4b26      	ldr	r3, [pc, #152]	; (8001f84 <HAL_ADCEx_InjectedConvCpltCallback+0x5fc>)
 8001eec:	edd3 7a00 	vldr	s15, [r3]
 8001ef0:	4b27      	ldr	r3, [pc, #156]	; (8001f90 <HAL_ADCEx_InjectedConvCpltCallback+0x608>)
 8001ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef6:	ee17 2a90 	vmov	r2, s15
 8001efa:	635a      	str	r2, [r3, #52]	; 0x34
	    	TIM1->CCR2 = sv_S2;
 8001efc:	4b20      	ldr	r3, [pc, #128]	; (8001f80 <HAL_ADCEx_InjectedConvCpltCallback+0x5f8>)
 8001efe:	edd3 7a00 	vldr	s15, [r3]
 8001f02:	4b23      	ldr	r3, [pc, #140]	; (8001f90 <HAL_ADCEx_InjectedConvCpltCallback+0x608>)
 8001f04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f08:	ee17 2a90 	vmov	r2, s15
 8001f0c:	639a      	str	r2, [r3, #56]	; 0x38
	    	TIM1->CCR3 = sv_S3;
 8001f0e:	4b1b      	ldr	r3, [pc, #108]	; (8001f7c <HAL_ADCEx_InjectedConvCpltCallback+0x5f4>)
 8001f10:	edd3 7a00 	vldr	s15, [r3]
 8001f14:	4b1e      	ldr	r3, [pc, #120]	; (8001f90 <HAL_ADCEx_InjectedConvCpltCallback+0x608>)
 8001f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f1a:	ee17 2a90 	vmov	r2, s15
 8001f1e:	63da      	str	r2, [r3, #60]	; 0x3c
	    	//Ic=0;
	}



	 HAL_ADCEx_InjectedStart_IT(&hadc1);
 8001f20:	481c      	ldr	r0, [pc, #112]	; (8001f94 <HAL_ADCEx_InjectedConvCpltCallback+0x60c>)
 8001f22:	f001 fdc5 	bl	8003ab0 <HAL_ADCEx_InjectedStart_IT>
	 HAL_ADCEx_InjectedStart_IT(&hadc2);
 8001f26:	481c      	ldr	r0, [pc, #112]	; (8001f98 <HAL_ADCEx_InjectedConvCpltCallback+0x610>)
 8001f28:	f001 fdc2 	bl	8003ab0 <HAL_ADCEx_InjectedStart_IT>

}
 8001f2c:	bf00      	nop
 8001f2e:	3764      	adds	r7, #100	; 0x64
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd90      	pop	{r4, r7, pc}
 8001f34:	f3af 8000 	nop.w
 8001f38:	0f9096bc 	.word	0x0f9096bc
 8001f3c:	402bb67a 	.word	0x402bb67a
 8001f40:	0f9096bc 	.word	0x0f9096bc
 8001f44:	c02bb67a 	.word	0xc02bb67a
 8001f48:	200001dc 	.word	0x200001dc
 8001f4c:	200001fc 	.word	0x200001fc
 8001f50:	2000021c 	.word	0x2000021c
 8001f54:	415db3d0 	.word	0x415db3d0
 8001f58:	c15db3d0 	.word	0xc15db3d0
 8001f5c:	200001c8 	.word	0x200001c8
 8001f60:	200001f8 	.word	0x200001f8
 8001f64:	200002a0 	.word	0x200002a0
 8001f68:	20000298 	.word	0x20000298
 8001f6c:	20000218 	.word	0x20000218
 8001f70:	20000244 	.word	0x20000244
 8001f74:	20000208 	.word	0x20000208
 8001f78:	20000214 	.word	0x20000214
 8001f7c:	20000194 	.word	0x20000194
 8001f80:	200001cc 	.word	0x200001cc
 8001f84:	200001ec 	.word	0x200001ec
 8001f88:	20000180 	.word	0x20000180
 8001f8c:	200001e0 	.word	0x200001e0
 8001f90:	40012c00 	.word	0x40012c00
 8001f94:	20000100 	.word	0x20000100
 8001f98:	20000094 	.word	0x20000094

08001f9c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_10)
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fac:	d144      	bne.n	8002038 <HAL_GPIO_EXTI_Callback+0x9c>
	{
		if(start==0)
 8001fae:	4b24      	ldr	r3, [pc, #144]	; (8002040 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d11b      	bne.n	8001ff0 <HAL_GPIO_EXTI_Callback+0x54>
		{
			start=1;
 8001fb8:	4b21      	ldr	r3, [pc, #132]	; (8002040 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	4820      	ldr	r0, [pc, #128]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fc2:	f004 fb33 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001fc6:	2100      	movs	r1, #0
 8001fc8:	481e      	ldr	r0, [pc, #120]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fca:	f005 fc01 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001fce:	2104      	movs	r1, #4
 8001fd0:	481c      	ldr	r0, [pc, #112]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fd2:	f004 fb2b 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001fd6:	2104      	movs	r1, #4
 8001fd8:	481a      	ldr	r0, [pc, #104]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fda:	f005 fbf9 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001fde:	2108      	movs	r1, #8
 8001fe0:	4818      	ldr	r0, [pc, #96]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fe2:	f004 fb23 	bl	800662c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8001fe6:	2108      	movs	r1, #8
 8001fe8:	4816      	ldr	r0, [pc, #88]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001fea:	f005 fbf1 	bl	80077d0 <HAL_TIMEx_PWMN_Start>
			TIM1->CCR1=0;
			TIM1->CCR2=0;
			TIM1->CCR3=0;
		}
	}
}
 8001fee:	e023      	b.n	8002038 <HAL_GPIO_EXTI_Callback+0x9c>
			start=0;
 8001ff0:	4b13      	ldr	r3, [pc, #76]	; (8002040 <HAL_GPIO_EXTI_Callback+0xa4>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	4812      	ldr	r0, [pc, #72]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8001ffa:	f004 fbe9 	bl	80067d0 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 8001ffe:	2100      	movs	r1, #0
 8002000:	4810      	ldr	r0, [pc, #64]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002002:	f005 fc65 	bl	80078d0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002006:	2104      	movs	r1, #4
 8002008:	480e      	ldr	r0, [pc, #56]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 800200a:	f004 fbe1 	bl	80067d0 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 800200e:	2104      	movs	r1, #4
 8002010:	480c      	ldr	r0, [pc, #48]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002012:	f005 fc5d 	bl	80078d0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8002016:	2108      	movs	r1, #8
 8002018:	480a      	ldr	r0, [pc, #40]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 800201a:	f004 fbd9 	bl	80067d0 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 800201e:	2108      	movs	r1, #8
 8002020:	4808      	ldr	r0, [pc, #32]	; (8002044 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002022:	f005 fc55 	bl	80078d0 <HAL_TIMEx_PWMN_Stop>
			TIM1->CCR1=0;
 8002026:	4b08      	ldr	r3, [pc, #32]	; (8002048 <HAL_GPIO_EXTI_Callback+0xac>)
 8002028:	2200      	movs	r2, #0
 800202a:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=0;
 800202c:	4b06      	ldr	r3, [pc, #24]	; (8002048 <HAL_GPIO_EXTI_Callback+0xac>)
 800202e:	2200      	movs	r2, #0
 8002030:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8002032:	4b05      	ldr	r3, [pc, #20]	; (8002048 <HAL_GPIO_EXTI_Callback+0xac>)
 8002034:	2200      	movs	r2, #0
 8002036:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002038:	bf00      	nop
 800203a:	3708      	adds	r7, #8
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20000290 	.word	0x20000290
 8002044:	200003a8 	.word	0x200003a8
 8002048:	40012c00 	.word	0x40012c00

0800204c <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2)
	{
		//HAL_UART_Receive_IT(&huart2, &recive, 1);

	}
}
 8002054:	bf00      	nop
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002064:	f000 fd0f 	bl	8002a86 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002068:	f000 f815 	bl	8002096 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800206c:	f7ff f8b6 	bl	80011dc <MX_GPIO_Init>
  MX_TIM1_Init();
 8002070:	f000 fa16 	bl	80024a0 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002074:	f000 faf4 	bl	8002660 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8002078:	f000 fc44 	bl	8002904 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800207c:	f7fe fef2 	bl	8000e64 <MX_ADC1_Init>
  MX_ADC2_Init();
 8002080:	f7fe ff8c 	bl	8000f9c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8002084:	f000 f874 	bl	8002170 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8002088:	f000 f8a0 	bl	80021cc <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 800208c:	f000 f8cc 	bl	8002228 <MX_OPAMP3_Init>
  /* USER CODE BEGIN 2 */


    start_up();
 8002090:	f7ff f910 	bl	80012b4 <start_up>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002094:	e7fe      	b.n	8002094 <main+0x34>

08002096 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b0a4      	sub	sp, #144	; 0x90
 800209a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800209c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020a0:	2238      	movs	r2, #56	; 0x38
 80020a2:	2100      	movs	r1, #0
 80020a4:	4618      	mov	r0, r3
 80020a6:	f008 f8f1 	bl	800a28c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80020aa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020ae:	2200      	movs	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
 80020b2:	605a      	str	r2, [r3, #4]
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	60da      	str	r2, [r3, #12]
 80020b8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020ba:	463b      	mov	r3, r7
 80020bc:	2244      	movs	r2, #68	; 0x44
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f008 f8e3 	bl	800a28c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80020c6:	2000      	movs	r0, #0
 80020c8:	f003 fa30 	bl	800552c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020cc:	2301      	movs	r3, #1
 80020ce:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020d6:	2302      	movs	r3, #2
 80020d8:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020da:	2303      	movs	r3, #3
 80020dc:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80020de:	2302      	movs	r3, #2
 80020e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 80;
 80020e2:	2350      	movs	r3, #80	; 0x50
 80020e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020e8:	2302      	movs	r3, #2
 80020ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80020ee:	2302      	movs	r3, #2
 80020f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020f4:	2302      	movs	r3, #2
 80020f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80020fe:	4618      	mov	r0, r3
 8002100:	f003 fab8 	bl	8005674 <HAL_RCC_OscConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <SystemClock_Config+0x78>
  {
    Error_Handler();
 800210a:	f000 f82a 	bl	8002162 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800210e:	230f      	movs	r3, #15
 8002110:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002112:	2303      	movs	r3, #3
 8002114:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002116:	2300      	movs	r3, #0
 8002118:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800211a:	2300      	movs	r3, #0
 800211c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800211e:	2300      	movs	r3, #0
 8002120:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002122:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002126:	2107      	movs	r1, #7
 8002128:	4618      	mov	r0, r3
 800212a:	f003 fdbb 	bl	8005ca4 <HAL_RCC_ClockConfig>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002134:	f000 f815 	bl	8002162 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8002138:	f248 0302 	movw	r3, #32770	; 0x8002
 800213c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002142:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002146:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002148:	463b      	mov	r3, r7
 800214a:	4618      	mov	r0, r3
 800214c:	f003 ffc6 	bl	80060dc <HAL_RCCEx_PeriphCLKConfig>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002156:	f000 f804 	bl	8002162 <Error_Handler>
  }
}
 800215a:	bf00      	nop
 800215c:	3790      	adds	r7, #144	; 0x90
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002162:	b480      	push	{r7}
 8002164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002166:	bf00      	nop
 8002168:	46bd      	mov	sp, r7
 800216a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216e:	4770      	bx	lr

08002170 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0

  hopamp1.Instance = OPAMP1;
 8002174:	4b13      	ldr	r3, [pc, #76]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 8002176:	4a14      	ldr	r2, [pc, #80]	; (80021c8 <MX_OPAMP1_Init+0x58>)
 8002178:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 800217a:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 800217c:	2200      	movs	r2, #0
 800217e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002180:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 8002182:	2240      	movs	r2, #64	; 0x40
 8002184:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002186:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 800218c:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 800218e:	2200      	movs	r2, #0
 8002190:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002192:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 8002194:	2200      	movs	r2, #0
 8002196:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 800219a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800219e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80021a0:	4b08      	ldr	r3, [pc, #32]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 80021a2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021a8:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80021ae:	4805      	ldr	r0, [pc, #20]	; (80021c4 <MX_OPAMP1_Init+0x54>)
 80021b0:	f002 fdc6 	bl	8004d40 <HAL_OPAMP_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 80021ba:	f7ff ffd2 	bl	8002162 <Error_Handler>
  }

}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000320 	.word	0x20000320
 80021c8:	40010300 	.word	0x40010300

080021cc <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0

  hopamp2.Instance = OPAMP2;
 80021d0:	4b13      	ldr	r3, [pc, #76]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021d2:	4a14      	ldr	r2, [pc, #80]	; (8002224 <MX_OPAMP2_Init+0x58>)
 80021d4:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 80021d6:	4b12      	ldr	r3, [pc, #72]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021d8:	2200      	movs	r2, #0
 80021da:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021de:	2240      	movs	r2, #64	; 0x40
 80021e0:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80021e2:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 80021e8:	4b0d      	ldr	r3, [pc, #52]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80021ee:	4b0c      	ldr	r3, [pc, #48]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80021f4:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021fa:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80021fc:	4b08      	ldr	r3, [pc, #32]	; (8002220 <MX_OPAMP2_Init+0x54>)
 80021fe:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <MX_OPAMP2_Init+0x54>)
 8002206:	2200      	movs	r2, #0
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 800220a:	4805      	ldr	r0, [pc, #20]	; (8002220 <MX_OPAMP2_Init+0x54>)
 800220c:	f002 fd98 	bl	8004d40 <HAL_OPAMP_Init>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 8002216:	f7ff ffa4 	bl	8002162 <Error_Handler>
  }

}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	200002a8 	.word	0x200002a8
 8002224:	40010304 	.word	0x40010304

08002228 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0

  hopamp3.Instance = OPAMP3;
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <MX_OPAMP3_Init+0x54>)
 800222e:	4a14      	ldr	r2, [pc, #80]	; (8002280 <MX_OPAMP3_Init+0x58>)
 8002230:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8002232:	4b12      	ldr	r3, [pc, #72]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002234:	2200      	movs	r2, #0
 8002236:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8002238:	4b10      	ldr	r3, [pc, #64]	; (800227c <MX_OPAMP3_Init+0x54>)
 800223a:	2240      	movs	r2, #64	; 0x40
 800223c:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800223e:	4b0f      	ldr	r3, [pc, #60]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002240:	2200      	movs	r2, #0
 8002242:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 8002244:	4b0d      	ldr	r3, [pc, #52]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002246:	2200      	movs	r2, #0
 8002248:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800224a:	4b0c      	ldr	r3, [pc, #48]	; (800227c <MX_OPAMP3_Init+0x54>)
 800224c:	2200      	movs	r2, #0
 800224e:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002252:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002256:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <MX_OPAMP3_Init+0x54>)
 800225a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800225e:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002262:	2200      	movs	r2, #0
 8002264:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <MX_OPAMP3_Init+0x54>)
 8002268:	f002 fd6a 	bl	8004d40 <HAL_OPAMP_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8002272:	f7ff ff76 	bl	8002162 <Error_Handler>
  }

}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200002e4 	.word	0x200002e4
 8002280:	40010308 	.word	0x40010308

08002284 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08a      	sub	sp, #40	; 0x28
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a2e      	ldr	r2, [pc, #184]	; (800235c <HAL_OPAMP_MspInit+0xd8>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d119      	bne.n	80022da <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	4b2e      	ldr	r3, [pc, #184]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	4a2d      	ldr	r2, [pc, #180]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022b2:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	f003 0301 	and.w	r3, r3, #1
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration    
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80022be:	230e      	movs	r3, #14
 80022c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022c2:	2303      	movs	r3, #3
 80022c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ca:	f107 0314 	add.w	r3, r7, #20
 80022ce:	4619      	mov	r1, r3
 80022d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022d4:	f002 fb9a 	bl	8004a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 80022d8:	e03b      	b.n	8002352 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a21      	ldr	r2, [pc, #132]	; (8002364 <HAL_OPAMP_MspInit+0xe0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d119      	bne.n	8002318 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e4:	4b1e      	ldr	r3, [pc, #120]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022e8:	4a1d      	ldr	r2, [pc, #116]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022ea:	f043 0301 	orr.w	r3, r3, #1
 80022ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022f0:	4b1b      	ldr	r3, [pc, #108]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 80022f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022f4:	f003 0301 	and.w	r3, r3, #1
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022fc:	23e0      	movs	r3, #224	; 0xe0
 80022fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002300:	2303      	movs	r3, #3
 8002302:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	4619      	mov	r1, r3
 800230e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002312:	f002 fb7b 	bl	8004a0c <HAL_GPIO_Init>
}
 8002316:	e01c      	b.n	8002352 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a12      	ldr	r2, [pc, #72]	; (8002368 <HAL_OPAMP_MspInit+0xe4>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d117      	bne.n	8002352 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002322:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 8002324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002326:	4a0e      	ldr	r2, [pc, #56]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 8002328:	f043 0302 	orr.w	r3, r3, #2
 800232c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800232e:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <HAL_OPAMP_MspInit+0xdc>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800233a:	2307      	movs	r3, #7
 800233c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800233e:	2303      	movs	r3, #3
 8002340:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002342:	2300      	movs	r3, #0
 8002344:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	4619      	mov	r1, r3
 800234c:	4807      	ldr	r0, [pc, #28]	; (800236c <HAL_OPAMP_MspInit+0xe8>)
 800234e:	f002 fb5d 	bl	8004a0c <HAL_GPIO_Init>
}
 8002352:	bf00      	nop
 8002354:	3728      	adds	r7, #40	; 0x28
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40010300 	.word	0x40010300
 8002360:	40021000 	.word	0x40021000
 8002364:	40010304 	.word	0x40010304
 8002368:	40010308 	.word	0x40010308
 800236c:	48000400 	.word	0x48000400

08002370 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	4a04      	ldr	r2, [pc, #16]	; (800238c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800237a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800237e:	6093      	str	r3, [r2, #8]
}
 8002380:	bf00      	nop
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40007000 	.word	0x40007000

08002390 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002396:	4b0f      	ldr	r3, [pc, #60]	; (80023d4 <HAL_MspInit+0x44>)
 8002398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800239a:	4a0e      	ldr	r2, [pc, #56]	; (80023d4 <HAL_MspInit+0x44>)
 800239c:	f043 0301 	orr.w	r3, r3, #1
 80023a0:	6613      	str	r3, [r2, #96]	; 0x60
 80023a2:	4b0c      	ldr	r3, [pc, #48]	; (80023d4 <HAL_MspInit+0x44>)
 80023a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a6:	f003 0301 	and.w	r3, r3, #1
 80023aa:	607b      	str	r3, [r7, #4]
 80023ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ae:	4b09      	ldr	r3, [pc, #36]	; (80023d4 <HAL_MspInit+0x44>)
 80023b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023b2:	4a08      	ldr	r2, [pc, #32]	; (80023d4 <HAL_MspInit+0x44>)
 80023b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023b8:	6593      	str	r3, [r2, #88]	; 0x58
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <HAL_MspInit+0x44>)
 80023bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c2:	603b      	str	r3, [r7, #0]
 80023c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 80023c6:	f7ff ffd3 	bl	8002370 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ca:	bf00      	nop
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40021000 	.word	0x40021000

080023d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023dc:	bf00      	nop
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr

080023e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023e6:	b480      	push	{r7}
 80023e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ea:	e7fe      	b.n	80023ea <HardFault_Handler+0x4>

080023ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f0:	e7fe      	b.n	80023f0 <MemManage_Handler+0x4>

080023f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f2:	b480      	push	{r7}
 80023f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023f6:	e7fe      	b.n	80023f6 <BusFault_Handler+0x4>

080023f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023fc:	e7fe      	b.n	80023fc <UsageFault_Handler+0x4>

080023fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023fe:	b480      	push	{r7}
 8002400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	46bd      	mov	sp, r7
 8002406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240a:	4770      	bx	lr

0800240c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002410:	bf00      	nop
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr

0800241a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800242c:	f000 fb7e 	bl	8002b2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}

08002434 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002438:	4803      	ldr	r0, [pc, #12]	; (8002448 <ADC1_2_IRQHandler+0x14>)
 800243a:	f000 fe57 	bl	80030ec <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800243e:	4803      	ldr	r0, [pc, #12]	; (800244c <ADC1_2_IRQHandler+0x18>)
 8002440:	f000 fe54 	bl	80030ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002444:	bf00      	nop
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000100 	.word	0x20000100
 800244c:	20000094 	.word	0x20000094

08002450 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <USART2_IRQHandler+0x10>)
 8002456:	f005 fd09 	bl	8007e6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	200003f4 	.word	0x200003f4

08002464 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002468:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800246c:	f002 fc50 	bl	8004d10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}

08002474 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002478:	4b08      	ldr	r3, [pc, #32]	; (800249c <SystemInit+0x28>)
 800247a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247e:	4a07      	ldr	r2, [pc, #28]	; (800249c <SystemInit+0x28>)
 8002480:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002484:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <SystemInit+0x28>)
 800248a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800248e:	609a      	str	r2, [r3, #8]
#endif
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b09c      	sub	sp, #112	; 0x70
 80024a4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
 80024b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024b8:	2200      	movs	r2, #0
 80024ba:	601a      	str	r2, [r3, #0]
 80024bc:	605a      	str	r2, [r3, #4]
 80024be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024c0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	609a      	str	r2, [r3, #8]
 80024cc:	60da      	str	r2, [r3, #12]
 80024ce:	611a      	str	r2, [r3, #16]
 80024d0:	615a      	str	r2, [r3, #20]
 80024d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80024d4:	1d3b      	adds	r3, r7, #4
 80024d6:	2234      	movs	r2, #52	; 0x34
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f007 fed6 	bl	800a28c <memset>

  htim1.Instance = TIM1;
 80024e0:	4b5d      	ldr	r3, [pc, #372]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80024e2:	4a5e      	ldr	r2, [pc, #376]	; (800265c <MX_TIM1_Init+0x1bc>)
 80024e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024e6:	4b5c      	ldr	r3, [pc, #368]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80024ec:	4b5a      	ldr	r3, [pc, #360]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80024ee:	2220      	movs	r2, #32
 80024f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 80024f2:	4b59      	ldr	r3, [pc, #356]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024f8:	4b57      	ldr	r3, [pc, #348]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024fe:	4b56      	ldr	r3, [pc, #344]	; (8002658 <MX_TIM1_Init+0x1b8>)
 8002500:	2200      	movs	r2, #0
 8002502:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002504:	4b54      	ldr	r3, [pc, #336]	; (8002658 <MX_TIM1_Init+0x1b8>)
 8002506:	2200      	movs	r2, #0
 8002508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800250a:	4853      	ldr	r0, [pc, #332]	; (8002658 <MX_TIM1_Init+0x1b8>)
 800250c:	f003 ffd6 	bl	80064bc <HAL_TIM_Base_Init>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002516:	f7ff fe24 	bl	8002162 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800251a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800251e:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002520:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002524:	4619      	mov	r1, r3
 8002526:	484c      	ldr	r0, [pc, #304]	; (8002658 <MX_TIM1_Init+0x1b8>)
 8002528:	f004 fc2c 	bl	8006d84 <HAL_TIM_ConfigClockSource>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002532:	f7ff fe16 	bl	8002162 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002536:	4848      	ldr	r0, [pc, #288]	; (8002658 <MX_TIM1_Init+0x1b8>)
 8002538:	f004 f817 	bl	800656a <HAL_TIM_PWM_Init>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002542:	f7ff fe0e 	bl	8002162 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8002546:	2370      	movs	r3, #112	; 0x70
 8002548:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002552:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002556:	4619      	mov	r1, r3
 8002558:	483f      	ldr	r0, [pc, #252]	; (8002658 <MX_TIM1_Init+0x1b8>)
 800255a:	f005 fa17 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8002564:	f7ff fdfd 	bl	8002162 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002568:	2360      	movs	r3, #96	; 0x60
 800256a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800256c:	2300      	movs	r3, #0
 800256e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002570:	2300      	movs	r3, #0
 8002572:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002574:	2300      	movs	r3, #0
 8002576:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002578:	2300      	movs	r3, #0
 800257a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800257c:	2300      	movs	r3, #0
 800257e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002580:	2300      	movs	r3, #0
 8002582:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002584:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002588:	2200      	movs	r2, #0
 800258a:	4619      	mov	r1, r3
 800258c:	4832      	ldr	r0, [pc, #200]	; (8002658 <MX_TIM1_Init+0x1b8>)
 800258e:	f004 fae9 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002598:	f7ff fde3 	bl	8002162 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80025a0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80025a4:	2204      	movs	r2, #4
 80025a6:	4619      	mov	r1, r3
 80025a8:	482b      	ldr	r0, [pc, #172]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80025aa:	f004 fadb 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 80025b4:	f7ff fdd5 	bl	8002162 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 80025b8:	2300      	movs	r3, #0
 80025ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025bc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80025c0:	2208      	movs	r2, #8
 80025c2:	4619      	mov	r1, r3
 80025c4:	4824      	ldr	r0, [pc, #144]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80025c6:	f004 facd 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 80025d0:	f7ff fdc7 	bl	8002162 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80025d4:	2370      	movs	r3, #112	; 0x70
 80025d6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80025dc:	2300      	movs	r3, #0
 80025de:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80025e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80025e4:	220c      	movs	r2, #12
 80025e6:	4619      	mov	r1, r3
 80025e8:	481b      	ldr	r0, [pc, #108]	; (8002658 <MX_TIM1_Init+0x1b8>)
 80025ea:	f004 fabb 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80025f4:	f7ff fdb5 	bl	8002162 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80025f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80025fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80025fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002602:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = (DEAD_TIME_COUNTS) / 2;
 8002608:	2344      	movs	r3, #68	; 0x44
 800260a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002610:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002614:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800261a:	2300      	movs	r3, #0
 800261c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800261e:	2300      	movs	r3, #0
 8002620:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002622:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002626:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 3;
 8002628:	2303      	movs	r3, #3
 800262a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800262c:	2300      	movs	r3, #0
 800262e:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002630:	2300      	movs	r3, #0
 8002632:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002634:	1d3b      	adds	r3, r7, #4
 8002636:	4619      	mov	r1, r3
 8002638:	4807      	ldr	r0, [pc, #28]	; (8002658 <MX_TIM1_Init+0x1b8>)
 800263a:	f005 fa29 	bl	8007a90 <HAL_TIMEx_ConfigBreakDeadTime>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <MX_TIM1_Init+0x1a8>
  {
    Error_Handler();
 8002644:	f7ff fd8d 	bl	8002162 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002648:	4803      	ldr	r0, [pc, #12]	; (8002658 <MX_TIM1_Init+0x1b8>)
 800264a:	f000 f8d3 	bl	80027f4 <HAL_TIM_MspPostInit>

}
 800264e:	bf00      	nop
 8002650:	3770      	adds	r7, #112	; 0x70
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	200003a8 	.word	0x200003a8
 800265c:	40012c00 	.word	0x40012c00

08002660 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b08c      	sub	sp, #48	; 0x30
 8002664:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002666:	f107 030c 	add.w	r3, r7, #12
 800266a:	2224      	movs	r2, #36	; 0x24
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f007 fe0c 	bl	800a28c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002674:	463b      	mov	r3, r7
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
 800267a:	605a      	str	r2, [r3, #4]
 800267c:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 800267e:	4b20      	ldr	r3, [pc, #128]	; (8002700 <MX_TIM4_Init+0xa0>)
 8002680:	4a20      	ldr	r2, [pc, #128]	; (8002704 <MX_TIM4_Init+0xa4>)
 8002682:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002684:	4b1e      	ldr	r3, [pc, #120]	; (8002700 <MX_TIM4_Init+0xa0>)
 8002686:	2200      	movs	r2, #0
 8002688:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800268a:	4b1d      	ldr	r3, [pc, #116]	; (8002700 <MX_TIM4_Init+0xa0>)
 800268c:	2200      	movs	r2, #0
 800268e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8002690:	4b1b      	ldr	r3, [pc, #108]	; (8002700 <MX_TIM4_Init+0xa0>)
 8002692:	2200      	movs	r2, #0
 8002694:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002696:	4b1a      	ldr	r3, [pc, #104]	; (8002700 <MX_TIM4_Init+0xa0>)
 8002698:	2200      	movs	r2, #0
 800269a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800269c:	4b18      	ldr	r3, [pc, #96]	; (8002700 <MX_TIM4_Init+0xa0>)
 800269e:	2200      	movs	r2, #0
 80026a0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_X1_TI1;
 80026a2:	4b19      	ldr	r3, [pc, #100]	; (8002708 <MX_TIM4_Init+0xa8>)
 80026a4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026a6:	2300      	movs	r3, #0
 80026a8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026aa:	2301      	movs	r3, #1
 80026ac:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80026ae:	2300      	movs	r3, #0
 80026b0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80026b2:	2300      	movs	r3, #0
 80026b4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80026b6:	2300      	movs	r3, #0
 80026b8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80026ba:	2301      	movs	r3, #1
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80026be:	2300      	movs	r3, #0
 80026c0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80026c6:	f107 030c 	add.w	r3, r7, #12
 80026ca:	4619      	mov	r1, r3
 80026cc:	480c      	ldr	r0, [pc, #48]	; (8002700 <MX_TIM4_Init+0xa0>)
 80026ce:	f004 f915 	bl	80068fc <HAL_TIM_Encoder_Init>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80026d8:	f7ff fd43 	bl	8002162 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026dc:	2300      	movs	r3, #0
 80026de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026e0:	2300      	movs	r3, #0
 80026e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026e4:	463b      	mov	r3, r7
 80026e6:	4619      	mov	r1, r3
 80026e8:	4805      	ldr	r0, [pc, #20]	; (8002700 <MX_TIM4_Init+0xa0>)
 80026ea:	f005 f94f 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80026f4:	f7ff fd35 	bl	8002162 <Error_Handler>
  }

}
 80026f8:	bf00      	nop
 80026fa:	3730      	adds	r7, #48	; 0x30
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	2000035c 	.word	0x2000035c
 8002704:	40000800 	.word	0x40000800
 8002708:	00010006 	.word	0x00010006

0800270c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800270c:	b480      	push	{r7}
 800270e:	b085      	sub	sp, #20
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a0a      	ldr	r2, [pc, #40]	; (8002744 <HAL_TIM_Base_MspInit+0x38>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10b      	bne.n	8002736 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800271e:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <HAL_TIM_Base_MspInit+0x3c>)
 8002720:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002722:	4a09      	ldr	r2, [pc, #36]	; (8002748 <HAL_TIM_Base_MspInit+0x3c>)
 8002724:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002728:	6613      	str	r3, [r2, #96]	; 0x60
 800272a:	4b07      	ldr	r3, [pc, #28]	; (8002748 <HAL_TIM_Base_MspInit+0x3c>)
 800272c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800272e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002736:	bf00      	nop
 8002738:	3714      	adds	r7, #20
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40012c00 	.word	0x40012c00
 8002748:	40021000 	.word	0x40021000

0800274c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b08a      	sub	sp, #40	; 0x28
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002754:	f107 0314 	add.w	r3, r7, #20
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
 8002762:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a1f      	ldr	r2, [pc, #124]	; (80027e8 <HAL_TIM_Encoder_MspInit+0x9c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d138      	bne.n	80027e0 <HAL_TIM_Encoder_MspInit+0x94>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800276e:	4b1f      	ldr	r3, [pc, #124]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 8002770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002772:	4a1e      	ldr	r2, [pc, #120]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6593      	str	r3, [r2, #88]	; 0x58
 800277a:	4b1c      	ldr	r3, [pc, #112]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 800277c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002786:	4b19      	ldr	r3, [pc, #100]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 8002788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278a:	4a18      	ldr	r2, [pc, #96]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 800278c:	f043 0302 	orr.w	r3, r3, #2
 8002790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002792:	4b16      	ldr	r3, [pc, #88]	; (80027ec <HAL_TIM_Encoder_MspInit+0xa0>)
 8002794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	60fb      	str	r3, [r7, #12]
 800279c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8-BOOT0     ------> TIM4_CH3 
    */
    GPIO_InitStruct.Pin = ENCODER_CH1_Pin|ENCODER_CH2_Pin;
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80027a6:	2302      	movs	r3, #2
 80027a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027aa:	2302      	movs	r3, #2
 80027ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027ae:	2302      	movs	r3, #2
 80027b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027b2:	f107 0314 	add.w	r3, r7, #20
 80027b6:	4619      	mov	r1, r3
 80027b8:	480d      	ldr	r0, [pc, #52]	; (80027f0 <HAL_TIM_Encoder_MspInit+0xa4>)
 80027ba:	f002 f927 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HALL_V_TIM4_Pin;
 80027be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c4:	2302      	movs	r3, #2
 80027c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027c8:	2301      	movs	r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027cc:	2302      	movs	r3, #2
 80027ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80027d0:	2302      	movs	r3, #2
 80027d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(HALL_V_TIM4_GPIO_Port, &GPIO_InitStruct);
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	4619      	mov	r1, r3
 80027da:	4805      	ldr	r0, [pc, #20]	; (80027f0 <HAL_TIM_Encoder_MspInit+0xa4>)
 80027dc:	f002 f916 	bl	8004a0c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027e0:	bf00      	nop
 80027e2:	3728      	adds	r7, #40	; 0x28
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}
 80027e8:	40000800 	.word	0x40000800
 80027ec:	40021000 	.word	0x40021000
 80027f0:	48000400 	.word	0x48000400

080027f4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08a      	sub	sp, #40	; 0x28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027fc:	f107 0314 	add.w	r3, r7, #20
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a38      	ldr	r2, [pc, #224]	; (80028f4 <HAL_TIM_MspPostInit+0x100>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d169      	bne.n	80028ea <HAL_TIM_MspPostInit+0xf6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002816:	4b38      	ldr	r3, [pc, #224]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800281a:	4a37      	ldr	r2, [pc, #220]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002822:	4b35      	ldr	r3, [pc, #212]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002824:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002826:	f003 0304 	and.w	r3, r3, #4
 800282a:	613b      	str	r3, [r7, #16]
 800282c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800282e:	4b32      	ldr	r3, [pc, #200]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002832:	4a31      	ldr	r2, [pc, #196]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002834:	f043 0302 	orr.w	r3, r3, #2
 8002838:	64d3      	str	r3, [r2, #76]	; 0x4c
 800283a:	4b2f      	ldr	r3, [pc, #188]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 800283c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002846:	4b2c      	ldr	r3, [pc, #176]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002848:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800284a:	4a2b      	ldr	r2, [pc, #172]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002852:	4b29      	ldr	r3, [pc, #164]	; (80028f8 <HAL_TIM_MspPostInit+0x104>)
 8002854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    PA12     ------> TIM1_CH2N 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800285e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002864:	2302      	movs	r3, #2
 8002866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002868:	2302      	movs	r3, #2
 800286a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002870:	2304      	movs	r3, #4
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002874:	f107 0314 	add.w	r3, r7, #20
 8002878:	4619      	mov	r1, r3
 800287a:	4820      	ldr	r0, [pc, #128]	; (80028fc <HAL_TIM_MspPostInit+0x108>)
 800287c:	f002 f8c6 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002880:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800288a:	2302      	movs	r3, #2
 800288c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800288e:	2302      	movs	r3, #2
 8002890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002892:	2304      	movs	r3, #4
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	4818      	ldr	r0, [pc, #96]	; (8002900 <HAL_TIM_MspPostInit+0x10c>)
 800289e:	f002 f8b5 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80028a2:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 80028a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a8:	2302      	movs	r3, #2
 80028aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80028ac:	2302      	movs	r3, #2
 80028ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028b0:	2302      	movs	r3, #2
 80028b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80028b4:	2306      	movs	r3, #6
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028b8:	f107 0314 	add.w	r3, r7, #20
 80028bc:	4619      	mov	r1, r3
 80028be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c2:	f002 f8a3 	bl	8004a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80028c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80028ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028cc:	2302      	movs	r3, #2
 80028ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d0:	2300      	movs	r3, #0
 80028d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d4:	2300      	movs	r3, #0
 80028d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 80028d8:	230b      	movs	r3, #11
 80028da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	4619      	mov	r1, r3
 80028e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e6:	f002 f891 	bl	8004a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80028ea:	bf00      	nop
 80028ec:	3728      	adds	r7, #40	; 0x28
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	40012c00 	.word	0x40012c00
 80028f8:	40021000 	.word	0x40021000
 80028fc:	48000800 	.word	0x48000800
 8002900:	48000400 	.word	0x48000400

08002904 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002908:	4b22      	ldr	r3, [pc, #136]	; (8002994 <MX_USART2_UART_Init+0x90>)
 800290a:	4a23      	ldr	r2, [pc, #140]	; (8002998 <MX_USART2_UART_Init+0x94>)
 800290c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800290e:	4b21      	ldr	r3, [pc, #132]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002914:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002916:	4b1f      	ldr	r3, [pc, #124]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800291c:	4b1d      	ldr	r3, [pc, #116]	; (8002994 <MX_USART2_UART_Init+0x90>)
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002922:	4b1c      	ldr	r3, [pc, #112]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002924:	2200      	movs	r2, #0
 8002926:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002928:	4b1a      	ldr	r3, [pc, #104]	; (8002994 <MX_USART2_UART_Init+0x90>)
 800292a:	220c      	movs	r2, #12
 800292c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800292e:	4b19      	ldr	r3, [pc, #100]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002934:	4b17      	ldr	r3, [pc, #92]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002936:	2200      	movs	r2, #0
 8002938:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800293a:	4b16      	ldr	r3, [pc, #88]	; (8002994 <MX_USART2_UART_Init+0x90>)
 800293c:	2200      	movs	r2, #0
 800293e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002942:	2200      	movs	r2, #0
 8002944:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002946:	4b13      	ldr	r3, [pc, #76]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002948:	2200      	movs	r2, #0
 800294a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800294c:	4811      	ldr	r0, [pc, #68]	; (8002994 <MX_USART2_UART_Init+0x90>)
 800294e:	f005 f964 	bl	8007c1a <HAL_UART_Init>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d001      	beq.n	800295c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002958:	f7ff fc03 	bl	8002162 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800295c:	2100      	movs	r1, #0
 800295e:	480d      	ldr	r0, [pc, #52]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002960:	f007 f949 	bl	8009bf6 <HAL_UARTEx_SetTxFifoThreshold>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800296a:	f7ff fbfa 	bl	8002162 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800296e:	2100      	movs	r1, #0
 8002970:	4808      	ldr	r0, [pc, #32]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002972:	f007 f97e 	bl	8009c72 <HAL_UARTEx_SetRxFifoThreshold>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800297c:	f7ff fbf1 	bl	8002162 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002980:	4804      	ldr	r0, [pc, #16]	; (8002994 <MX_USART2_UART_Init+0x90>)
 8002982:	f007 f8ff 	bl	8009b84 <HAL_UARTEx_DisableFifoMode>
 8002986:	4603      	mov	r3, r0
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800298c:	f7ff fbe9 	bl	8002162 <Error_Handler>
  }

}
 8002990:	bf00      	nop
 8002992:	bd80      	pop	{r7, pc}
 8002994:	200003f4 	.word	0x200003f4
 8002998:	40004400 	.word	0x40004400

0800299c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08a      	sub	sp, #40	; 0x28
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a4:	f107 0314 	add.w	r3, r7, #20
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a1b      	ldr	r2, [pc, #108]	; (8002a28 <HAL_UART_MspInit+0x8c>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d12f      	bne.n	8002a1e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029be:	4b1b      	ldr	r3, [pc, #108]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	4a1a      	ldr	r2, [pc, #104]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029c8:	6593      	str	r3, [r2, #88]	; 0x58
 80029ca:	4b18      	ldr	r3, [pc, #96]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029d2:	613b      	str	r3, [r7, #16]
 80029d4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d6:	4b15      	ldr	r3, [pc, #84]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029da:	4a14      	ldr	r2, [pc, #80]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029dc:	f043 0302 	orr.w	r3, r3, #2
 80029e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029e2:	4b12      	ldr	r3, [pc, #72]	; (8002a2c <HAL_UART_MspInit+0x90>)
 80029e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e6:	f003 0302 	and.w	r3, r3, #2
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80029ee:	2318      	movs	r3, #24
 80029f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fa:	2300      	movs	r3, #0
 80029fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029fe:	2307      	movs	r3, #7
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a02:	f107 0314 	add.w	r3, r7, #20
 8002a06:	4619      	mov	r1, r3
 8002a08:	4809      	ldr	r0, [pc, #36]	; (8002a30 <HAL_UART_MspInit+0x94>)
 8002a0a:	f001 ffff 	bl	8004a0c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 8, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2108      	movs	r1, #8
 8002a12:	2026      	movs	r0, #38	; 0x26
 8002a14:	f001 ff5f 	bl	80048d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a18:	2026      	movs	r0, #38	; 0x26
 8002a1a:	f001 ff76 	bl	800490a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a1e:	bf00      	nop
 8002a20:	3728      	adds	r7, #40	; 0x28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40004400 	.word	0x40004400
 8002a2c:	40021000 	.word	0x40021000
 8002a30:	48000400 	.word	0x48000400

08002a34 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a34:	480d      	ldr	r0, [pc, #52]	; (8002a6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a38:	480d      	ldr	r0, [pc, #52]	; (8002a70 <LoopForever+0x6>)
  ldr r1, =_edata
 8002a3a:	490e      	ldr	r1, [pc, #56]	; (8002a74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a3c:	4a0e      	ldr	r2, [pc, #56]	; (8002a78 <LoopForever+0xe>)
  movs r3, #0
 8002a3e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002a40:	e002      	b.n	8002a48 <LoopCopyDataInit>

08002a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a46:	3304      	adds	r3, #4

08002a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a4c:	d3f9      	bcc.n	8002a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a4e:	4a0b      	ldr	r2, [pc, #44]	; (8002a7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a50:	4c0b      	ldr	r4, [pc, #44]	; (8002a80 <LoopForever+0x16>)
  movs r3, #0
 8002a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a54:	e001      	b.n	8002a5a <LoopFillZerobss>

08002a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a58:	3204      	adds	r2, #4

08002a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a5c:	d3fb      	bcc.n	8002a56 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a5e:	f7ff fd09 	bl	8002474 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a62:	f007 fbef 	bl	800a244 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002a66:	f7ff fafb 	bl	8002060 <main>

08002a6a <LoopForever>:

LoopForever:
    b LoopForever
 8002a6a:	e7fe      	b.n	8002a6a <LoopForever>
  ldr   r0, =_estack
 8002a6c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002a70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a74:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002a78:	0800aedc 	.word	0x0800aedc
  ldr r2, =_sbss
 8002a7c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002a80:	20000484 	.word	0x20000484

08002a84 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a84:	e7fe      	b.n	8002a84 <COMP1_2_3_IRQHandler>

08002a86 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b082      	sub	sp, #8
 8002a8a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a90:	2003      	movs	r0, #3
 8002a92:	f001 ff15 	bl	80048c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a96:	2000      	movs	r0, #0
 8002a98:	f000 f80e 	bl	8002ab8 <HAL_InitTick>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	71fb      	strb	r3, [r7, #7]
 8002aa6:	e001      	b.n	8002aac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002aa8:	f7ff fc72 	bl	8002390 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002aac:	79fb      	ldrb	r3, [r7, #7]

}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
	...

08002ab8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002ac4:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <HAL_InitTick+0x68>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d022      	beq.n	8002b12 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002acc:	4b15      	ldr	r3, [pc, #84]	; (8002b24 <HAL_InitTick+0x6c>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	4b13      	ldr	r3, [pc, #76]	; (8002b20 <HAL_InitTick+0x68>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ad8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f001 ff20 	bl	8004926 <HAL_SYSTICK_Config>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d10f      	bne.n	8002b0c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2b0f      	cmp	r3, #15
 8002af0:	d809      	bhi.n	8002b06 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002af2:	2200      	movs	r2, #0
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	f04f 30ff 	mov.w	r0, #4294967295
 8002afa:	f001 feec 	bl	80048d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002afe:	4a0a      	ldr	r2, [pc, #40]	; (8002b28 <HAL_InitTick+0x70>)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6013      	str	r3, [r2, #0]
 8002b04:	e007      	b.n	8002b16 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	73fb      	strb	r3, [r7, #15]
 8002b0a:	e004      	b.n	8002b16 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e001      	b.n	8002b16 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002b16:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3710      	adds	r7, #16
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}
 8002b20:	20000008 	.word	0x20000008
 8002b24:	20000000 	.word	0x20000000
 8002b28:	20000004 	.word	0x20000004

08002b2c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <HAL_IncTick+0x1c>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <HAL_IncTick+0x20>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4413      	add	r3, r2
 8002b3a:	4a03      	ldr	r2, [pc, #12]	; (8002b48 <HAL_IncTick+0x1c>)
 8002b3c:	6013      	str	r3, [r2, #0]
}
 8002b3e:	bf00      	nop
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	20000480 	.word	0x20000480
 8002b4c:	20000008 	.word	0x20000008

08002b50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return uwTick;
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <HAL_GetTick+0x14>)
 8002b56:	681b      	ldr	r3, [r3, #0]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	20000480 	.word	0x20000480

08002b68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b70:	f7ff ffee 	bl	8002b50 <HAL_GetTick>
 8002b74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b80:	d004      	beq.n	8002b8c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b82:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_Delay+0x40>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	4413      	add	r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b8c:	bf00      	nop
 8002b8e:	f7ff ffdf 	bl	8002b50 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d8f7      	bhi.n	8002b8e <HAL_Delay+0x26>
  {
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000008 	.word	0x20000008

08002bac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	431a      	orrs	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	609a      	str	r2, [r3, #8]
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002be6:	2301      	movs	r3, #1
 8002be8:	e000      	b.n	8002bec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002bea:	2300      	movs	r3, #0
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	370c      	adds	r7, #12
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c04:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d101      	bne.n	8002c10 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002c0c:	2301      	movs	r3, #1
 8002c0e:	e000      	b.n	8002c12 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr

08002c1e <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c1e:	b480      	push	{r7}
 8002c20:	b083      	sub	sp, #12
 8002c22:	af00      	add	r7, sp, #0
 8002c24:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	f003 031f 	and.w	r3, r3, #31
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b083      	sub	sp, #12
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002c66:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	6093      	str	r3, [r2, #8]
}
 8002c6e:	bf00      	nop
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c8e:	d101      	bne.n	8002c94 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca0:	4770      	bx	lr

08002ca2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002cb2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cb6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b083      	sub	sp, #12
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cda:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cde:	d101      	bne.n	8002ce4 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e000      	b.n	8002ce6 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	370c      	adds	r7, #12
 8002cea:	46bd      	mov	sp, r7
 8002cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf0:	4770      	bx	lr

08002cf2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b083      	sub	sp, #12
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d06:	f043 0201 	orr.w	r2, r3, #1
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002d0e:	bf00      	nop
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002d2a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d2e:	f043 0202 	orr.w	r2, r3, #2
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr

08002d42 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <LL_ADC_IsEnabled+0x18>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <LL_ADC_IsEnabled+0x1a>
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 0302 	and.w	r3, r3, #2
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d101      	bne.n	8002d80 <LL_ADC_IsDisableOngoing+0x18>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <LL_ADC_IsDisableOngoing+0x1a>
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f003 0304 	and.w	r3, r3, #4
 8002d9e:	2b04      	cmp	r3, #4
 8002da0:	d101      	bne.n	8002da6 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 0308 	and.w	r3, r3, #8
 8002dc4:	2b08      	cmp	r3, #8
 8002dc6:	d101      	bne.n	8002dcc <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	370c      	adds	r7, #12
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd8:	4770      	bx	lr
	...

08002ddc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002ddc:	b590      	push	{r4, r7, lr}
 8002dde:	b089      	sub	sp, #36	; 0x24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002de4:	2300      	movs	r3, #0
 8002de6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e16b      	b.n	80030ce <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	695b      	ldr	r3, [r3, #20]
 8002dfa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d109      	bne.n	8002e18 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002e04:	6878      	ldr	r0, [r7, #4]
 8002e06:	f7fe f941 	bl	800108c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7ff ff2c 	bl	8002c7a <LL_ADC_IsDeepPowerDownEnabled>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d004      	beq.n	8002e32 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff ff12 	bl	8002c56 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff ff47 	bl	8002cca <LL_ADC_IsInternalRegulatorEnabled>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d113      	bne.n	8002e6a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7ff ff2b 	bl	8002ca2 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002e4c:	4ba2      	ldr	r3, [pc, #648]	; (80030d8 <HAL_ADC_Init+0x2fc>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	099b      	lsrs	r3, r3, #6
 8002e52:	4aa2      	ldr	r2, [pc, #648]	; (80030dc <HAL_ADC_Init+0x300>)
 8002e54:	fba2 2303 	umull	r2, r3, r2, r3
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e5c:	e002      	b.n	8002e64 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	3b01      	subs	r3, #1
 8002e62:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1f9      	bne.n	8002e5e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ff2b 	bl	8002cca <LL_ADC_IsInternalRegulatorEnabled>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d10d      	bne.n	8002e96 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e7e:	f043 0210 	orr.w	r2, r3, #16
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7ff ff77 	bl	8002d8e <LL_ADC_REG_IsConversionOngoing>
 8002ea0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea6:	f003 0310 	and.w	r3, r3, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	f040 8106 	bne.w	80030bc <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f040 8102 	bne.w	80030bc <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ec0:	f043 0202 	orr.w	r2, r3, #2
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f7ff ff38 	bl	8002d42 <LL_ADC_IsEnabled>
 8002ed2:	4603      	mov	r3, r0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d111      	bne.n	8002efc <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ed8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002edc:	f7ff ff31 	bl	8002d42 <LL_ADC_IsEnabled>
 8002ee0:	4604      	mov	r4, r0
 8002ee2:	487f      	ldr	r0, [pc, #508]	; (80030e0 <HAL_ADC_Init+0x304>)
 8002ee4:	f7ff ff2d 	bl	8002d42 <LL_ADC_IsEnabled>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	4323      	orrs	r3, r4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d105      	bne.n	8002efc <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	487b      	ldr	r0, [pc, #492]	; (80030e4 <HAL_ADC_Init+0x308>)
 8002ef8:	f7ff fe58 	bl	8002bac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	7f5b      	ldrb	r3, [r3, #29]
 8002f00:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f06:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002f0c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002f12:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f1a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d106      	bne.n	8002f38 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	045b      	lsls	r3, r3, #17
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d009      	beq.n	8002f54 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f44:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68da      	ldr	r2, [r3, #12]
 8002f5a:	4b63      	ldr	r3, [pc, #396]	; (80030e8 <HAL_ADC_Init+0x30c>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	6812      	ldr	r2, [r2, #0]
 8002f62:	69b9      	ldr	r1, [r7, #24]
 8002f64:	430b      	orrs	r3, r1
 8002f66:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	691b      	ldr	r3, [r3, #16]
 8002f6e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff ff03 	bl	8002d8e <LL_ADC_REG_IsConversionOngoing>
 8002f88:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff ff10 	bl	8002db4 <LL_ADC_INJ_IsConversionOngoing>
 8002f94:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d16d      	bne.n	8003078 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d16a      	bne.n	8003078 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fa6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002fae:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fbe:	f023 0302 	bic.w	r3, r3, #2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6812      	ldr	r2, [r2, #0]
 8002fc6:	69b9      	ldr	r1, [r7, #24]
 8002fc8:	430b      	orrs	r3, r1
 8002fca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d017      	beq.n	8003004 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002fe2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fec:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002ff0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6911      	ldr	r1, [r2, #16]
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	6812      	ldr	r2, [r2, #0]
 8002ffc:	430b      	orrs	r3, r1
 8002ffe:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003002:	e013      	b.n	800302c <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	691a      	ldr	r2, [r3, #16]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003012:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003024:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003028:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003032:	2b01      	cmp	r3, #1
 8003034:	d118      	bne.n	8003068 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003040:	f023 0304 	bic.w	r3, r3, #4
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800304c:	4311      	orrs	r1, r2
 800304e:	687a      	ldr	r2, [r7, #4]
 8003050:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003052:	4311      	orrs	r1, r2
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003058:	430a      	orrs	r2, r1
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f042 0201 	orr.w	r2, r2, #1
 8003064:	611a      	str	r2, [r3, #16]
 8003066:	e007      	b.n	8003078 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	691a      	ldr	r2, [r3, #16]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0201 	bic.w	r2, r2, #1
 8003076:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	695b      	ldr	r3, [r3, #20]
 800307c:	2b01      	cmp	r3, #1
 800307e:	d10c      	bne.n	800309a <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f023 010f 	bic.w	r1, r3, #15
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	1e5a      	subs	r2, r3, #1
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	631a      	str	r2, [r3, #48]	; 0x30
 8003098:	e007      	b.n	80030aa <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f022 020f 	bic.w	r2, r2, #15
 80030a8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ae:	f023 0303 	bic.w	r3, r3, #3
 80030b2:	f043 0201 	orr.w	r2, r3, #1
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	65da      	str	r2, [r3, #92]	; 0x5c
 80030ba:	e007      	b.n	80030cc <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030c0:	f043 0210 	orr.w	r2, r3, #16
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030cc:	7ffb      	ldrb	r3, [r7, #31]
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3724      	adds	r7, #36	; 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd90      	pop	{r4, r7, pc}
 80030d6:	bf00      	nop
 80030d8:	20000000 	.word	0x20000000
 80030dc:	053e2d63 	.word	0x053e2d63
 80030e0:	50000100 	.word	0x50000100
 80030e4:	50000300 	.word	0x50000300
 80030e8:	fff04007 	.word	0xfff04007

080030ec <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b08a      	sub	sp, #40	; 0x28
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80030f4:	2300      	movs	r3, #0
 80030f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003108:	4883      	ldr	r0, [pc, #524]	; (8003318 <HAL_ADC_IRQHandler+0x22c>)
 800310a:	f7ff fd88 	bl	8002c1e <LL_ADC_GetMultimode>
 800310e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003110:	69fb      	ldr	r3, [r7, #28]
 8003112:	f003 0302 	and.w	r3, r3, #2
 8003116:	2b00      	cmp	r3, #0
 8003118:	d017      	beq.n	800314a <HAL_ADC_IRQHandler+0x5e>
 800311a:	69bb      	ldr	r3, [r7, #24]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d012      	beq.n	800314a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003128:	f003 0310 	and.w	r3, r3, #16
 800312c:	2b00      	cmp	r3, #0
 800312e:	d105      	bne.n	800313c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003134:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800313c:	6878      	ldr	r0, [r7, #4]
 800313e:	f000 fded 	bl	8003d1c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2202      	movs	r2, #2
 8003148:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	f003 0304 	and.w	r3, r3, #4
 8003150:	2b00      	cmp	r3, #0
 8003152:	d004      	beq.n	800315e <HAL_ADC_IRQHandler+0x72>
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	f003 0304 	and.w	r3, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	d10a      	bne.n	8003174 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 8085 	beq.w	8003274 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	f003 0308 	and.w	r3, r3, #8
 8003170:	2b00      	cmp	r3, #0
 8003172:	d07f      	beq.n	8003274 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003178:	f003 0310 	and.w	r3, r3, #16
 800317c:	2b00      	cmp	r3, #0
 800317e:	d105      	bne.n	800318c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003184:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff fd1e 	bl	8002bd2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003196:	4603      	mov	r3, r0
 8003198:	2b00      	cmp	r3, #0
 800319a:	d064      	beq.n	8003266 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a5e      	ldr	r2, [pc, #376]	; (800331c <HAL_ADC_IRQHandler+0x230>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d002      	beq.n	80031ac <HAL_ADC_IRQHandler+0xc0>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	e001      	b.n	80031b0 <HAL_ADC_IRQHandler+0xc4>
 80031ac:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d008      	beq.n	80031ca <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d005      	beq.n	80031ca <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	2b05      	cmp	r3, #5
 80031c2:	d002      	beq.n	80031ca <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80031c4:	697b      	ldr	r3, [r7, #20]
 80031c6:	2b09      	cmp	r3, #9
 80031c8:	d104      	bne.n	80031d4 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	623b      	str	r3, [r7, #32]
 80031d2:	e00d      	b.n	80031f0 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a50      	ldr	r2, [pc, #320]	; (800331c <HAL_ADC_IRQHandler+0x230>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d002      	beq.n	80031e4 <HAL_ADC_IRQHandler+0xf8>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	e001      	b.n	80031e8 <HAL_ADC_IRQHandler+0xfc>
 80031e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80031e8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80031f0:	6a3b      	ldr	r3, [r7, #32]
 80031f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d135      	bne.n	8003266 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0308 	and.w	r3, r3, #8
 8003204:	2b08      	cmp	r3, #8
 8003206:	d12e      	bne.n	8003266 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff fdbe 	bl	8002d8e <LL_ADC_REG_IsConversionOngoing>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d11a      	bne.n	800324e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f022 020c 	bic.w	r2, r2, #12
 8003226:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800322c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003238:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800323c:	2b00      	cmp	r3, #0
 800323e:	d112      	bne.n	8003266 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003244:	f043 0201 	orr.w	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	65da      	str	r2, [r3, #92]	; 0x5c
 800324c:	e00b      	b.n	8003266 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	f043 0210 	orr.w	r2, r3, #16
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800325e:	f043 0201 	orr.w	r2, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f95a 	bl	8003520 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	220c      	movs	r2, #12
 8003272:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003274:	69fb      	ldr	r3, [r7, #28]
 8003276:	f003 0320 	and.w	r3, r3, #32
 800327a:	2b00      	cmp	r3, #0
 800327c:	d004      	beq.n	8003288 <HAL_ADC_IRQHandler+0x19c>
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	f003 0320 	and.w	r3, r3, #32
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10b      	bne.n	80032a0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 809e 	beq.w	80033d0 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	f000 8098 	beq.w	80033d0 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a4:	f003 0310 	and.w	r3, r3, #16
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d105      	bne.n	80032b8 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fc9b 	bl	8002bf8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80032c2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fc82 	bl	8002bd2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032ce:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a11      	ldr	r2, [pc, #68]	; (800331c <HAL_ADC_IRQHandler+0x230>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d002      	beq.n	80032e0 <HAL_ADC_IRQHandler+0x1f4>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	e001      	b.n	80032e4 <HAL_ADC_IRQHandler+0x1f8>
 80032e0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6812      	ldr	r2, [r2, #0]
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d008      	beq.n	80032fe <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d005      	beq.n	80032fe <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	2b06      	cmp	r3, #6
 80032f6:	d002      	beq.n	80032fe <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2b07      	cmp	r3, #7
 80032fc:	d104      	bne.n	8003308 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	623b      	str	r3, [r7, #32]
 8003306:	e011      	b.n	800332c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a03      	ldr	r2, [pc, #12]	; (800331c <HAL_ADC_IRQHandler+0x230>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d006      	beq.n	8003320 <HAL_ADC_IRQHandler+0x234>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	e005      	b.n	8003324 <HAL_ADC_IRQHandler+0x238>
 8003318:	50000300 	.word	0x50000300
 800331c:	50000100 	.word	0x50000100
 8003320:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003324:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10c      	bne.n	800334c <HAL_ADC_IRQHandler+0x260>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003338:	2b00      	cmp	r3, #0
 800333a:	d142      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d03f      	beq.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003342:	6a3b      	ldr	r3, [r7, #32]
 8003344:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003348:	2b00      	cmp	r3, #0
 800334a:	d13a      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003356:	2b40      	cmp	r3, #64	; 0x40
 8003358:	d133      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800335a:	6a3b      	ldr	r3, [r7, #32]
 800335c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d12e      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4618      	mov	r0, r3
 800336a:	f7ff fd23 	bl	8002db4 <LL_ADC_INJ_IsConversionOngoing>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d11a      	bne.n	80033aa <HAL_ADC_IRQHandler+0x2be>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	685a      	ldr	r2, [r3, #4]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003382:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003388:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003398:	2b00      	cmp	r3, #0
 800339a:	d112      	bne.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a0:	f043 0201 	orr.w	r2, r3, #1
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80033a8:	e00b      	b.n	80033c2 <HAL_ADC_IRQHandler+0x2d6>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ae:	f043 0210 	orr.w	r2, r3, #16
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033ba:	f043 0201 	orr.w	r2, r3, #1
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7fe fae0 	bl	8001988 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2260      	movs	r2, #96	; 0x60
 80033ce:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d011      	beq.n	80033fe <HAL_ADC_IRQHandler+0x312>
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00c      	beq.n	80033fe <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 f89f 	bl	8003534 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2280      	movs	r2, #128	; 0x80
 80033fc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d012      	beq.n	800342e <HAL_ADC_IRQHandler+0x342>
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340e:	2b00      	cmp	r3, #0
 8003410:	d00d      	beq.n	800342e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003416:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	f000 fc68 	bl	8003cf4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f44f 7280 	mov.w	r2, #256	; 0x100
 800342c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003434:	2b00      	cmp	r3, #0
 8003436:	d012      	beq.n	800345e <HAL_ADC_IRQHandler+0x372>
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00d      	beq.n	800345e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003446:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fc5a 	bl	8003d08 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f44f 7200 	mov.w	r2, #512	; 0x200
 800345c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b00      	cmp	r3, #0
 8003466:	d036      	beq.n	80034d6 <HAL_ADC_IRQHandler+0x3ea>
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	f003 0310 	and.w	r3, r3, #16
 800346e:	2b00      	cmp	r3, #0
 8003470:	d031      	beq.n	80034d6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003476:	2b00      	cmp	r3, #0
 8003478:	d102      	bne.n	8003480 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 800347a:	2301      	movs	r3, #1
 800347c:	627b      	str	r3, [r7, #36]	; 0x24
 800347e:	e014      	b.n	80034aa <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d008      	beq.n	8003498 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003486:	4825      	ldr	r0, [pc, #148]	; (800351c <HAL_ADC_IRQHandler+0x430>)
 8003488:	f7ff fbd7 	bl	8002c3a <LL_ADC_GetMultiDMATransfer>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00b      	beq.n	80034aa <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8003492:	2301      	movs	r3, #1
 8003494:	627b      	str	r3, [r7, #36]	; 0x24
 8003496:	e008      	b.n	80034aa <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68db      	ldr	r3, [r3, #12]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80034a6:	2301      	movs	r3, #1
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80034aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d10e      	bne.n	80034ce <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c0:	f043 0202 	orr.w	r2, r3, #2
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f83d 	bl	8003548 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2210      	movs	r2, #16
 80034d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d018      	beq.n	8003512 <HAL_ADC_IRQHandler+0x426>
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d013      	beq.n	8003512 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ee:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034fa:	f043 0208 	orr.w	r2, r3, #8
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800350a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 fbe7 	bl	8003ce0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003512:	bf00      	nop
 8003514:	3728      	adds	r7, #40	; 0x28
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	50000300 	.word	0x50000300

08003520 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800353c:	bf00      	nop
 800353e:	370c      	adds	r7, #12
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr

08003548 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003548:	b480      	push	{r7}
 800354a:	b083      	sub	sp, #12
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003550:	bf00      	nop
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff fbea 	bl	8002d42 <LL_ADC_IsEnabled>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d146      	bne.n	8003602 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	689a      	ldr	r2, [r3, #8]
 800357a:	4b24      	ldr	r3, [pc, #144]	; (800360c <ADC_Enable+0xb0>)
 800357c:	4013      	ands	r3, r2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00d      	beq.n	800359e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003586:	f043 0210 	orr.w	r2, r3, #16
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003592:	f043 0201 	orr.w	r2, r3, #1
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e032      	b.n	8003604 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff fba5 	bl	8002cf2 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035a8:	f7ff fad2 	bl	8002b50 <HAL_GetTick>
 80035ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035ae:	e021      	b.n	80035f4 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff fbc4 	bl	8002d42 <LL_ADC_IsEnabled>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d104      	bne.n	80035ca <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff fb94 	bl	8002cf2 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035ca:	f7ff fac1 	bl	8002b50 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d90d      	bls.n	80035f4 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035dc:	f043 0210 	orr.w	r2, r3, #16
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e8:	f043 0201 	orr.w	r2, r3, #1
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e007      	b.n	8003604 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0301 	and.w	r3, r3, #1
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d1d6      	bne.n	80035b0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	8000003f 	.word	0x8000003f

08003610 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff fba3 	bl	8002d68 <LL_ADC_IsDisableOngoing>
 8003622:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff fb8a 	bl	8002d42 <LL_ADC_IsEnabled>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d040      	beq.n	80036b6 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d13d      	bne.n	80036b6 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 030d 	and.w	r3, r3, #13
 8003644:	2b01      	cmp	r3, #1
 8003646:	d10c      	bne.n	8003662 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f7ff fb64 	bl	8002d1a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2203      	movs	r2, #3
 8003658:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800365a:	f7ff fa79 	bl	8002b50 <HAL_GetTick>
 800365e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003660:	e022      	b.n	80036a8 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003666:	f043 0210 	orr.w	r2, r3, #16
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003672:	f043 0201 	orr.w	r2, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e01c      	b.n	80036b8 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800367e:	f7ff fa67 	bl	8002b50 <HAL_GetTick>
 8003682:	4602      	mov	r2, r0
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b02      	cmp	r3, #2
 800368a:	d90d      	bls.n	80036a8 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003690:	f043 0210 	orr.w	r2, r3, #16
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e007      	b.n	80036b8 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e3      	bne.n	800367e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80036b6:	2300      	movs	r3, #0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	3710      	adds	r7, #16
 80036bc:	46bd      	mov	sp, r7
 80036be:	bd80      	pop	{r7, pc}

080036c0 <LL_ADC_SetCommonPathInternalCh>:
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	431a      	orrs	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	609a      	str	r2, [r3, #8]
}
 80036da:	bf00      	nop
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <LL_ADC_GetCommonPathInternalCh>:
{
 80036e6:	b480      	push	{r7}
 80036e8:	b083      	sub	sp, #12
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <LL_ADC_SetOffset>:
{
 8003704:	b490      	push	{r4, r7}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
 8003710:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	3360      	adds	r3, #96	; 0x60
 8003716:	461a      	mov	r2, r3
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	4413      	add	r3, r2
 800371e:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003720:	6822      	ldr	r2, [r4, #0]
 8003722:	4b08      	ldr	r3, [pc, #32]	; (8003744 <LL_ADC_SetOffset+0x40>)
 8003724:	4013      	ands	r3, r2
 8003726:	687a      	ldr	r2, [r7, #4]
 8003728:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	4313      	orrs	r3, r2
 8003732:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003736:	6023      	str	r3, [r4, #0]
}
 8003738:	bf00      	nop
 800373a:	3710      	adds	r7, #16
 800373c:	46bd      	mov	sp, r7
 800373e:	bc90      	pop	{r4, r7}
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	03fff000 	.word	0x03fff000

08003748 <LL_ADC_GetOffsetChannel>:
{
 8003748:	b490      	push	{r4, r7}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
 8003750:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	3360      	adds	r3, #96	; 0x60
 8003756:	461a      	mov	r2, r3
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	4413      	add	r3, r2
 800375e:	461c      	mov	r4, r3
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003760:	6823      	ldr	r3, [r4, #0]
 8003762:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bc90      	pop	{r4, r7}
 800376e:	4770      	bx	lr

08003770 <LL_ADC_SetOffsetState>:
{
 8003770:	b490      	push	{r4, r7}
 8003772:	b084      	sub	sp, #16
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	3360      	adds	r3, #96	; 0x60
 8003780:	461a      	mov	r2, r3
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	4413      	add	r3, r2
 8003788:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 800378a:	6823      	ldr	r3, [r4, #0]
 800378c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4313      	orrs	r3, r2
 8003794:	6023      	str	r3, [r4, #0]
}
 8003796:	bf00      	nop
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bc90      	pop	{r4, r7}
 800379e:	4770      	bx	lr

080037a0 <LL_ADC_SetOffsetSign>:
{
 80037a0:	b490      	push	{r4, r7}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	3360      	adds	r3, #96	; 0x60
 80037b0:	461a      	mov	r2, r3
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4413      	add	r3, r2
 80037b8:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	6023      	str	r3, [r4, #0]
}
 80037c6:	bf00      	nop
 80037c8:	3710      	adds	r7, #16
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc90      	pop	{r4, r7}
 80037ce:	4770      	bx	lr

080037d0 <LL_ADC_SetOffsetSaturation>:
{
 80037d0:	b490      	push	{r4, r7}
 80037d2:	b084      	sub	sp, #16
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	60b9      	str	r1, [r7, #8]
 80037da:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	3360      	adds	r3, #96	; 0x60
 80037e0:	461a      	mov	r2, r3
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	4413      	add	r3, r2
 80037e8:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4313      	orrs	r3, r2
 80037f4:	6023      	str	r3, [r4, #0]
}
 80037f6:	bf00      	nop
 80037f8:	3710      	adds	r7, #16
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc90      	pop	{r4, r7}
 80037fe:	4770      	bx	lr

08003800 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	431a      	orrs	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	615a      	str	r2, [r3, #20]
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr

08003826 <LL_ADC_INJ_GetTrigAuto>:
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8003836:	4618      	mov	r0, r3
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <LL_ADC_SetChannelSamplingTime>:
{
 8003842:	b490      	push	{r4, r7}
 8003844:	b084      	sub	sp, #16
 8003846:	af00      	add	r7, sp, #0
 8003848:	60f8      	str	r0, [r7, #12]
 800384a:	60b9      	str	r1, [r7, #8]
 800384c:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3314      	adds	r3, #20
 8003852:	461a      	mov	r2, r3
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	0e5b      	lsrs	r3, r3, #25
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	4413      	add	r3, r2
 8003860:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003862:	6822      	ldr	r2, [r4, #0]
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	0d1b      	lsrs	r3, r3, #20
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	2107      	movs	r1, #7
 800386e:	fa01 f303 	lsl.w	r3, r1, r3
 8003872:	43db      	mvns	r3, r3
 8003874:	401a      	ands	r2, r3
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	0d1b      	lsrs	r3, r3, #20
 800387a:	f003 031f 	and.w	r3, r3, #31
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	fa01 f303 	lsl.w	r3, r1, r3
 8003884:	4313      	orrs	r3, r2
 8003886:	6023      	str	r3, [r4, #0]
}
 8003888:	bf00      	nop
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bc90      	pop	{r4, r7}
 8003890:	4770      	bx	lr
	...

08003894 <LL_ADC_SetChannelSingleDiff>:
{
 8003894:	b480      	push	{r7}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	60f8      	str	r0, [r7, #12]
 800389c:	60b9      	str	r1, [r7, #8]
 800389e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ac:	43db      	mvns	r3, r3
 80038ae:	401a      	ands	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f003 0318 	and.w	r3, r3, #24
 80038b6:	4908      	ldr	r1, [pc, #32]	; (80038d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80038b8:	40d9      	lsrs	r1, r3
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	400b      	ands	r3, r1
 80038be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038c2:	431a      	orrs	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80038ca:	bf00      	nop
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	0007ffff 	.word	0x0007ffff

080038dc <LL_ADC_GetMultimode>:
{
 80038dc:	b480      	push	{r7}
 80038de:	b083      	sub	sp, #12
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 031f 	and.w	r3, r3, #31
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	370c      	adds	r7, #12
 80038f0:	46bd      	mov	sp, r7
 80038f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f6:	4770      	bx	lr

080038f8 <LL_ADC_IsEnabled>:
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f003 0301 	and.w	r3, r3, #1
 8003908:	2b01      	cmp	r3, #1
 800390a:	d101      	bne.n	8003910 <LL_ADC_IsEnabled+0x18>
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <LL_ADC_IsEnabled+0x1a>
 8003910:	2300      	movs	r3, #0
}
 8003912:	4618      	mov	r0, r3
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <LL_ADC_StartCalibration>:
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003930:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800393a:	4313      	orrs	r3, r2
 800393c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	609a      	str	r2, [r3, #8]
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <LL_ADC_IsCalibrationOnGoing>:
{
 8003950:	b480      	push	{r7}
 8003952:	b083      	sub	sp, #12
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003960:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003964:	d101      	bne.n	800396a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <LL_ADC_REG_IsConversionOngoing>:
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	689b      	ldr	r3, [r3, #8]
 8003984:	f003 0304 	and.w	r3, r3, #4
 8003988:	2b04      	cmp	r3, #4
 800398a:	d101      	bne.n	8003990 <LL_ADC_REG_IsConversionOngoing+0x18>
 800398c:	2301      	movs	r3, #1
 800398e:	e000      	b.n	8003992 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	370c      	adds	r7, #12
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr

0800399e <LL_ADC_INJ_StartConversion>:
{
 800399e:	b480      	push	{r7}
 80039a0:	b083      	sub	sp, #12
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039ae:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80039b2:	f043 0208 	orr.w	r2, r3, #8
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	609a      	str	r2, [r3, #8]
}
 80039ba:	bf00      	nop
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr

080039c6 <LL_ADC_INJ_IsConversionOngoing>:
{
 80039c6:	b480      	push	{r7}
 80039c8:	b083      	sub	sp, #12
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	f003 0308 	and.w	r3, r3, #8
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d101      	bne.n	80039de <LL_ADC_INJ_IsConversionOngoing+0x18>
 80039da:	2301      	movs	r3, #1
 80039dc:	e000      	b.n	80039e0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80039de:	2300      	movs	r3, #0
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	370c      	adds	r7, #12
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d101      	bne.n	8003a08 <HAL_ADCEx_Calibration_Start+0x1c>
 8003a04:	2302      	movs	r3, #2
 8003a06:	e04d      	b.n	8003aa4 <HAL_ADCEx_Calibration_Start+0xb8>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f7ff fdfd 	bl	8003610 <ADC_Disable>
 8003a16:	4603      	mov	r3, r0
 8003a18:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a1a:	7bfb      	ldrb	r3, [r7, #15]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d136      	bne.n	8003a8e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a28:	f023 0302 	bic.w	r3, r3, #2
 8003a2c:	f043 0202 	orr.w	r2, r3, #2
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	6839      	ldr	r1, [r7, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff ff6f 	bl	800391e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a40:	e014      	b.n	8003a6c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	3301      	adds	r3, #1
 8003a46:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	4a18      	ldr	r2, [pc, #96]	; (8003aac <HAL_ADCEx_Calibration_Start+0xc0>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d90d      	bls.n	8003a6c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a54:	f023 0312 	bic.w	r3, r3, #18
 8003a58:	f043 0210 	orr.w	r2, r3, #16
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e01b      	b.n	8003aa4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7ff ff6d 	bl	8003950 <LL_ADC_IsCalibrationOnGoing>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1e2      	bne.n	8003a42 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a80:	f023 0303 	bic.w	r3, r3, #3
 8003a84:	f043 0201 	orr.w	r2, r3, #1
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a8c:	e005      	b.n	8003a9a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a92:	f043 0210 	orr.w	r2, r3, #16
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3710      	adds	r7, #16
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	0004de01 	.word	0x0004de01

08003ab0 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b086      	sub	sp, #24
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ab8:	486e      	ldr	r0, [pc, #440]	; (8003c74 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8003aba:	f7ff ff0f 	bl	80038dc <LL_ADC_GetMultimode>
 8003abe:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff ff7e 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d001      	beq.n	8003ad4 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e0ca      	b.n	8003c6a <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ade:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ae6:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10a      	bne.n	8003b04 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d107      	bne.n	8003b04 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003af8:	f043 0220 	orr.w	r2, r3, #32
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003b00:	2301      	movs	r3, #1
 8003b02:	e0b2      	b.n	8003c6a <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d101      	bne.n	8003b12 <HAL_ADCEx_InjectedStart_IT+0x62>
 8003b0e:	2302      	movs	r3, #2
 8003b10:	e0ab      	b.n	8003c6a <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f7ff fd1e 	bl	800355c <ADC_Enable>
 8003b20:	4603      	mov	r3, r0
 8003b22:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	f040 809a 	bne.w	8003c60 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d006      	beq.n	8003b46 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b3c:	f023 0208 	bic.w	r2, r3, #8
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	661a      	str	r2, [r3, #96]	; 0x60
 8003b44:	e002      	b.n	8003b4c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b50:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003b54:	f023 0301 	bic.w	r3, r3, #1
 8003b58:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a44      	ldr	r2, [pc, #272]	; (8003c78 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d002      	beq.n	8003b70 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	e001      	b.n	8003b74 <HAL_ADCEx_InjectedStart_IT+0xc4>
 8003b70:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6812      	ldr	r2, [r2, #0]
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d002      	beq.n	8003b82 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d105      	bne.n	8003b8e <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b86:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2260      	movs	r2, #96	; 0x60
 8003b94:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d007      	beq.n	8003bbc <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685a      	ldr	r2, [r3, #4]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bba:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d110      	bne.n	8003be6 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0220 	bic.w	r2, r2, #32
 8003bd2:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003be2:	605a      	str	r2, [r3, #4]
          break;
 8003be4:	e010      	b.n	8003c08 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bf4:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0220 	orr.w	r2, r2, #32
 8003c04:	605a      	str	r2, [r3, #4]
          break;
 8003c06:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a1a      	ldr	r2, [pc, #104]	; (8003c78 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d002      	beq.n	8003c18 <HAL_ADCEx_InjectedStart_IT+0x168>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	e001      	b.n	8003c1c <HAL_ADCEx_InjectedStart_IT+0x16c>
 8003c18:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	6812      	ldr	r2, [r2, #0]
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d008      	beq.n	8003c36 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c24:	697b      	ldr	r3, [r7, #20]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d005      	beq.n	8003c36 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2b06      	cmp	r3, #6
 8003c2e:	d002      	beq.n	8003c36 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	2b07      	cmp	r3, #7
 8003c34:	d10d      	bne.n	8003c52 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f7ff fdf3 	bl	8003826 <LL_ADC_INJ_GetTrigAuto>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d110      	bne.n	8003c68 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7ff fea7 	bl	800399e <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003c50:	e00a      	b.n	8003c68 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c56:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	65da      	str	r2, [r3, #92]	; 0x5c
 8003c5e:	e003      	b.n	8003c68 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	50000300 	.word	0x50000300
 8003c78:	50000100 	.word	0x50000100

08003c7c <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	f240 2215 	movw	r2, #533	; 0x215
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d00e      	beq.n	8003cae <HAL_ADCEx_InjectedGetValue+0x32>
 8003c90:	f240 321b 	movw	r2, #795	; 0x31b
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d004      	beq.n	8003ca2 <HAL_ADCEx_InjectedGetValue+0x26>
 8003c98:	f240 120f 	movw	r2, #271	; 0x10f
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d00c      	beq.n	8003cba <HAL_ADCEx_InjectedGetValue+0x3e>
 8003ca0:	e011      	b.n	8003cc6 <HAL_ADCEx_InjectedGetValue+0x4a>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003caa:	60fb      	str	r3, [r7, #12]
      break;
 8003cac:	e011      	b.n	8003cd2 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cb6:	60fb      	str	r3, [r7, #12]
      break;
 8003cb8:	e00b      	b.n	8003cd2 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cc2:	60fb      	str	r3, [r7, #12]
      break;
 8003cc4:	e005      	b.n	8003cd2 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cce:	60fb      	str	r3, [r7, #12]
      break;
 8003cd0:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr

08003ce0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b0a8      	sub	sp, #160	; 0xa0
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8003d44:	2300      	movs	r3, #0
 8003d46:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d102      	bne.n	8003d5a <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8003d54:	2302      	movs	r3, #2
 8003d56:	f000 bc39 	b.w	80045cc <HAL_ADCEx_InjectedConfigChannel+0x89c>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d003      	beq.n	8003d72 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d130      	bne.n	8003dd4 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b09      	cmp	r3, #9
 8003d78:	d179      	bne.n	8003e6e <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d010      	beq.n	8003da4 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	0e9b      	lsrs	r3, r3, #26
 8003d88:	025b      	lsls	r3, r3, #9
 8003d8a:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d92:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8003d96:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003da2:	e007      	b.n	8003db4 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	0e9b      	lsrs	r3, r3, #26
 8003daa:	025b      	lsls	r3, r3, #9
 8003dac:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8003db0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003dba:	4ba3      	ldr	r3, [pc, #652]	; (8004048 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	687a      	ldr	r2, [r7, #4]
 8003dc0:	6812      	ldr	r2, [r2, #0]
 8003dc2:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8003dc6:	430b      	orrs	r3, r1
 8003dc8:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003dd0:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003dd2:	e04c      	b.n	8003e6e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d11d      	bne.n	8003e18 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6a1a      	ldr	r2, [r3, #32]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00d      	beq.n	8003e0e <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfc:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8003e00:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003e0c:	e004      	b.n	8003e18 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	6a1b      	ldr	r3, [r3, #32]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	0e9b      	lsrs	r3, r3, #26
 8003e1e:	f003 021f 	and.w	r2, r3, #31
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	f003 031f 	and.w	r3, r3, #31
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e3c:	1e5a      	subs	r2, r3, #1
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003e46:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d10a      	bne.n	8003e6e <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e5e:	4b7a      	ldr	r3, [pc, #488]	; (8004048 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 8003e60:	4013      	ands	r3, r2
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	6e51      	ldr	r1, [r2, #100]	; 0x64
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6812      	ldr	r2, [r2, #0]
 8003e6a:	430b      	orrs	r3, r1
 8003e6c:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff fda7 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d124      	bne.n	8003ec8 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d112      	bne.n	8003eae <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003e98:	055a      	lsls	r2, r3, #21
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ea0:	051b      	lsls	r3, r3, #20
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	60da      	str	r2, [r3, #12]
 8003eac:	e00c      	b.n	8003ec8 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003ebe:	055a      	lsls	r2, r3, #21
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff fd53 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8003ed2:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff fd73 	bl	80039c6 <LL_ADC_INJ_IsConversionOngoing>
 8003ee0:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	f040 81d4 	bne.w	8004296 <HAL_ADCEx_InjectedConfigChannel+0x566>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003eee:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 81cf 	bne.w	8004296 <HAL_ADCEx_InjectedConfigChannel+0x566>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d116      	bne.n	8003f36 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d108      	bne.n	8003f24 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	68da      	ldr	r2, [r3, #12]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003f20:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003f22:	e01f      	b.n	8003f64 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003f32:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003f34:	e016      	b.n	8003f64 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d109      	bne.n	8003f54 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8003f52:	e007      	b.n	8003f64 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68da      	ldr	r2, [r3, #12]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8003f62:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d110      	bne.n	8003f90 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f80:	430b      	orrs	r3, r1
 8003f82:	431a      	orrs	r2, r3
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f042 0202 	orr.w	r2, r2, #2
 8003f8c:	611a      	str	r2, [r3, #16]
 8003f8e:	e007      	b.n	8003fa0 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691a      	ldr	r2, [r3, #16]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0202 	bic.w	r2, r2, #2
 8003f9e:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003fa8:	d10f      	bne.n	8003fca <HAL_ADCEx_InjectedConfigChannel+0x29a>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	f7ff fc44 	bl	8003842 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7ff fc1c 	bl	8003800 <LL_ADC_SetSamplingTimeCommonConfig>
 8003fc8:	e00e      	b.n	8003fe8 <HAL_ADCEx_InjectedConfigChannel+0x2b8>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6818      	ldr	r0, [r3, #0]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	6819      	ldr	r1, [r3, #0]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	f7ff fc33 	bl	8003842 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2100      	movs	r1, #0
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7ff fc0c 	bl	8003800 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	695a      	ldr	r2, [r3, #20]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	08db      	lsrs	r3, r3, #3
 8003ff4:	f003 0303 	and.w	r3, r3, #3
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	2b04      	cmp	r3, #4
 8004008:	d025      	beq.n	8004056 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	6919      	ldr	r1, [r3, #16]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800401a:	f7ff fb73 	bl	8003704 <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6818      	ldr	r0, [r3, #0]
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	6919      	ldr	r1, [r3, #16]
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	461a      	mov	r2, r3
 800402c:	f7ff fbb8 	bl	80037a0 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6818      	ldr	r0, [r3, #0]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 800403c:	2b01      	cmp	r3, #1
 800403e:	d105      	bne.n	800404c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8004040:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004044:	e003      	b.n	800404e <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004046:	bf00      	nop
 8004048:	04104000 	.word	0x04104000
 800404c:	2300      	movs	r3, #0
 800404e:	461a      	mov	r2, r3
 8004050:	f7ff fbbe 	bl	80037d0 <LL_ADC_SetOffsetSaturation>
 8004054:	e11f      	b.n	8004296 <HAL_ADCEx_InjectedConfigChannel+0x566>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2100      	movs	r1, #0
 800405c:	4618      	mov	r0, r3
 800405e:	f7ff fb73 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004062:	4603      	mov	r3, r0
 8004064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10a      	bne.n	8004082 <HAL_ADCEx_InjectedConfigChannel+0x352>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2100      	movs	r1, #0
 8004072:	4618      	mov	r0, r3
 8004074:	f7ff fb68 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004078:	4603      	mov	r3, r0
 800407a:	0e9b      	lsrs	r3, r3, #26
 800407c:	f003 021f 	and.w	r2, r3, #31
 8004080:	e014      	b.n	80040ac <HAL_ADCEx_InjectedConfigChannel+0x37c>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2100      	movs	r1, #0
 8004088:	4618      	mov	r0, r3
 800408a:	f7ff fb5d 	bl	8003748 <LL_ADC_GetOffsetChannel>
 800408e:	4603      	mov	r3, r0
 8004090:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004094:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004098:	fa93 f3a3 	rbit	r3, r3
 800409c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80040a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040a4:	fab3 f383 	clz	r3, r3
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	461a      	mov	r2, r3
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d105      	bne.n	80040c4 <HAL_ADCEx_InjectedConfigChannel+0x394>
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	0e9b      	lsrs	r3, r3, #26
 80040be:	f003 031f 	and.w	r3, r3, #31
 80040c2:	e00a      	b.n	80040da <HAL_ADCEx_InjectedConfigChannel+0x3aa>
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80040cc:	fa93 f3a3 	rbit	r3, r3
 80040d0:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80040d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80040d4:	fab3 f383 	clz	r3, r3
 80040d8:	b2db      	uxtb	r3, r3
 80040da:	429a      	cmp	r2, r3
 80040dc:	d106      	bne.n	80040ec <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2200      	movs	r2, #0
 80040e4:	2100      	movs	r1, #0
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7ff fb42 	bl	8003770 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	2101      	movs	r1, #1
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff fb28 	bl	8003748 <LL_ADC_GetOffsetChannel>
 80040f8:	4603      	mov	r3, r0
 80040fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10a      	bne.n	8004118 <HAL_ADCEx_InjectedConfigChannel+0x3e8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	2101      	movs	r1, #1
 8004108:	4618      	mov	r0, r3
 800410a:	f7ff fb1d 	bl	8003748 <LL_ADC_GetOffsetChannel>
 800410e:	4603      	mov	r3, r0
 8004110:	0e9b      	lsrs	r3, r3, #26
 8004112:	f003 021f 	and.w	r2, r3, #31
 8004116:	e010      	b.n	800413a <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f7ff fb12 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004124:	4603      	mov	r3, r0
 8004126:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004128:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800412a:	fa93 f3a3 	rbit	r3, r3
 800412e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004130:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004132:	fab3 f383 	clz	r3, r3
 8004136:	b2db      	uxtb	r3, r3
 8004138:	461a      	mov	r2, r3
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004142:	2b00      	cmp	r3, #0
 8004144:	d105      	bne.n	8004152 <HAL_ADCEx_InjectedConfigChannel+0x422>
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	0e9b      	lsrs	r3, r3, #26
 800414c:	f003 031f 	and.w	r3, r3, #31
 8004150:	e00a      	b.n	8004168 <HAL_ADCEx_InjectedConfigChannel+0x438>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004158:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800415a:	fa93 f3a3 	rbit	r3, r3
 800415e:	66bb      	str	r3, [r7, #104]	; 0x68
  return result;
 8004160:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004162:	fab3 f383 	clz	r3, r3
 8004166:	b2db      	uxtb	r3, r3
 8004168:	429a      	cmp	r2, r3
 800416a:	d106      	bne.n	800417a <HAL_ADCEx_InjectedConfigChannel+0x44a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	2200      	movs	r2, #0
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f7ff fafb 	bl	8003770 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2102      	movs	r1, #2
 8004180:	4618      	mov	r0, r3
 8004182:	f7ff fae1 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004186:	4603      	mov	r3, r0
 8004188:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800418c:	2b00      	cmp	r3, #0
 800418e:	d10a      	bne.n	80041a6 <HAL_ADCEx_InjectedConfigChannel+0x476>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2102      	movs	r1, #2
 8004196:	4618      	mov	r0, r3
 8004198:	f7ff fad6 	bl	8003748 <LL_ADC_GetOffsetChannel>
 800419c:	4603      	mov	r3, r0
 800419e:	0e9b      	lsrs	r3, r3, #26
 80041a0:	f003 021f 	and.w	r2, r3, #31
 80041a4:	e010      	b.n	80041c8 <HAL_ADCEx_InjectedConfigChannel+0x498>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2102      	movs	r1, #2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff facb 	bl	8003748 <LL_ADC_GetOffsetChannel>
 80041b2:	4603      	mov	r3, r0
 80041b4:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041b8:	fa93 f3a3 	rbit	r3, r3
 80041bc:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80041be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041c0:	fab3 f383 	clz	r3, r3
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	461a      	mov	r2, r3
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d105      	bne.n	80041e0 <HAL_ADCEx_InjectedConfigChannel+0x4b0>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	0e9b      	lsrs	r3, r3, #26
 80041da:	f003 031f 	and.w	r3, r3, #31
 80041de:	e00a      	b.n	80041f6 <HAL_ADCEx_InjectedConfigChannel+0x4c6>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80041e8:	fa93 f3a3 	rbit	r3, r3
 80041ec:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80041ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80041f0:	fab3 f383 	clz	r3, r3
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	429a      	cmp	r2, r3
 80041f8:	d106      	bne.n	8004208 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2200      	movs	r2, #0
 8004200:	2102      	movs	r1, #2
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fab4 	bl	8003770 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	2103      	movs	r1, #3
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff fa9a 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004214:	4603      	mov	r3, r0
 8004216:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800421a:	2b00      	cmp	r3, #0
 800421c:	d10a      	bne.n	8004234 <HAL_ADCEx_InjectedConfigChannel+0x504>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2103      	movs	r1, #3
 8004224:	4618      	mov	r0, r3
 8004226:	f7ff fa8f 	bl	8003748 <LL_ADC_GetOffsetChannel>
 800422a:	4603      	mov	r3, r0
 800422c:	0e9b      	lsrs	r3, r3, #26
 800422e:	f003 021f 	and.w	r2, r3, #31
 8004232:	e010      	b.n	8004256 <HAL_ADCEx_InjectedConfigChannel+0x526>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2103      	movs	r1, #3
 800423a:	4618      	mov	r0, r3
 800423c:	f7ff fa84 	bl	8003748 <LL_ADC_GetOffsetChannel>
 8004240:	4603      	mov	r3, r0
 8004242:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004246:	fa93 f3a3 	rbit	r3, r3
 800424a:	653b      	str	r3, [r7, #80]	; 0x50
  return result;
 800424c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800424e:	fab3 f383 	clz	r3, r3
 8004252:	b2db      	uxtb	r3, r3
 8004254:	461a      	mov	r2, r3
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425e:	2b00      	cmp	r3, #0
 8004260:	d105      	bne.n	800426e <HAL_ADCEx_InjectedConfigChannel+0x53e>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	0e9b      	lsrs	r3, r3, #26
 8004268:	f003 031f 	and.w	r3, r3, #31
 800426c:	e00a      	b.n	8004284 <HAL_ADCEx_InjectedConfigChannel+0x554>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004276:	fa93 f3a3 	rbit	r3, r3
 800427a:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 800427c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800427e:	fab3 f383 	clz	r3, r3
 8004282:	b2db      	uxtb	r3, r3
 8004284:	429a      	cmp	r2, r3
 8004286:	d106      	bne.n	8004296 <HAL_ADCEx_InjectedConfigChannel+0x566>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2200      	movs	r2, #0
 800428e:	2103      	movs	r1, #3
 8004290:	4618      	mov	r0, r3
 8004292:	f7ff fa6d 	bl	8003770 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4618      	mov	r0, r3
 800429c:	f7ff fb2c 	bl	80038f8 <LL_ADC_IsEnabled>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f040 810c 	bne.w	80044c0 <HAL_ADCEx_InjectedConfigChannel+0x790>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6818      	ldr	r0, [r3, #0]
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	6819      	ldr	r1, [r3, #0]
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	461a      	mov	r2, r3
 80042b6:	f7ff faed 	bl	8003894 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	68db      	ldr	r3, [r3, #12]
 80042be:	4aab      	ldr	r2, [pc, #684]	; (800456c <HAL_ADCEx_InjectedConfigChannel+0x83c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	f040 80fd 	bne.w	80044c0 <HAL_ADCEx_InjectedConfigChannel+0x790>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6818      	ldr	r0, [r3, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10b      	bne.n	80042ee <HAL_ADCEx_InjectedConfigChannel+0x5be>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	0e9b      	lsrs	r3, r3, #26
 80042dc:	3301      	adds	r3, #1
 80042de:	f003 031f 	and.w	r3, r3, #31
 80042e2:	2b09      	cmp	r3, #9
 80042e4:	bf94      	ite	ls
 80042e6:	2301      	movls	r3, #1
 80042e8:	2300      	movhi	r3, #0
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	e012      	b.n	8004314 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042f6:	fa93 f3a3 	rbit	r3, r3
 80042fa:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80042fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042fe:	fab3 f383 	clz	r3, r3
 8004302:	b2db      	uxtb	r3, r3
 8004304:	3301      	adds	r3, #1
 8004306:	f003 031f 	and.w	r3, r3, #31
 800430a:	2b09      	cmp	r3, #9
 800430c:	bf94      	ite	ls
 800430e:	2301      	movls	r3, #1
 8004310:	2300      	movhi	r3, #0
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d064      	beq.n	80043e2 <HAL_ADCEx_InjectedConfigChannel+0x6b2>
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004320:	2b00      	cmp	r3, #0
 8004322:	d107      	bne.n	8004334 <HAL_ADCEx_InjectedConfigChannel+0x604>
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	0e9b      	lsrs	r3, r3, #26
 800432a:	3301      	adds	r3, #1
 800432c:	069b      	lsls	r3, r3, #26
 800432e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004332:	e00e      	b.n	8004352 <HAL_ADCEx_InjectedConfigChannel+0x622>
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800433c:	fa93 f3a3 	rbit	r3, r3
 8004340:	63bb      	str	r3, [r7, #56]	; 0x38
  return result;
 8004342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004344:	fab3 f383 	clz	r3, r3
 8004348:	b2db      	uxtb	r3, r3
 800434a:	3301      	adds	r3, #1
 800434c:	069b      	lsls	r3, r3, #26
 800434e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800435a:	2b00      	cmp	r3, #0
 800435c:	d109      	bne.n	8004372 <HAL_ADCEx_InjectedConfigChannel+0x642>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	0e9b      	lsrs	r3, r3, #26
 8004364:	3301      	adds	r3, #1
 8004366:	f003 031f 	and.w	r3, r3, #31
 800436a:	2101      	movs	r1, #1
 800436c:	fa01 f303 	lsl.w	r3, r1, r3
 8004370:	e010      	b.n	8004394 <HAL_ADCEx_InjectedConfigChannel+0x664>
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004378:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800437a:	fa93 f3a3 	rbit	r3, r3
 800437e:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004382:	fab3 f383 	clz	r3, r3
 8004386:	b2db      	uxtb	r3, r3
 8004388:	3301      	adds	r3, #1
 800438a:	f003 031f 	and.w	r3, r3, #31
 800438e:	2101      	movs	r1, #1
 8004390:	fa01 f303 	lsl.w	r3, r1, r3
 8004394:	ea42 0103 	orr.w	r1, r2, r3
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d10a      	bne.n	80043ba <HAL_ADCEx_InjectedConfigChannel+0x68a>
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	0e9b      	lsrs	r3, r3, #26
 80043aa:	3301      	adds	r3, #1
 80043ac:	f003 021f 	and.w	r2, r3, #31
 80043b0:	4613      	mov	r3, r2
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	4413      	add	r3, r2
 80043b6:	051b      	lsls	r3, r3, #20
 80043b8:	e011      	b.n	80043de <HAL_ADCEx_InjectedConfigChannel+0x6ae>
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c2:	fa93 f3a3 	rbit	r3, r3
 80043c6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80043c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ca:	fab3 f383 	clz	r3, r3
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	3301      	adds	r3, #1
 80043d2:	f003 021f 	and.w	r2, r3, #31
 80043d6:	4613      	mov	r3, r2
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	4413      	add	r3, r2
 80043dc:	051b      	lsls	r3, r3, #20
 80043de:	430b      	orrs	r3, r1
 80043e0:	e069      	b.n	80044b6 <HAL_ADCEx_InjectedConfigChannel+0x786>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d107      	bne.n	80043fe <HAL_ADCEx_InjectedConfigChannel+0x6ce>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	0e9b      	lsrs	r3, r3, #26
 80043f4:	3301      	adds	r3, #1
 80043f6:	069b      	lsls	r3, r3, #26
 80043f8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80043fc:	e00e      	b.n	800441c <HAL_ADCEx_InjectedConfigChannel+0x6ec>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004406:	fa93 f3a3 	rbit	r3, r3
 800440a:	623b      	str	r3, [r7, #32]
  return result;
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	fab3 f383 	clz	r3, r3
 8004412:	b2db      	uxtb	r3, r3
 8004414:	3301      	adds	r3, #1
 8004416:	069b      	lsls	r3, r3, #26
 8004418:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004424:	2b00      	cmp	r3, #0
 8004426:	d109      	bne.n	800443c <HAL_ADCEx_InjectedConfigChannel+0x70c>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	0e9b      	lsrs	r3, r3, #26
 800442e:	3301      	adds	r3, #1
 8004430:	f003 031f 	and.w	r3, r3, #31
 8004434:	2101      	movs	r1, #1
 8004436:	fa01 f303 	lsl.w	r3, r1, r3
 800443a:	e010      	b.n	800445e <HAL_ADCEx_InjectedConfigChannel+0x72e>
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	fa93 f3a3 	rbit	r3, r3
 8004448:	61bb      	str	r3, [r7, #24]
  return result;
 800444a:	69bb      	ldr	r3, [r7, #24]
 800444c:	fab3 f383 	clz	r3, r3
 8004450:	b2db      	uxtb	r3, r3
 8004452:	3301      	adds	r3, #1
 8004454:	f003 031f 	and.w	r3, r3, #31
 8004458:	2101      	movs	r1, #1
 800445a:	fa01 f303 	lsl.w	r3, r1, r3
 800445e:	ea42 0103 	orr.w	r1, r2, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10d      	bne.n	800448a <HAL_ADCEx_InjectedConfigChannel+0x75a>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	0e9b      	lsrs	r3, r3, #26
 8004474:	3301      	adds	r3, #1
 8004476:	f003 021f 	and.w	r2, r3, #31
 800447a:	4613      	mov	r3, r2
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	4413      	add	r3, r2
 8004480:	3b1e      	subs	r3, #30
 8004482:	051b      	lsls	r3, r3, #20
 8004484:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004488:	e014      	b.n	80044b4 <HAL_ADCEx_InjectedConfigChannel+0x784>
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	fa93 f3a3 	rbit	r3, r3
 8004496:	613b      	str	r3, [r7, #16]
  return result;
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	fab3 f383 	clz	r3, r3
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	3301      	adds	r3, #1
 80044a2:	f003 021f 	and.w	r2, r3, #31
 80044a6:	4613      	mov	r3, r2
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	4413      	add	r3, r2
 80044ac:	3b1e      	subs	r3, #30
 80044ae:	051b      	lsls	r3, r3, #20
 80044b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80044b4:	430b      	orrs	r3, r1
 80044b6:	683a      	ldr	r2, [r7, #0]
 80044b8:	6892      	ldr	r2, [r2, #8]
 80044ba:	4619      	mov	r1, r3
 80044bc:	f7ff f9c1 	bl	8003842 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	4b2a      	ldr	r3, [pc, #168]	; (8004570 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 80044c6:	4013      	ands	r3, r2
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d079      	beq.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044cc:	4829      	ldr	r0, [pc, #164]	; (8004574 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 80044ce:	f7ff f90a 	bl	80036e6 <LL_ADC_GetCommonPathInternalCh>
 80044d2:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a27      	ldr	r2, [pc, #156]	; (8004578 <HAL_ADCEx_InjectedConfigChannel+0x848>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d004      	beq.n	80044ea <HAL_ADCEx_InjectedConfigChannel+0x7ba>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a25      	ldr	r2, [pc, #148]	; (800457c <HAL_ADCEx_InjectedConfigChannel+0x84c>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d126      	bne.n	8004538 <HAL_ADCEx_InjectedConfigChannel+0x808>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80044ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80044ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d120      	bne.n	8004538 <HAL_ADCEx_InjectedConfigChannel+0x808>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80044fe:	d15f      	bne.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004500:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004504:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004508:	4619      	mov	r1, r3
 800450a:	481a      	ldr	r0, [pc, #104]	; (8004574 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 800450c:	f7ff f8d8 	bl	80036c0 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004510:	4b1b      	ldr	r3, [pc, #108]	; (8004580 <HAL_ADCEx_InjectedConfigChannel+0x850>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	099b      	lsrs	r3, r3, #6
 8004516:	4a1b      	ldr	r2, [pc, #108]	; (8004584 <HAL_ADCEx_InjectedConfigChannel+0x854>)
 8004518:	fba2 2303 	umull	r2, r3, r2, r3
 800451c:	099a      	lsrs	r2, r3, #6
 800451e:	4613      	mov	r3, r2
 8004520:	005b      	lsls	r3, r3, #1
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8004528:	e002      	b.n	8004530 <HAL_ADCEx_InjectedConfigChannel+0x800>
        {
          wait_loop_index--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	3b01      	subs	r3, #1
 800452e:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1f9      	bne.n	800452a <HAL_ADCEx_InjectedConfigChannel+0x7fa>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004536:	e043      	b.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a12      	ldr	r2, [pc, #72]	; (8004588 <HAL_ADCEx_InjectedConfigChannel+0x858>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d126      	bne.n	8004590 <HAL_ADCEx_InjectedConfigChannel+0x860>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004542:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004546:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d120      	bne.n	8004590 <HAL_ADCEx_InjectedConfigChannel+0x860>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a0e      	ldr	r2, [pc, #56]	; (800458c <HAL_ADCEx_InjectedConfigChannel+0x85c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d033      	beq.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004558:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800455c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004560:	4619      	mov	r1, r3
 8004562:	4804      	ldr	r0, [pc, #16]	; (8004574 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 8004564:	f7ff f8ac 	bl	80036c0 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004568:	e02a      	b.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
 800456a:	bf00      	nop
 800456c:	407f0000 	.word	0x407f0000
 8004570:	80080000 	.word	0x80080000
 8004574:	50000300 	.word	0x50000300
 8004578:	c3210000 	.word	0xc3210000
 800457c:	90c00010 	.word	0x90c00010
 8004580:	20000000 	.word	0x20000000
 8004584:	053e2d63 	.word	0x053e2d63
 8004588:	c7520000 	.word	0xc7520000
 800458c:	50000100 	.word	0x50000100
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a0f      	ldr	r2, [pc, #60]	; (80045d4 <HAL_ADCEx_InjectedConfigChannel+0x8a4>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d112      	bne.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800459a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800459e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d10c      	bne.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a0b      	ldr	r2, [pc, #44]	; (80045d8 <HAL_ADCEx_InjectedConfigChannel+0x8a8>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d007      	beq.n	80045c0 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80045b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80045b8:	4619      	mov	r1, r3
 80045ba:	4808      	ldr	r0, [pc, #32]	; (80045dc <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 80045bc:	f7ff f880 	bl	80036c0 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80045c8:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	37a0      	adds	r7, #160	; 0xa0
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	cb840000 	.word	0xcb840000
 80045d8:	50000100 	.word	0x50000100
 80045dc:	50000300 	.word	0x50000300

080045e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80045e0:	b590      	push	{r4, r7, lr}
 80045e2:	b0a1      	sub	sp, #132	; 0x84
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045ea:	2300      	movs	r3, #0
 80045ec:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d101      	bne.n	80045fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80045fa:	2302      	movs	r3, #2
 80045fc:	e087      	b.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800460e:	d102      	bne.n	8004616 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004610:	4b41      	ldr	r3, [pc, #260]	; (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8004612:	60bb      	str	r3, [r7, #8]
 8004614:	e001      	b.n	800461a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004616:	2300      	movs	r3, #0
 8004618:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10b      	bne.n	8004638 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004624:	f043 0220 	orr.w	r2, r3, #32
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e06a      	b.n	800470e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff f99c 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 8004640:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f7ff f996 	bl	8003978 <LL_ADC_REG_IsConversionOngoing>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d14c      	bne.n	80046ec <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004652:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004654:	2b00      	cmp	r3, #0
 8004656:	d149      	bne.n	80046ec <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004658:	4b30      	ldr	r3, [pc, #192]	; (800471c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800465a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d028      	beq.n	80046b6 <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004664:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	6859      	ldr	r1, [r3, #4]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004676:	035b      	lsls	r3, r3, #13
 8004678:	430b      	orrs	r3, r1
 800467a:	431a      	orrs	r2, r3
 800467c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800467e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004680:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004684:	f7ff f938 	bl	80038f8 <LL_ADC_IsEnabled>
 8004688:	4604      	mov	r4, r0
 800468a:	4823      	ldr	r0, [pc, #140]	; (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800468c:	f7ff f934 	bl	80038f8 <LL_ADC_IsEnabled>
 8004690:	4603      	mov	r3, r0
 8004692:	4323      	orrs	r3, r4
 8004694:	2b00      	cmp	r3, #0
 8004696:	d133      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004698:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80046a0:	f023 030f 	bic.w	r3, r3, #15
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	6811      	ldr	r1, [r2, #0]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	6892      	ldr	r2, [r2, #8]
 80046ac:	430a      	orrs	r2, r1
 80046ae:	431a      	orrs	r2, r3
 80046b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046b2:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046b4:	e024      	b.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80046b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80046be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046c0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80046c2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80046c6:	f7ff f917 	bl	80038f8 <LL_ADC_IsEnabled>
 80046ca:	4604      	mov	r4, r0
 80046cc:	4812      	ldr	r0, [pc, #72]	; (8004718 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80046ce:	f7ff f913 	bl	80038f8 <LL_ADC_IsEnabled>
 80046d2:	4603      	mov	r3, r0
 80046d4:	4323      	orrs	r3, r4
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d112      	bne.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80046da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80046e2:	f023 030f 	bic.w	r3, r3, #15
 80046e6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80046e8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80046ea:	e009      	b.n	8004700 <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f0:	f043 0220 	orr.w	r2, r3, #32
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80046fe:	e000      	b.n	8004702 <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004700:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800470a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 800470e:	4618      	mov	r0, r3
 8004710:	3784      	adds	r7, #132	; 0x84
 8004712:	46bd      	mov	sp, r7
 8004714:	bd90      	pop	{r4, r7, pc}
 8004716:	bf00      	nop
 8004718:	50000100 	.word	0x50000100
 800471c:	50000300 	.word	0x50000300

08004720 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004720:	b480      	push	{r7}
 8004722:	b085      	sub	sp, #20
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f003 0307 	and.w	r3, r3, #7
 800472e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004730:	4b0c      	ldr	r3, [pc, #48]	; (8004764 <__NVIC_SetPriorityGrouping+0x44>)
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004736:	68ba      	ldr	r2, [r7, #8]
 8004738:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800473c:	4013      	ands	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004748:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800474c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004752:	4a04      	ldr	r2, [pc, #16]	; (8004764 <__NVIC_SetPriorityGrouping+0x44>)
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	60d3      	str	r3, [r2, #12]
}
 8004758:	bf00      	nop
 800475a:	3714      	adds	r7, #20
 800475c:	46bd      	mov	sp, r7
 800475e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004762:	4770      	bx	lr
 8004764:	e000ed00 	.word	0xe000ed00

08004768 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004768:	b480      	push	{r7}
 800476a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800476c:	4b04      	ldr	r3, [pc, #16]	; (8004780 <__NVIC_GetPriorityGrouping+0x18>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	0a1b      	lsrs	r3, r3, #8
 8004772:	f003 0307 	and.w	r3, r3, #7
}
 8004776:	4618      	mov	r0, r3
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr
 8004780:	e000ed00 	.word	0xe000ed00

08004784 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	4603      	mov	r3, r0
 800478c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800478e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004792:	2b00      	cmp	r3, #0
 8004794:	db0b      	blt.n	80047ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004796:	79fb      	ldrb	r3, [r7, #7]
 8004798:	f003 021f 	and.w	r2, r3, #31
 800479c:	4907      	ldr	r1, [pc, #28]	; (80047bc <__NVIC_EnableIRQ+0x38>)
 800479e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a2:	095b      	lsrs	r3, r3, #5
 80047a4:	2001      	movs	r0, #1
 80047a6:	fa00 f202 	lsl.w	r2, r0, r2
 80047aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	e000e100 	.word	0xe000e100

080047c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	4603      	mov	r3, r0
 80047c8:	6039      	str	r1, [r7, #0]
 80047ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	db0a      	blt.n	80047ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	b2da      	uxtb	r2, r3
 80047d8:	490c      	ldr	r1, [pc, #48]	; (800480c <__NVIC_SetPriority+0x4c>)
 80047da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047de:	0112      	lsls	r2, r2, #4
 80047e0:	b2d2      	uxtb	r2, r2
 80047e2:	440b      	add	r3, r1
 80047e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047e8:	e00a      	b.n	8004800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	b2da      	uxtb	r2, r3
 80047ee:	4908      	ldr	r1, [pc, #32]	; (8004810 <__NVIC_SetPriority+0x50>)
 80047f0:	79fb      	ldrb	r3, [r7, #7]
 80047f2:	f003 030f 	and.w	r3, r3, #15
 80047f6:	3b04      	subs	r3, #4
 80047f8:	0112      	lsls	r2, r2, #4
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	440b      	add	r3, r1
 80047fe:	761a      	strb	r2, [r3, #24]
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	e000e100 	.word	0xe000e100
 8004810:	e000ed00 	.word	0xe000ed00

08004814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004814:	b480      	push	{r7}
 8004816:	b089      	sub	sp, #36	; 0x24
 8004818:	af00      	add	r7, sp, #0
 800481a:	60f8      	str	r0, [r7, #12]
 800481c:	60b9      	str	r1, [r7, #8]
 800481e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	f1c3 0307 	rsb	r3, r3, #7
 800482e:	2b04      	cmp	r3, #4
 8004830:	bf28      	it	cs
 8004832:	2304      	movcs	r3, #4
 8004834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004836:	69fb      	ldr	r3, [r7, #28]
 8004838:	3304      	adds	r3, #4
 800483a:	2b06      	cmp	r3, #6
 800483c:	d902      	bls.n	8004844 <NVIC_EncodePriority+0x30>
 800483e:	69fb      	ldr	r3, [r7, #28]
 8004840:	3b03      	subs	r3, #3
 8004842:	e000      	b.n	8004846 <NVIC_EncodePriority+0x32>
 8004844:	2300      	movs	r3, #0
 8004846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004848:	f04f 32ff 	mov.w	r2, #4294967295
 800484c:	69bb      	ldr	r3, [r7, #24]
 800484e:	fa02 f303 	lsl.w	r3, r2, r3
 8004852:	43da      	mvns	r2, r3
 8004854:	68bb      	ldr	r3, [r7, #8]
 8004856:	401a      	ands	r2, r3
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800485c:	f04f 31ff 	mov.w	r1, #4294967295
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	fa01 f303 	lsl.w	r3, r1, r3
 8004866:	43d9      	mvns	r1, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800486c:	4313      	orrs	r3, r2
         );
}
 800486e:	4618      	mov	r0, r3
 8004870:	3724      	adds	r7, #36	; 0x24
 8004872:	46bd      	mov	sp, r7
 8004874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004878:	4770      	bx	lr
	...

0800487c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	3b01      	subs	r3, #1
 8004888:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800488c:	d301      	bcc.n	8004892 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800488e:	2301      	movs	r3, #1
 8004890:	e00f      	b.n	80048b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004892:	4a0a      	ldr	r2, [pc, #40]	; (80048bc <SysTick_Config+0x40>)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3b01      	subs	r3, #1
 8004898:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800489a:	210f      	movs	r1, #15
 800489c:	f04f 30ff 	mov.w	r0, #4294967295
 80048a0:	f7ff ff8e 	bl	80047c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048a4:	4b05      	ldr	r3, [pc, #20]	; (80048bc <SysTick_Config+0x40>)
 80048a6:	2200      	movs	r2, #0
 80048a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80048aa:	4b04      	ldr	r3, [pc, #16]	; (80048bc <SysTick_Config+0x40>)
 80048ac:	2207      	movs	r2, #7
 80048ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3708      	adds	r7, #8
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	e000e010 	.word	0xe000e010

080048c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f7ff ff29 	bl	8004720 <__NVIC_SetPriorityGrouping>
}
 80048ce:	bf00      	nop
 80048d0:	3708      	adds	r7, #8
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b086      	sub	sp, #24
 80048da:	af00      	add	r7, sp, #0
 80048dc:	4603      	mov	r3, r0
 80048de:	60b9      	str	r1, [r7, #8]
 80048e0:	607a      	str	r2, [r7, #4]
 80048e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80048e4:	f7ff ff40 	bl	8004768 <__NVIC_GetPriorityGrouping>
 80048e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	68b9      	ldr	r1, [r7, #8]
 80048ee:	6978      	ldr	r0, [r7, #20]
 80048f0:	f7ff ff90 	bl	8004814 <NVIC_EncodePriority>
 80048f4:	4602      	mov	r2, r0
 80048f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048fa:	4611      	mov	r1, r2
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7ff ff5f 	bl	80047c0 <__NVIC_SetPriority>
}
 8004902:	bf00      	nop
 8004904:	3718      	adds	r7, #24
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b082      	sub	sp, #8
 800490e:	af00      	add	r7, sp, #0
 8004910:	4603      	mov	r3, r0
 8004912:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004914:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004918:	4618      	mov	r0, r3
 800491a:	f7ff ff33 	bl	8004784 <__NVIC_EnableIRQ>
}
 800491e:	bf00      	nop
 8004920:	3708      	adds	r7, #8
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b082      	sub	sp, #8
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7ff ffa4 	bl	800487c <SysTick_Config>
 8004934:	4603      	mov	r3, r0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b084      	sub	sp, #16
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004950:	b2db      	uxtb	r3, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d00d      	beq.n	8004972 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	2204      	movs	r2, #4
 800495a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2200      	movs	r2, #0
 8004968:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	73fb      	strb	r3, [r7, #15]
 8004970:	e047      	b.n	8004a02 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f022 020e 	bic.w	r2, r2, #14
 8004980:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 0201 	bic.w	r2, r2, #1
 8004990:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800499c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a6:	f003 021f 	and.w	r2, r3, #31
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	2101      	movs	r1, #1
 80049b0:	fa01 f202 	lsl.w	r2, r1, r2
 80049b4:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80049be:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00c      	beq.n	80049e2 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049d6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80049e0:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	4798      	blx	r3
    }
  }
  return status;
 8004a02:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a04:	4618      	mov	r0, r3
 8004a06:	3710      	adds	r7, #16
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004a16:	2300      	movs	r3, #0
 8004a18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004a1a:	e15a      	b.n	8004cd2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681a      	ldr	r2, [r3, #0]
 8004a20:	2101      	movs	r1, #1
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	fa01 f303 	lsl.w	r3, r1, r3
 8004a28:	4013      	ands	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f000 814c 	beq.w	8004ccc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d00b      	beq.n	8004a54 <HAL_GPIO_Init+0x48>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d007      	beq.n	8004a54 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004a48:	2b11      	cmp	r3, #17
 8004a4a:	d003      	beq.n	8004a54 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	2b12      	cmp	r3, #18
 8004a52:	d130      	bne.n	8004ab6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	005b      	lsls	r3, r3, #1
 8004a5e:	2203      	movs	r2, #3
 8004a60:	fa02 f303 	lsl.w	r3, r2, r3
 8004a64:	43db      	mvns	r3, r3
 8004a66:	693a      	ldr	r2, [r7, #16]
 8004a68:	4013      	ands	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	68da      	ldr	r2, [r3, #12]
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	fa02 f303 	lsl.w	r3, r2, r3
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	693a      	ldr	r2, [r7, #16]
 8004a82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43db      	mvns	r3, r3
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4013      	ands	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	091b      	lsrs	r3, r3, #4
 8004aa0:	f003 0201 	and.w	r2, r3, #1
 8004aa4:	697b      	ldr	r3, [r7, #20]
 8004aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68db      	ldr	r3, [r3, #12]
 8004aba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	005b      	lsls	r3, r3, #1
 8004ac0:	2203      	movs	r2, #3
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	4013      	ands	r3, r2
 8004acc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	689a      	ldr	r2, [r3, #8]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	693a      	ldr	r2, [r7, #16]
 8004adc:	4313      	orrs	r3, r2
 8004ade:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	693a      	ldr	r2, [r7, #16]
 8004ae4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d003      	beq.n	8004af6 <HAL_GPIO_Init+0xea>
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	2b12      	cmp	r3, #18
 8004af4:	d123      	bne.n	8004b3e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	08da      	lsrs	r2, r3, #3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	3208      	adds	r2, #8
 8004afe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b02:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	220f      	movs	r2, #15
 8004b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b12:	43db      	mvns	r3, r3
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	4013      	ands	r3, r2
 8004b18:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	f003 0307 	and.w	r3, r3, #7
 8004b24:	009b      	lsls	r3, r3, #2
 8004b26:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2a:	693a      	ldr	r2, [r7, #16]
 8004b2c:	4313      	orrs	r3, r2
 8004b2e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	08da      	lsrs	r2, r3, #3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3208      	adds	r2, #8
 8004b38:	6939      	ldr	r1, [r7, #16]
 8004b3a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	005b      	lsls	r3, r3, #1
 8004b48:	2203      	movs	r2, #3
 8004b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b4e:	43db      	mvns	r3, r3
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	4013      	ands	r3, r2
 8004b54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	f003 0203 	and.w	r2, r3, #3
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	fa02 f303 	lsl.w	r3, r2, r3
 8004b66:	693a      	ldr	r2, [r7, #16]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f000 80a6 	beq.w	8004ccc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b80:	4b5b      	ldr	r3, [pc, #364]	; (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b84:	4a5a      	ldr	r2, [pc, #360]	; (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b86:	f043 0301 	orr.w	r3, r3, #1
 8004b8a:	6613      	str	r3, [r2, #96]	; 0x60
 8004b8c:	4b58      	ldr	r3, [pc, #352]	; (8004cf0 <HAL_GPIO_Init+0x2e4>)
 8004b8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004b90:	f003 0301 	and.w	r3, r3, #1
 8004b94:	60bb      	str	r3, [r7, #8]
 8004b96:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b98:	4a56      	ldr	r2, [pc, #344]	; (8004cf4 <HAL_GPIO_Init+0x2e8>)
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	089b      	lsrs	r3, r3, #2
 8004b9e:	3302      	adds	r3, #2
 8004ba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ba4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	f003 0303 	and.w	r3, r3, #3
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	220f      	movs	r2, #15
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	43db      	mvns	r3, r3
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	4013      	ands	r3, r2
 8004bba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004bc2:	d01f      	beq.n	8004c04 <HAL_GPIO_Init+0x1f8>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a4c      	ldr	r2, [pc, #304]	; (8004cf8 <HAL_GPIO_Init+0x2ec>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d019      	beq.n	8004c00 <HAL_GPIO_Init+0x1f4>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	4a4b      	ldr	r2, [pc, #300]	; (8004cfc <HAL_GPIO_Init+0x2f0>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d013      	beq.n	8004bfc <HAL_GPIO_Init+0x1f0>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a4a      	ldr	r2, [pc, #296]	; (8004d00 <HAL_GPIO_Init+0x2f4>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d00d      	beq.n	8004bf8 <HAL_GPIO_Init+0x1ec>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a49      	ldr	r2, [pc, #292]	; (8004d04 <HAL_GPIO_Init+0x2f8>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d007      	beq.n	8004bf4 <HAL_GPIO_Init+0x1e8>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a48      	ldr	r2, [pc, #288]	; (8004d08 <HAL_GPIO_Init+0x2fc>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d101      	bne.n	8004bf0 <HAL_GPIO_Init+0x1e4>
 8004bec:	2305      	movs	r3, #5
 8004bee:	e00a      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf0:	2306      	movs	r3, #6
 8004bf2:	e008      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	e006      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e004      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	e002      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004c00:	2301      	movs	r3, #1
 8004c02:	e000      	b.n	8004c06 <HAL_GPIO_Init+0x1fa>
 8004c04:	2300      	movs	r3, #0
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	f002 0203 	and.w	r2, r2, #3
 8004c0c:	0092      	lsls	r2, r2, #2
 8004c0e:	4093      	lsls	r3, r2
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c16:	4937      	ldr	r1, [pc, #220]	; (8004cf4 <HAL_GPIO_Init+0x2e8>)
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	089b      	lsrs	r3, r3, #2
 8004c1c:	3302      	adds	r3, #2
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004c24:	4b39      	ldr	r3, [pc, #228]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4013      	ands	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	4313      	orrs	r3, r2
 8004c46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004c48:	4a30      	ldr	r2, [pc, #192]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004c4e:	4b2f      	ldr	r3, [pc, #188]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	43db      	mvns	r3, r3
 8004c58:	693a      	ldr	r2, [r7, #16]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004c6a:	693a      	ldr	r2, [r7, #16]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004c72:	4a26      	ldr	r2, [pc, #152]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c78:	4b24      	ldr	r3, [pc, #144]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	43db      	mvns	r3, r3
 8004c82:	693a      	ldr	r2, [r7, #16]
 8004c84:	4013      	ands	r3, r2
 8004c86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004c9c:	4a1b      	ldr	r2, [pc, #108]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ca2:	4b1a      	ldr	r3, [pc, #104]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004ca4:	68db      	ldr	r3, [r3, #12]
 8004ca6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	43db      	mvns	r3, r3
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d003      	beq.n	8004cc6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004cbe:	693a      	ldr	r2, [r7, #16]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cc6:	4a11      	ldr	r2, [pc, #68]	; (8004d0c <HAL_GPIO_Init+0x300>)
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	f47f ae9d 	bne.w	8004a1c <HAL_GPIO_Init+0x10>
  }
}
 8004ce2:	bf00      	nop
 8004ce4:	371c      	adds	r7, #28
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	40021000 	.word	0x40021000
 8004cf4:	40010000 	.word	0x40010000
 8004cf8:	48000400 	.word	0x48000400
 8004cfc:	48000800 	.word	0x48000800
 8004d00:	48000c00 	.word	0x48000c00
 8004d04:	48001000 	.word	0x48001000
 8004d08:	48001400 	.word	0x48001400
 8004d0c:	40010400 	.word	0x40010400

08004d10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b082      	sub	sp, #8
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004d1a:	4b08      	ldr	r3, [pc, #32]	; (8004d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d1c:	695a      	ldr	r2, [r3, #20]
 8004d1e:	88fb      	ldrh	r3, [r7, #6]
 8004d20:	4013      	ands	r3, r2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d006      	beq.n	8004d34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d26:	4a05      	ldr	r2, [pc, #20]	; (8004d3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d28:	88fb      	ldrh	r3, [r7, #6]
 8004d2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d2c:	88fb      	ldrh	r3, [r7, #6]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7fd f934 	bl	8001f9c <HAL_GPIO_EXTI_Callback>
  }
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	40010400 	.word	0x40010400

08004d40 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e0bb      	b.n	8004ece <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b05      	cmp	r3, #5
 8004d60:	d101      	bne.n	8004d66 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e0b3      	b.n	8004ece <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d101      	bne.n	8004d76 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e0ab      	b.n	8004ece <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d76:	4b58      	ldr	r3, [pc, #352]	; (8004ed8 <HAL_OPAMP_Init+0x198>)
 8004d78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d7a:	4a57      	ldr	r2, [pc, #348]	; (8004ed8 <HAL_OPAMP_Init+0x198>)
 8004d7c:	f043 0301 	orr.w	r3, r3, #1
 8004d80:	6613      	str	r3, [r2, #96]	; 0x60
 8004d82:	4b55      	ldr	r3, [pc, #340]	; (8004ed8 <HAL_OPAMP_Init+0x198>)
 8004d84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d86:	f003 0301 	and.w	r3, r3, #1
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d103      	bne.n	8004da2 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f7fd fa6e 	bl	8002284 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	689b      	ldr	r3, [r3, #8]
 8004dac:	2b40      	cmp	r3, #64	; 0x40
 8004dae:	d003      	beq.n	8004db8 <HAL_OPAMP_Init+0x78>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	2b60      	cmp	r3, #96	; 0x60
 8004db6:	d133      	bne.n	8004e20 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f023 0110 	bic.w	r1, r3, #16
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	4b41      	ldr	r3, [pc, #260]	; (8004edc <HAL_OPAMP_Init+0x19c>)
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	687a      	ldr	r2, [r7, #4]
 8004dda:	6851      	ldr	r1, [r2, #4]
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	6892      	ldr	r2, [r2, #8]
 8004de0:	4311      	orrs	r1, r2
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	6912      	ldr	r2, [r2, #16]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	7d09      	ldrb	r1, [r1, #20]
 8004dec:	2901      	cmp	r1, #1
 8004dee:	d102      	bne.n	8004df6 <HAL_OPAMP_Init+0xb6>
 8004df0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004df4:	e000      	b.n	8004df8 <HAL_OPAMP_Init+0xb8>
 8004df6:	2100      	movs	r1, #0
 8004df8:	4311      	orrs	r1, r2
 8004dfa:	687a      	ldr	r2, [r7, #4]
 8004dfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004dfe:	4311      	orrs	r1, r2
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004e04:	4311      	orrs	r1, r2
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e0a:	04d2      	lsls	r2, r2, #19
 8004e0c:	4311      	orrs	r1, r2
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e12:	0612      	lsls	r2, r2, #24
 8004e14:	4311      	orrs	r1, r2
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	6812      	ldr	r2, [r2, #0]
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	6013      	str	r3, [r2, #0]
 8004e1e:	e035      	b.n	8004e8c <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f023 0110 	bic.w	r1, r3, #16
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	430a      	orrs	r2, r1
 8004e34:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	4b27      	ldr	r3, [pc, #156]	; (8004edc <HAL_OPAMP_Init+0x19c>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6851      	ldr	r1, [r2, #4]
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	6892      	ldr	r2, [r2, #8]
 8004e48:	4311      	orrs	r1, r2
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	68d2      	ldr	r2, [r2, #12]
 8004e4e:	4311      	orrs	r1, r2
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6912      	ldr	r2, [r2, #16]
 8004e54:	430a      	orrs	r2, r1
 8004e56:	6879      	ldr	r1, [r7, #4]
 8004e58:	7d09      	ldrb	r1, [r1, #20]
 8004e5a:	2901      	cmp	r1, #1
 8004e5c:	d102      	bne.n	8004e64 <HAL_OPAMP_Init+0x124>
 8004e5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e62:	e000      	b.n	8004e66 <HAL_OPAMP_Init+0x126>
 8004e64:	2100      	movs	r1, #0
 8004e66:	4311      	orrs	r1, r2
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e6c:	4311      	orrs	r1, r2
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004e72:	4311      	orrs	r1, r2
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004e78:	04d2      	lsls	r2, r2, #19
 8004e7a:	4311      	orrs	r1, r2
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e80:	0612      	lsls	r2, r2, #24
 8004e82:	4311      	orrs	r1, r2
 8004e84:	687a      	ldr	r2, [r7, #4]
 8004e86:	6812      	ldr	r2, [r2, #0]
 8004e88:	430b      	orrs	r3, r1
 8004e8a:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	db10      	blt.n	8004eb8 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	699a      	ldr	r2, [r3, #24]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	69db      	ldr	r3, [r3, #28]
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	430a      	orrs	r2, r1
 8004eb6:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d103      	bne.n	8004ecc <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	40021000 	.word	0x40021000
 8004edc:	e0003e11 	.word	0xe0003e11

08004ee0 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b085      	sub	sp, #20
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d102      	bne.n	8004ef8 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	73fb      	strb	r3, [r7, #15]
 8004ef6:	e01d      	b.n	8004f34 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	2b05      	cmp	r3, #5
 8004f02:	d102      	bne.n	8004f0a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
 8004f08:	e014      	b.n	8004f34 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f10:	b2db      	uxtb	r3, r3
 8004f12:	2b01      	cmp	r3, #1
 8004f14:	d10c      	bne.n	8004f30 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f042 0201 	orr.w	r2, r2, #1
 8004f24:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2204      	movs	r2, #4
 8004f2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8004f2e:	e001      	b.n	8004f34 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3714      	adds	r7, #20
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_OPAMPEx_SelfCalibrateAll>:
                                               OPAMP_HandleTypeDef *hopamp3, OPAMP_HandleTypeDef *hopamp4, OPAMP_HandleTypeDef *hopamp5, OPAMP_HandleTypeDef *hopamp6)
#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx) || defined(STM32G471xx)
HAL_StatusTypeDef HAL_OPAMPEx_SelfCalibrateAll(OPAMP_HandleTypeDef *hopamp1, OPAMP_HandleTypeDef *hopamp2,
                                               OPAMP_HandleTypeDef *hopamp3)
#endif
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b08c      	sub	sp, #48	; 0x30
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	60f8      	str	r0, [r7, #12]
 8004f4a:	60b9      	str	r1, [r7, #8]
 8004f4c:	607a      	str	r2, [r7, #4]
  uint32_t trimmingvaluep6;
#endif

  uint32_t delta;

  if ((hopamp1 == NULL) || (hopamp2 == NULL) || (hopamp3 == NULL)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d005      	beq.n	8004f60 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d002      	beq.n	8004f60 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d101      	bne.n	8004f64 <HAL_OPAMPEx_SelfCalibrateAll+0x22>
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
      || (hopamp4 == NULL) || (hopamp5 == NULL) || (hopamp6 == NULL)
#endif
     )
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e2df      	b.n	8005524 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp1->State != HAL_OPAMP_STATE_READY)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d001      	beq.n	8004f74 <HAL_OPAMPEx_SelfCalibrateAll+0x32>
  {
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e2d7      	b.n	8005524 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp2->State != HAL_OPAMP_STATE_READY)
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d001      	beq.n	8004f84 <HAL_OPAMPEx_SelfCalibrateAll+0x42>
  {
    return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e2cf      	b.n	8005524 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp3->State != HAL_OPAMP_STATE_READY)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d001      	beq.n	8004f94 <HAL_OPAMPEx_SelfCalibrateAll+0x52>
  {
    return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e2c7      	b.n	8005524 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp6->Instance));
#endif

    /* Set Calibration mode */
    /* Non-inverting input connected to calibration reference voltage. */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f042 0202 	orr.w	r2, r2, #2
 8004fa2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f042 0202 	orr.w	r2, r2, #2
 8004fb2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0202 	orr.w	r2, r2, #2
 8004fc2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_FORCEVP);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_FORCEVP);
#endif

    /*  user trimming values are used for offset calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_USERTRIM);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f042 0210 	orr.w	r2, r2, #16
 8004fd2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_USERTRIM);
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0210 	orr.w	r2, r2, #16
 8004fe2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_USERTRIM);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f042 0210 	orr.w	r2, r2, #16
 8004ff2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_USERTRIM);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_USERTRIM);
#endif

    /* Enable calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005002:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681a      	ldr	r2, [r3, #0]
 800500a:	68bb      	ldr	r3, [r7, #8]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005012:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005022:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* 1st calibration - N */
    /* Select 90% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005032:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681a      	ldr	r2, [r3, #0]
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005042:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681a      	ldr	r2, [r3, #0]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005052:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
#endif

    /* Enable the opamps */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f042 0201 	orr.w	r2, r2, #1
 8005072:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f042 0201 	orr.w	r2, r2, #1
 8005082:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluen1 = 16UL;
 8005084:	2310      	movs	r3, #16
 8005086:	62fb      	str	r3, [r7, #44]	; 0x2c
    trimmingvaluen2 = 16UL;
 8005088:	2310      	movs	r3, #16
 800508a:	627b      	str	r3, [r7, #36]	; 0x24
    trimmingvaluen3 = 16UL;
 800508c:	2310      	movs	r3, #16
 800508e:	61fb      	str	r3, [r7, #28]
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
    trimmingvaluen4 = 16UL;
    trimmingvaluen5 = 16UL;
    trimmingvaluen6 = 16UL;
#endif
    delta = 8UL;
 8005090:	2308      	movs	r3, #8
 8005092:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 8005094:	e056      	b.n	8005144 <HAL_OPAMPEx_SelfCalibrateAll+0x202>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80050a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050a2:	061a      	lsls	r2, r3, #24
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80050b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b8:	061a      	lsls	r2, r3, #24
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	061a      	lsls	r2, r3, #24
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	430a      	orrs	r2, r1
 80050d6:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80050d8:	2002      	movs	r0, #2
 80050da:	f7fd fd45 	bl	8002b68 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d004      	beq.n	80050f6 <HAL_OPAMPEx_SelfCalibrateAll+0x1b4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen1 += delta;
 80050ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	4413      	add	r3, r2
 80050f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80050f4:	e003      	b.n	80050fe <HAL_OPAMPEx_SelfCalibrateAll+0x1bc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen1 -= delta;
 80050f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005108:	2b00      	cmp	r3, #0
 800510a:	d004      	beq.n	8005116 <HAL_OPAMPEx_SelfCalibrateAll+0x1d4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen2 += delta;
 800510c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	4413      	add	r3, r2
 8005112:	627b      	str	r3, [r7, #36]	; 0x24
 8005114:	e003      	b.n	800511e <HAL_OPAMPEx_SelfCalibrateAll+0x1dc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen2 -= delta;
 8005116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005118:	697b      	ldr	r3, [r7, #20]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d004      	beq.n	8005136 <HAL_OPAMPEx_SelfCalibrateAll+0x1f4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen3 += delta;
 800512c:	69fa      	ldr	r2, [r7, #28]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	4413      	add	r3, r2
 8005132:	61fb      	str	r3, [r7, #28]
 8005134:	e003      	b.n	800513e <HAL_OPAMPEx_SelfCalibrateAll+0x1fc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen3 -= delta;
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	697b      	ldr	r3, [r7, #20]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	61fb      	str	r3, [r7, #28]
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen6 -= delta;
      }
#endif

      delta >>= 1;
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	085b      	lsrs	r3, r3, #1
 8005142:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1a5      	bne.n	8005096 <HAL_OPAMPEx_SelfCalibrateAll+0x154>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005154:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005156:	061a      	lsls	r2, r3, #24
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	430a      	orrs	r2, r1
 800515e:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 800516a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800516c:	061a      	lsls	r2, r3, #24
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005180:	69fb      	ldr	r3, [r7, #28]
 8005182:	061a      	lsls	r2, r3, #24
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 800518c:	2002      	movs	r0, #2
 800518e:	f7fd fceb 	bl	8002b68 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00d      	beq.n	80051bc <HAL_OPAMPEx_SelfCalibrateAll+0x27a>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen1++;
 80051a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a2:	3301      	adds	r3, #1
 80051a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80051b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051b2:	061a      	lsls	r2, r3, #24
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	430a      	orrs	r2, r1
 80051ba:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00d      	beq.n	80051e6 <HAL_OPAMPEx_SelfCalibrateAll+0x2a4>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen2++;
 80051ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051cc:	3301      	adds	r3, #1
 80051ce:	627b      	str	r3, [r7, #36]	; 0x24
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80051da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051dc:	061a      	lsls	r2, r3, #24
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00d      	beq.n	8005210 <HAL_OPAMPEx_SelfCalibrateAll+0x2ce>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen3++;
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	3301      	adds	r3, #1
 80051f8:	61fb      	str	r3, [r7, #28]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	061a      	lsls	r2, r3, #24
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	601a      	str	r2, [r3, #0]
    }
#endif

    /* 2nd calibration - P */
    /* Select 10% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005222:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800522e:	68bb      	ldr	r3, [r7, #8]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005236:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800524a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluep1 = 16UL;
 800524c:	2310      	movs	r3, #16
 800524e:	62bb      	str	r3, [r7, #40]	; 0x28
    trimmingvaluep2 = 16UL;
 8005250:	2310      	movs	r3, #16
 8005252:	623b      	str	r3, [r7, #32]
    trimmingvaluep3 = 16UL;
 8005254:	2310      	movs	r3, #16
 8005256:	61bb      	str	r3, [r7, #24]
    trimmingvaluep4 = 16UL;
    trimmingvaluep5 = 16UL;
    trimmingvaluep6 = 16UL;
#endif

    delta = 8UL;
 8005258:	2308      	movs	r3, #8
 800525a:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 800525c:	e056      	b.n	800530c <HAL_OPAMPEx_SelfCalibrateAll+0x3ca>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800526a:	04da      	lsls	r2, r3, #19
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 800527e:	6a3b      	ldr	r3, [r7, #32]
 8005280:	04da      	lsls	r2, r3, #19
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	430a      	orrs	r2, r1
 8005288:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	04da      	lsls	r2, r3, #19
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	430a      	orrs	r2, r1
 800529e:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80052a0:	2002      	movs	r0, #2
 80052a2:	f7fd fc61 	bl	8002b68 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d004      	beq.n	80052be <HAL_OPAMPEx_SelfCalibrateAll+0x37c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep1 += delta;
 80052b4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	4413      	add	r3, r2
 80052ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80052bc:	e003      	b.n	80052c6 <HAL_OPAMPEx_SelfCalibrateAll+0x384>
      }
      else
      {
        trimmingvaluep1 -= delta;
 80052be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	1ad3      	subs	r3, r2, r3
 80052c4:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d004      	beq.n	80052de <HAL_OPAMPEx_SelfCalibrateAll+0x39c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep2 += delta;
 80052d4:	6a3a      	ldr	r2, [r7, #32]
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	4413      	add	r3, r2
 80052da:	623b      	str	r3, [r7, #32]
 80052dc:	e003      	b.n	80052e6 <HAL_OPAMPEx_SelfCalibrateAll+0x3a4>
      }
      else
      {
        trimmingvaluep2 -= delta;
 80052de:	6a3a      	ldr	r2, [r7, #32]
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	623b      	str	r3, [r7, #32]
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d004      	beq.n	80052fe <HAL_OPAMPEx_SelfCalibrateAll+0x3bc>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep3 += delta;
 80052f4:	69ba      	ldr	r2, [r7, #24]
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	4413      	add	r3, r2
 80052fa:	61bb      	str	r3, [r7, #24]
 80052fc:	e003      	b.n	8005306 <HAL_OPAMPEx_SelfCalibrateAll+0x3c4>
      }
      else
      {
        trimmingvaluep3 -= delta;
 80052fe:	69ba      	ldr	r2, [r7, #24]
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	1ad3      	subs	r3, r2, r3
 8005304:	61bb      	str	r3, [r7, #24]
      {
        trimmingvaluep6 -= delta;
      }
#endif

      delta >>= 1;
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d1a5      	bne.n	800525e <HAL_OPAMPEx_SelfCalibrateAll+0x31c>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    /* Set candidate trimming */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 800531c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800531e:	04da      	lsls	r2, r3, #19
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	430a      	orrs	r2, r1
 8005326:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005332:	6a3b      	ldr	r3, [r7, #32]
 8005334:	04da      	lsls	r2, r3, #19
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	04da      	lsls	r2, r3, #19
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	430a      	orrs	r2, r1
 8005352:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 8005354:	2002      	movs	r0, #2
 8005356:	f7fd fc07 	bl	8002b68 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d00d      	beq.n	8005384 <HAL_OPAMPEx_SelfCalibrateAll+0x442>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep1++;
 8005368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800536a:	3301      	adds	r3, #1
 800536c:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800537a:	04da      	lsls	r2, r3, #19
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	430a      	orrs	r2, r1
 8005382:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00d      	beq.n	80053ae <HAL_OPAMPEx_SelfCalibrateAll+0x46c>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep2++;
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	3301      	adds	r3, #1
 8005396:	623b      	str	r3, [r7, #32]
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80053a2:	6a3b      	ldr	r3, [r7, #32]
 80053a4:	04da      	lsls	r2, r3, #19
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	430a      	orrs	r2, r1
 80053ac:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00d      	beq.n	80053d8 <HAL_OPAMPEx_SelfCalibrateAll+0x496>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep3++;
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	3301      	adds	r3, #1
 80053c0:	61bb      	str	r3, [r7, #24]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	04da      	lsls	r2, r3, #19
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep6 << OPAMP_INPUT_NONINVERTING);
    }
#endif

    /* Disable calibration */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053e6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681a      	ldr	r2, [r3, #0]
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053f6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005406:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_CALON);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* Disable the OPAMPs */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0201 	bic.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f022 0201 	bic.w	r2, r2, #1
 8005426:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f022 0201 	bic.w	r2, r2, #1
 8005436:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_OPAMPxEN);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Set normal operating mode back */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f022 0202 	bic.w	r2, r2, #2
 8005446:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f022 0202 	bic.w	r2, r2, #2
 8005456:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0202 	bic.w	r2, r2, #2
 8005466:	601a      	str	r2, [r3, #0]
    /* Self calibration is successful  */
    /* Store calibration(user timming) results in init structure. */
    /* Select user timming mode */

    /* Write calibration result N */
    hopamp1->Init.TrimmingValueN = trimmingvaluen1;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800546c:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp2->Init.TrimmingValueN = trimmingvaluen2;
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005472:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp3->Init.TrimmingValueN = trimmingvaluen3;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	69fa      	ldr	r2, [r7, #28]
 8005478:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp5->Init.TrimmingValueN = trimmingvaluen5;
    hopamp6->Init.TrimmingValueN = trimmingvaluen6;
#endif

    /* Write calibration result P */
    hopamp1->Init.TrimmingValueP = trimmingvaluep1;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800547e:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp2->Init.TrimmingValueP = trimmingvaluep2;
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	6a3a      	ldr	r2, [r7, #32]
 8005484:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp3->Init.TrimmingValueP = trimmingvaluep3;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	69ba      	ldr	r2, [r7, #24]
 800548a:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp6->Init.TrimmingValueP = trimmingvaluep6;
#endif

    /* Select user timming mode */
    /* And updated with calibrated settings */
    hopamp1->Init.UserTrimming = OPAMP_TRIMMING_USER;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2210      	movs	r2, #16
 8005490:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp2->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8005492:	68bb      	ldr	r3, [r7, #8]
 8005494:	2210      	movs	r2, #16
 8005496:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp3->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2210      	movs	r2, #16
 800549c:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp4->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp5->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp6->Init.UserTrimming = OPAMP_TRIMMING_USER;
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054aa:	061a      	lsls	r2, r3, #24
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	430a      	orrs	r2, r1
 80054b2:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c0:	061a      	lsls	r2, r3, #24
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	061a      	lsls	r2, r3, #24
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	430a      	orrs	r2, r1
 80054de:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp4->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen4 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen5 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen6 << OPAMP_INPUT_INVERTING);
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80054ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ec:	04da      	lsls	r2, r3, #19
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	430a      	orrs	r2, r1
 80054f4:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	04da      	lsls	r2, r3, #19
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	430a      	orrs	r2, r1
 800550a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	04da      	lsls	r2, r3, #19
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep4 << OPAMP_INPUT_NONINVERTING);
#endif

  }

  return HAL_OK;
 8005522:	2300      	movs	r3, #0
}
 8005524:	4618      	mov	r0, r3
 8005526:	3730      	adds	r7, #48	; 0x30
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d141      	bne.n	80055be <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800553a:	4b4b      	ldr	r3, [pc, #300]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005542:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005546:	d131      	bne.n	80055ac <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005548:	4b47      	ldr	r3, [pc, #284]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800554a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800554e:	4a46      	ldr	r2, [pc, #280]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005554:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005558:	4b43      	ldr	r3, [pc, #268]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005560:	4a41      	ldr	r2, [pc, #260]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005562:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005566:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005568:	4b40      	ldr	r3, [pc, #256]	; (800566c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2232      	movs	r2, #50	; 0x32
 800556e:	fb02 f303 	mul.w	r3, r2, r3
 8005572:	4a3f      	ldr	r2, [pc, #252]	; (8005670 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005574:	fba2 2303 	umull	r2, r3, r2, r3
 8005578:	0c9b      	lsrs	r3, r3, #18
 800557a:	3301      	adds	r3, #1
 800557c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800557e:	e002      	b.n	8005586 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3b01      	subs	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005586:	4b38      	ldr	r3, [pc, #224]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800558e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005592:	d102      	bne.n	800559a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1f2      	bne.n	8005580 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800559a:	4b33      	ldr	r3, [pc, #204]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055a6:	d158      	bne.n	800565a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e057      	b.n	800565c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055ac:	4b2e      	ldr	r3, [pc, #184]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055b2:	4a2d      	ldr	r2, [pc, #180]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80055bc:	e04d      	b.n	800565a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055c4:	d141      	bne.n	800564a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055c6:	4b28      	ldr	r3, [pc, #160]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80055ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055d2:	d131      	bne.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055d4:	4b24      	ldr	r3, [pc, #144]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055da:	4a23      	ldr	r2, [pc, #140]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055e4:	4b20      	ldr	r3, [pc, #128]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80055ec:	4a1e      	ldr	r2, [pc, #120]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80055f2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80055f4:	4b1d      	ldr	r3, [pc, #116]	; (800566c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	2232      	movs	r2, #50	; 0x32
 80055fa:	fb02 f303 	mul.w	r3, r2, r3
 80055fe:	4a1c      	ldr	r2, [pc, #112]	; (8005670 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005600:	fba2 2303 	umull	r2, r3, r2, r3
 8005604:	0c9b      	lsrs	r3, r3, #18
 8005606:	3301      	adds	r3, #1
 8005608:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800560a:	e002      	b.n	8005612 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	3b01      	subs	r3, #1
 8005610:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005612:	4b15      	ldr	r3, [pc, #84]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800561a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800561e:	d102      	bne.n	8005626 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d1f2      	bne.n	800560c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005626:	4b10      	ldr	r3, [pc, #64]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800562e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005632:	d112      	bne.n	800565a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005634:	2303      	movs	r3, #3
 8005636:	e011      	b.n	800565c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005638:	4b0b      	ldr	r3, [pc, #44]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800563a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800563e:	4a0a      	ldr	r2, [pc, #40]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005644:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005648:	e007      	b.n	800565a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800564a:	4b07      	ldr	r3, [pc, #28]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005652:	4a05      	ldr	r2, [pc, #20]	; (8005668 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005654:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005658:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800565a:	2300      	movs	r3, #0
}
 800565c:	4618      	mov	r0, r3
 800565e:	3714      	adds	r7, #20
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	40007000 	.word	0x40007000
 800566c:	20000000 	.word	0x20000000
 8005670:	431bde83 	.word	0x431bde83

08005674 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b088      	sub	sp, #32
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e308      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	d075      	beq.n	800577e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005692:	4ba3      	ldr	r3, [pc, #652]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 030c 	and.w	r3, r3, #12
 800569a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800569c:	4ba0      	ldr	r3, [pc, #640]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800569e:	68db      	ldr	r3, [r3, #12]
 80056a0:	f003 0303 	and.w	r3, r3, #3
 80056a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80056a6:	69bb      	ldr	r3, [r7, #24]
 80056a8:	2b0c      	cmp	r3, #12
 80056aa:	d102      	bne.n	80056b2 <HAL_RCC_OscConfig+0x3e>
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	2b03      	cmp	r3, #3
 80056b0:	d002      	beq.n	80056b8 <HAL_RCC_OscConfig+0x44>
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	2b08      	cmp	r3, #8
 80056b6:	d10b      	bne.n	80056d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056b8:	4b99      	ldr	r3, [pc, #612]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d05b      	beq.n	800577c <HAL_RCC_OscConfig+0x108>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d157      	bne.n	800577c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e2e3      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056d8:	d106      	bne.n	80056e8 <HAL_RCC_OscConfig+0x74>
 80056da:	4b91      	ldr	r3, [pc, #580]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a90      	ldr	r2, [pc, #576]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80056e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056e4:	6013      	str	r3, [r2, #0]
 80056e6:	e01d      	b.n	8005724 <HAL_RCC_OscConfig+0xb0>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056f0:	d10c      	bne.n	800570c <HAL_RCC_OscConfig+0x98>
 80056f2:	4b8b      	ldr	r3, [pc, #556]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a8a      	ldr	r2, [pc, #552]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80056f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	4b88      	ldr	r3, [pc, #544]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a87      	ldr	r2, [pc, #540]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	e00b      	b.n	8005724 <HAL_RCC_OscConfig+0xb0>
 800570c:	4b84      	ldr	r3, [pc, #528]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a83      	ldr	r2, [pc, #524]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005712:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005716:	6013      	str	r3, [r2, #0]
 8005718:	4b81      	ldr	r3, [pc, #516]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a80      	ldr	r2, [pc, #512]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800571e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005722:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d013      	beq.n	8005754 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572c:	f7fd fa10 	bl	8002b50 <HAL_GetTick>
 8005730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005732:	e008      	b.n	8005746 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005734:	f7fd fa0c 	bl	8002b50 <HAL_GetTick>
 8005738:	4602      	mov	r2, r0
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	1ad3      	subs	r3, r2, r3
 800573e:	2b64      	cmp	r3, #100	; 0x64
 8005740:	d901      	bls.n	8005746 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005742:	2303      	movs	r3, #3
 8005744:	e2a8      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005746:	4b76      	ldr	r3, [pc, #472]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d0f0      	beq.n	8005734 <HAL_RCC_OscConfig+0xc0>
 8005752:	e014      	b.n	800577e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005754:	f7fd f9fc 	bl	8002b50 <HAL_GetTick>
 8005758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800575a:	e008      	b.n	800576e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800575c:	f7fd f9f8 	bl	8002b50 <HAL_GetTick>
 8005760:	4602      	mov	r2, r0
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	1ad3      	subs	r3, r2, r3
 8005766:	2b64      	cmp	r3, #100	; 0x64
 8005768:	d901      	bls.n	800576e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e294      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800576e:	4b6c      	ldr	r3, [pc, #432]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1f0      	bne.n	800575c <HAL_RCC_OscConfig+0xe8>
 800577a:	e000      	b.n	800577e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800577c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0302 	and.w	r3, r3, #2
 8005786:	2b00      	cmp	r3, #0
 8005788:	d075      	beq.n	8005876 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800578a:	4b65      	ldr	r3, [pc, #404]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f003 030c 	and.w	r3, r3, #12
 8005792:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005794:	4b62      	ldr	r3, [pc, #392]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	f003 0303 	and.w	r3, r3, #3
 800579c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b0c      	cmp	r3, #12
 80057a2:	d102      	bne.n	80057aa <HAL_RCC_OscConfig+0x136>
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d002      	beq.n	80057b0 <HAL_RCC_OscConfig+0x13c>
 80057aa:	69bb      	ldr	r3, [r7, #24]
 80057ac:	2b04      	cmp	r3, #4
 80057ae:	d11f      	bne.n	80057f0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80057b0:	4b5b      	ldr	r3, [pc, #364]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <HAL_RCC_OscConfig+0x154>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d101      	bne.n	80057c8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e267      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057c8:	4b55      	ldr	r3, [pc, #340]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	061b      	lsls	r3, r3, #24
 80057d6:	4952      	ldr	r1, [pc, #328]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80057d8:	4313      	orrs	r3, r2
 80057da:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80057dc:	4b51      	ldr	r3, [pc, #324]	; (8005924 <HAL_RCC_OscConfig+0x2b0>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7fd f969 	bl	8002ab8 <HAL_InitTick>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d043      	beq.n	8005874 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e253      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d023      	beq.n	8005840 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057f8:	4b49      	ldr	r3, [pc, #292]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a48      	ldr	r2, [pc, #288]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80057fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005802:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005804:	f7fd f9a4 	bl	8002b50 <HAL_GetTick>
 8005808:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800580c:	f7fd f9a0 	bl	8002b50 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e23c      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800581e:	4b40      	ldr	r3, [pc, #256]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800582a:	4b3d      	ldr	r3, [pc, #244]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	691b      	ldr	r3, [r3, #16]
 8005836:	061b      	lsls	r3, r3, #24
 8005838:	4939      	ldr	r1, [pc, #228]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800583a:	4313      	orrs	r3, r2
 800583c:	604b      	str	r3, [r1, #4]
 800583e:	e01a      	b.n	8005876 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005840:	4b37      	ldr	r3, [pc, #220]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a36      	ldr	r2, [pc, #216]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005846:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800584a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800584c:	f7fd f980 	bl	8002b50 <HAL_GetTick>
 8005850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005852:	e008      	b.n	8005866 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005854:	f7fd f97c 	bl	8002b50 <HAL_GetTick>
 8005858:	4602      	mov	r2, r0
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	2b02      	cmp	r3, #2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e218      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005866:	4b2e      	ldr	r3, [pc, #184]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1f0      	bne.n	8005854 <HAL_RCC_OscConfig+0x1e0>
 8005872:	e000      	b.n	8005876 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005874:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 0308 	and.w	r3, r3, #8
 800587e:	2b00      	cmp	r3, #0
 8005880:	d03c      	beq.n	80058fc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d01c      	beq.n	80058c4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800588a:	4b25      	ldr	r3, [pc, #148]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 800588c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005890:	4a23      	ldr	r2, [pc, #140]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005892:	f043 0301 	orr.w	r3, r3, #1
 8005896:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800589a:	f7fd f959 	bl	8002b50 <HAL_GetTick>
 800589e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058a0:	e008      	b.n	80058b4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058a2:	f7fd f955 	bl	8002b50 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d901      	bls.n	80058b4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e1f1      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80058b4:	4b1a      	ldr	r3, [pc, #104]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80058b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058ba:	f003 0302 	and.w	r3, r3, #2
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d0ef      	beq.n	80058a2 <HAL_RCC_OscConfig+0x22e>
 80058c2:	e01b      	b.n	80058fc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058c4:	4b16      	ldr	r3, [pc, #88]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80058c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058ca:	4a15      	ldr	r2, [pc, #84]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80058cc:	f023 0301 	bic.w	r3, r3, #1
 80058d0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058d4:	f7fd f93c 	bl	8002b50 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058dc:	f7fd f938 	bl	8002b50 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b02      	cmp	r3, #2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e1d4      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80058ee:	4b0c      	ldr	r3, [pc, #48]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 80058f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058f4:	f003 0302 	and.w	r3, r3, #2
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1ef      	bne.n	80058dc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0304 	and.w	r3, r3, #4
 8005904:	2b00      	cmp	r3, #0
 8005906:	f000 80ab 	beq.w	8005a60 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800590a:	2300      	movs	r3, #0
 800590c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800590e:	4b04      	ldr	r3, [pc, #16]	; (8005920 <HAL_RCC_OscConfig+0x2ac>)
 8005910:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d106      	bne.n	8005928 <HAL_RCC_OscConfig+0x2b4>
 800591a:	2301      	movs	r3, #1
 800591c:	e005      	b.n	800592a <HAL_RCC_OscConfig+0x2b6>
 800591e:	bf00      	nop
 8005920:	40021000 	.word	0x40021000
 8005924:	20000004 	.word	0x20000004
 8005928:	2300      	movs	r3, #0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d00d      	beq.n	800594a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800592e:	4baf      	ldr	r3, [pc, #700]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005930:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005932:	4aae      	ldr	r2, [pc, #696]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005938:	6593      	str	r3, [r2, #88]	; 0x58
 800593a:	4bac      	ldr	r3, [pc, #688]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 800593c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800593e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005942:	60fb      	str	r3, [r7, #12]
 8005944:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005946:	2301      	movs	r3, #1
 8005948:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800594a:	4ba9      	ldr	r3, [pc, #676]	; (8005bf0 <HAL_RCC_OscConfig+0x57c>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005952:	2b00      	cmp	r3, #0
 8005954:	d118      	bne.n	8005988 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005956:	4ba6      	ldr	r3, [pc, #664]	; (8005bf0 <HAL_RCC_OscConfig+0x57c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4aa5      	ldr	r2, [pc, #660]	; (8005bf0 <HAL_RCC_OscConfig+0x57c>)
 800595c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005962:	f7fd f8f5 	bl	8002b50 <HAL_GetTick>
 8005966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005968:	e008      	b.n	800597c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596a:	f7fd f8f1 	bl	8002b50 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e18d      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800597c:	4b9c      	ldr	r3, [pc, #624]	; (8005bf0 <HAL_RCC_OscConfig+0x57c>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0f0      	beq.n	800596a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d108      	bne.n	80059a2 <HAL_RCC_OscConfig+0x32e>
 8005990:	4b96      	ldr	r3, [pc, #600]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005996:	4a95      	ldr	r2, [pc, #596]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005998:	f043 0301 	orr.w	r3, r3, #1
 800599c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059a0:	e024      	b.n	80059ec <HAL_RCC_OscConfig+0x378>
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	2b05      	cmp	r3, #5
 80059a8:	d110      	bne.n	80059cc <HAL_RCC_OscConfig+0x358>
 80059aa:	4b90      	ldr	r3, [pc, #576]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b0:	4a8e      	ldr	r2, [pc, #568]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059b2:	f043 0304 	orr.w	r3, r3, #4
 80059b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059ba:	4b8c      	ldr	r3, [pc, #560]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059c0:	4a8a      	ldr	r2, [pc, #552]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059c2:	f043 0301 	orr.w	r3, r3, #1
 80059c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059ca:	e00f      	b.n	80059ec <HAL_RCC_OscConfig+0x378>
 80059cc:	4b87      	ldr	r3, [pc, #540]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d2:	4a86      	ldr	r2, [pc, #536]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059d4:	f023 0301 	bic.w	r3, r3, #1
 80059d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80059dc:	4b83      	ldr	r3, [pc, #524]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059e2:	4a82      	ldr	r2, [pc, #520]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 80059e4:	f023 0304 	bic.w	r3, r3, #4
 80059e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d016      	beq.n	8005a22 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059f4:	f7fd f8ac 	bl	8002b50 <HAL_GetTick>
 80059f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059fa:	e00a      	b.n	8005a12 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059fc:	f7fd f8a8 	bl	8002b50 <HAL_GetTick>
 8005a00:	4602      	mov	r2, r0
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	1ad3      	subs	r3, r2, r3
 8005a06:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d901      	bls.n	8005a12 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005a0e:	2303      	movs	r3, #3
 8005a10:	e142      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005a12:	4b76      	ldr	r3, [pc, #472]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d0ed      	beq.n	80059fc <HAL_RCC_OscConfig+0x388>
 8005a20:	e015      	b.n	8005a4e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a22:	f7fd f895 	bl	8002b50 <HAL_GetTick>
 8005a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a28:	e00a      	b.n	8005a40 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a2a:	f7fd f891 	bl	8002b50 <HAL_GetTick>
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e12b      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005a40:	4b6a      	ldr	r3, [pc, #424]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a46:	f003 0302 	and.w	r3, r3, #2
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1ed      	bne.n	8005a2a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a4e:	7ffb      	ldrb	r3, [r7, #31]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d105      	bne.n	8005a60 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a54:	4b65      	ldr	r3, [pc, #404]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a58:	4a64      	ldr	r2, [pc, #400]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a5e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0320 	and.w	r3, r3, #32
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d03c      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d01c      	beq.n	8005aae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005a74:	4b5d      	ldr	r3, [pc, #372]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a76:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005a7a:	4a5c      	ldr	r2, [pc, #368]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005a7c:	f043 0301 	orr.w	r3, r3, #1
 8005a80:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a84:	f7fd f864 	bl	8002b50 <HAL_GetTick>
 8005a88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a8a:	e008      	b.n	8005a9e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a8c:	f7fd f860 	bl	8002b50 <HAL_GetTick>
 8005a90:	4602      	mov	r2, r0
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	1ad3      	subs	r3, r2, r3
 8005a96:	2b02      	cmp	r3, #2
 8005a98:	d901      	bls.n	8005a9e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005a9a:	2303      	movs	r3, #3
 8005a9c:	e0fc      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005a9e:	4b53      	ldr	r3, [pc, #332]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005aa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0ef      	beq.n	8005a8c <HAL_RCC_OscConfig+0x418>
 8005aac:	e01b      	b.n	8005ae6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005aae:	4b4f      	ldr	r3, [pc, #316]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005ab0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ab4:	4a4d      	ldr	r2, [pc, #308]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005ab6:	f023 0301 	bic.w	r3, r3, #1
 8005aba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005abe:	f7fd f847 	bl	8002b50 <HAL_GetTick>
 8005ac2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ac4:	e008      	b.n	8005ad8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ac6:	f7fd f843 	bl	8002b50 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e0df      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ad8:	4b44      	ldr	r3, [pc, #272]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005ada:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d1ef      	bne.n	8005ac6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80d3 	beq.w	8005c96 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005af0:	4b3e      	ldr	r3, [pc, #248]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 030c 	and.w	r3, r3, #12
 8005af8:	2b0c      	cmp	r3, #12
 8005afa:	f000 808d 	beq.w	8005c18 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d15a      	bne.n	8005bbc <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b06:	4b39      	ldr	r3, [pc, #228]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a38      	ldr	r2, [pc, #224]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005b10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b12:	f7fd f81d 	bl	8002b50 <HAL_GetTick>
 8005b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b18:	e008      	b.n	8005b2c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b1a:	f7fd f819 	bl	8002b50 <HAL_GetTick>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	2b02      	cmp	r3, #2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e0b5      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005b2c:	4b2f      	ldr	r3, [pc, #188]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d1f0      	bne.n	8005b1a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b38:	4b2c      	ldr	r3, [pc, #176]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b3a:	68da      	ldr	r2, [r3, #12]
 8005b3c:	4b2d      	ldr	r3, [pc, #180]	; (8005bf4 <HAL_RCC_OscConfig+0x580>)
 8005b3e:	4013      	ands	r3, r2
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6a11      	ldr	r1, [r2, #32]
 8005b44:	687a      	ldr	r2, [r7, #4]
 8005b46:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b48:	3a01      	subs	r2, #1
 8005b4a:	0112      	lsls	r2, r2, #4
 8005b4c:	4311      	orrs	r1, r2
 8005b4e:	687a      	ldr	r2, [r7, #4]
 8005b50:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005b52:	0212      	lsls	r2, r2, #8
 8005b54:	4311      	orrs	r1, r2
 8005b56:	687a      	ldr	r2, [r7, #4]
 8005b58:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005b5a:	0852      	lsrs	r2, r2, #1
 8005b5c:	3a01      	subs	r2, #1
 8005b5e:	0552      	lsls	r2, r2, #21
 8005b60:	4311      	orrs	r1, r2
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b66:	0852      	lsrs	r2, r2, #1
 8005b68:	3a01      	subs	r2, #1
 8005b6a:	0652      	lsls	r2, r2, #25
 8005b6c:	4311      	orrs	r1, r2
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005b72:	06d2      	lsls	r2, r2, #27
 8005b74:	430a      	orrs	r2, r1
 8005b76:	491d      	ldr	r1, [pc, #116]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b7c:	4b1b      	ldr	r3, [pc, #108]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a1a      	ldr	r2, [pc, #104]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b88:	4b18      	ldr	r3, [pc, #96]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	4a17      	ldr	r2, [pc, #92]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005b8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005b92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b94:	f7fc ffdc 	bl	8002b50 <HAL_GetTick>
 8005b98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b9a:	e008      	b.n	8005bae <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b9c:	f7fc ffd8 	bl	8002b50 <HAL_GetTick>
 8005ba0:	4602      	mov	r2, r0
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	1ad3      	subs	r3, r2, r3
 8005ba6:	2b02      	cmp	r3, #2
 8005ba8:	d901      	bls.n	8005bae <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8005baa:	2303      	movs	r3, #3
 8005bac:	e074      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005bae:	4b0f      	ldr	r3, [pc, #60]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f0      	beq.n	8005b9c <HAL_RCC_OscConfig+0x528>
 8005bba:	e06c      	b.n	8005c96 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bbc:	4b0b      	ldr	r3, [pc, #44]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a0a      	ldr	r2, [pc, #40]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005bc6:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005bc8:	4b08      	ldr	r3, [pc, #32]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	4a07      	ldr	r2, [pc, #28]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bce:	f023 0303 	bic.w	r3, r3, #3
 8005bd2:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005bd4:	4b05      	ldr	r3, [pc, #20]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	4a04      	ldr	r2, [pc, #16]	; (8005bec <HAL_RCC_OscConfig+0x578>)
 8005bda:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005be2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005be4:	f7fc ffb4 	bl	8002b50 <HAL_GetTick>
 8005be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bea:	e00e      	b.n	8005c0a <HAL_RCC_OscConfig+0x596>
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	40007000 	.word	0x40007000
 8005bf4:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bf8:	f7fc ffaa 	bl	8002b50 <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	2b02      	cmp	r3, #2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e046      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c0a:	4b25      	ldr	r3, [pc, #148]	; (8005ca0 <HAL_RCC_OscConfig+0x62c>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1f0      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x584>
 8005c16:	e03e      	b.n	8005c96 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	69db      	ldr	r3, [r3, #28]
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e039      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005c24:	4b1e      	ldr	r3, [pc, #120]	; (8005ca0 <HAL_RCC_OscConfig+0x62c>)
 8005c26:	68db      	ldr	r3, [r3, #12]
 8005c28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	f003 0203 	and.w	r2, r3, #3
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6a1b      	ldr	r3, [r3, #32]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d12c      	bne.n	8005c92 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c42:	3b01      	subs	r3, #1
 8005c44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d123      	bne.n	8005c92 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005c56:	429a      	cmp	r2, r3
 8005c58:	d11b      	bne.n	8005c92 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c5a:	697b      	ldr	r3, [r7, #20]
 8005c5c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d113      	bne.n	8005c92 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c74:	085b      	lsrs	r3, r3, #1
 8005c76:	3b01      	subs	r3, #1
 8005c78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d109      	bne.n	8005c92 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c88:	085b      	lsrs	r3, r3, #1
 8005c8a:	3b01      	subs	r3, #1
 8005c8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d001      	beq.n	8005c96 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e000      	b.n	8005c98 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3720      	adds	r7, #32
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	40021000 	.word	0x40021000

08005ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b086      	sub	sp, #24
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e11e      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cbc:	4b91      	ldr	r3, [pc, #580]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	683a      	ldr	r2, [r7, #0]
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d910      	bls.n	8005cec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cca:	4b8e      	ldr	r3, [pc, #568]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f023 020f 	bic.w	r2, r3, #15
 8005cd2:	498c      	ldr	r1, [pc, #560]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b8a      	ldr	r3, [pc, #552]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 030f 	and.w	r3, r3, #15
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e106      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0301 	and.w	r3, r3, #1
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d073      	beq.n	8005de0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	d129      	bne.n	8005d54 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d00:	4b81      	ldr	r3, [pc, #516]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d101      	bne.n	8005d10 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e0f4      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005d10:	f000 f99e 	bl	8006050 <RCC_GetSysClockFreqFromPLLSource>
 8005d14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005d16:	693b      	ldr	r3, [r7, #16]
 8005d18:	4a7c      	ldr	r2, [pc, #496]	; (8005f0c <HAL_RCC_ClockConfig+0x268>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d93f      	bls.n	8005d9e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d1e:	4b7a      	ldr	r3, [pc, #488]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d009      	beq.n	8005d3e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d033      	beq.n	8005d9e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d12f      	bne.n	8005d9e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d3e:	4b72      	ldr	r3, [pc, #456]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d46:	4a70      	ldr	r2, [pc, #448]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005d4e:	2380      	movs	r3, #128	; 0x80
 8005d50:	617b      	str	r3, [r7, #20]
 8005d52:	e024      	b.n	8005d9e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d107      	bne.n	8005d6c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d5c:	4b6a      	ldr	r3, [pc, #424]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d109      	bne.n	8005d7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e0c6      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005d6c:	4b66      	ldr	r3, [pc, #408]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e0be      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005d7c:	f000 f8ce 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8005d80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	4a61      	ldr	r2, [pc, #388]	; (8005f0c <HAL_RCC_ClockConfig+0x268>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d909      	bls.n	8005d9e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d8a:	4b5f      	ldr	r3, [pc, #380]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d8c:	689b      	ldr	r3, [r3, #8]
 8005d8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d92:	4a5d      	ldr	r2, [pc, #372]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005d94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d98:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005d9a:	2380      	movs	r3, #128	; 0x80
 8005d9c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d9e:	4b5a      	ldr	r3, [pc, #360]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005da0:	689b      	ldr	r3, [r3, #8]
 8005da2:	f023 0203 	bic.w	r2, r3, #3
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	4957      	ldr	r1, [pc, #348]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005db0:	f7fc fece 	bl	8002b50 <HAL_GetTick>
 8005db4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db6:	e00a      	b.n	8005dce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005db8:	f7fc feca 	bl	8002b50 <HAL_GetTick>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	1ad3      	subs	r3, r2, r3
 8005dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e095      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dce:	4b4e      	ldr	r3, [pc, #312]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f003 020c 	and.w	r2, r3, #12
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d1eb      	bne.n	8005db8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 0302 	and.w	r3, r3, #2
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d023      	beq.n	8005e34 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 0304 	and.w	r3, r3, #4
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d005      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005df8:	4b43      	ldr	r3, [pc, #268]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	4a42      	ldr	r2, [pc, #264]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005dfe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005e02:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0308 	and.w	r3, r3, #8
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d007      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005e10:	4b3d      	ldr	r3, [pc, #244]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005e18:	4a3b      	ldr	r2, [pc, #236]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e1a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005e1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e20:	4b39      	ldr	r3, [pc, #228]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	4936      	ldr	r1, [pc, #216]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	608b      	str	r3, [r1, #8]
 8005e32:	e008      	b.n	8005e46 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005e34:	697b      	ldr	r3, [r7, #20]
 8005e36:	2b80      	cmp	r3, #128	; 0x80
 8005e38:	d105      	bne.n	8005e46 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005e3a:	4b33      	ldr	r3, [pc, #204]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e3c:	689b      	ldr	r3, [r3, #8]
 8005e3e:	4a32      	ldr	r2, [pc, #200]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e44:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e46:	4b2f      	ldr	r3, [pc, #188]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f003 030f 	and.w	r3, r3, #15
 8005e4e:	683a      	ldr	r2, [r7, #0]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d21d      	bcs.n	8005e90 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e54:	4b2b      	ldr	r3, [pc, #172]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f023 020f 	bic.w	r2, r3, #15
 8005e5c:	4929      	ldr	r1, [pc, #164]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005e64:	f7fc fe74 	bl	8002b50 <HAL_GetTick>
 8005e68:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e6a:	e00a      	b.n	8005e82 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e6c:	f7fc fe70 	bl	8002b50 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e03b      	b.n	8005efa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e82:	4b20      	ldr	r3, [pc, #128]	; (8005f04 <HAL_RCC_ClockConfig+0x260>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d1ed      	bne.n	8005e6c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0304 	and.w	r3, r3, #4
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d008      	beq.n	8005eae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e9c:	4b1a      	ldr	r3, [pc, #104]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	4917      	ldr	r1, [pc, #92]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 0308 	and.w	r3, r3, #8
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d009      	beq.n	8005ece <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005eba:	4b13      	ldr	r3, [pc, #76]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	490f      	ldr	r1, [pc, #60]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005ece:	f000 f825 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8005ed2:	4601      	mov	r1, r0
 8005ed4:	4b0c      	ldr	r3, [pc, #48]	; (8005f08 <HAL_RCC_ClockConfig+0x264>)
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	091b      	lsrs	r3, r3, #4
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	4a0c      	ldr	r2, [pc, #48]	; (8005f10 <HAL_RCC_ClockConfig+0x26c>)
 8005ee0:	5cd3      	ldrb	r3, [r2, r3]
 8005ee2:	f003 031f 	and.w	r3, r3, #31
 8005ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8005eea:	4a0a      	ldr	r2, [pc, #40]	; (8005f14 <HAL_RCC_ClockConfig+0x270>)
 8005eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005eee:	4b0a      	ldr	r3, [pc, #40]	; (8005f18 <HAL_RCC_ClockConfig+0x274>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f7fc fde0 	bl	8002ab8 <HAL_InitTick>
 8005ef8:	4603      	mov	r3, r0
}
 8005efa:	4618      	mov	r0, r3
 8005efc:	3718      	adds	r7, #24
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}
 8005f02:	bf00      	nop
 8005f04:	40022000 	.word	0x40022000
 8005f08:	40021000 	.word	0x40021000
 8005f0c:	04c4b400 	.word	0x04c4b400
 8005f10:	0800a688 	.word	0x0800a688
 8005f14:	20000000 	.word	0x20000000
 8005f18:	20000004 	.word	0x20000004

08005f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b087      	sub	sp, #28
 8005f20:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005f22:	4b2c      	ldr	r3, [pc, #176]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f24:	689b      	ldr	r3, [r3, #8]
 8005f26:	f003 030c 	and.w	r3, r3, #12
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	d102      	bne.n	8005f34 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005f2e:	4b2a      	ldr	r3, [pc, #168]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f30:	613b      	str	r3, [r7, #16]
 8005f32:	e047      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005f34:	4b27      	ldr	r3, [pc, #156]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f003 030c 	and.w	r3, r3, #12
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d102      	bne.n	8005f46 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005f40:	4b26      	ldr	r3, [pc, #152]	; (8005fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f42:	613b      	str	r3, [r7, #16]
 8005f44:	e03e      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005f46:	4b23      	ldr	r3, [pc, #140]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f003 030c 	and.w	r3, r3, #12
 8005f4e:	2b0c      	cmp	r3, #12
 8005f50:	d136      	bne.n	8005fc0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005f52:	4b20      	ldr	r3, [pc, #128]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	f003 0303 	and.w	r3, r3, #3
 8005f5a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f5c:	4b1d      	ldr	r3, [pc, #116]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f5e:	68db      	ldr	r3, [r3, #12]
 8005f60:	091b      	lsrs	r3, r3, #4
 8005f62:	f003 030f 	and.w	r3, r3, #15
 8005f66:	3301      	adds	r3, #1
 8005f68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b03      	cmp	r3, #3
 8005f6e:	d10c      	bne.n	8005f8a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f70:	4a1a      	ldr	r2, [pc, #104]	; (8005fdc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f78:	4a16      	ldr	r2, [pc, #88]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f7a:	68d2      	ldr	r2, [r2, #12]
 8005f7c:	0a12      	lsrs	r2, r2, #8
 8005f7e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f82:	fb02 f303 	mul.w	r3, r2, r3
 8005f86:	617b      	str	r3, [r7, #20]
      break;
 8005f88:	e00c      	b.n	8005fa4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005f8a:	4a13      	ldr	r2, [pc, #76]	; (8005fd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f92:	4a10      	ldr	r2, [pc, #64]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005f94:	68d2      	ldr	r2, [r2, #12]
 8005f96:	0a12      	lsrs	r2, r2, #8
 8005f98:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f9c:	fb02 f303 	mul.w	r3, r2, r3
 8005fa0:	617b      	str	r3, [r7, #20]
      break;
 8005fa2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005fa4:	4b0b      	ldr	r3, [pc, #44]	; (8005fd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	0e5b      	lsrs	r3, r3, #25
 8005faa:	f003 0303 	and.w	r3, r3, #3
 8005fae:	3301      	adds	r3, #1
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fbc:	613b      	str	r3, [r7, #16]
 8005fbe:	e001      	b.n	8005fc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005fc4:	693b      	ldr	r3, [r7, #16]
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	371c      	adds	r7, #28
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	40021000 	.word	0x40021000
 8005fd8:	00f42400 	.word	0x00f42400
 8005fdc:	007a1200 	.word	0x007a1200

08005fe0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005fe4:	4b03      	ldr	r3, [pc, #12]	; (8005ff4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	20000000 	.word	0x20000000

08005ff8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ffc:	f7ff fff0 	bl	8005fe0 <HAL_RCC_GetHCLKFreq>
 8006000:	4601      	mov	r1, r0
 8006002:	4b06      	ldr	r3, [pc, #24]	; (800601c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	0a1b      	lsrs	r3, r3, #8
 8006008:	f003 0307 	and.w	r3, r3, #7
 800600c:	4a04      	ldr	r2, [pc, #16]	; (8006020 <HAL_RCC_GetPCLK1Freq+0x28>)
 800600e:	5cd3      	ldrb	r3, [r2, r3]
 8006010:	f003 031f 	and.w	r3, r3, #31
 8006014:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006018:	4618      	mov	r0, r3
 800601a:	bd80      	pop	{r7, pc}
 800601c:	40021000 	.word	0x40021000
 8006020:	0800a698 	.word	0x0800a698

08006024 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006028:	f7ff ffda 	bl	8005fe0 <HAL_RCC_GetHCLKFreq>
 800602c:	4601      	mov	r1, r0
 800602e:	4b06      	ldr	r3, [pc, #24]	; (8006048 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	0adb      	lsrs	r3, r3, #11
 8006034:	f003 0307 	and.w	r3, r3, #7
 8006038:	4a04      	ldr	r2, [pc, #16]	; (800604c <HAL_RCC_GetPCLK2Freq+0x28>)
 800603a:	5cd3      	ldrb	r3, [r2, r3]
 800603c:	f003 031f 	and.w	r3, r3, #31
 8006040:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006044:	4618      	mov	r0, r3
 8006046:	bd80      	pop	{r7, pc}
 8006048:	40021000 	.word	0x40021000
 800604c:	0800a698 	.word	0x0800a698

08006050 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006050:	b480      	push	{r7}
 8006052:	b087      	sub	sp, #28
 8006054:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006056:	4b1e      	ldr	r3, [pc, #120]	; (80060d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f003 0303 	and.w	r3, r3, #3
 800605e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006060:	4b1b      	ldr	r3, [pc, #108]	; (80060d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	091b      	lsrs	r3, r3, #4
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	3301      	adds	r3, #1
 800606c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b03      	cmp	r3, #3
 8006072:	d10c      	bne.n	800608e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006074:	4a17      	ldr	r2, [pc, #92]	; (80060d4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	fbb2 f3f3 	udiv	r3, r2, r3
 800607c:	4a14      	ldr	r2, [pc, #80]	; (80060d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800607e:	68d2      	ldr	r2, [r2, #12]
 8006080:	0a12      	lsrs	r2, r2, #8
 8006082:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006086:	fb02 f303 	mul.w	r3, r2, r3
 800608a:	617b      	str	r3, [r7, #20]
    break;
 800608c:	e00c      	b.n	80060a8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800608e:	4a12      	ldr	r2, [pc, #72]	; (80060d8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	fbb2 f3f3 	udiv	r3, r2, r3
 8006096:	4a0e      	ldr	r2, [pc, #56]	; (80060d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006098:	68d2      	ldr	r2, [r2, #12]
 800609a:	0a12      	lsrs	r2, r2, #8
 800609c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	617b      	str	r3, [r7, #20]
    break;
 80060a6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80060a8:	4b09      	ldr	r3, [pc, #36]	; (80060d0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	0e5b      	lsrs	r3, r3, #25
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	3301      	adds	r3, #1
 80060b4:	005b      	lsls	r3, r3, #1
 80060b6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80060b8:	697a      	ldr	r2, [r7, #20]
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80060c0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80060c2:	687b      	ldr	r3, [r7, #4]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	371c      	adds	r7, #28
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr
 80060d0:	40021000 	.word	0x40021000
 80060d4:	007a1200 	.word	0x007a1200
 80060d8:	00f42400 	.word	0x00f42400

080060dc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b086      	sub	sp, #24
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80060e4:	2300      	movs	r3, #0
 80060e6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80060e8:	2300      	movs	r3, #0
 80060ea:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 8098 	beq.w	800622a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80060fa:	2300      	movs	r3, #0
 80060fc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80060fe:	4b43      	ldr	r3, [pc, #268]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006102:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006106:	2b00      	cmp	r3, #0
 8006108:	d10d      	bne.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800610a:	4b40      	ldr	r3, [pc, #256]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800610c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610e:	4a3f      	ldr	r2, [pc, #252]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006114:	6593      	str	r3, [r2, #88]	; 0x58
 8006116:	4b3d      	ldr	r3, [pc, #244]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800611a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800611e:	60bb      	str	r3, [r7, #8]
 8006120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006122:	2301      	movs	r3, #1
 8006124:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006126:	4b3a      	ldr	r3, [pc, #232]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a39      	ldr	r2, [pc, #228]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800612c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006130:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006132:	f7fc fd0d 	bl	8002b50 <HAL_GetTick>
 8006136:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006138:	e009      	b.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800613a:	f7fc fd09 	bl	8002b50 <HAL_GetTick>
 800613e:	4602      	mov	r2, r0
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	2b02      	cmp	r3, #2
 8006146:	d902      	bls.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006148:	2303      	movs	r3, #3
 800614a:	74fb      	strb	r3, [r7, #19]
        break;
 800614c:	e005      	b.n	800615a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800614e:	4b30      	ldr	r3, [pc, #192]	; (8006210 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0ef      	beq.n	800613a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800615a:	7cfb      	ldrb	r3, [r7, #19]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d159      	bne.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006160:	4b2a      	ldr	r3, [pc, #168]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006166:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800616a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d01e      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	429a      	cmp	r2, r3
 800617a:	d019      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800617c:	4b23      	ldr	r3, [pc, #140]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800617e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006186:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006188:	4b20      	ldr	r3, [pc, #128]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800618a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800618e:	4a1f      	ldr	r2, [pc, #124]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006190:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006194:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006198:	4b1c      	ldr	r3, [pc, #112]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800619a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800619e:	4a1b      	ldr	r2, [pc, #108]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80061a8:	4a18      	ldr	r2, [pc, #96]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d016      	beq.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ba:	f7fc fcc9 	bl	8002b50 <HAL_GetTick>
 80061be:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061c0:	e00b      	b.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061c2:	f7fc fcc5 	bl	8002b50 <HAL_GetTick>
 80061c6:	4602      	mov	r2, r0
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	1ad3      	subs	r3, r2, r3
 80061cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d902      	bls.n	80061da <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80061d4:	2303      	movs	r3, #3
 80061d6:	74fb      	strb	r3, [r7, #19]
            break;
 80061d8:	e006      	b.n	80061e8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80061da:	4b0c      	ldr	r3, [pc, #48]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d0ec      	beq.n	80061c2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80061e8:	7cfb      	ldrb	r3, [r7, #19]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10b      	bne.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061ee:	4b07      	ldr	r3, [pc, #28]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fc:	4903      	ldr	r1, [pc, #12]	; (800620c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006204:	e008      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006206:	7cfb      	ldrb	r3, [r7, #19]
 8006208:	74bb      	strb	r3, [r7, #18]
 800620a:	e005      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800620c:	40021000 	.word	0x40021000
 8006210:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006214:	7cfb      	ldrb	r3, [r7, #19]
 8006216:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006218:	7c7b      	ldrb	r3, [r7, #17]
 800621a:	2b01      	cmp	r3, #1
 800621c:	d105      	bne.n	800622a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800621e:	4ba6      	ldr	r3, [pc, #664]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006220:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006222:	4aa5      	ldr	r2, [pc, #660]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006224:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006228:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00a      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006236:	4ba0      	ldr	r3, [pc, #640]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800623c:	f023 0203 	bic.w	r2, r3, #3
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	499c      	ldr	r1, [pc, #624]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006246:	4313      	orrs	r3, r2
 8006248:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f003 0302 	and.w	r3, r3, #2
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00a      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006258:	4b97      	ldr	r3, [pc, #604]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800625a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800625e:	f023 020c 	bic.w	r2, r3, #12
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	4994      	ldr	r1, [pc, #592]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006268:	4313      	orrs	r3, r2
 800626a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0304 	and.w	r3, r3, #4
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800627a:	4b8f      	ldr	r3, [pc, #572]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800627c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006280:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	68db      	ldr	r3, [r3, #12]
 8006288:	498b      	ldr	r1, [pc, #556]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0308 	and.w	r3, r3, #8
 8006298:	2b00      	cmp	r3, #0
 800629a:	d00a      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800629c:	4b86      	ldr	r3, [pc, #536]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800629e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062a2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	4983      	ldr	r1, [pc, #524]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0320 	and.w	r3, r3, #32
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d00a      	beq.n	80062d4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80062be:	4b7e      	ldr	r3, [pc, #504]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	695b      	ldr	r3, [r3, #20]
 80062cc:	497a      	ldr	r1, [pc, #488]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062ce:	4313      	orrs	r3, r2
 80062d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00a      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062e0:	4b75      	ldr	r3, [pc, #468]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	699b      	ldr	r3, [r3, #24]
 80062ee:	4972      	ldr	r1, [pc, #456]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80062f0:	4313      	orrs	r3, r2
 80062f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d00a      	beq.n	8006318 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006302:	4b6d      	ldr	r3, [pc, #436]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006304:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006308:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	69db      	ldr	r3, [r3, #28]
 8006310:	4969      	ldr	r1, [pc, #420]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006312:	4313      	orrs	r3, r2
 8006314:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006320:	2b00      	cmp	r3, #0
 8006322:	d00a      	beq.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006324:	4b64      	ldr	r3, [pc, #400]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a1b      	ldr	r3, [r3, #32]
 8006332:	4961      	ldr	r1, [pc, #388]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006334:	4313      	orrs	r3, r2
 8006336:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006342:	2b00      	cmp	r3, #0
 8006344:	d00a      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006346:	4b5c      	ldr	r3, [pc, #368]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006348:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800634c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006354:	4958      	ldr	r1, [pc, #352]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006356:	4313      	orrs	r3, r2
 8006358:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006364:	2b00      	cmp	r3, #0
 8006366:	d015      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006368:	4b53      	ldr	r3, [pc, #332]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800636a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800636e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006376:	4950      	ldr	r1, [pc, #320]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006378:	4313      	orrs	r3, r2
 800637a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006386:	d105      	bne.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006388:	4b4b      	ldr	r3, [pc, #300]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800638a:	68db      	ldr	r3, [r3, #12]
 800638c:	4a4a      	ldr	r2, [pc, #296]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800638e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006392:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800639c:	2b00      	cmp	r3, #0
 800639e:	d015      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80063a0:	4b45      	ldr	r3, [pc, #276]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ae:	4942      	ldr	r1, [pc, #264]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063b0:	4313      	orrs	r3, r2
 80063b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063be:	d105      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063c0:	4b3d      	ldr	r3, [pc, #244]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	4a3c      	ldr	r2, [pc, #240]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80063ca:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d015      	beq.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80063d8:	4b37      	ldr	r3, [pc, #220]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063de:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e6:	4934      	ldr	r1, [pc, #208]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063f2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063f6:	d105      	bne.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063f8:	4b2f      	ldr	r3, [pc, #188]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	4a2e      	ldr	r2, [pc, #184]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006402:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800640c:	2b00      	cmp	r3, #0
 800640e:	d015      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006410:	4b29      	ldr	r3, [pc, #164]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006416:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800641e:	4926      	ldr	r1, [pc, #152]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006420:	4313      	orrs	r3, r2
 8006422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800642a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800642e:	d105      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006430:	4b21      	ldr	r3, [pc, #132]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006432:	68db      	ldr	r3, [r3, #12]
 8006434:	4a20      	ldr	r2, [pc, #128]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006436:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800643a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d015      	beq.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006448:	4b1b      	ldr	r3, [pc, #108]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800644a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800644e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006456:	4918      	ldr	r1, [pc, #96]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006458:	4313      	orrs	r3, r2
 800645a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006466:	d105      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006468:	4b13      	ldr	r3, [pc, #76]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	4a12      	ldr	r2, [pc, #72]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800646e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006472:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800647c:	2b00      	cmp	r3, #0
 800647e:	d015      	beq.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006480:	4b0d      	ldr	r3, [pc, #52]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006482:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006486:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800648e:	490a      	ldr	r1, [pc, #40]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006490:	4313      	orrs	r3, r2
 8006492:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800649a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800649e:	d105      	bne.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80064a0:	4b05      	ldr	r3, [pc, #20]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4a04      	ldr	r2, [pc, #16]	; (80064b8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80064ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3718      	adds	r7, #24
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
 80064b6:	bf00      	nop
 80064b8:	40021000 	.word	0x40021000

080064bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e049      	b.n	8006562 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fc f912 	bl	800270c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3304      	adds	r3, #4
 80064f8:	4619      	mov	r1, r3
 80064fa:	4610      	mov	r0, r2
 80064fc:	f000 fd20 	bl	8006f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2201      	movs	r2, #1
 8006554:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2201      	movs	r2, #1
 800655c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b082      	sub	sp, #8
 800656e:	af00      	add	r7, sp, #0
 8006570:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d101      	bne.n	800657c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e049      	b.n	8006610 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b00      	cmp	r3, #0
 8006586:	d106      	bne.n	8006596 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f000 f841 	bl	8006618 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2202      	movs	r2, #2
 800659a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	3304      	adds	r3, #4
 80065a6:	4619      	mov	r1, r3
 80065a8:	4610      	mov	r0, r2
 80065aa:	f000 fcc9 	bl	8006f40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800660e:	2300      	movs	r3, #0
}
 8006610:	4618      	mov	r0, r3
 8006612:	3708      	adds	r7, #8
 8006614:	46bd      	mov	sp, r7
 8006616:	bd80      	pop	{r7, pc}

08006618 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006620:	bf00      	nop
 8006622:	370c      	adds	r7, #12
 8006624:	46bd      	mov	sp, r7
 8006626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662a:	4770      	bx	lr

0800662c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d109      	bne.n	8006650 <HAL_TIM_PWM_Start+0x24>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006642:	b2db      	uxtb	r3, r3
 8006644:	2b01      	cmp	r3, #1
 8006646:	bf14      	ite	ne
 8006648:	2301      	movne	r3, #1
 800664a:	2300      	moveq	r3, #0
 800664c:	b2db      	uxtb	r3, r3
 800664e:	e03c      	b.n	80066ca <HAL_TIM_PWM_Start+0x9e>
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	2b04      	cmp	r3, #4
 8006654:	d109      	bne.n	800666a <HAL_TIM_PWM_Start+0x3e>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800665c:	b2db      	uxtb	r3, r3
 800665e:	2b01      	cmp	r3, #1
 8006660:	bf14      	ite	ne
 8006662:	2301      	movne	r3, #1
 8006664:	2300      	moveq	r3, #0
 8006666:	b2db      	uxtb	r3, r3
 8006668:	e02f      	b.n	80066ca <HAL_TIM_PWM_Start+0x9e>
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	2b08      	cmp	r3, #8
 800666e:	d109      	bne.n	8006684 <HAL_TIM_PWM_Start+0x58>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b01      	cmp	r3, #1
 800667a:	bf14      	ite	ne
 800667c:	2301      	movne	r3, #1
 800667e:	2300      	moveq	r3, #0
 8006680:	b2db      	uxtb	r3, r3
 8006682:	e022      	b.n	80066ca <HAL_TIM_PWM_Start+0x9e>
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	2b0c      	cmp	r3, #12
 8006688:	d109      	bne.n	800669e <HAL_TIM_PWM_Start+0x72>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b01      	cmp	r3, #1
 8006694:	bf14      	ite	ne
 8006696:	2301      	movne	r3, #1
 8006698:	2300      	moveq	r3, #0
 800669a:	b2db      	uxtb	r3, r3
 800669c:	e015      	b.n	80066ca <HAL_TIM_PWM_Start+0x9e>
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	2b10      	cmp	r3, #16
 80066a2:	d109      	bne.n	80066b8 <HAL_TIM_PWM_Start+0x8c>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	bf14      	ite	ne
 80066b0:	2301      	movne	r3, #1
 80066b2:	2300      	moveq	r3, #0
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	e008      	b.n	80066ca <HAL_TIM_PWM_Start+0x9e>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	bf14      	ite	ne
 80066c4:	2301      	movne	r3, #1
 80066c6:	2300      	moveq	r3, #0
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d001      	beq.n	80066d2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e06e      	b.n	80067b0 <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d104      	bne.n	80066e2 <HAL_TIM_PWM_Start+0xb6>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2202      	movs	r2, #2
 80066dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e0:	e023      	b.n	800672a <HAL_TIM_PWM_Start+0xfe>
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b04      	cmp	r3, #4
 80066e6:	d104      	bne.n	80066f2 <HAL_TIM_PWM_Start+0xc6>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2202      	movs	r2, #2
 80066ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066f0:	e01b      	b.n	800672a <HAL_TIM_PWM_Start+0xfe>
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	2b08      	cmp	r3, #8
 80066f6:	d104      	bne.n	8006702 <HAL_TIM_PWM_Start+0xd6>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2202      	movs	r2, #2
 80066fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006700:	e013      	b.n	800672a <HAL_TIM_PWM_Start+0xfe>
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	2b0c      	cmp	r3, #12
 8006706:	d104      	bne.n	8006712 <HAL_TIM_PWM_Start+0xe6>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	2202      	movs	r2, #2
 800670c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006710:	e00b      	b.n	800672a <HAL_TIM_PWM_Start+0xfe>
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	2b10      	cmp	r3, #16
 8006716:	d104      	bne.n	8006722 <HAL_TIM_PWM_Start+0xf6>
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2202      	movs	r2, #2
 800671c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006720:	e003      	b.n	800672a <HAL_TIM_PWM_Start+0xfe>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2202      	movs	r2, #2
 8006726:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	2201      	movs	r2, #1
 8006730:	6839      	ldr	r1, [r7, #0]
 8006732:	4618      	mov	r0, r3
 8006734:	f001 f826 	bl	8007784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a1e      	ldr	r2, [pc, #120]	; (80067b8 <HAL_TIM_PWM_Start+0x18c>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d013      	beq.n	800676a <HAL_TIM_PWM_Start+0x13e>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a1d      	ldr	r2, [pc, #116]	; (80067bc <HAL_TIM_PWM_Start+0x190>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d00e      	beq.n	800676a <HAL_TIM_PWM_Start+0x13e>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a1b      	ldr	r2, [pc, #108]	; (80067c0 <HAL_TIM_PWM_Start+0x194>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d009      	beq.n	800676a <HAL_TIM_PWM_Start+0x13e>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a1a      	ldr	r2, [pc, #104]	; (80067c4 <HAL_TIM_PWM_Start+0x198>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d004      	beq.n	800676a <HAL_TIM_PWM_Start+0x13e>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a18      	ldr	r2, [pc, #96]	; (80067c8 <HAL_TIM_PWM_Start+0x19c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d101      	bne.n	800676e <HAL_TIM_PWM_Start+0x142>
 800676a:	2301      	movs	r3, #1
 800676c:	e000      	b.n	8006770 <HAL_TIM_PWM_Start+0x144>
 800676e:	2300      	movs	r3, #0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d007      	beq.n	8006784 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006782:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	689a      	ldr	r2, [r3, #8]
 800678a:	4b10      	ldr	r3, [pc, #64]	; (80067cc <HAL_TIM_PWM_Start+0x1a0>)
 800678c:	4013      	ands	r3, r2
 800678e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2b06      	cmp	r3, #6
 8006794:	d00b      	beq.n	80067ae <HAL_TIM_PWM_Start+0x182>
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800679c:	d007      	beq.n	80067ae <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f042 0201 	orr.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80067ae:	2300      	movs	r3, #0
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3710      	adds	r7, #16
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}
 80067b8:	40012c00 	.word	0x40012c00
 80067bc:	40013400 	.word	0x40013400
 80067c0:	40014000 	.word	0x40014000
 80067c4:	40014400 	.word	0x40014400
 80067c8:	40014800 	.word	0x40014800
 80067cc:	00010007 	.word	0x00010007

080067d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b082      	sub	sp, #8
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2200      	movs	r2, #0
 80067e0:	6839      	ldr	r1, [r7, #0]
 80067e2:	4618      	mov	r0, r3
 80067e4:	f000 ffce 	bl	8007784 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a3e      	ldr	r2, [pc, #248]	; (80068e8 <HAL_TIM_PWM_Stop+0x118>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d013      	beq.n	800681a <HAL_TIM_PWM_Stop+0x4a>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a3d      	ldr	r2, [pc, #244]	; (80068ec <HAL_TIM_PWM_Stop+0x11c>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00e      	beq.n	800681a <HAL_TIM_PWM_Stop+0x4a>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a3b      	ldr	r2, [pc, #236]	; (80068f0 <HAL_TIM_PWM_Stop+0x120>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d009      	beq.n	800681a <HAL_TIM_PWM_Stop+0x4a>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a3a      	ldr	r2, [pc, #232]	; (80068f4 <HAL_TIM_PWM_Stop+0x124>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d004      	beq.n	800681a <HAL_TIM_PWM_Stop+0x4a>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a38      	ldr	r2, [pc, #224]	; (80068f8 <HAL_TIM_PWM_Stop+0x128>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d101      	bne.n	800681e <HAL_TIM_PWM_Stop+0x4e>
 800681a:	2301      	movs	r3, #1
 800681c:	e000      	b.n	8006820 <HAL_TIM_PWM_Stop+0x50>
 800681e:	2300      	movs	r3, #0
 8006820:	2b00      	cmp	r3, #0
 8006822:	d017      	beq.n	8006854 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6a1a      	ldr	r2, [r3, #32]
 800682a:	f241 1311 	movw	r3, #4369	; 0x1111
 800682e:	4013      	ands	r3, r2
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10f      	bne.n	8006854 <HAL_TIM_PWM_Stop+0x84>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6a1a      	ldr	r2, [r3, #32]
 800683a:	f244 4344 	movw	r3, #17476	; 0x4444
 800683e:	4013      	ands	r3, r2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d107      	bne.n	8006854 <HAL_TIM_PWM_Stop+0x84>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006852:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	6a1a      	ldr	r2, [r3, #32]
 800685a:	f241 1311 	movw	r3, #4369	; 0x1111
 800685e:	4013      	ands	r3, r2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10f      	bne.n	8006884 <HAL_TIM_PWM_Stop+0xb4>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6a1a      	ldr	r2, [r3, #32]
 800686a:	f244 4344 	movw	r3, #17476	; 0x4444
 800686e:	4013      	ands	r3, r2
 8006870:	2b00      	cmp	r3, #0
 8006872:	d107      	bne.n	8006884 <HAL_TIM_PWM_Stop+0xb4>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f022 0201 	bic.w	r2, r2, #1
 8006882:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d104      	bne.n	8006894 <HAL_TIM_PWM_Stop+0xc4>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006892:	e023      	b.n	80068dc <HAL_TIM_PWM_Stop+0x10c>
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	2b04      	cmp	r3, #4
 8006898:	d104      	bne.n	80068a4 <HAL_TIM_PWM_Stop+0xd4>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068a2:	e01b      	b.n	80068dc <HAL_TIM_PWM_Stop+0x10c>
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	2b08      	cmp	r3, #8
 80068a8:	d104      	bne.n	80068b4 <HAL_TIM_PWM_Stop+0xe4>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2201      	movs	r2, #1
 80068ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068b2:	e013      	b.n	80068dc <HAL_TIM_PWM_Stop+0x10c>
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	2b0c      	cmp	r3, #12
 80068b8:	d104      	bne.n	80068c4 <HAL_TIM_PWM_Stop+0xf4>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80068c2:	e00b      	b.n	80068dc <HAL_TIM_PWM_Stop+0x10c>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	2b10      	cmp	r3, #16
 80068c8:	d104      	bne.n	80068d4 <HAL_TIM_PWM_Stop+0x104>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068d2:	e003      	b.n	80068dc <HAL_TIM_PWM_Stop+0x10c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3708      	adds	r7, #8
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	40012c00 	.word	0x40012c00
 80068ec:	40013400 	.word	0x40013400
 80068f0:	40014000 	.word	0x40014000
 80068f4:	40014400 	.word	0x40014400
 80068f8:	40014800 	.word	0x40014800

080068fc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d101      	bne.n	8006910 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800690c:	2301      	movs	r3, #1
 800690e:	e097      	b.n	8006a40 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006916:	b2db      	uxtb	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	d106      	bne.n	800692a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7fb ff11 	bl	800274c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2202      	movs	r2, #2
 800692e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6812      	ldr	r2, [r2, #0]
 800693c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006940:	f023 0307 	bic.w	r3, r3, #7
 8006944:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	3304      	adds	r3, #4
 800694e:	4619      	mov	r1, r3
 8006950:	4610      	mov	r0, r2
 8006952:	f000 faf5 	bl	8006f40 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	689b      	ldr	r3, [r3, #8]
 800695c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	6a1b      	ldr	r3, [r3, #32]
 800696c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	4313      	orrs	r3, r2
 8006976:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800697e:	f023 0303 	bic.w	r3, r3, #3
 8006982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	689a      	ldr	r2, [r3, #8]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	021b      	lsls	r3, r3, #8
 800698e:	4313      	orrs	r3, r2
 8006990:	693a      	ldr	r2, [r7, #16]
 8006992:	4313      	orrs	r3, r2
 8006994:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800699c:	f023 030c 	bic.w	r3, r3, #12
 80069a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	68da      	ldr	r2, [r3, #12]
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	021b      	lsls	r3, r3, #8
 80069b8:	4313      	orrs	r3, r2
 80069ba:	693a      	ldr	r2, [r7, #16]
 80069bc:	4313      	orrs	r3, r2
 80069be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	691b      	ldr	r3, [r3, #16]
 80069c4:	011a      	lsls	r2, r3, #4
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	031b      	lsls	r3, r3, #12
 80069cc:	4313      	orrs	r3, r2
 80069ce:	693a      	ldr	r2, [r7, #16]
 80069d0:	4313      	orrs	r3, r2
 80069d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80069da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80069e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	011b      	lsls	r3, r3, #4
 80069ee:	4313      	orrs	r3, r2
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	4313      	orrs	r3, r2
 80069f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68fa      	ldr	r2, [r7, #12]
 8006a0c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2201      	movs	r2, #1
 8006a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2201      	movs	r2, #1
 8006a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	3718      	adds	r7, #24
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}

08006a48 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a58:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a60:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006a68:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006a70:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d110      	bne.n	8006a9a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d102      	bne.n	8006a84 <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8006a7e:	7b7b      	ldrb	r3, [r7, #13]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d001      	beq.n	8006a88 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8006a84:	2301      	movs	r3, #1
 8006a86:	e068      	b.n	8006b5a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2202      	movs	r2, #2
 8006a8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a98:	e031      	b.n	8006afe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b04      	cmp	r3, #4
 8006a9e:	d110      	bne.n	8006ac2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006aa0:	7bbb      	ldrb	r3, [r7, #14]
 8006aa2:	2b01      	cmp	r3, #1
 8006aa4:	d102      	bne.n	8006aac <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006aa6:	7b3b      	ldrb	r3, [r7, #12]
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	d001      	beq.n	8006ab0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e054      	b.n	8006b5a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2202      	movs	r2, #2
 8006abc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006ac0:	e01d      	b.n	8006afe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ac2:	7bfb      	ldrb	r3, [r7, #15]
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d108      	bne.n	8006ada <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ac8:	7bbb      	ldrb	r3, [r7, #14]
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	d105      	bne.n	8006ada <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ace:	7b7b      	ldrb	r3, [r7, #13]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d102      	bne.n	8006ada <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ad4:	7b3b      	ldrb	r3, [r7, #12]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d001      	beq.n	8006ade <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8006ada:	2301      	movs	r3, #1
 8006adc:	e03d      	b.n	8006b5a <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2202      	movs	r2, #2
 8006ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2202      	movs	r2, #2
 8006aea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2202      	movs	r2, #2
 8006af2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2202      	movs	r2, #2
 8006afa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d002      	beq.n	8006b0a <HAL_TIM_Encoder_Start+0xc2>
 8006b04:	2b04      	cmp	r3, #4
 8006b06:	d008      	beq.n	8006b1a <HAL_TIM_Encoder_Start+0xd2>
 8006b08:	e00f      	b.n	8006b2a <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	2100      	movs	r1, #0
 8006b12:	4618      	mov	r0, r3
 8006b14:	f000 fe36 	bl	8007784 <TIM_CCxChannelCmd>
      break;
 8006b18:	e016      	b.n	8006b48 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	2104      	movs	r1, #4
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fe2e 	bl	8007784 <TIM_CCxChannelCmd>
      break;
 8006b28:	e00e      	b.n	8006b48 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	2100      	movs	r1, #0
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 fe26 	bl	8007784 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2201      	movs	r2, #1
 8006b3e:	2104      	movs	r1, #4
 8006b40:	4618      	mov	r0, r3
 8006b42:	f000 fe1f 	bl	8007784 <TIM_CCxChannelCmd>
      break;
 8006b46:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f042 0201 	orr.w	r2, r2, #1
 8006b56:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8006b58:	2300      	movs	r3, #0
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
	...

08006b64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b084      	sub	sp, #16
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d101      	bne.n	8006b7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	e0fd      	b.n	8006d7a <HAL_TIM_PWM_ConfigChannel+0x216>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	2201      	movs	r2, #1
 8006b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b14      	cmp	r3, #20
 8006b8a:	f200 80f0 	bhi.w	8006d6e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8006b8e:	a201      	add	r2, pc, #4	; (adr r2, 8006b94 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b94:	08006be9 	.word	0x08006be9
 8006b98:	08006d6f 	.word	0x08006d6f
 8006b9c:	08006d6f 	.word	0x08006d6f
 8006ba0:	08006d6f 	.word	0x08006d6f
 8006ba4:	08006c29 	.word	0x08006c29
 8006ba8:	08006d6f 	.word	0x08006d6f
 8006bac:	08006d6f 	.word	0x08006d6f
 8006bb0:	08006d6f 	.word	0x08006d6f
 8006bb4:	08006c6b 	.word	0x08006c6b
 8006bb8:	08006d6f 	.word	0x08006d6f
 8006bbc:	08006d6f 	.word	0x08006d6f
 8006bc0:	08006d6f 	.word	0x08006d6f
 8006bc4:	08006cab 	.word	0x08006cab
 8006bc8:	08006d6f 	.word	0x08006d6f
 8006bcc:	08006d6f 	.word	0x08006d6f
 8006bd0:	08006d6f 	.word	0x08006d6f
 8006bd4:	08006ced 	.word	0x08006ced
 8006bd8:	08006d6f 	.word	0x08006d6f
 8006bdc:	08006d6f 	.word	0x08006d6f
 8006be0:	08006d6f 	.word	0x08006d6f
 8006be4:	08006d2d 	.word	0x08006d2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68b9      	ldr	r1, [r7, #8]
 8006bee:	4618      	mov	r0, r3
 8006bf0:	f000 fa36 	bl	8007060 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699a      	ldr	r2, [r3, #24]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f042 0208 	orr.w	r2, r2, #8
 8006c02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	699a      	ldr	r2, [r3, #24]
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f022 0204 	bic.w	r2, r2, #4
 8006c12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6999      	ldr	r1, [r3, #24]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	430a      	orrs	r2, r1
 8006c24:	619a      	str	r2, [r3, #24]
      break;
 8006c26:	e0a3      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68b9      	ldr	r1, [r7, #8]
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f000 faa6 	bl	8007180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	699a      	ldr	r2, [r3, #24]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	6999      	ldr	r1, [r3, #24]
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	021a      	lsls	r2, r3, #8
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	430a      	orrs	r2, r1
 8006c66:	619a      	str	r2, [r3, #24]
      break;
 8006c68:	e082      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	68b9      	ldr	r1, [r7, #8]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fb0f 	bl	8007294 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	69da      	ldr	r2, [r3, #28]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f042 0208 	orr.w	r2, r2, #8
 8006c84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	69da      	ldr	r2, [r3, #28]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f022 0204 	bic.w	r2, r2, #4
 8006c94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	69d9      	ldr	r1, [r3, #28]
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	430a      	orrs	r2, r1
 8006ca6:	61da      	str	r2, [r3, #28]
      break;
 8006ca8:	e062      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	68b9      	ldr	r1, [r7, #8]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f000 fb77 	bl	80073a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	69da      	ldr	r2, [r3, #28]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	69da      	ldr	r2, [r3, #28]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	69d9      	ldr	r1, [r3, #28]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	691b      	ldr	r3, [r3, #16]
 8006ce0:	021a      	lsls	r2, r3, #8
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	430a      	orrs	r2, r1
 8006ce8:	61da      	str	r2, [r3, #28]
      break;
 8006cea:	e041      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68b9      	ldr	r1, [r7, #8]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f000 fbe0 	bl	80074b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f042 0208 	orr.w	r2, r2, #8
 8006d06:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 0204 	bic.w	r2, r2, #4
 8006d16:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	691a      	ldr	r2, [r3, #16]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006d2a:	e021      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	68b9      	ldr	r1, [r7, #8]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 fc24 	bl	8007580 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d46:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d56:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	021a      	lsls	r2, r3, #8
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8006d6c:	e000      	b.n	8006d70 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8006d6e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2200      	movs	r2, #0
 8006d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d78:	2300      	movs	r3, #0
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
 8006d82:	bf00      	nop

08006d84 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_TIM_ConfigClockSource+0x18>
 8006d98:	2302      	movs	r3, #2
 8006d9a:	e0c3      	b.n	8006f24 <HAL_TIM_ConfigClockSource+0x1a0>
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2202      	movs	r2, #2
 8006da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006dba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006dbe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006dc6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2b70      	cmp	r3, #112	; 0x70
 8006dd6:	d038      	beq.n	8006e4a <HAL_TIM_ConfigClockSource+0xc6>
 8006dd8:	2b70      	cmp	r3, #112	; 0x70
 8006dda:	d815      	bhi.n	8006e08 <HAL_TIM_ConfigClockSource+0x84>
 8006ddc:	2b30      	cmp	r3, #48	; 0x30
 8006dde:	f000 808e 	beq.w	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006de2:	2b30      	cmp	r3, #48	; 0x30
 8006de4:	d809      	bhi.n	8006dfa <HAL_TIM_ConfigClockSource+0x76>
 8006de6:	2b10      	cmp	r3, #16
 8006de8:	f000 8089 	beq.w	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006dec:	2b20      	cmp	r3, #32
 8006dee:	f000 8086 	beq.w	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 8083 	beq.w	8006efe <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006df8:	e08b      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8006dfa:	2b50      	cmp	r3, #80	; 0x50
 8006dfc:	d04f      	beq.n	8006e9e <HAL_TIM_ConfigClockSource+0x11a>
 8006dfe:	2b60      	cmp	r3, #96	; 0x60
 8006e00:	d05d      	beq.n	8006ebe <HAL_TIM_ConfigClockSource+0x13a>
 8006e02:	2b40      	cmp	r3, #64	; 0x40
 8006e04:	d06b      	beq.n	8006ede <HAL_TIM_ConfigClockSource+0x15a>
      break;
 8006e06:	e084      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8006e08:	4a48      	ldr	r2, [pc, #288]	; (8006f2c <HAL_TIM_ConfigClockSource+0x1a8>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d077      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006e0e:	4a47      	ldr	r2, [pc, #284]	; (8006f2c <HAL_TIM_ConfigClockSource+0x1a8>)
 8006e10:	4293      	cmp	r3, r2
 8006e12:	d809      	bhi.n	8006e28 <HAL_TIM_ConfigClockSource+0xa4>
 8006e14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e18:	d02e      	beq.n	8006e78 <HAL_TIM_ConfigClockSource+0xf4>
 8006e1a:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8006e1e:	d06e      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006e20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e24:	d074      	beq.n	8006f10 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 8006e26:	e074      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8006e28:	4a41      	ldr	r2, [pc, #260]	; (8006f30 <HAL_TIM_ConfigClockSource+0x1ac>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d067      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006e2e:	4a40      	ldr	r2, [pc, #256]	; (8006f30 <HAL_TIM_ConfigClockSource+0x1ac>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d803      	bhi.n	8006e3c <HAL_TIM_ConfigClockSource+0xb8>
 8006e34:	4a3f      	ldr	r2, [pc, #252]	; (8006f34 <HAL_TIM_ConfigClockSource+0x1b0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d061      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8006e3a:	e06a      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 8006e3c:	4a3e      	ldr	r2, [pc, #248]	; (8006f38 <HAL_TIM_ConfigClockSource+0x1b4>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d05d      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
 8006e42:	4a3e      	ldr	r2, [pc, #248]	; (8006f3c <HAL_TIM_ConfigClockSource+0x1b8>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d05a      	beq.n	8006efe <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8006e48:	e063      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	6899      	ldr	r1, [r3, #8]
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	f000 fc73 	bl	8007744 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	68fa      	ldr	r2, [r7, #12]
 8006e74:	609a      	str	r2, [r3, #8]
      break;
 8006e76:	e04c      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6818      	ldr	r0, [r3, #0]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	6899      	ldr	r1, [r3, #8]
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	685a      	ldr	r2, [r3, #4]
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f000 fc5c 	bl	8007744 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	689a      	ldr	r2, [r3, #8]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e9a:	609a      	str	r2, [r3, #8]
      break;
 8006e9c:	e039      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6818      	ldr	r0, [r3, #0]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	6859      	ldr	r1, [r3, #4]
 8006ea6:	683b      	ldr	r3, [r7, #0]
 8006ea8:	68db      	ldr	r3, [r3, #12]
 8006eaa:	461a      	mov	r2, r3
 8006eac:	f000 fbce 	bl	800764c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	2150      	movs	r1, #80	; 0x50
 8006eb6:	4618      	mov	r0, r3
 8006eb8:	f000 fc27 	bl	800770a <TIM_ITRx_SetConfig>
      break;
 8006ebc:	e029      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6818      	ldr	r0, [r3, #0]
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	6859      	ldr	r1, [r3, #4]
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	68db      	ldr	r3, [r3, #12]
 8006eca:	461a      	mov	r2, r3
 8006ecc:	f000 fbed 	bl	80076aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2160      	movs	r1, #96	; 0x60
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fc17 	bl	800770a <TIM_ITRx_SetConfig>
      break;
 8006edc:	e019      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6818      	ldr	r0, [r3, #0]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	6859      	ldr	r1, [r3, #4]
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	461a      	mov	r2, r3
 8006eec:	f000 fbae 	bl	800764c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	2140      	movs	r1, #64	; 0x40
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fc07 	bl	800770a <TIM_ITRx_SetConfig>
      break;
 8006efc:	e009      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4619      	mov	r1, r3
 8006f08:	4610      	mov	r0, r2
 8006f0a:	f000 fbfe 	bl	800770a <TIM_ITRx_SetConfig>
      break;
 8006f0e:	e000      	b.n	8006f12 <HAL_TIM_ConfigClockSource+0x18e>
      break;
 8006f10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2201      	movs	r2, #1
 8006f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006f22:	2300      	movs	r3, #0
}
 8006f24:	4618      	mov	r0, r3
 8006f26:	3710      	adds	r7, #16
 8006f28:	46bd      	mov	sp, r7
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	00100020 	.word	0x00100020
 8006f30:	00100040 	.word	0x00100040
 8006f34:	00100030 	.word	0x00100030
 8006f38:	00100060 	.word	0x00100060
 8006f3c:	00100070 	.word	0x00100070

08006f40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a3c      	ldr	r2, [pc, #240]	; (8007044 <TIM_Base_SetConfig+0x104>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d00f      	beq.n	8006f78 <TIM_Base_SetConfig+0x38>
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f5e:	d00b      	beq.n	8006f78 <TIM_Base_SetConfig+0x38>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a39      	ldr	r2, [pc, #228]	; (8007048 <TIM_Base_SetConfig+0x108>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d007      	beq.n	8006f78 <TIM_Base_SetConfig+0x38>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a38      	ldr	r2, [pc, #224]	; (800704c <TIM_Base_SetConfig+0x10c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d003      	beq.n	8006f78 <TIM_Base_SetConfig+0x38>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	4a37      	ldr	r2, [pc, #220]	; (8007050 <TIM_Base_SetConfig+0x110>)
 8006f74:	4293      	cmp	r3, r2
 8006f76:	d108      	bne.n	8006f8a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	68fa      	ldr	r2, [r7, #12]
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4a2d      	ldr	r2, [pc, #180]	; (8007044 <TIM_Base_SetConfig+0x104>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d01b      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f98:	d017      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	4a2a      	ldr	r2, [pc, #168]	; (8007048 <TIM_Base_SetConfig+0x108>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d013      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	4a29      	ldr	r2, [pc, #164]	; (800704c <TIM_Base_SetConfig+0x10c>)
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d00f      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a28      	ldr	r2, [pc, #160]	; (8007050 <TIM_Base_SetConfig+0x110>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00b      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a27      	ldr	r2, [pc, #156]	; (8007054 <TIM_Base_SetConfig+0x114>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d007      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a26      	ldr	r2, [pc, #152]	; (8007058 <TIM_Base_SetConfig+0x118>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d003      	beq.n	8006fca <TIM_Base_SetConfig+0x8a>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a25      	ldr	r2, [pc, #148]	; (800705c <TIM_Base_SetConfig+0x11c>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d108      	bne.n	8006fdc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fd0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	68fa      	ldr	r2, [r7, #12]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a10      	ldr	r2, [pc, #64]	; (8007044 <TIM_Base_SetConfig+0x104>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d00f      	beq.n	8007028 <TIM_Base_SetConfig+0xe8>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	4a11      	ldr	r2, [pc, #68]	; (8007050 <TIM_Base_SetConfig+0x110>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d00b      	beq.n	8007028 <TIM_Base_SetConfig+0xe8>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	4a10      	ldr	r2, [pc, #64]	; (8007054 <TIM_Base_SetConfig+0x114>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d007      	beq.n	8007028 <TIM_Base_SetConfig+0xe8>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a0f      	ldr	r2, [pc, #60]	; (8007058 <TIM_Base_SetConfig+0x118>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d003      	beq.n	8007028 <TIM_Base_SetConfig+0xe8>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	4a0e      	ldr	r2, [pc, #56]	; (800705c <TIM_Base_SetConfig+0x11c>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d103      	bne.n	8007030 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	691a      	ldr	r2, [r3, #16]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	615a      	str	r2, [r3, #20]
}
 8007036:	bf00      	nop
 8007038:	3714      	adds	r7, #20
 800703a:	46bd      	mov	sp, r7
 800703c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007040:	4770      	bx	lr
 8007042:	bf00      	nop
 8007044:	40012c00 	.word	0x40012c00
 8007048:	40000400 	.word	0x40000400
 800704c:	40000800 	.word	0x40000800
 8007050:	40013400 	.word	0x40013400
 8007054:	40014000 	.word	0x40014000
 8007058:	40014400 	.word	0x40014400
 800705c:	40014800 	.word	0x40014800

08007060 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007060:	b480      	push	{r7}
 8007062:	b087      	sub	sp, #28
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a1b      	ldr	r3, [r3, #32]
 800706e:	f023 0201 	bic.w	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6a1b      	ldr	r3, [r3, #32]
 800707a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	699b      	ldr	r3, [r3, #24]
 8007086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800708e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0303 	bic.w	r3, r3, #3
 800709a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	f023 0302 	bic.w	r3, r3, #2
 80070ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a2c      	ldr	r2, [pc, #176]	; (800716c <TIM_OC1_SetConfig+0x10c>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00f      	beq.n	80070e0 <TIM_OC1_SetConfig+0x80>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	4a2b      	ldr	r2, [pc, #172]	; (8007170 <TIM_OC1_SetConfig+0x110>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d00b      	beq.n	80070e0 <TIM_OC1_SetConfig+0x80>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	4a2a      	ldr	r2, [pc, #168]	; (8007174 <TIM_OC1_SetConfig+0x114>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	d007      	beq.n	80070e0 <TIM_OC1_SetConfig+0x80>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a29      	ldr	r2, [pc, #164]	; (8007178 <TIM_OC1_SetConfig+0x118>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d003      	beq.n	80070e0 <TIM_OC1_SetConfig+0x80>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a28      	ldr	r2, [pc, #160]	; (800717c <TIM_OC1_SetConfig+0x11c>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d10c      	bne.n	80070fa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	f023 0308 	bic.w	r3, r3, #8
 80070e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	f023 0304 	bic.w	r3, r3, #4
 80070f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	4a1b      	ldr	r2, [pc, #108]	; (800716c <TIM_OC1_SetConfig+0x10c>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00f      	beq.n	8007122 <TIM_OC1_SetConfig+0xc2>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	4a1a      	ldr	r2, [pc, #104]	; (8007170 <TIM_OC1_SetConfig+0x110>)
 8007106:	4293      	cmp	r3, r2
 8007108:	d00b      	beq.n	8007122 <TIM_OC1_SetConfig+0xc2>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a19      	ldr	r2, [pc, #100]	; (8007174 <TIM_OC1_SetConfig+0x114>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d007      	beq.n	8007122 <TIM_OC1_SetConfig+0xc2>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	4a18      	ldr	r2, [pc, #96]	; (8007178 <TIM_OC1_SetConfig+0x118>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d003      	beq.n	8007122 <TIM_OC1_SetConfig+0xc2>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	4a17      	ldr	r2, [pc, #92]	; (800717c <TIM_OC1_SetConfig+0x11c>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d111      	bne.n	8007146 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007122:	693b      	ldr	r3, [r7, #16]
 8007124:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	695b      	ldr	r3, [r3, #20]
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	4313      	orrs	r3, r2
 800713a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	4313      	orrs	r3, r2
 8007144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	693a      	ldr	r2, [r7, #16]
 800714a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	68fa      	ldr	r2, [r7, #12]
 8007150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685a      	ldr	r2, [r3, #4]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	697a      	ldr	r2, [r7, #20]
 800715e:	621a      	str	r2, [r3, #32]
}
 8007160:	bf00      	nop
 8007162:	371c      	adds	r7, #28
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	40012c00 	.word	0x40012c00
 8007170:	40013400 	.word	0x40013400
 8007174:	40014000 	.word	0x40014000
 8007178:	40014400 	.word	0x40014400
 800717c:	40014800 	.word	0x40014800

08007180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007180:	b480      	push	{r7}
 8007182:	b087      	sub	sp, #28
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6a1b      	ldr	r3, [r3, #32]
 800718e:	f023 0210 	bic.w	r2, r3, #16
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80071ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	021b      	lsls	r3, r3, #8
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f023 0320 	bic.w	r3, r3, #32
 80071ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	011b      	lsls	r3, r3, #4
 80071d6:	697a      	ldr	r2, [r7, #20]
 80071d8:	4313      	orrs	r3, r2
 80071da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	4a28      	ldr	r2, [pc, #160]	; (8007280 <TIM_OC2_SetConfig+0x100>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d003      	beq.n	80071ec <TIM_OC2_SetConfig+0x6c>
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	4a27      	ldr	r2, [pc, #156]	; (8007284 <TIM_OC2_SetConfig+0x104>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d10d      	bne.n	8007208 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	68db      	ldr	r3, [r3, #12]
 80071f8:	011b      	lsls	r3, r3, #4
 80071fa:	697a      	ldr	r2, [r7, #20]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007200:	697b      	ldr	r3, [r7, #20]
 8007202:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007206:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	4a1d      	ldr	r2, [pc, #116]	; (8007280 <TIM_OC2_SetConfig+0x100>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d00f      	beq.n	8007230 <TIM_OC2_SetConfig+0xb0>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a1c      	ldr	r2, [pc, #112]	; (8007284 <TIM_OC2_SetConfig+0x104>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d00b      	beq.n	8007230 <TIM_OC2_SetConfig+0xb0>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	4a1b      	ldr	r2, [pc, #108]	; (8007288 <TIM_OC2_SetConfig+0x108>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d007      	beq.n	8007230 <TIM_OC2_SetConfig+0xb0>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a1a      	ldr	r2, [pc, #104]	; (800728c <TIM_OC2_SetConfig+0x10c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d003      	beq.n	8007230 <TIM_OC2_SetConfig+0xb0>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a19      	ldr	r2, [pc, #100]	; (8007290 <TIM_OC2_SetConfig+0x110>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d113      	bne.n	8007258 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007236:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800723e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	009b      	lsls	r3, r3, #2
 8007246:	693a      	ldr	r2, [r7, #16]
 8007248:	4313      	orrs	r3, r2
 800724a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800724c:	683b      	ldr	r3, [r7, #0]
 800724e:	699b      	ldr	r3, [r3, #24]
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	685a      	ldr	r2, [r3, #4]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	697a      	ldr	r2, [r7, #20]
 8007270:	621a      	str	r2, [r3, #32]
}
 8007272:	bf00      	nop
 8007274:	371c      	adds	r7, #28
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr
 800727e:	bf00      	nop
 8007280:	40012c00 	.word	0x40012c00
 8007284:	40013400 	.word	0x40013400
 8007288:	40014000 	.word	0x40014000
 800728c:	40014400 	.word	0x40014400
 8007290:	40014800 	.word	0x40014800

08007294 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007294:	b480      	push	{r7}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6a1b      	ldr	r3, [r3, #32]
 80072ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69db      	ldr	r3, [r3, #28]
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80072c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f023 0303 	bic.w	r3, r3, #3
 80072ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	68fa      	ldr	r2, [r7, #12]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	689b      	ldr	r3, [r3, #8]
 80072e6:	021b      	lsls	r3, r3, #8
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	4a27      	ldr	r2, [pc, #156]	; (8007390 <TIM_OC3_SetConfig+0xfc>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d003      	beq.n	80072fe <TIM_OC3_SetConfig+0x6a>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	4a26      	ldr	r2, [pc, #152]	; (8007394 <TIM_OC3_SetConfig+0x100>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d10d      	bne.n	800731a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007304:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	68db      	ldr	r3, [r3, #12]
 800730a:	021b      	lsls	r3, r3, #8
 800730c:	697a      	ldr	r2, [r7, #20]
 800730e:	4313      	orrs	r3, r2
 8007310:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007318:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a1c      	ldr	r2, [pc, #112]	; (8007390 <TIM_OC3_SetConfig+0xfc>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d00f      	beq.n	8007342 <TIM_OC3_SetConfig+0xae>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	4a1b      	ldr	r2, [pc, #108]	; (8007394 <TIM_OC3_SetConfig+0x100>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d00b      	beq.n	8007342 <TIM_OC3_SetConfig+0xae>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	4a1a      	ldr	r2, [pc, #104]	; (8007398 <TIM_OC3_SetConfig+0x104>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d007      	beq.n	8007342 <TIM_OC3_SetConfig+0xae>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a19      	ldr	r2, [pc, #100]	; (800739c <TIM_OC3_SetConfig+0x108>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d003      	beq.n	8007342 <TIM_OC3_SetConfig+0xae>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a18      	ldr	r2, [pc, #96]	; (80073a0 <TIM_OC3_SetConfig+0x10c>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d113      	bne.n	800736a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	011b      	lsls	r3, r3, #4
 8007358:	693a      	ldr	r2, [r7, #16]
 800735a:	4313      	orrs	r3, r2
 800735c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	699b      	ldr	r3, [r3, #24]
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	4313      	orrs	r3, r2
 8007368:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	693a      	ldr	r2, [r7, #16]
 800736e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68fa      	ldr	r2, [r7, #12]
 8007374:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	685a      	ldr	r2, [r3, #4]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	697a      	ldr	r2, [r7, #20]
 8007382:	621a      	str	r2, [r3, #32]
}
 8007384:	bf00      	nop
 8007386:	371c      	adds	r7, #28
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr
 8007390:	40012c00 	.word	0x40012c00
 8007394:	40013400 	.word	0x40013400
 8007398:	40014000 	.word	0x40014000
 800739c:	40014400 	.word	0x40014400
 80073a0:	40014800 	.word	0x40014800

080073a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b087      	sub	sp, #28
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a1b      	ldr	r3, [r3, #32]
 80073be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	685b      	ldr	r3, [r3, #4]
 80073c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	021b      	lsls	r3, r3, #8
 80073e6:	68fa      	ldr	r2, [r7, #12]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	031b      	lsls	r3, r3, #12
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a28      	ldr	r2, [pc, #160]	; (80074a4 <TIM_OC4_SetConfig+0x100>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_OC4_SetConfig+0x6c>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a27      	ldr	r2, [pc, #156]	; (80074a8 <TIM_OC4_SetConfig+0x104>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d10d      	bne.n	800742c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	031b      	lsls	r3, r3, #12
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	4313      	orrs	r3, r2
 8007422:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800742a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	4a1d      	ldr	r2, [pc, #116]	; (80074a4 <TIM_OC4_SetConfig+0x100>)
 8007430:	4293      	cmp	r3, r2
 8007432:	d00f      	beq.n	8007454 <TIM_OC4_SetConfig+0xb0>
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	4a1c      	ldr	r2, [pc, #112]	; (80074a8 <TIM_OC4_SetConfig+0x104>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d00b      	beq.n	8007454 <TIM_OC4_SetConfig+0xb0>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4a1b      	ldr	r2, [pc, #108]	; (80074ac <TIM_OC4_SetConfig+0x108>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d007      	beq.n	8007454 <TIM_OC4_SetConfig+0xb0>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4a1a      	ldr	r2, [pc, #104]	; (80074b0 <TIM_OC4_SetConfig+0x10c>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d003      	beq.n	8007454 <TIM_OC4_SetConfig+0xb0>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	4a19      	ldr	r2, [pc, #100]	; (80074b4 <TIM_OC4_SetConfig+0x110>)
 8007450:	4293      	cmp	r3, r2
 8007452:	d113      	bne.n	800747c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800745a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007462:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	019b      	lsls	r3, r3, #6
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	4313      	orrs	r3, r2
 800746e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	019b      	lsls	r3, r3, #6
 8007476:	693a      	ldr	r2, [r7, #16]
 8007478:	4313      	orrs	r3, r2
 800747a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	693a      	ldr	r2, [r7, #16]
 8007480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	685a      	ldr	r2, [r3, #4]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	621a      	str	r2, [r3, #32]
}
 8007496:	bf00      	nop
 8007498:	371c      	adds	r7, #28
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr
 80074a2:	bf00      	nop
 80074a4:	40012c00 	.word	0x40012c00
 80074a8:	40013400 	.word	0x40013400
 80074ac:	40014000 	.word	0x40014000
 80074b0:	40014400 	.word	0x40014400
 80074b4:	40014800 	.word	0x40014800

080074b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a1b      	ldr	r3, [r3, #32]
 80074c6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6a1b      	ldr	r3, [r3, #32]
 80074d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074ec:	683b      	ldr	r3, [r7, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68fa      	ldr	r2, [r7, #12]
 80074f2:	4313      	orrs	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80074fc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	689b      	ldr	r3, [r3, #8]
 8007502:	041b      	lsls	r3, r3, #16
 8007504:	693a      	ldr	r2, [r7, #16]
 8007506:	4313      	orrs	r3, r2
 8007508:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a17      	ldr	r2, [pc, #92]	; (800756c <TIM_OC5_SetConfig+0xb4>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d00f      	beq.n	8007532 <TIM_OC5_SetConfig+0x7a>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	4a16      	ldr	r2, [pc, #88]	; (8007570 <TIM_OC5_SetConfig+0xb8>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d00b      	beq.n	8007532 <TIM_OC5_SetConfig+0x7a>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a15      	ldr	r2, [pc, #84]	; (8007574 <TIM_OC5_SetConfig+0xbc>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d007      	beq.n	8007532 <TIM_OC5_SetConfig+0x7a>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a14      	ldr	r2, [pc, #80]	; (8007578 <TIM_OC5_SetConfig+0xc0>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d003      	beq.n	8007532 <TIM_OC5_SetConfig+0x7a>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a13      	ldr	r2, [pc, #76]	; (800757c <TIM_OC5_SetConfig+0xc4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d109      	bne.n	8007546 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007538:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	695b      	ldr	r3, [r3, #20]
 800753e:	021b      	lsls	r3, r3, #8
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	4313      	orrs	r3, r2
 8007544:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	68fa      	ldr	r2, [r7, #12]
 8007550:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	685a      	ldr	r2, [r3, #4]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	621a      	str	r2, [r3, #32]
}
 8007560:	bf00      	nop
 8007562:	371c      	adds	r7, #28
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	40012c00 	.word	0x40012c00
 8007570:	40013400 	.word	0x40013400
 8007574:	40014000 	.word	0x40014000
 8007578:	40014400 	.word	0x40014400
 800757c:	40014800 	.word	0x40014800

08007580 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a1b      	ldr	r3, [r3, #32]
 800759a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	021b      	lsls	r3, r3, #8
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	4313      	orrs	r3, r2
 80075be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80075c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	051b      	lsls	r3, r3, #20
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	4313      	orrs	r3, r2
 80075d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	4a18      	ldr	r2, [pc, #96]	; (8007638 <TIM_OC6_SetConfig+0xb8>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d00f      	beq.n	80075fc <TIM_OC6_SetConfig+0x7c>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a17      	ldr	r2, [pc, #92]	; (800763c <TIM_OC6_SetConfig+0xbc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00b      	beq.n	80075fc <TIM_OC6_SetConfig+0x7c>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a16      	ldr	r2, [pc, #88]	; (8007640 <TIM_OC6_SetConfig+0xc0>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d007      	beq.n	80075fc <TIM_OC6_SetConfig+0x7c>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a15      	ldr	r2, [pc, #84]	; (8007644 <TIM_OC6_SetConfig+0xc4>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d003      	beq.n	80075fc <TIM_OC6_SetConfig+0x7c>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a14      	ldr	r2, [pc, #80]	; (8007648 <TIM_OC6_SetConfig+0xc8>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d109      	bne.n	8007610 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007602:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	695b      	ldr	r3, [r3, #20]
 8007608:	029b      	lsls	r3, r3, #10
 800760a:	697a      	ldr	r2, [r7, #20]
 800760c:	4313      	orrs	r3, r2
 800760e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685a      	ldr	r2, [r3, #4]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	693a      	ldr	r2, [r7, #16]
 8007628:	621a      	str	r2, [r3, #32]
}
 800762a:	bf00      	nop
 800762c:	371c      	adds	r7, #28
 800762e:	46bd      	mov	sp, r7
 8007630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40012c00 	.word	0x40012c00
 800763c:	40013400 	.word	0x40013400
 8007640:	40014000 	.word	0x40014000
 8007644:	40014400 	.word	0x40014400
 8007648:	40014800 	.word	0x40014800

0800764c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800764c:	b480      	push	{r7}
 800764e:	b087      	sub	sp, #28
 8007650:	af00      	add	r7, sp, #0
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	60b9      	str	r1, [r7, #8]
 8007656:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	6a1b      	ldr	r3, [r3, #32]
 800765c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	f023 0201 	bic.w	r2, r3, #1
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	699b      	ldr	r3, [r3, #24]
 800766e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007676:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	011b      	lsls	r3, r3, #4
 800767c:	693a      	ldr	r2, [r7, #16]
 800767e:	4313      	orrs	r3, r2
 8007680:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	f023 030a 	bic.w	r3, r3, #10
 8007688:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800768a:	697a      	ldr	r2, [r7, #20]
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4313      	orrs	r3, r2
 8007690:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	693a      	ldr	r2, [r7, #16]
 8007696:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	697a      	ldr	r2, [r7, #20]
 800769c:	621a      	str	r2, [r3, #32]
}
 800769e:	bf00      	nop
 80076a0:	371c      	adds	r7, #28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr

080076aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80076aa:	b480      	push	{r7}
 80076ac:	b087      	sub	sp, #28
 80076ae:	af00      	add	r7, sp, #0
 80076b0:	60f8      	str	r0, [r7, #12]
 80076b2:	60b9      	str	r1, [r7, #8]
 80076b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6a1b      	ldr	r3, [r3, #32]
 80076ba:	f023 0210 	bic.w	r2, r3, #16
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	031b      	lsls	r3, r3, #12
 80076da:	697a      	ldr	r2, [r7, #20]
 80076dc:	4313      	orrs	r3, r2
 80076de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80076e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	011b      	lsls	r3, r3, #4
 80076ec:	693a      	ldr	r2, [r7, #16]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	697a      	ldr	r2, [r7, #20]
 80076f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	693a      	ldr	r2, [r7, #16]
 80076fc:	621a      	str	r2, [r3, #32]
}
 80076fe:	bf00      	nop
 8007700:	371c      	adds	r7, #28
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr

0800770a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800770a:	b480      	push	{r7}
 800770c:	b085      	sub	sp, #20
 800770e:	af00      	add	r7, sp, #0
 8007710:	6078      	str	r0, [r7, #4]
 8007712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4313      	orrs	r3, r2
 800772c:	f043 0307 	orr.w	r3, r3, #7
 8007730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	609a      	str	r2, [r3, #8]
}
 8007738:	bf00      	nop
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007742:	4770      	bx	lr

08007744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007744:	b480      	push	{r7}
 8007746:	b087      	sub	sp, #28
 8007748:	af00      	add	r7, sp, #0
 800774a:	60f8      	str	r0, [r7, #12]
 800774c:	60b9      	str	r1, [r7, #8]
 800774e:	607a      	str	r2, [r7, #4]
 8007750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800775e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	021a      	lsls	r2, r3, #8
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	431a      	orrs	r2, r3
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4313      	orrs	r3, r2
 800776c:	697a      	ldr	r2, [r7, #20]
 800776e:	4313      	orrs	r3, r2
 8007770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	697a      	ldr	r2, [r7, #20]
 8007776:	609a      	str	r2, [r3, #8]
}
 8007778:	bf00      	nop
 800777a:	371c      	adds	r7, #28
 800777c:	46bd      	mov	sp, r7
 800777e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007782:	4770      	bx	lr

08007784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007784:	b480      	push	{r7}
 8007786:	b087      	sub	sp, #28
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	f003 031f 	and.w	r3, r3, #31
 8007796:	2201      	movs	r2, #1
 8007798:	fa02 f303 	lsl.w	r3, r2, r3
 800779c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6a1a      	ldr	r2, [r3, #32]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	43db      	mvns	r3, r3
 80077a6:	401a      	ands	r2, r3
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a1a      	ldr	r2, [r3, #32]
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f003 031f 	and.w	r3, r3, #31
 80077b6:	6879      	ldr	r1, [r7, #4]
 80077b8:	fa01 f303 	lsl.w	r3, r1, r3
 80077bc:	431a      	orrs	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	621a      	str	r2, [r3, #32]
}
 80077c2:	bf00      	nop
 80077c4:	371c      	adds	r7, #28
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr
	...

080077d0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d109      	bne.n	80077f4 <HAL_TIMEx_PWMN_Start+0x24>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077e6:	b2db      	uxtb	r3, r3
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	bf14      	ite	ne
 80077ec:	2301      	movne	r3, #1
 80077ee:	2300      	moveq	r3, #0
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	e022      	b.n	800783a <HAL_TIMEx_PWMN_Start+0x6a>
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	2b04      	cmp	r3, #4
 80077f8:	d109      	bne.n	800780e <HAL_TIMEx_PWMN_Start+0x3e>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b01      	cmp	r3, #1
 8007804:	bf14      	ite	ne
 8007806:	2301      	movne	r3, #1
 8007808:	2300      	moveq	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	e015      	b.n	800783a <HAL_TIMEx_PWMN_Start+0x6a>
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	2b08      	cmp	r3, #8
 8007812:	d109      	bne.n	8007828 <HAL_TIMEx_PWMN_Start+0x58>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b01      	cmp	r3, #1
 800781e:	bf14      	ite	ne
 8007820:	2301      	movne	r3, #1
 8007822:	2300      	moveq	r3, #0
 8007824:	b2db      	uxtb	r3, r3
 8007826:	e008      	b.n	800783a <HAL_TIMEx_PWMN_Start+0x6a>
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800782e:	b2db      	uxtb	r3, r3
 8007830:	2b01      	cmp	r3, #1
 8007832:	bf14      	ite	ne
 8007834:	2301      	movne	r3, #1
 8007836:	2300      	moveq	r3, #0
 8007838:	b2db      	uxtb	r3, r3
 800783a:	2b00      	cmp	r3, #0
 800783c:	d001      	beq.n	8007842 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e040      	b.n	80078c4 <HAL_TIMEx_PWMN_Start+0xf4>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d104      	bne.n	8007852 <HAL_TIMEx_PWMN_Start+0x82>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2202      	movs	r2, #2
 800784c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007850:	e013      	b.n	800787a <HAL_TIMEx_PWMN_Start+0xaa>
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	2b04      	cmp	r3, #4
 8007856:	d104      	bne.n	8007862 <HAL_TIMEx_PWMN_Start+0x92>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007860:	e00b      	b.n	800787a <HAL_TIMEx_PWMN_Start+0xaa>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b08      	cmp	r3, #8
 8007866:	d104      	bne.n	8007872 <HAL_TIMEx_PWMN_Start+0xa2>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007870:	e003      	b.n	800787a <HAL_TIMEx_PWMN_Start+0xaa>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2202      	movs	r2, #2
 8007876:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	2204      	movs	r2, #4
 8007880:	6839      	ldr	r1, [r7, #0]
 8007882:	4618      	mov	r0, r3
 8007884:	f000 f9a4 	bl	8007bd0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007896:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	4b0b      	ldr	r3, [pc, #44]	; (80078cc <HAL_TIMEx_PWMN_Start+0xfc>)
 80078a0:	4013      	ands	r3, r2
 80078a2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b06      	cmp	r3, #6
 80078a8:	d00b      	beq.n	80078c2 <HAL_TIMEx_PWMN_Start+0xf2>
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078b0:	d007      	beq.n	80078c2 <HAL_TIMEx_PWMN_Start+0xf2>
  {
    __HAL_TIM_ENABLE(htim);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f042 0201 	orr.w	r2, r2, #1
 80078c0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}
 80078cc:	00010007 	.word	0x00010007

080078d0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	2200      	movs	r2, #0
 80078e0:	6839      	ldr	r1, [r7, #0]
 80078e2:	4618      	mov	r0, r3
 80078e4:	f000 f974 	bl	8007bd0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6a1a      	ldr	r2, [r3, #32]
 80078ee:	f241 1311 	movw	r3, #4369	; 0x1111
 80078f2:	4013      	ands	r3, r2
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10f      	bne.n	8007918 <HAL_TIMEx_PWMN_Stop+0x48>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	6a1a      	ldr	r2, [r3, #32]
 80078fe:	f244 4344 	movw	r3, #17476	; 0x4444
 8007902:	4013      	ands	r3, r2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d107      	bne.n	8007918 <HAL_TIMEx_PWMN_Stop+0x48>
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007916:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	6a1a      	ldr	r2, [r3, #32]
 800791e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007922:	4013      	ands	r3, r2
 8007924:	2b00      	cmp	r3, #0
 8007926:	d10f      	bne.n	8007948 <HAL_TIMEx_PWMN_Stop+0x78>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	6a1a      	ldr	r2, [r3, #32]
 800792e:	f244 4344 	movw	r3, #17476	; 0x4444
 8007932:	4013      	ands	r3, r2
 8007934:	2b00      	cmp	r3, #0
 8007936:	d107      	bne.n	8007948 <HAL_TIMEx_PWMN_Stop+0x78>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	681a      	ldr	r2, [r3, #0]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0201 	bic.w	r2, r2, #1
 8007946:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d104      	bne.n	8007958 <HAL_TIMEx_PWMN_Stop+0x88>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007956:	e013      	b.n	8007980 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b04      	cmp	r3, #4
 800795c:	d104      	bne.n	8007968 <HAL_TIMEx_PWMN_Stop+0x98>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007966:	e00b      	b.n	8007980 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	2b08      	cmp	r3, #8
 800796c:	d104      	bne.n	8007978 <HAL_TIMEx_PWMN_Stop+0xa8>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007976:	e003      	b.n	8007980 <HAL_TIMEx_PWMN_Stop+0xb0>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3708      	adds	r7, #8
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
	...

0800798c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e065      	b.n	8007a70 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a2c      	ldr	r2, [pc, #176]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d004      	beq.n	80079d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4a2b      	ldr	r2, [pc, #172]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80079d4:	4293      	cmp	r3, r2
 80079d6:	d108      	bne.n	80079ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	68fa      	ldr	r2, [r7, #12]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80079f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a1b      	ldr	r2, [pc, #108]	; (8007a7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d018      	beq.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a1a:	d013      	beq.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a18      	ldr	r2, [pc, #96]	; (8007a84 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d00e      	beq.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	4a17      	ldr	r2, [pc, #92]	; (8007a88 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d009      	beq.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a12      	ldr	r2, [pc, #72]	; (8007a80 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d004      	beq.n	8007a44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a13      	ldr	r2, [pc, #76]	; (8007a8c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d10c      	bne.n	8007a5e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	689b      	ldr	r3, [r3, #8]
 8007a50:	68ba      	ldr	r2, [r7, #8]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a6e:	2300      	movs	r3, #0
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3714      	adds	r7, #20
 8007a74:	46bd      	mov	sp, r7
 8007a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7a:	4770      	bx	lr
 8007a7c:	40012c00 	.word	0x40012c00
 8007a80:	40013400 	.word	0x40013400
 8007a84:	40000400 	.word	0x40000400
 8007a88:	40000800 	.word	0x40000800
 8007a8c:	40014000 	.word	0x40014000

08007a90 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d101      	bne.n	8007aac <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007aa8:	2302      	movs	r3, #2
 8007aaa:	e087      	b.n	8007bbc <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2201      	movs	r2, #1
 8007ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	685b      	ldr	r3, [r3, #4]
 8007ada:	4313      	orrs	r3, r2
 8007adc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	691b      	ldr	r3, [r3, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	695b      	ldr	r3, [r3, #20]
 8007b04:	4313      	orrs	r3, r2
 8007b06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b12:	4313      	orrs	r3, r2
 8007b14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	041b      	lsls	r3, r3, #16
 8007b22:	4313      	orrs	r3, r2
 8007b24:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a27      	ldr	r2, [pc, #156]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d004      	beq.n	8007b3a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a25      	ldr	r2, [pc, #148]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d106      	bne.n	8007b48 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	69db      	ldr	r3, [r3, #28]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a1e      	ldr	r2, [pc, #120]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d004      	beq.n	8007b5c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a1d      	ldr	r2, [pc, #116]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d126      	bne.n	8007baa <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b66:	051b      	lsls	r3, r3, #20
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	6a1b      	ldr	r3, [r3, #32]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b84:	4313      	orrs	r3, r2
 8007b86:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	4a0e      	ldr	r2, [pc, #56]	; (8007bc8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d004      	beq.n	8007b9c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	4a0d      	ldr	r2, [pc, #52]	; (8007bcc <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d106      	bne.n	8007baa <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68fa      	ldr	r2, [r7, #12]
 8007bb0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr
 8007bc8:	40012c00 	.word	0x40012c00
 8007bcc:	40013400 	.word	0x40013400

08007bd0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	f003 031f 	and.w	r3, r3, #31
 8007be2:	2204      	movs	r2, #4
 8007be4:	fa02 f303 	lsl.w	r3, r2, r3
 8007be8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6a1a      	ldr	r2, [r3, #32]
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	43db      	mvns	r3, r3
 8007bf2:	401a      	ands	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a1a      	ldr	r2, [r3, #32]
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	f003 031f 	and.w	r3, r3, #31
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	fa01 f303 	lsl.w	r3, r1, r3
 8007c08:	431a      	orrs	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	621a      	str	r2, [r3, #32]
}
 8007c0e:	bf00      	nop
 8007c10:	371c      	adds	r7, #28
 8007c12:	46bd      	mov	sp, r7
 8007c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c18:	4770      	bx	lr

08007c1a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d101      	bne.n	8007c2c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c28:	2301      	movs	r3, #1
 8007c2a:	e042      	b.n	8007cb2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d106      	bne.n	8007c44 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f7fa feac 	bl	800299c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2224      	movs	r2, #36	; 0x24
 8007c48:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f022 0201 	bic.w	r2, r2, #1
 8007c5a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f000 fa7f 	bl	8008160 <UART_SetConfig>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d101      	bne.n	8007c6c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	e022      	b.n	8007cb2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d002      	beq.n	8007c7a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f001 fc2d 	bl	80094d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	685a      	ldr	r2, [r3, #4]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007c88:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689a      	ldr	r2, [r3, #8]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007c98:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f042 0201 	orr.w	r2, r2, #1
 8007ca8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007caa:	6878      	ldr	r0, [r7, #4]
 8007cac:	f001 fcb4 	bl	8009618 <UART_CheckIdleState>
 8007cb0:	4603      	mov	r3, r0
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3708      	adds	r7, #8
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
	...

08007cbc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b085      	sub	sp, #20
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	60f8      	str	r0, [r7, #12]
 8007cc4:	60b9      	str	r1, [r7, #8]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cd0:	2b20      	cmp	r3, #32
 8007cd2:	f040 80bc 	bne.w	8007e4e <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d002      	beq.n	8007ce2 <HAL_UART_Receive_IT+0x26>
 8007cdc:	88fb      	ldrh	r3, [r7, #6]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d101      	bne.n	8007ce6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e0b4      	b.n	8007e50 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d101      	bne.n	8007cf4 <HAL_UART_Receive_IT+0x38>
 8007cf0:	2302      	movs	r3, #2
 8007cf2:	e0ad      	b.n	8007e50 <HAL_UART_Receive_IT+0x194>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	68ba      	ldr	r2, [r7, #8]
 8007d00:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	88fa      	ldrh	r2, [r7, #6]
 8007d06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	88fa      	ldrh	r2, [r7, #6]
 8007d0e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d20:	d10e      	bne.n	8007d40 <HAL_UART_Receive_IT+0x84>
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	691b      	ldr	r3, [r3, #16]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d105      	bne.n	8007d36 <HAL_UART_Receive_IT+0x7a>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d30:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d34:	e02d      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	22ff      	movs	r2, #255	; 0xff
 8007d3a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d3e:	e028      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d10d      	bne.n	8007d64 <HAL_UART_Receive_IT+0xa8>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d104      	bne.n	8007d5a <HAL_UART_Receive_IT+0x9e>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	22ff      	movs	r2, #255	; 0xff
 8007d54:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d58:	e01b      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	227f      	movs	r2, #127	; 0x7f
 8007d5e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d62:	e016      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	689b      	ldr	r3, [r3, #8]
 8007d68:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d6c:	d10d      	bne.n	8007d8a <HAL_UART_Receive_IT+0xce>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	691b      	ldr	r3, [r3, #16]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d104      	bne.n	8007d80 <HAL_UART_Receive_IT+0xc4>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	227f      	movs	r2, #127	; 0x7f
 8007d7a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d7e:	e008      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	223f      	movs	r2, #63	; 0x3f
 8007d84:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8007d88:	e003      	b.n	8007d92 <HAL_UART_Receive_IT+0xd6>
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	2222      	movs	r2, #34	; 0x22
 8007d9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	689a      	ldr	r2, [r3, #8]
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f042 0201 	orr.w	r2, r2, #1
 8007db0:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007db6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007dba:	d12a      	bne.n	8007e12 <HAL_UART_Receive_IT+0x156>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007dc2:	88fa      	ldrh	r2, [r7, #6]
 8007dc4:	429a      	cmp	r2, r3
 8007dc6:	d324      	bcc.n	8007e12 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd0:	d107      	bne.n	8007de2 <HAL_UART_Receive_IT+0x126>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	691b      	ldr	r3, [r3, #16]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d103      	bne.n	8007de2 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	4a1f      	ldr	r2, [pc, #124]	; (8007e5c <HAL_UART_Receive_IT+0x1a0>)
 8007dde:	66da      	str	r2, [r3, #108]	; 0x6c
 8007de0:	e002      	b.n	8007de8 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	4a1e      	ldr	r2, [pc, #120]	; (8007e60 <HAL_UART_Receive_IT+0x1a4>)
 8007de6:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dfe:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689a      	ldr	r2, [r3, #8]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007e0e:	609a      	str	r2, [r3, #8]
 8007e10:	e01b      	b.n	8007e4a <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e1a:	d107      	bne.n	8007e2c <HAL_UART_Receive_IT+0x170>
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	691b      	ldr	r3, [r3, #16]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d103      	bne.n	8007e2c <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	4a0f      	ldr	r2, [pc, #60]	; (8007e64 <HAL_UART_Receive_IT+0x1a8>)
 8007e28:	66da      	str	r2, [r3, #108]	; 0x6c
 8007e2a:	e002      	b.n	8007e32 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4a0e      	ldr	r2, [pc, #56]	; (8007e68 <HAL_UART_Receive_IT+0x1ac>)
 8007e30:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	2200      	movs	r2, #0
 8007e36:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	681a      	ldr	r2, [r3, #0]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007e48:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	e000      	b.n	8007e50 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8007e4e:	2302      	movs	r3, #2
  }
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3714      	adds	r7, #20
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr
 8007e5c:	08009a41 	.word	0x08009a41
 8007e60:	08009939 	.word	0x08009939
 8007e64:	0800988d 	.word	0x0800988d
 8007e68:	080097e3 	.word	0x080097e3

08007e6c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b088      	sub	sp, #32
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	69db      	ldr	r3, [r3, #28]
 8007e7a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8007e8c:	69fb      	ldr	r3, [r7, #28]
 8007e8e:	f003 030f 	and.w	r3, r3, #15
 8007e92:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d118      	bne.n	8007ecc <HAL_UART_IRQHandler+0x60>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	f003 0320 	and.w	r3, r3, #32
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d013      	beq.n	8007ecc <HAL_UART_IRQHandler+0x60>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007ea4:	69bb      	ldr	r3, [r7, #24]
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d104      	bne.n	8007eb8 <HAL_UART_IRQHandler+0x4c>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d009      	beq.n	8007ecc <HAL_UART_IRQHandler+0x60>
    {
      if (huart->RxISR != NULL)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 812e 	beq.w	800811e <HAL_UART_IRQHandler+0x2b2>
      {
        huart->RxISR(huart);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	4798      	blx	r3
      }
      return;
 8007eca:	e128      	b.n	800811e <HAL_UART_IRQHandler+0x2b2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	f000 80d1 	beq.w	8008076 <HAL_UART_IRQHandler+0x20a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007ed4:	697a      	ldr	r2, [r7, #20]
 8007ed6:	4b96      	ldr	r3, [pc, #600]	; (8008130 <HAL_UART_IRQHandler+0x2c4>)
 8007ed8:	4013      	ands	r3, r2
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d105      	bne.n	8007eea <HAL_UART_IRQHandler+0x7e>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 8007ede:	69bb      	ldr	r3, [r7, #24]
 8007ee0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	f000 80c6 	beq.w	8008076 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	f003 0301 	and.w	r3, r3, #1
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d010      	beq.n	8007f16 <HAL_UART_IRQHandler+0xaa>
 8007ef4:	69bb      	ldr	r3, [r7, #24]
 8007ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00b      	beq.n	8007f16 <HAL_UART_IRQHandler+0xaa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2201      	movs	r2, #1
 8007f04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f0c:	f043 0201 	orr.w	r2, r3, #1
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f16:	69fb      	ldr	r3, [r7, #28]
 8007f18:	f003 0302 	and.w	r3, r3, #2
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d010      	beq.n	8007f42 <HAL_UART_IRQHandler+0xd6>
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00b      	beq.n	8007f42 <HAL_UART_IRQHandler+0xd6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	2202      	movs	r2, #2
 8007f30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f38:	f043 0204 	orr.w	r2, r3, #4
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007f42:	69fb      	ldr	r3, [r7, #28]
 8007f44:	f003 0304 	and.w	r3, r3, #4
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d010      	beq.n	8007f6e <HAL_UART_IRQHandler+0x102>
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	f003 0301 	and.w	r3, r3, #1
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d00b      	beq.n	8007f6e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	2204      	movs	r2, #4
 8007f5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f64:	f043 0202 	orr.w	r2, r3, #2
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	f003 0308 	and.w	r3, r3, #8
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d015      	beq.n	8007fa4 <HAL_UART_IRQHandler+0x138>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	f003 0320 	and.w	r3, r3, #32
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d104      	bne.n	8007f8c <HAL_UART_IRQHandler+0x120>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007f82:	697a      	ldr	r2, [r7, #20]
 8007f84:	4b6a      	ldr	r3, [pc, #424]	; (8008130 <HAL_UART_IRQHandler+0x2c4>)
 8007f86:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00b      	beq.n	8007fa4 <HAL_UART_IRQHandler+0x138>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	2208      	movs	r2, #8
 8007f92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f9a:	f043 0208 	orr.w	r2, r3, #8
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f000 80b9 	beq.w	8008122 <HAL_UART_IRQHandler+0x2b6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	f003 0320 	and.w	r3, r3, #32
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d011      	beq.n	8007fde <HAL_UART_IRQHandler+0x172>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	f003 0320 	and.w	r3, r3, #32
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d104      	bne.n	8007fce <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d007      	beq.n	8007fde <HAL_UART_IRQHandler+0x172>
      {
        if (huart->RxISR != NULL)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d003      	beq.n	8007fde <HAL_UART_IRQHandler+0x172>
        {
          huart->RxISR(huart);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff0:	2b40      	cmp	r3, #64	; 0x40
 8007ff2:	d004      	beq.n	8007ffe <HAL_UART_IRQHandler+0x192>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d031      	beq.n	8008062 <HAL_UART_IRQHandler+0x1f6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f001 fb9c 	bl	800973c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800800e:	2b40      	cmp	r3, #64	; 0x40
 8008010:	d123      	bne.n	800805a <HAL_UART_IRQHandler+0x1ee>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	689a      	ldr	r2, [r3, #8]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008020:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008026:	2b00      	cmp	r3, #0
 8008028:	d013      	beq.n	8008052 <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800802e:	4a41      	ldr	r2, [pc, #260]	; (8008134 <HAL_UART_IRQHandler+0x2c8>)
 8008030:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008036:	4618      	mov	r0, r3
 8008038:	f7fc fc81 	bl	800493e <HAL_DMA_Abort_IT>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d017      	beq.n	8008072 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800804c:	4610      	mov	r0, r2
 800804e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008050:	e00f      	b.n	8008072 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f000 f87a 	bl	800814c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008058:	e00b      	b.n	8008072 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 f876 	bl	800814c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008060:	e007      	b.n	8008072 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f000 f872 	bl	800814c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8008070:	e057      	b.n	8008122 <HAL_UART_IRQHandler+0x2b6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008072:	bf00      	nop
    return;
 8008074:	e055      	b.n	8008122 <HAL_UART_IRQHandler+0x2b6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008076:	69fb      	ldr	r3, [r7, #28]
 8008078:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800807c:	2b00      	cmp	r3, #0
 800807e:	d00d      	beq.n	800809c <HAL_UART_IRQHandler+0x230>
 8008080:	697b      	ldr	r3, [r7, #20]
 8008082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008086:	2b00      	cmp	r3, #0
 8008088:	d008      	beq.n	800809c <HAL_UART_IRQHandler+0x230>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008092:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f001 fd57 	bl	8009b48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800809a:	e045      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d012      	beq.n	80080cc <HAL_UART_IRQHandler+0x260>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d104      	bne.n	80080ba <HAL_UART_IRQHandler+0x24e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80080b0:	697b      	ldr	r3, [r7, #20]
 80080b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d008      	beq.n	80080cc <HAL_UART_IRQHandler+0x260>
  {
    if (huart->TxISR != NULL)
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d031      	beq.n	8008126 <HAL_UART_IRQHandler+0x2ba>
    {
      huart->TxISR(huart);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	4798      	blx	r3
    }
    return;
 80080ca:	e02c      	b.n	8008126 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d008      	beq.n	80080e8 <HAL_UART_IRQHandler+0x27c>
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d003      	beq.n	80080e8 <HAL_UART_IRQHandler+0x27c>
  {
    UART_EndTransmit_IT(huart);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 fb64 	bl	80097ae <UART_EndTransmit_IT>
    return;
 80080e6:	e01f      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80080e8:	69fb      	ldr	r3, [r7, #28]
 80080ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d008      	beq.n	8008104 <HAL_UART_IRQHandler+0x298>
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d003      	beq.n	8008104 <HAL_UART_IRQHandler+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f001 fd37 	bl	8009b70 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008102:	e011      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d00c      	beq.n	8008128 <HAL_UART_IRQHandler+0x2bc>
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	2b00      	cmp	r3, #0
 8008112:	da09      	bge.n	8008128 <HAL_UART_IRQHandler+0x2bc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f001 fd21 	bl	8009b5c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800811a:	bf00      	nop
 800811c:	e004      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
      return;
 800811e:	bf00      	nop
 8008120:	e002      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
    return;
 8008122:	bf00      	nop
 8008124:	e000      	b.n	8008128 <HAL_UART_IRQHandler+0x2bc>
    return;
 8008126:	bf00      	nop
  }
}
 8008128:	3720      	adds	r7, #32
 800812a:	46bd      	mov	sp, r7
 800812c:	bd80      	pop	{r7, pc}
 800812e:	bf00      	nop
 8008130:	10000001 	.word	0x10000001
 8008134:	08009783 	.word	0x08009783

08008138 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008140:	bf00      	nop
 8008142:	370c      	adds	r7, #12
 8008144:	46bd      	mov	sp, r7
 8008146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814a:	4770      	bx	lr

0800814c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800814c:	b480      	push	{r7}
 800814e:	b083      	sub	sp, #12
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008154:	bf00      	nop
 8008156:	370c      	adds	r7, #12
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr

08008160 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008160:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008164:	b08a      	sub	sp, #40	; 0x28
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800816a:	2300      	movs	r3, #0
 800816c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 800816e:	2300      	movs	r3, #0
 8008170:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8008172:	2300      	movs	r3, #0
 8008174:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	689a      	ldr	r2, [r3, #8]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	431a      	orrs	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	431a      	orrs	r2, r3
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	4313      	orrs	r3, r2
 800818c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008194:	4313      	orrs	r3, r2
 8008196:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	681a      	ldr	r2, [r3, #0]
 800819e:	4ba4      	ldr	r3, [pc, #656]	; (8008430 <UART_SetConfig+0x2d0>)
 80081a0:	4013      	ands	r3, r2
 80081a2:	687a      	ldr	r2, [r7, #4]
 80081a4:	6812      	ldr	r2, [r2, #0]
 80081a6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081a8:	430b      	orrs	r3, r1
 80081aa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	68da      	ldr	r2, [r3, #12]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	430a      	orrs	r2, r1
 80081c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	699b      	ldr	r3, [r3, #24]
 80081c6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a99      	ldr	r2, [pc, #612]	; (8008434 <UART_SetConfig+0x2d4>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d004      	beq.n	80081dc <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	6a1b      	ldr	r3, [r3, #32]
 80081d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081d8:	4313      	orrs	r3, r2
 80081da:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	689b      	ldr	r3, [r3, #8]
 80081e2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80081e6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	6812      	ldr	r2, [r2, #0]
 80081ee:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80081f0:	430b      	orrs	r3, r1
 80081f2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081fa:	f023 010f 	bic.w	r1, r3, #15
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	430a      	orrs	r2, r1
 8008208:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a8a      	ldr	r2, [pc, #552]	; (8008438 <UART_SetConfig+0x2d8>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d126      	bne.n	8008262 <UART_SetConfig+0x102>
 8008214:	4b89      	ldr	r3, [pc, #548]	; (800843c <UART_SetConfig+0x2dc>)
 8008216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800821a:	f003 0303 	and.w	r3, r3, #3
 800821e:	2b03      	cmp	r3, #3
 8008220:	d81a      	bhi.n	8008258 <UART_SetConfig+0xf8>
 8008222:	a201      	add	r2, pc, #4	; (adr r2, 8008228 <UART_SetConfig+0xc8>)
 8008224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008228:	08008239 	.word	0x08008239
 800822c:	08008249 	.word	0x08008249
 8008230:	08008241 	.word	0x08008241
 8008234:	08008251 	.word	0x08008251
 8008238:	2301      	movs	r3, #1
 800823a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800823e:	e0d6      	b.n	80083ee <UART_SetConfig+0x28e>
 8008240:	2302      	movs	r3, #2
 8008242:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008246:	e0d2      	b.n	80083ee <UART_SetConfig+0x28e>
 8008248:	2304      	movs	r3, #4
 800824a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800824e:	e0ce      	b.n	80083ee <UART_SetConfig+0x28e>
 8008250:	2308      	movs	r3, #8
 8008252:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008256:	e0ca      	b.n	80083ee <UART_SetConfig+0x28e>
 8008258:	2310      	movs	r3, #16
 800825a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800825e:	bf00      	nop
 8008260:	e0c5      	b.n	80083ee <UART_SetConfig+0x28e>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a76      	ldr	r2, [pc, #472]	; (8008440 <UART_SetConfig+0x2e0>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d138      	bne.n	80082de <UART_SetConfig+0x17e>
 800826c:	4b73      	ldr	r3, [pc, #460]	; (800843c <UART_SetConfig+0x2dc>)
 800826e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008272:	f003 030c 	and.w	r3, r3, #12
 8008276:	2b0c      	cmp	r3, #12
 8008278:	d82c      	bhi.n	80082d4 <UART_SetConfig+0x174>
 800827a:	a201      	add	r2, pc, #4	; (adr r2, 8008280 <UART_SetConfig+0x120>)
 800827c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008280:	080082b5 	.word	0x080082b5
 8008284:	080082d5 	.word	0x080082d5
 8008288:	080082d5 	.word	0x080082d5
 800828c:	080082d5 	.word	0x080082d5
 8008290:	080082c5 	.word	0x080082c5
 8008294:	080082d5 	.word	0x080082d5
 8008298:	080082d5 	.word	0x080082d5
 800829c:	080082d5 	.word	0x080082d5
 80082a0:	080082bd 	.word	0x080082bd
 80082a4:	080082d5 	.word	0x080082d5
 80082a8:	080082d5 	.word	0x080082d5
 80082ac:	080082d5 	.word	0x080082d5
 80082b0:	080082cd 	.word	0x080082cd
 80082b4:	2300      	movs	r3, #0
 80082b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082ba:	e098      	b.n	80083ee <UART_SetConfig+0x28e>
 80082bc:	2302      	movs	r3, #2
 80082be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082c2:	e094      	b.n	80083ee <UART_SetConfig+0x28e>
 80082c4:	2304      	movs	r3, #4
 80082c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082ca:	e090      	b.n	80083ee <UART_SetConfig+0x28e>
 80082cc:	2308      	movs	r3, #8
 80082ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082d2:	e08c      	b.n	80083ee <UART_SetConfig+0x28e>
 80082d4:	2310      	movs	r3, #16
 80082d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80082da:	bf00      	nop
 80082dc:	e087      	b.n	80083ee <UART_SetConfig+0x28e>
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	4a58      	ldr	r2, [pc, #352]	; (8008444 <UART_SetConfig+0x2e4>)
 80082e4:	4293      	cmp	r3, r2
 80082e6:	d125      	bne.n	8008334 <UART_SetConfig+0x1d4>
 80082e8:	4b54      	ldr	r3, [pc, #336]	; (800843c <UART_SetConfig+0x2dc>)
 80082ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80082f2:	2b10      	cmp	r3, #16
 80082f4:	d011      	beq.n	800831a <UART_SetConfig+0x1ba>
 80082f6:	2b10      	cmp	r3, #16
 80082f8:	d802      	bhi.n	8008300 <UART_SetConfig+0x1a0>
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d005      	beq.n	800830a <UART_SetConfig+0x1aa>
 80082fe:	e014      	b.n	800832a <UART_SetConfig+0x1ca>
 8008300:	2b20      	cmp	r3, #32
 8008302:	d006      	beq.n	8008312 <UART_SetConfig+0x1b2>
 8008304:	2b30      	cmp	r3, #48	; 0x30
 8008306:	d00c      	beq.n	8008322 <UART_SetConfig+0x1c2>
 8008308:	e00f      	b.n	800832a <UART_SetConfig+0x1ca>
 800830a:	2300      	movs	r3, #0
 800830c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008310:	e06d      	b.n	80083ee <UART_SetConfig+0x28e>
 8008312:	2302      	movs	r3, #2
 8008314:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008318:	e069      	b.n	80083ee <UART_SetConfig+0x28e>
 800831a:	2304      	movs	r3, #4
 800831c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008320:	e065      	b.n	80083ee <UART_SetConfig+0x28e>
 8008322:	2308      	movs	r3, #8
 8008324:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008328:	e061      	b.n	80083ee <UART_SetConfig+0x28e>
 800832a:	2310      	movs	r3, #16
 800832c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008330:	bf00      	nop
 8008332:	e05c      	b.n	80083ee <UART_SetConfig+0x28e>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a43      	ldr	r2, [pc, #268]	; (8008448 <UART_SetConfig+0x2e8>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d125      	bne.n	800838a <UART_SetConfig+0x22a>
 800833e:	4b3f      	ldr	r3, [pc, #252]	; (800843c <UART_SetConfig+0x2dc>)
 8008340:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008344:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008348:	2b40      	cmp	r3, #64	; 0x40
 800834a:	d011      	beq.n	8008370 <UART_SetConfig+0x210>
 800834c:	2b40      	cmp	r3, #64	; 0x40
 800834e:	d802      	bhi.n	8008356 <UART_SetConfig+0x1f6>
 8008350:	2b00      	cmp	r3, #0
 8008352:	d005      	beq.n	8008360 <UART_SetConfig+0x200>
 8008354:	e014      	b.n	8008380 <UART_SetConfig+0x220>
 8008356:	2b80      	cmp	r3, #128	; 0x80
 8008358:	d006      	beq.n	8008368 <UART_SetConfig+0x208>
 800835a:	2bc0      	cmp	r3, #192	; 0xc0
 800835c:	d00c      	beq.n	8008378 <UART_SetConfig+0x218>
 800835e:	e00f      	b.n	8008380 <UART_SetConfig+0x220>
 8008360:	2300      	movs	r3, #0
 8008362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008366:	e042      	b.n	80083ee <UART_SetConfig+0x28e>
 8008368:	2302      	movs	r3, #2
 800836a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800836e:	e03e      	b.n	80083ee <UART_SetConfig+0x28e>
 8008370:	2304      	movs	r3, #4
 8008372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008376:	e03a      	b.n	80083ee <UART_SetConfig+0x28e>
 8008378:	2308      	movs	r3, #8
 800837a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800837e:	e036      	b.n	80083ee <UART_SetConfig+0x28e>
 8008380:	2310      	movs	r3, #16
 8008382:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008386:	bf00      	nop
 8008388:	e031      	b.n	80083ee <UART_SetConfig+0x28e>
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a29      	ldr	r2, [pc, #164]	; (8008434 <UART_SetConfig+0x2d4>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d129      	bne.n	80083e8 <UART_SetConfig+0x288>
 8008394:	4b29      	ldr	r3, [pc, #164]	; (800843c <UART_SetConfig+0x2dc>)
 8008396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800839a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800839e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083a2:	d014      	beq.n	80083ce <UART_SetConfig+0x26e>
 80083a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083a8:	d802      	bhi.n	80083b0 <UART_SetConfig+0x250>
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d007      	beq.n	80083be <UART_SetConfig+0x25e>
 80083ae:	e016      	b.n	80083de <UART_SetConfig+0x27e>
 80083b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083b4:	d007      	beq.n	80083c6 <UART_SetConfig+0x266>
 80083b6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80083ba:	d00c      	beq.n	80083d6 <UART_SetConfig+0x276>
 80083bc:	e00f      	b.n	80083de <UART_SetConfig+0x27e>
 80083be:	2300      	movs	r3, #0
 80083c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083c4:	e013      	b.n	80083ee <UART_SetConfig+0x28e>
 80083c6:	2302      	movs	r3, #2
 80083c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083cc:	e00f      	b.n	80083ee <UART_SetConfig+0x28e>
 80083ce:	2304      	movs	r3, #4
 80083d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083d4:	e00b      	b.n	80083ee <UART_SetConfig+0x28e>
 80083d6:	2308      	movs	r3, #8
 80083d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083dc:	e007      	b.n	80083ee <UART_SetConfig+0x28e>
 80083de:	2310      	movs	r3, #16
 80083e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80083e4:	bf00      	nop
 80083e6:	e002      	b.n	80083ee <UART_SetConfig+0x28e>
 80083e8:	2310      	movs	r3, #16
 80083ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a10      	ldr	r2, [pc, #64]	; (8008434 <UART_SetConfig+0x2d4>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	f040 842e 	bne.w	8008c56 <UART_SetConfig+0xaf6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80083fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80083fe:	2b08      	cmp	r3, #8
 8008400:	f200 8169 	bhi.w	80086d6 <UART_SetConfig+0x576>
 8008404:	a201      	add	r2, pc, #4	; (adr r2, 800840c <UART_SetConfig+0x2ac>)
 8008406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800840a:	bf00      	nop
 800840c:	0800844d 	.word	0x0800844d
 8008410:	080086d7 	.word	0x080086d7
 8008414:	080084ef 	.word	0x080084ef
 8008418:	080086d7 	.word	0x080086d7
 800841c:	08008587 	.word	0x08008587
 8008420:	080086d7 	.word	0x080086d7
 8008424:	080086d7 	.word	0x080086d7
 8008428:	080086d7 	.word	0x080086d7
 800842c:	08008629 	.word	0x08008629
 8008430:	cfff69f3 	.word	0xcfff69f3
 8008434:	40008000 	.word	0x40008000
 8008438:	40013800 	.word	0x40013800
 800843c:	40021000 	.word	0x40021000
 8008440:	40004400 	.word	0x40004400
 8008444:	40004800 	.word	0x40004800
 8008448:	40004c00 	.word	0x40004c00
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800844c:	f7fd fdd4 	bl	8005ff8 <HAL_RCC_GetPCLK1Freq>
 8008450:	4602      	mov	r2, r0
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008456:	2b00      	cmp	r3, #0
 8008458:	d044      	beq.n	80084e4 <UART_SetConfig+0x384>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800845e:	2b01      	cmp	r3, #1
 8008460:	d03e      	beq.n	80084e0 <UART_SetConfig+0x380>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008466:	2b02      	cmp	r3, #2
 8008468:	d038      	beq.n	80084dc <UART_SetConfig+0x37c>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846e:	2b03      	cmp	r3, #3
 8008470:	d032      	beq.n	80084d8 <UART_SetConfig+0x378>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008476:	2b04      	cmp	r3, #4
 8008478:	d02c      	beq.n	80084d4 <UART_SetConfig+0x374>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800847e:	2b05      	cmp	r3, #5
 8008480:	d026      	beq.n	80084d0 <UART_SetConfig+0x370>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008486:	2b06      	cmp	r3, #6
 8008488:	d020      	beq.n	80084cc <UART_SetConfig+0x36c>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800848e:	2b07      	cmp	r3, #7
 8008490:	d01a      	beq.n	80084c8 <UART_SetConfig+0x368>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008496:	2b08      	cmp	r3, #8
 8008498:	d014      	beq.n	80084c4 <UART_SetConfig+0x364>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849e:	2b09      	cmp	r3, #9
 80084a0:	d00e      	beq.n	80084c0 <UART_SetConfig+0x360>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	2b0a      	cmp	r3, #10
 80084a8:	d008      	beq.n	80084bc <UART_SetConfig+0x35c>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ae:	2b0b      	cmp	r3, #11
 80084b0:	d102      	bne.n	80084b8 <UART_SetConfig+0x358>
 80084b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80084b6:	e016      	b.n	80084e6 <UART_SetConfig+0x386>
 80084b8:	2301      	movs	r3, #1
 80084ba:	e014      	b.n	80084e6 <UART_SetConfig+0x386>
 80084bc:	2380      	movs	r3, #128	; 0x80
 80084be:	e012      	b.n	80084e6 <UART_SetConfig+0x386>
 80084c0:	2340      	movs	r3, #64	; 0x40
 80084c2:	e010      	b.n	80084e6 <UART_SetConfig+0x386>
 80084c4:	2320      	movs	r3, #32
 80084c6:	e00e      	b.n	80084e6 <UART_SetConfig+0x386>
 80084c8:	2310      	movs	r3, #16
 80084ca:	e00c      	b.n	80084e6 <UART_SetConfig+0x386>
 80084cc:	230c      	movs	r3, #12
 80084ce:	e00a      	b.n	80084e6 <UART_SetConfig+0x386>
 80084d0:	230a      	movs	r3, #10
 80084d2:	e008      	b.n	80084e6 <UART_SetConfig+0x386>
 80084d4:	2308      	movs	r3, #8
 80084d6:	e006      	b.n	80084e6 <UART_SetConfig+0x386>
 80084d8:	2306      	movs	r3, #6
 80084da:	e004      	b.n	80084e6 <UART_SetConfig+0x386>
 80084dc:	2304      	movs	r3, #4
 80084de:	e002      	b.n	80084e6 <UART_SetConfig+0x386>
 80084e0:	2302      	movs	r3, #2
 80084e2:	e000      	b.n	80084e6 <UART_SetConfig+0x386>
 80084e4:	2301      	movs	r3, #1
 80084e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ea:	617b      	str	r3, [r7, #20]
        break;
 80084ec:	e0f6      	b.n	80086dc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d044      	beq.n	8008580 <UART_SetConfig+0x420>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d03e      	beq.n	800857c <UART_SetConfig+0x41c>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008502:	2b02      	cmp	r3, #2
 8008504:	d038      	beq.n	8008578 <UART_SetConfig+0x418>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800850a:	2b03      	cmp	r3, #3
 800850c:	d032      	beq.n	8008574 <UART_SetConfig+0x414>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008512:	2b04      	cmp	r3, #4
 8008514:	d02c      	beq.n	8008570 <UART_SetConfig+0x410>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851a:	2b05      	cmp	r3, #5
 800851c:	d026      	beq.n	800856c <UART_SetConfig+0x40c>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008522:	2b06      	cmp	r3, #6
 8008524:	d020      	beq.n	8008568 <UART_SetConfig+0x408>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800852a:	2b07      	cmp	r3, #7
 800852c:	d01a      	beq.n	8008564 <UART_SetConfig+0x404>
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008532:	2b08      	cmp	r3, #8
 8008534:	d014      	beq.n	8008560 <UART_SetConfig+0x400>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800853a:	2b09      	cmp	r3, #9
 800853c:	d00e      	beq.n	800855c <UART_SetConfig+0x3fc>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008542:	2b0a      	cmp	r3, #10
 8008544:	d008      	beq.n	8008558 <UART_SetConfig+0x3f8>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854a:	2b0b      	cmp	r3, #11
 800854c:	d102      	bne.n	8008554 <UART_SetConfig+0x3f4>
 800854e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008552:	e016      	b.n	8008582 <UART_SetConfig+0x422>
 8008554:	4ba1      	ldr	r3, [pc, #644]	; (80087dc <UART_SetConfig+0x67c>)
 8008556:	e014      	b.n	8008582 <UART_SetConfig+0x422>
 8008558:	4ba1      	ldr	r3, [pc, #644]	; (80087e0 <UART_SetConfig+0x680>)
 800855a:	e012      	b.n	8008582 <UART_SetConfig+0x422>
 800855c:	4ba1      	ldr	r3, [pc, #644]	; (80087e4 <UART_SetConfig+0x684>)
 800855e:	e010      	b.n	8008582 <UART_SetConfig+0x422>
 8008560:	4ba1      	ldr	r3, [pc, #644]	; (80087e8 <UART_SetConfig+0x688>)
 8008562:	e00e      	b.n	8008582 <UART_SetConfig+0x422>
 8008564:	4ba1      	ldr	r3, [pc, #644]	; (80087ec <UART_SetConfig+0x68c>)
 8008566:	e00c      	b.n	8008582 <UART_SetConfig+0x422>
 8008568:	4ba1      	ldr	r3, [pc, #644]	; (80087f0 <UART_SetConfig+0x690>)
 800856a:	e00a      	b.n	8008582 <UART_SetConfig+0x422>
 800856c:	4ba1      	ldr	r3, [pc, #644]	; (80087f4 <UART_SetConfig+0x694>)
 800856e:	e008      	b.n	8008582 <UART_SetConfig+0x422>
 8008570:	4ba1      	ldr	r3, [pc, #644]	; (80087f8 <UART_SetConfig+0x698>)
 8008572:	e006      	b.n	8008582 <UART_SetConfig+0x422>
 8008574:	4ba1      	ldr	r3, [pc, #644]	; (80087fc <UART_SetConfig+0x69c>)
 8008576:	e004      	b.n	8008582 <UART_SetConfig+0x422>
 8008578:	4ba1      	ldr	r3, [pc, #644]	; (8008800 <UART_SetConfig+0x6a0>)
 800857a:	e002      	b.n	8008582 <UART_SetConfig+0x422>
 800857c:	4ba1      	ldr	r3, [pc, #644]	; (8008804 <UART_SetConfig+0x6a4>)
 800857e:	e000      	b.n	8008582 <UART_SetConfig+0x422>
 8008580:	4b96      	ldr	r3, [pc, #600]	; (80087dc <UART_SetConfig+0x67c>)
 8008582:	617b      	str	r3, [r7, #20]
        break;
 8008584:	e0aa      	b.n	80086dc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8008586:	f7fd fcc9 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 800858a:	4602      	mov	r2, r0
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	2b00      	cmp	r3, #0
 8008592:	d044      	beq.n	800861e <UART_SetConfig+0x4be>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008598:	2b01      	cmp	r3, #1
 800859a:	d03e      	beq.n	800861a <UART_SetConfig+0x4ba>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a0:	2b02      	cmp	r3, #2
 80085a2:	d038      	beq.n	8008616 <UART_SetConfig+0x4b6>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	2b03      	cmp	r3, #3
 80085aa:	d032      	beq.n	8008612 <UART_SetConfig+0x4b2>
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	2b04      	cmp	r3, #4
 80085b2:	d02c      	beq.n	800860e <UART_SetConfig+0x4ae>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b8:	2b05      	cmp	r3, #5
 80085ba:	d026      	beq.n	800860a <UART_SetConfig+0x4aa>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c0:	2b06      	cmp	r3, #6
 80085c2:	d020      	beq.n	8008606 <UART_SetConfig+0x4a6>
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c8:	2b07      	cmp	r3, #7
 80085ca:	d01a      	beq.n	8008602 <UART_SetConfig+0x4a2>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d0:	2b08      	cmp	r3, #8
 80085d2:	d014      	beq.n	80085fe <UART_SetConfig+0x49e>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d8:	2b09      	cmp	r3, #9
 80085da:	d00e      	beq.n	80085fa <UART_SetConfig+0x49a>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e0:	2b0a      	cmp	r3, #10
 80085e2:	d008      	beq.n	80085f6 <UART_SetConfig+0x496>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e8:	2b0b      	cmp	r3, #11
 80085ea:	d102      	bne.n	80085f2 <UART_SetConfig+0x492>
 80085ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80085f0:	e016      	b.n	8008620 <UART_SetConfig+0x4c0>
 80085f2:	2301      	movs	r3, #1
 80085f4:	e014      	b.n	8008620 <UART_SetConfig+0x4c0>
 80085f6:	2380      	movs	r3, #128	; 0x80
 80085f8:	e012      	b.n	8008620 <UART_SetConfig+0x4c0>
 80085fa:	2340      	movs	r3, #64	; 0x40
 80085fc:	e010      	b.n	8008620 <UART_SetConfig+0x4c0>
 80085fe:	2320      	movs	r3, #32
 8008600:	e00e      	b.n	8008620 <UART_SetConfig+0x4c0>
 8008602:	2310      	movs	r3, #16
 8008604:	e00c      	b.n	8008620 <UART_SetConfig+0x4c0>
 8008606:	230c      	movs	r3, #12
 8008608:	e00a      	b.n	8008620 <UART_SetConfig+0x4c0>
 800860a:	230a      	movs	r3, #10
 800860c:	e008      	b.n	8008620 <UART_SetConfig+0x4c0>
 800860e:	2308      	movs	r3, #8
 8008610:	e006      	b.n	8008620 <UART_SetConfig+0x4c0>
 8008612:	2306      	movs	r3, #6
 8008614:	e004      	b.n	8008620 <UART_SetConfig+0x4c0>
 8008616:	2304      	movs	r3, #4
 8008618:	e002      	b.n	8008620 <UART_SetConfig+0x4c0>
 800861a:	2302      	movs	r3, #2
 800861c:	e000      	b.n	8008620 <UART_SetConfig+0x4c0>
 800861e:	2301      	movs	r3, #1
 8008620:	fbb2 f3f3 	udiv	r3, r2, r3
 8008624:	617b      	str	r3, [r7, #20]
        break;
 8008626:	e059      	b.n	80086dc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800862c:	2b00      	cmp	r3, #0
 800862e:	d04e      	beq.n	80086ce <UART_SetConfig+0x56e>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008634:	2b01      	cmp	r3, #1
 8008636:	d047      	beq.n	80086c8 <UART_SetConfig+0x568>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800863c:	2b02      	cmp	r3, #2
 800863e:	d040      	beq.n	80086c2 <UART_SetConfig+0x562>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008644:	2b03      	cmp	r3, #3
 8008646:	d039      	beq.n	80086bc <UART_SetConfig+0x55c>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800864c:	2b04      	cmp	r3, #4
 800864e:	d032      	beq.n	80086b6 <UART_SetConfig+0x556>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008654:	2b05      	cmp	r3, #5
 8008656:	d02b      	beq.n	80086b0 <UART_SetConfig+0x550>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800865c:	2b06      	cmp	r3, #6
 800865e:	d024      	beq.n	80086aa <UART_SetConfig+0x54a>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008664:	2b07      	cmp	r3, #7
 8008666:	d01d      	beq.n	80086a4 <UART_SetConfig+0x544>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800866c:	2b08      	cmp	r3, #8
 800866e:	d016      	beq.n	800869e <UART_SetConfig+0x53e>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008674:	2b09      	cmp	r3, #9
 8008676:	d00f      	beq.n	8008698 <UART_SetConfig+0x538>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800867c:	2b0a      	cmp	r3, #10
 800867e:	d008      	beq.n	8008692 <UART_SetConfig+0x532>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008684:	2b0b      	cmp	r3, #11
 8008686:	d101      	bne.n	800868c <UART_SetConfig+0x52c>
 8008688:	2380      	movs	r3, #128	; 0x80
 800868a:	e022      	b.n	80086d2 <UART_SetConfig+0x572>
 800868c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008690:	e01f      	b.n	80086d2 <UART_SetConfig+0x572>
 8008692:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008696:	e01c      	b.n	80086d2 <UART_SetConfig+0x572>
 8008698:	f44f 7300 	mov.w	r3, #512	; 0x200
 800869c:	e019      	b.n	80086d2 <UART_SetConfig+0x572>
 800869e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80086a2:	e016      	b.n	80086d2 <UART_SetConfig+0x572>
 80086a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086a8:	e013      	b.n	80086d2 <UART_SetConfig+0x572>
 80086aa:	f640 23aa 	movw	r3, #2730	; 0xaaa
 80086ae:	e010      	b.n	80086d2 <UART_SetConfig+0x572>
 80086b0:	f640 43cc 	movw	r3, #3276	; 0xccc
 80086b4:	e00d      	b.n	80086d2 <UART_SetConfig+0x572>
 80086b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80086ba:	e00a      	b.n	80086d2 <UART_SetConfig+0x572>
 80086bc:	f241 5355 	movw	r3, #5461	; 0x1555
 80086c0:	e007      	b.n	80086d2 <UART_SetConfig+0x572>
 80086c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80086c6:	e004      	b.n	80086d2 <UART_SetConfig+0x572>
 80086c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80086cc:	e001      	b.n	80086d2 <UART_SetConfig+0x572>
 80086ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086d2:	617b      	str	r3, [r7, #20]
        break;
 80086d4:	e002      	b.n	80086dc <UART_SetConfig+0x57c>
      default:
        ret = HAL_ERROR;
 80086d6:	2301      	movs	r3, #1
 80086d8:	76fb      	strb	r3, [r7, #27]
        break;
 80086da:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80086dc:	697b      	ldr	r3, [r7, #20]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	f000 86cd 	beq.w	800947e <UART_SetConfig+0x131e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	685a      	ldr	r2, [r3, #4]
 80086e8:	4613      	mov	r3, r2
 80086ea:	005b      	lsls	r3, r3, #1
 80086ec:	4413      	add	r3, r2
 80086ee:	697a      	ldr	r2, [r7, #20]
 80086f0:	429a      	cmp	r2, r3
 80086f2:	d305      	bcc.n	8008700 <UART_SetConfig+0x5a0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	685b      	ldr	r3, [r3, #4]
 80086f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086fa:	697a      	ldr	r2, [r7, #20]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	d903      	bls.n	8008708 <UART_SetConfig+0x5a8>
      {
        ret = HAL_ERROR;
 8008700:	2301      	movs	r3, #1
 8008702:	76fb      	strb	r3, [r7, #27]
 8008704:	f000 bebb 	b.w	800947e <UART_SetConfig+0x131e>
      }
      else
      {
        switch (clocksource)
 8008708:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800870c:	2b08      	cmp	r3, #8
 800870e:	f200 828d 	bhi.w	8008c2c <UART_SetConfig+0xacc>
 8008712:	a201      	add	r2, pc, #4	; (adr r2, 8008718 <UART_SetConfig+0x5b8>)
 8008714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008718:	0800873d 	.word	0x0800873d
 800871c:	08008c2d 	.word	0x08008c2d
 8008720:	080088a7 	.word	0x080088a7
 8008724:	08008c2d 	.word	0x08008c2d
 8008728:	0800899d 	.word	0x0800899d
 800872c:	08008c2d 	.word	0x08008c2d
 8008730:	08008c2d 	.word	0x08008c2d
 8008734:	08008c2d 	.word	0x08008c2d
 8008738:	08008adb 	.word	0x08008adb
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800873c:	f7fd fc5c 	bl	8005ff8 <HAL_RCC_GetPCLK1Freq>
 8008740:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	4618      	mov	r0, r3
 8008746:	f04f 0100 	mov.w	r1, #0
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874e:	2b00      	cmp	r3, #0
 8008750:	d07d      	beq.n	800884e <UART_SetConfig+0x6ee>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008756:	2b01      	cmp	r3, #1
 8008758:	d074      	beq.n	8008844 <UART_SetConfig+0x6e4>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	2b02      	cmp	r3, #2
 8008760:	d06b      	beq.n	800883a <UART_SetConfig+0x6da>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008766:	2b03      	cmp	r3, #3
 8008768:	d062      	beq.n	8008830 <UART_SetConfig+0x6d0>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876e:	2b04      	cmp	r3, #4
 8008770:	d059      	beq.n	8008826 <UART_SetConfig+0x6c6>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008776:	2b05      	cmp	r3, #5
 8008778:	d050      	beq.n	800881c <UART_SetConfig+0x6bc>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	2b06      	cmp	r3, #6
 8008780:	d047      	beq.n	8008812 <UART_SetConfig+0x6b2>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008786:	2b07      	cmp	r3, #7
 8008788:	d03e      	beq.n	8008808 <UART_SetConfig+0x6a8>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878e:	2b08      	cmp	r3, #8
 8008790:	d01f      	beq.n	80087d2 <UART_SetConfig+0x672>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008796:	2b09      	cmp	r3, #9
 8008798:	d016      	beq.n	80087c8 <UART_SetConfig+0x668>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879e:	2b0a      	cmp	r3, #10
 80087a0:	d00d      	beq.n	80087be <UART_SetConfig+0x65e>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a6:	2b0b      	cmp	r3, #11
 80087a8:	d104      	bne.n	80087b4 <UART_SetConfig+0x654>
 80087aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80087ae:	f04f 0400 	mov.w	r4, #0
 80087b2:	e050      	b.n	8008856 <UART_SetConfig+0x6f6>
 80087b4:	f04f 0301 	mov.w	r3, #1
 80087b8:	f04f 0400 	mov.w	r4, #0
 80087bc:	e04b      	b.n	8008856 <UART_SetConfig+0x6f6>
 80087be:	f04f 0380 	mov.w	r3, #128	; 0x80
 80087c2:	f04f 0400 	mov.w	r4, #0
 80087c6:	e046      	b.n	8008856 <UART_SetConfig+0x6f6>
 80087c8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80087cc:	f04f 0400 	mov.w	r4, #0
 80087d0:	e041      	b.n	8008856 <UART_SetConfig+0x6f6>
 80087d2:	f04f 0320 	mov.w	r3, #32
 80087d6:	f04f 0400 	mov.w	r4, #0
 80087da:	e03c      	b.n	8008856 <UART_SetConfig+0x6f6>
 80087dc:	00f42400 	.word	0x00f42400
 80087e0:	0001e848 	.word	0x0001e848
 80087e4:	0003d090 	.word	0x0003d090
 80087e8:	0007a120 	.word	0x0007a120
 80087ec:	000f4240 	.word	0x000f4240
 80087f0:	00145855 	.word	0x00145855
 80087f4:	00186a00 	.word	0x00186a00
 80087f8:	001e8480 	.word	0x001e8480
 80087fc:	0028b0aa 	.word	0x0028b0aa
 8008800:	003d0900 	.word	0x003d0900
 8008804:	007a1200 	.word	0x007a1200
 8008808:	f04f 0310 	mov.w	r3, #16
 800880c:	f04f 0400 	mov.w	r4, #0
 8008810:	e021      	b.n	8008856 <UART_SetConfig+0x6f6>
 8008812:	f04f 030c 	mov.w	r3, #12
 8008816:	f04f 0400 	mov.w	r4, #0
 800881a:	e01c      	b.n	8008856 <UART_SetConfig+0x6f6>
 800881c:	f04f 030a 	mov.w	r3, #10
 8008820:	f04f 0400 	mov.w	r4, #0
 8008824:	e017      	b.n	8008856 <UART_SetConfig+0x6f6>
 8008826:	f04f 0308 	mov.w	r3, #8
 800882a:	f04f 0400 	mov.w	r4, #0
 800882e:	e012      	b.n	8008856 <UART_SetConfig+0x6f6>
 8008830:	f04f 0306 	mov.w	r3, #6
 8008834:	f04f 0400 	mov.w	r4, #0
 8008838:	e00d      	b.n	8008856 <UART_SetConfig+0x6f6>
 800883a:	f04f 0304 	mov.w	r3, #4
 800883e:	f04f 0400 	mov.w	r4, #0
 8008842:	e008      	b.n	8008856 <UART_SetConfig+0x6f6>
 8008844:	f04f 0302 	mov.w	r3, #2
 8008848:	f04f 0400 	mov.w	r4, #0
 800884c:	e003      	b.n	8008856 <UART_SetConfig+0x6f6>
 800884e:	f04f 0301 	mov.w	r3, #1
 8008852:	f04f 0400 	mov.w	r4, #0
 8008856:	461a      	mov	r2, r3
 8008858:	4623      	mov	r3, r4
 800885a:	f7f8 f983 	bl	8000b64 <__aeabi_uldivmod>
 800885e:	4603      	mov	r3, r0
 8008860:	460c      	mov	r4, r1
 8008862:	4619      	mov	r1, r3
 8008864:	4622      	mov	r2, r4
 8008866:	f04f 0300 	mov.w	r3, #0
 800886a:	f04f 0400 	mov.w	r4, #0
 800886e:	0214      	lsls	r4, r2, #8
 8008870:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8008874:	020b      	lsls	r3, r1, #8
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	6852      	ldr	r2, [r2, #4]
 800887a:	0852      	lsrs	r2, r2, #1
 800887c:	4611      	mov	r1, r2
 800887e:	f04f 0200 	mov.w	r2, #0
 8008882:	eb13 0b01 	adds.w	fp, r3, r1
 8008886:	eb44 0c02 	adc.w	ip, r4, r2
 800888a:	4658      	mov	r0, fp
 800888c:	4661      	mov	r1, ip
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	685b      	ldr	r3, [r3, #4]
 8008892:	f04f 0400 	mov.w	r4, #0
 8008896:	461a      	mov	r2, r3
 8008898:	4623      	mov	r3, r4
 800889a:	f7f8 f963 	bl	8000b64 <__aeabi_uldivmod>
 800889e:	4603      	mov	r3, r0
 80088a0:	460c      	mov	r4, r1
 80088a2:	61fb      	str	r3, [r7, #28]
            break;
 80088a4:	e1c5      	b.n	8008c32 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d05b      	beq.n	8008966 <UART_SetConfig+0x806>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	d053      	beq.n	800895e <UART_SetConfig+0x7fe>
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d04b      	beq.n	8008956 <UART_SetConfig+0x7f6>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c2:	2b03      	cmp	r3, #3
 80088c4:	d043      	beq.n	800894e <UART_SetConfig+0x7ee>
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ca:	2b04      	cmp	r3, #4
 80088cc:	d03b      	beq.n	8008946 <UART_SetConfig+0x7e6>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d2:	2b05      	cmp	r3, #5
 80088d4:	d033      	beq.n	800893e <UART_SetConfig+0x7de>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088da:	2b06      	cmp	r3, #6
 80088dc:	d02b      	beq.n	8008936 <UART_SetConfig+0x7d6>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e2:	2b07      	cmp	r3, #7
 80088e4:	d023      	beq.n	800892e <UART_SetConfig+0x7ce>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ea:	2b08      	cmp	r3, #8
 80088ec:	d01b      	beq.n	8008926 <UART_SetConfig+0x7c6>
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088f2:	2b09      	cmp	r3, #9
 80088f4:	d013      	beq.n	800891e <UART_SetConfig+0x7be>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fa:	2b0a      	cmp	r3, #10
 80088fc:	d00b      	beq.n	8008916 <UART_SetConfig+0x7b6>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008902:	2b0b      	cmp	r3, #11
 8008904:	d103      	bne.n	800890e <UART_SetConfig+0x7ae>
 8008906:	4bae      	ldr	r3, [pc, #696]	; (8008bc0 <UART_SetConfig+0xa60>)
 8008908:	f04f 0400 	mov.w	r4, #0
 800890c:	e02e      	b.n	800896c <UART_SetConfig+0x80c>
 800890e:	4bad      	ldr	r3, [pc, #692]	; (8008bc4 <UART_SetConfig+0xa64>)
 8008910:	f04f 0400 	mov.w	r4, #0
 8008914:	e02a      	b.n	800896c <UART_SetConfig+0x80c>
 8008916:	4bac      	ldr	r3, [pc, #688]	; (8008bc8 <UART_SetConfig+0xa68>)
 8008918:	f04f 0400 	mov.w	r4, #0
 800891c:	e026      	b.n	800896c <UART_SetConfig+0x80c>
 800891e:	4bab      	ldr	r3, [pc, #684]	; (8008bcc <UART_SetConfig+0xa6c>)
 8008920:	f04f 0400 	mov.w	r4, #0
 8008924:	e022      	b.n	800896c <UART_SetConfig+0x80c>
 8008926:	4baa      	ldr	r3, [pc, #680]	; (8008bd0 <UART_SetConfig+0xa70>)
 8008928:	f04f 0400 	mov.w	r4, #0
 800892c:	e01e      	b.n	800896c <UART_SetConfig+0x80c>
 800892e:	4ba9      	ldr	r3, [pc, #676]	; (8008bd4 <UART_SetConfig+0xa74>)
 8008930:	f04f 0400 	mov.w	r4, #0
 8008934:	e01a      	b.n	800896c <UART_SetConfig+0x80c>
 8008936:	a49e      	add	r4, pc, #632	; (adr r4, 8008bb0 <UART_SetConfig+0xa50>)
 8008938:	e9d4 3400 	ldrd	r3, r4, [r4]
 800893c:	e016      	b.n	800896c <UART_SetConfig+0x80c>
 800893e:	4ba6      	ldr	r3, [pc, #664]	; (8008bd8 <UART_SetConfig+0xa78>)
 8008940:	f04f 0400 	mov.w	r4, #0
 8008944:	e012      	b.n	800896c <UART_SetConfig+0x80c>
 8008946:	4ba5      	ldr	r3, [pc, #660]	; (8008bdc <UART_SetConfig+0xa7c>)
 8008948:	f04f 0400 	mov.w	r4, #0
 800894c:	e00e      	b.n	800896c <UART_SetConfig+0x80c>
 800894e:	a49a      	add	r4, pc, #616	; (adr r4, 8008bb8 <UART_SetConfig+0xa58>)
 8008950:	e9d4 3400 	ldrd	r3, r4, [r4]
 8008954:	e00a      	b.n	800896c <UART_SetConfig+0x80c>
 8008956:	4ba2      	ldr	r3, [pc, #648]	; (8008be0 <UART_SetConfig+0xa80>)
 8008958:	f04f 0400 	mov.w	r4, #0
 800895c:	e006      	b.n	800896c <UART_SetConfig+0x80c>
 800895e:	4ba1      	ldr	r3, [pc, #644]	; (8008be4 <UART_SetConfig+0xa84>)
 8008960:	f04f 0400 	mov.w	r4, #0
 8008964:	e002      	b.n	800896c <UART_SetConfig+0x80c>
 8008966:	4b97      	ldr	r3, [pc, #604]	; (8008bc4 <UART_SetConfig+0xa64>)
 8008968:	f04f 0400 	mov.w	r4, #0
 800896c:	687a      	ldr	r2, [r7, #4]
 800896e:	6852      	ldr	r2, [r2, #4]
 8008970:	0852      	lsrs	r2, r2, #1
 8008972:	4611      	mov	r1, r2
 8008974:	f04f 0200 	mov.w	r2, #0
 8008978:	eb13 0b01 	adds.w	fp, r3, r1
 800897c:	eb44 0c02 	adc.w	ip, r4, r2
 8008980:	4658      	mov	r0, fp
 8008982:	4661      	mov	r1, ip
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	f04f 0400 	mov.w	r4, #0
 800898c:	461a      	mov	r2, r3
 800898e:	4623      	mov	r3, r4
 8008990:	f7f8 f8e8 	bl	8000b64 <__aeabi_uldivmod>
 8008994:	4603      	mov	r3, r0
 8008996:	460c      	mov	r4, r1
 8008998:	61fb      	str	r3, [r7, #28]
            break;
 800899a:	e14a      	b.n	8008c32 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800899c:	f7fd fabe 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 80089a0:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	4618      	mov	r0, r3
 80089a6:	f04f 0100 	mov.w	r1, #0
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d067      	beq.n	8008a82 <UART_SetConfig+0x922>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d05e      	beq.n	8008a78 <UART_SetConfig+0x918>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d055      	beq.n	8008a6e <UART_SetConfig+0x90e>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c6:	2b03      	cmp	r3, #3
 80089c8:	d04c      	beq.n	8008a64 <UART_SetConfig+0x904>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ce:	2b04      	cmp	r3, #4
 80089d0:	d043      	beq.n	8008a5a <UART_SetConfig+0x8fa>
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d6:	2b05      	cmp	r3, #5
 80089d8:	d03a      	beq.n	8008a50 <UART_SetConfig+0x8f0>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089de:	2b06      	cmp	r3, #6
 80089e0:	d031      	beq.n	8008a46 <UART_SetConfig+0x8e6>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e6:	2b07      	cmp	r3, #7
 80089e8:	d028      	beq.n	8008a3c <UART_SetConfig+0x8dc>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ee:	2b08      	cmp	r3, #8
 80089f0:	d01f      	beq.n	8008a32 <UART_SetConfig+0x8d2>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f6:	2b09      	cmp	r3, #9
 80089f8:	d016      	beq.n	8008a28 <UART_SetConfig+0x8c8>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fe:	2b0a      	cmp	r3, #10
 8008a00:	d00d      	beq.n	8008a1e <UART_SetConfig+0x8be>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a06:	2b0b      	cmp	r3, #11
 8008a08:	d104      	bne.n	8008a14 <UART_SetConfig+0x8b4>
 8008a0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a0e:	f04f 0400 	mov.w	r4, #0
 8008a12:	e03a      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a14:	f04f 0301 	mov.w	r3, #1
 8008a18:	f04f 0400 	mov.w	r4, #0
 8008a1c:	e035      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a1e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8008a22:	f04f 0400 	mov.w	r4, #0
 8008a26:	e030      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a28:	f04f 0340 	mov.w	r3, #64	; 0x40
 8008a2c:	f04f 0400 	mov.w	r4, #0
 8008a30:	e02b      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a32:	f04f 0320 	mov.w	r3, #32
 8008a36:	f04f 0400 	mov.w	r4, #0
 8008a3a:	e026      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a3c:	f04f 0310 	mov.w	r3, #16
 8008a40:	f04f 0400 	mov.w	r4, #0
 8008a44:	e021      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a46:	f04f 030c 	mov.w	r3, #12
 8008a4a:	f04f 0400 	mov.w	r4, #0
 8008a4e:	e01c      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a50:	f04f 030a 	mov.w	r3, #10
 8008a54:	f04f 0400 	mov.w	r4, #0
 8008a58:	e017      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a5a:	f04f 0308 	mov.w	r3, #8
 8008a5e:	f04f 0400 	mov.w	r4, #0
 8008a62:	e012      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a64:	f04f 0306 	mov.w	r3, #6
 8008a68:	f04f 0400 	mov.w	r4, #0
 8008a6c:	e00d      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a6e:	f04f 0304 	mov.w	r3, #4
 8008a72:	f04f 0400 	mov.w	r4, #0
 8008a76:	e008      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a78:	f04f 0302 	mov.w	r3, #2
 8008a7c:	f04f 0400 	mov.w	r4, #0
 8008a80:	e003      	b.n	8008a8a <UART_SetConfig+0x92a>
 8008a82:	f04f 0301 	mov.w	r3, #1
 8008a86:	f04f 0400 	mov.w	r4, #0
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	f7f8 f869 	bl	8000b64 <__aeabi_uldivmod>
 8008a92:	4603      	mov	r3, r0
 8008a94:	460c      	mov	r4, r1
 8008a96:	4619      	mov	r1, r3
 8008a98:	4622      	mov	r2, r4
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	f04f 0400 	mov.w	r4, #0
 8008aa2:	0214      	lsls	r4, r2, #8
 8008aa4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8008aa8:	020b      	lsls	r3, r1, #8
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	6852      	ldr	r2, [r2, #4]
 8008aae:	0852      	lsrs	r2, r2, #1
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	f04f 0200 	mov.w	r2, #0
 8008ab6:	eb13 0b01 	adds.w	fp, r3, r1
 8008aba:	eb44 0c02 	adc.w	ip, r4, r2
 8008abe:	4658      	mov	r0, fp
 8008ac0:	4661      	mov	r1, ip
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	f04f 0400 	mov.w	r4, #0
 8008aca:	461a      	mov	r2, r3
 8008acc:	4623      	mov	r3, r4
 8008ace:	f7f8 f849 	bl	8000b64 <__aeabi_uldivmod>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	460c      	mov	r4, r1
 8008ad6:	61fb      	str	r3, [r7, #28]
            break;
 8008ad8:	e0ab      	b.n	8008c32 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	f000 8088 	beq.w	8008bf4 <UART_SetConfig+0xa94>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d05b      	beq.n	8008ba4 <UART_SetConfig+0xa44>
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af0:	2b02      	cmp	r3, #2
 8008af2:	d052      	beq.n	8008b9a <UART_SetConfig+0xa3a>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008af8:	2b03      	cmp	r3, #3
 8008afa:	d04a      	beq.n	8008b92 <UART_SetConfig+0xa32>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b00:	2b04      	cmp	r3, #4
 8008b02:	d041      	beq.n	8008b88 <UART_SetConfig+0xa28>
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b08:	2b05      	cmp	r3, #5
 8008b0a:	d039      	beq.n	8008b80 <UART_SetConfig+0xa20>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b10:	2b06      	cmp	r3, #6
 8008b12:	d031      	beq.n	8008b78 <UART_SetConfig+0xa18>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b18:	2b07      	cmp	r3, #7
 8008b1a:	d028      	beq.n	8008b6e <UART_SetConfig+0xa0e>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b20:	2b08      	cmp	r3, #8
 8008b22:	d01f      	beq.n	8008b64 <UART_SetConfig+0xa04>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b28:	2b09      	cmp	r3, #9
 8008b2a:	d016      	beq.n	8008b5a <UART_SetConfig+0x9fa>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b30:	2b0a      	cmp	r3, #10
 8008b32:	d00d      	beq.n	8008b50 <UART_SetConfig+0x9f0>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b38:	2b0b      	cmp	r3, #11
 8008b3a:	d104      	bne.n	8008b46 <UART_SetConfig+0x9e6>
 8008b3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b40:	f04f 0400 	mov.w	r4, #0
 8008b44:	e05a      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b46:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008b4a:	f04f 0400 	mov.w	r4, #0
 8008b4e:	e055      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008b54:	f04f 0400 	mov.w	r4, #0
 8008b58:	e050      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008b5e:	f04f 0400 	mov.w	r4, #0
 8008b62:	e04b      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b64:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008b68:	f04f 0400 	mov.w	r4, #0
 8008b6c:	e046      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b6e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008b72:	f04f 0400 	mov.w	r4, #0
 8008b76:	e041      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b78:	4b1b      	ldr	r3, [pc, #108]	; (8008be8 <UART_SetConfig+0xa88>)
 8008b7a:	f04f 0400 	mov.w	r4, #0
 8008b7e:	e03d      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b80:	4b1a      	ldr	r3, [pc, #104]	; (8008bec <UART_SetConfig+0xa8c>)
 8008b82:	f04f 0400 	mov.w	r4, #0
 8008b86:	e039      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b88:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008b8c:	f04f 0400 	mov.w	r4, #0
 8008b90:	e034      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b92:	4b17      	ldr	r3, [pc, #92]	; (8008bf0 <UART_SetConfig+0xa90>)
 8008b94:	f04f 0400 	mov.w	r4, #0
 8008b98:	e030      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008b9a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b9e:	f04f 0400 	mov.w	r4, #0
 8008ba2:	e02b      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008ba4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008ba8:	f04f 0400 	mov.w	r4, #0
 8008bac:	e026      	b.n	8008bfc <UART_SetConfig+0xa9c>
 8008bae:	bf00      	nop
 8008bb0:	14585500 	.word	0x14585500
 8008bb4:	00000000 	.word	0x00000000
 8008bb8:	28b0aa00 	.word	0x28b0aa00
 8008bbc:	00000000 	.word	0x00000000
 8008bc0:	00f42400 	.word	0x00f42400
 8008bc4:	f4240000 	.word	0xf4240000
 8008bc8:	01e84800 	.word	0x01e84800
 8008bcc:	03d09000 	.word	0x03d09000
 8008bd0:	07a12000 	.word	0x07a12000
 8008bd4:	0f424000 	.word	0x0f424000
 8008bd8:	186a0000 	.word	0x186a0000
 8008bdc:	1e848000 	.word	0x1e848000
 8008be0:	3d090000 	.word	0x3d090000
 8008be4:	7a120000 	.word	0x7a120000
 8008be8:	000aaa00 	.word	0x000aaa00
 8008bec:	000ccc00 	.word	0x000ccc00
 8008bf0:	00155500 	.word	0x00155500
 8008bf4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008bf8:	f04f 0400 	mov.w	r4, #0
 8008bfc:	687a      	ldr	r2, [r7, #4]
 8008bfe:	6852      	ldr	r2, [r2, #4]
 8008c00:	0852      	lsrs	r2, r2, #1
 8008c02:	4611      	mov	r1, r2
 8008c04:	f04f 0200 	mov.w	r2, #0
 8008c08:	eb13 0b01 	adds.w	fp, r3, r1
 8008c0c:	eb44 0c02 	adc.w	ip, r4, r2
 8008c10:	4658      	mov	r0, fp
 8008c12:	4661      	mov	r1, ip
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	685b      	ldr	r3, [r3, #4]
 8008c18:	f04f 0400 	mov.w	r4, #0
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	4623      	mov	r3, r4
 8008c20:	f7f7 ffa0 	bl	8000b64 <__aeabi_uldivmod>
 8008c24:	4603      	mov	r3, r0
 8008c26:	460c      	mov	r4, r1
 8008c28:	61fb      	str	r3, [r7, #28]
            break;
 8008c2a:	e002      	b.n	8008c32 <UART_SetConfig+0xad2>
          default:
            ret = HAL_ERROR;
 8008c2c:	2301      	movs	r3, #1
 8008c2e:	76fb      	strb	r3, [r7, #27]
            break;
 8008c30:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008c38:	d309      	bcc.n	8008c4e <UART_SetConfig+0xaee>
 8008c3a:	69fb      	ldr	r3, [r7, #28]
 8008c3c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c40:	d205      	bcs.n	8008c4e <UART_SetConfig+0xaee>
        {
          huart->Instance->BRR = usartdiv;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	69fa      	ldr	r2, [r7, #28]
 8008c48:	60da      	str	r2, [r3, #12]
 8008c4a:	f000 bc18 	b.w	800947e <UART_SetConfig+0x131e>
        }
        else
        {
          ret = HAL_ERROR;
 8008c4e:	2301      	movs	r3, #1
 8008c50:	76fb      	strb	r3, [r7, #27]
 8008c52:	f000 bc14 	b.w	800947e <UART_SetConfig+0x131e>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c5e:	f040 8204 	bne.w	800906a <UART_SetConfig+0xf0a>
  {
    switch (clocksource)
 8008c62:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008c66:	2b08      	cmp	r3, #8
 8008c68:	f200 81df 	bhi.w	800902a <UART_SetConfig+0xeca>
 8008c6c:	a201      	add	r2, pc, #4	; (adr r2, 8008c74 <UART_SetConfig+0xb14>)
 8008c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c72:	bf00      	nop
 8008c74:	08008c99 	.word	0x08008c99
 8008c78:	08008d51 	.word	0x08008d51
 8008c7c:	08008e09 	.word	0x08008e09
 8008c80:	0800902b 	.word	0x0800902b
 8008c84:	08008eb1 	.word	0x08008eb1
 8008c88:	0800902b 	.word	0x0800902b
 8008c8c:	0800902b 	.word	0x0800902b
 8008c90:	0800902b 	.word	0x0800902b
 8008c94:	08008f69 	.word	0x08008f69
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c98:	f7fd f9ae 	bl	8005ff8 <HAL_RCC_GetPCLK1Freq>
 8008c9c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d044      	beq.n	8008d30 <UART_SetConfig+0xbd0>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008caa:	2b01      	cmp	r3, #1
 8008cac:	d03e      	beq.n	8008d2c <UART_SetConfig+0xbcc>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb2:	2b02      	cmp	r3, #2
 8008cb4:	d038      	beq.n	8008d28 <UART_SetConfig+0xbc8>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d032      	beq.n	8008d24 <UART_SetConfig+0xbc4>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cc2:	2b04      	cmp	r3, #4
 8008cc4:	d02c      	beq.n	8008d20 <UART_SetConfig+0xbc0>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cca:	2b05      	cmp	r3, #5
 8008ccc:	d026      	beq.n	8008d1c <UART_SetConfig+0xbbc>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cd2:	2b06      	cmp	r3, #6
 8008cd4:	d020      	beq.n	8008d18 <UART_SetConfig+0xbb8>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cda:	2b07      	cmp	r3, #7
 8008cdc:	d01a      	beq.n	8008d14 <UART_SetConfig+0xbb4>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce2:	2b08      	cmp	r3, #8
 8008ce4:	d014      	beq.n	8008d10 <UART_SetConfig+0xbb0>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cea:	2b09      	cmp	r3, #9
 8008cec:	d00e      	beq.n	8008d0c <UART_SetConfig+0xbac>
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf2:	2b0a      	cmp	r3, #10
 8008cf4:	d008      	beq.n	8008d08 <UART_SetConfig+0xba8>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cfa:	2b0b      	cmp	r3, #11
 8008cfc:	d102      	bne.n	8008d04 <UART_SetConfig+0xba4>
 8008cfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d02:	e016      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d04:	2301      	movs	r3, #1
 8008d06:	e014      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d08:	2380      	movs	r3, #128	; 0x80
 8008d0a:	e012      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d0c:	2340      	movs	r3, #64	; 0x40
 8008d0e:	e010      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d10:	2320      	movs	r3, #32
 8008d12:	e00e      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d14:	2310      	movs	r3, #16
 8008d16:	e00c      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d18:	230c      	movs	r3, #12
 8008d1a:	e00a      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d1c:	230a      	movs	r3, #10
 8008d1e:	e008      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d20:	2308      	movs	r3, #8
 8008d22:	e006      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d24:	2306      	movs	r3, #6
 8008d26:	e004      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d28:	2304      	movs	r3, #4
 8008d2a:	e002      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d2c:	2302      	movs	r3, #2
 8008d2e:	e000      	b.n	8008d32 <UART_SetConfig+0xbd2>
 8008d30:	2301      	movs	r3, #1
 8008d32:	693a      	ldr	r2, [r7, #16]
 8008d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d38:	005a      	lsls	r2, r3, #1
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	685b      	ldr	r3, [r3, #4]
 8008d3e:	085b      	lsrs	r3, r3, #1
 8008d40:	441a      	add	r2, r3
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d4a:	b29b      	uxth	r3, r3
 8008d4c:	61fb      	str	r3, [r7, #28]
        break;
 8008d4e:	e16f      	b.n	8009030 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d50:	f7fd f968 	bl	8006024 <HAL_RCC_GetPCLK2Freq>
 8008d54:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d044      	beq.n	8008de8 <UART_SetConfig+0xc88>
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	d03e      	beq.n	8008de4 <UART_SetConfig+0xc84>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6a:	2b02      	cmp	r3, #2
 8008d6c:	d038      	beq.n	8008de0 <UART_SetConfig+0xc80>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	2b03      	cmp	r3, #3
 8008d74:	d032      	beq.n	8008ddc <UART_SetConfig+0xc7c>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7a:	2b04      	cmp	r3, #4
 8008d7c:	d02c      	beq.n	8008dd8 <UART_SetConfig+0xc78>
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d82:	2b05      	cmp	r3, #5
 8008d84:	d026      	beq.n	8008dd4 <UART_SetConfig+0xc74>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d8a:	2b06      	cmp	r3, #6
 8008d8c:	d020      	beq.n	8008dd0 <UART_SetConfig+0xc70>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d92:	2b07      	cmp	r3, #7
 8008d94:	d01a      	beq.n	8008dcc <UART_SetConfig+0xc6c>
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d9a:	2b08      	cmp	r3, #8
 8008d9c:	d014      	beq.n	8008dc8 <UART_SetConfig+0xc68>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da2:	2b09      	cmp	r3, #9
 8008da4:	d00e      	beq.n	8008dc4 <UART_SetConfig+0xc64>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008daa:	2b0a      	cmp	r3, #10
 8008dac:	d008      	beq.n	8008dc0 <UART_SetConfig+0xc60>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db2:	2b0b      	cmp	r3, #11
 8008db4:	d102      	bne.n	8008dbc <UART_SetConfig+0xc5c>
 8008db6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008dba:	e016      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e014      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dc0:	2380      	movs	r3, #128	; 0x80
 8008dc2:	e012      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dc4:	2340      	movs	r3, #64	; 0x40
 8008dc6:	e010      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dc8:	2320      	movs	r3, #32
 8008dca:	e00e      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dcc:	2310      	movs	r3, #16
 8008dce:	e00c      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dd0:	230c      	movs	r3, #12
 8008dd2:	e00a      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dd4:	230a      	movs	r3, #10
 8008dd6:	e008      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008dd8:	2308      	movs	r3, #8
 8008dda:	e006      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008ddc:	2306      	movs	r3, #6
 8008dde:	e004      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008de0:	2304      	movs	r3, #4
 8008de2:	e002      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008de4:	2302      	movs	r3, #2
 8008de6:	e000      	b.n	8008dea <UART_SetConfig+0xc8a>
 8008de8:	2301      	movs	r3, #1
 8008dea:	693a      	ldr	r2, [r7, #16]
 8008dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008df0:	005a      	lsls	r2, r3, #1
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	685b      	ldr	r3, [r3, #4]
 8008df6:	085b      	lsrs	r3, r3, #1
 8008df8:	441a      	add	r2, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	685b      	ldr	r3, [r3, #4]
 8008dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	61fb      	str	r3, [r7, #28]
        break;
 8008e06:	e113      	b.n	8009030 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d043      	beq.n	8008e98 <UART_SetConfig+0xd38>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d03d      	beq.n	8008e94 <UART_SetConfig+0xd34>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d037      	beq.n	8008e90 <UART_SetConfig+0xd30>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	d031      	beq.n	8008e8c <UART_SetConfig+0xd2c>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2c:	2b04      	cmp	r3, #4
 8008e2e:	d02b      	beq.n	8008e88 <UART_SetConfig+0xd28>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e34:	2b05      	cmp	r3, #5
 8008e36:	d025      	beq.n	8008e84 <UART_SetConfig+0xd24>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3c:	2b06      	cmp	r3, #6
 8008e3e:	d01f      	beq.n	8008e80 <UART_SetConfig+0xd20>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e44:	2b07      	cmp	r3, #7
 8008e46:	d019      	beq.n	8008e7c <UART_SetConfig+0xd1c>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4c:	2b08      	cmp	r3, #8
 8008e4e:	d013      	beq.n	8008e78 <UART_SetConfig+0xd18>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e54:	2b09      	cmp	r3, #9
 8008e56:	d00d      	beq.n	8008e74 <UART_SetConfig+0xd14>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e5c:	2b0a      	cmp	r3, #10
 8008e5e:	d007      	beq.n	8008e70 <UART_SetConfig+0xd10>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e64:	2b0b      	cmp	r3, #11
 8008e66:	d101      	bne.n	8008e6c <UART_SetConfig+0xd0c>
 8008e68:	4b8d      	ldr	r3, [pc, #564]	; (80090a0 <UART_SetConfig+0xf40>)
 8008e6a:	e016      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e6c:	4b8d      	ldr	r3, [pc, #564]	; (80090a4 <UART_SetConfig+0xf44>)
 8008e6e:	e014      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e70:	4b8d      	ldr	r3, [pc, #564]	; (80090a8 <UART_SetConfig+0xf48>)
 8008e72:	e012      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e74:	4b8d      	ldr	r3, [pc, #564]	; (80090ac <UART_SetConfig+0xf4c>)
 8008e76:	e010      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e78:	4b8d      	ldr	r3, [pc, #564]	; (80090b0 <UART_SetConfig+0xf50>)
 8008e7a:	e00e      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e7c:	4b8d      	ldr	r3, [pc, #564]	; (80090b4 <UART_SetConfig+0xf54>)
 8008e7e:	e00c      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e80:	4b8d      	ldr	r3, [pc, #564]	; (80090b8 <UART_SetConfig+0xf58>)
 8008e82:	e00a      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e84:	4b8d      	ldr	r3, [pc, #564]	; (80090bc <UART_SetConfig+0xf5c>)
 8008e86:	e008      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e88:	4b8d      	ldr	r3, [pc, #564]	; (80090c0 <UART_SetConfig+0xf60>)
 8008e8a:	e006      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e8c:	4b8d      	ldr	r3, [pc, #564]	; (80090c4 <UART_SetConfig+0xf64>)
 8008e8e:	e004      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e90:	4b8d      	ldr	r3, [pc, #564]	; (80090c8 <UART_SetConfig+0xf68>)
 8008e92:	e002      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e94:	4b8d      	ldr	r3, [pc, #564]	; (80090cc <UART_SetConfig+0xf6c>)
 8008e96:	e000      	b.n	8008e9a <UART_SetConfig+0xd3a>
 8008e98:	4b82      	ldr	r3, [pc, #520]	; (80090a4 <UART_SetConfig+0xf44>)
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	6852      	ldr	r2, [r2, #4]
 8008e9e:	0852      	lsrs	r2, r2, #1
 8008ea0:	441a      	add	r2, r3
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	685b      	ldr	r3, [r3, #4]
 8008ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eaa:	b29b      	uxth	r3, r3
 8008eac:	61fb      	str	r3, [r7, #28]
        break;
 8008eae:	e0bf      	b.n	8009030 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008eb0:	f7fd f834 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 8008eb4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d044      	beq.n	8008f48 <UART_SetConfig+0xde8>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d03e      	beq.n	8008f44 <UART_SetConfig+0xde4>
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eca:	2b02      	cmp	r3, #2
 8008ecc:	d038      	beq.n	8008f40 <UART_SetConfig+0xde0>
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed2:	2b03      	cmp	r3, #3
 8008ed4:	d032      	beq.n	8008f3c <UART_SetConfig+0xddc>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eda:	2b04      	cmp	r3, #4
 8008edc:	d02c      	beq.n	8008f38 <UART_SetConfig+0xdd8>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee2:	2b05      	cmp	r3, #5
 8008ee4:	d026      	beq.n	8008f34 <UART_SetConfig+0xdd4>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eea:	2b06      	cmp	r3, #6
 8008eec:	d020      	beq.n	8008f30 <UART_SetConfig+0xdd0>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef2:	2b07      	cmp	r3, #7
 8008ef4:	d01a      	beq.n	8008f2c <UART_SetConfig+0xdcc>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efa:	2b08      	cmp	r3, #8
 8008efc:	d014      	beq.n	8008f28 <UART_SetConfig+0xdc8>
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f02:	2b09      	cmp	r3, #9
 8008f04:	d00e      	beq.n	8008f24 <UART_SetConfig+0xdc4>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0a:	2b0a      	cmp	r3, #10
 8008f0c:	d008      	beq.n	8008f20 <UART_SetConfig+0xdc0>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f12:	2b0b      	cmp	r3, #11
 8008f14:	d102      	bne.n	8008f1c <UART_SetConfig+0xdbc>
 8008f16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f1a:	e016      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e014      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f20:	2380      	movs	r3, #128	; 0x80
 8008f22:	e012      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f24:	2340      	movs	r3, #64	; 0x40
 8008f26:	e010      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f28:	2320      	movs	r3, #32
 8008f2a:	e00e      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f2c:	2310      	movs	r3, #16
 8008f2e:	e00c      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f30:	230c      	movs	r3, #12
 8008f32:	e00a      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f34:	230a      	movs	r3, #10
 8008f36:	e008      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f38:	2308      	movs	r3, #8
 8008f3a:	e006      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f3c:	2306      	movs	r3, #6
 8008f3e:	e004      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f40:	2304      	movs	r3, #4
 8008f42:	e002      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f44:	2302      	movs	r3, #2
 8008f46:	e000      	b.n	8008f4a <UART_SetConfig+0xdea>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	693a      	ldr	r2, [r7, #16]
 8008f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f50:	005a      	lsls	r2, r3, #1
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	085b      	lsrs	r3, r3, #1
 8008f58:	441a      	add	r2, r3
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	685b      	ldr	r3, [r3, #4]
 8008f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	61fb      	str	r3, [r7, #28]
        break;
 8008f66:	e063      	b.n	8009030 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d04f      	beq.n	8009010 <UART_SetConfig+0xeb0>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d048      	beq.n	800900a <UART_SetConfig+0xeaa>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7c:	2b02      	cmp	r3, #2
 8008f7e:	d041      	beq.n	8009004 <UART_SetConfig+0xea4>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f84:	2b03      	cmp	r3, #3
 8008f86:	d03a      	beq.n	8008ffe <UART_SetConfig+0xe9e>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8c:	2b04      	cmp	r3, #4
 8008f8e:	d033      	beq.n	8008ff8 <UART_SetConfig+0xe98>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f94:	2b05      	cmp	r3, #5
 8008f96:	d02c      	beq.n	8008ff2 <UART_SetConfig+0xe92>
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f9c:	2b06      	cmp	r3, #6
 8008f9e:	d025      	beq.n	8008fec <UART_SetConfig+0xe8c>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fa4:	2b07      	cmp	r3, #7
 8008fa6:	d01e      	beq.n	8008fe6 <UART_SetConfig+0xe86>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d017      	beq.n	8008fe0 <UART_SetConfig+0xe80>
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fb4:	2b09      	cmp	r3, #9
 8008fb6:	d010      	beq.n	8008fda <UART_SetConfig+0xe7a>
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fbc:	2b0a      	cmp	r3, #10
 8008fbe:	d009      	beq.n	8008fd4 <UART_SetConfig+0xe74>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fc4:	2b0b      	cmp	r3, #11
 8008fc6:	d102      	bne.n	8008fce <UART_SetConfig+0xe6e>
 8008fc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fcc:	e022      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008fd2:	e01f      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008fd8:	e01c      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fde:	e019      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fe0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008fe4:	e016      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fe6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008fea:	e013      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008fec:	f241 5354 	movw	r3, #5460	; 0x1554
 8008ff0:	e010      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008ff2:	f641 1398 	movw	r3, #6552	; 0x1998
 8008ff6:	e00d      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008ff8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008ffc:	e00a      	b.n	8009014 <UART_SetConfig+0xeb4>
 8008ffe:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8009002:	e007      	b.n	8009014 <UART_SetConfig+0xeb4>
 8009004:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009008:	e004      	b.n	8009014 <UART_SetConfig+0xeb4>
 800900a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800900e:	e001      	b.n	8009014 <UART_SetConfig+0xeb4>
 8009010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	6852      	ldr	r2, [r2, #4]
 8009018:	0852      	lsrs	r2, r2, #1
 800901a:	441a      	add	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	685b      	ldr	r3, [r3, #4]
 8009020:	fbb2 f3f3 	udiv	r3, r2, r3
 8009024:	b29b      	uxth	r3, r3
 8009026:	61fb      	str	r3, [r7, #28]
        break;
 8009028:	e002      	b.n	8009030 <UART_SetConfig+0xed0>
      default:
        ret = HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	76fb      	strb	r3, [r7, #27]
        break;
 800902e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009030:	69fb      	ldr	r3, [r7, #28]
 8009032:	2b0f      	cmp	r3, #15
 8009034:	d916      	bls.n	8009064 <UART_SetConfig+0xf04>
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800903c:	d212      	bcs.n	8009064 <UART_SetConfig+0xf04>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800903e:	69fb      	ldr	r3, [r7, #28]
 8009040:	b29b      	uxth	r3, r3
 8009042:	f023 030f 	bic.w	r3, r3, #15
 8009046:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	085b      	lsrs	r3, r3, #1
 800904c:	b29b      	uxth	r3, r3
 800904e:	f003 0307 	and.w	r3, r3, #7
 8009052:	b29a      	uxth	r2, r3
 8009054:	89fb      	ldrh	r3, [r7, #14]
 8009056:	4313      	orrs	r3, r2
 8009058:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	89fa      	ldrh	r2, [r7, #14]
 8009060:	60da      	str	r2, [r3, #12]
 8009062:	e20c      	b.n	800947e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	76fb      	strb	r3, [r7, #27]
 8009068:	e209      	b.n	800947e <UART_SetConfig+0x131e>
    }
  }
  else
  {
    switch (clocksource)
 800906a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800906e:	2b08      	cmp	r3, #8
 8009070:	f200 81f4 	bhi.w	800945c <UART_SetConfig+0x12fc>
 8009074:	a201      	add	r2, pc, #4	; (adr r2, 800907c <UART_SetConfig+0xf1c>)
 8009076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800907a:	bf00      	nop
 800907c:	080090d1 	.word	0x080090d1
 8009080:	08009187 	.word	0x08009187
 8009084:	0800923d 	.word	0x0800923d
 8009088:	0800945d 	.word	0x0800945d
 800908c:	080092e7 	.word	0x080092e7
 8009090:	0800945d 	.word	0x0800945d
 8009094:	0800945d 	.word	0x0800945d
 8009098:	0800945d 	.word	0x0800945d
 800909c:	0800939d 	.word	0x0800939d
 80090a0:	0001e848 	.word	0x0001e848
 80090a4:	01e84800 	.word	0x01e84800
 80090a8:	0003d090 	.word	0x0003d090
 80090ac:	0007a120 	.word	0x0007a120
 80090b0:	000f4240 	.word	0x000f4240
 80090b4:	001e8480 	.word	0x001e8480
 80090b8:	0028b0aa 	.word	0x0028b0aa
 80090bc:	0030d400 	.word	0x0030d400
 80090c0:	003d0900 	.word	0x003d0900
 80090c4:	00516154 	.word	0x00516154
 80090c8:	007a1200 	.word	0x007a1200
 80090cc:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090d0:	f7fc ff92 	bl	8005ff8 <HAL_RCC_GetPCLK1Freq>
 80090d4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d044      	beq.n	8009168 <UART_SetConfig+0x1008>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d03e      	beq.n	8009164 <UART_SetConfig+0x1004>
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090ea:	2b02      	cmp	r3, #2
 80090ec:	d038      	beq.n	8009160 <UART_SetConfig+0x1000>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090f2:	2b03      	cmp	r3, #3
 80090f4:	d032      	beq.n	800915c <UART_SetConfig+0xffc>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fa:	2b04      	cmp	r3, #4
 80090fc:	d02c      	beq.n	8009158 <UART_SetConfig+0xff8>
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009102:	2b05      	cmp	r3, #5
 8009104:	d026      	beq.n	8009154 <UART_SetConfig+0xff4>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910a:	2b06      	cmp	r3, #6
 800910c:	d020      	beq.n	8009150 <UART_SetConfig+0xff0>
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009112:	2b07      	cmp	r3, #7
 8009114:	d01a      	beq.n	800914c <UART_SetConfig+0xfec>
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911a:	2b08      	cmp	r3, #8
 800911c:	d014      	beq.n	8009148 <UART_SetConfig+0xfe8>
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009122:	2b09      	cmp	r3, #9
 8009124:	d00e      	beq.n	8009144 <UART_SetConfig+0xfe4>
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800912a:	2b0a      	cmp	r3, #10
 800912c:	d008      	beq.n	8009140 <UART_SetConfig+0xfe0>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009132:	2b0b      	cmp	r3, #11
 8009134:	d102      	bne.n	800913c <UART_SetConfig+0xfdc>
 8009136:	f44f 7380 	mov.w	r3, #256	; 0x100
 800913a:	e016      	b.n	800916a <UART_SetConfig+0x100a>
 800913c:	2301      	movs	r3, #1
 800913e:	e014      	b.n	800916a <UART_SetConfig+0x100a>
 8009140:	2380      	movs	r3, #128	; 0x80
 8009142:	e012      	b.n	800916a <UART_SetConfig+0x100a>
 8009144:	2340      	movs	r3, #64	; 0x40
 8009146:	e010      	b.n	800916a <UART_SetConfig+0x100a>
 8009148:	2320      	movs	r3, #32
 800914a:	e00e      	b.n	800916a <UART_SetConfig+0x100a>
 800914c:	2310      	movs	r3, #16
 800914e:	e00c      	b.n	800916a <UART_SetConfig+0x100a>
 8009150:	230c      	movs	r3, #12
 8009152:	e00a      	b.n	800916a <UART_SetConfig+0x100a>
 8009154:	230a      	movs	r3, #10
 8009156:	e008      	b.n	800916a <UART_SetConfig+0x100a>
 8009158:	2308      	movs	r3, #8
 800915a:	e006      	b.n	800916a <UART_SetConfig+0x100a>
 800915c:	2306      	movs	r3, #6
 800915e:	e004      	b.n	800916a <UART_SetConfig+0x100a>
 8009160:	2304      	movs	r3, #4
 8009162:	e002      	b.n	800916a <UART_SetConfig+0x100a>
 8009164:	2302      	movs	r3, #2
 8009166:	e000      	b.n	800916a <UART_SetConfig+0x100a>
 8009168:	2301      	movs	r3, #1
 800916a:	693a      	ldr	r2, [r7, #16]
 800916c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	085b      	lsrs	r3, r3, #1
 8009176:	441a      	add	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	685b      	ldr	r3, [r3, #4]
 800917c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009180:	b29b      	uxth	r3, r3
 8009182:	61fb      	str	r3, [r7, #28]
        break;
 8009184:	e16d      	b.n	8009462 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009186:	f7fc ff4d 	bl	8006024 <HAL_RCC_GetPCLK2Freq>
 800918a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009190:	2b00      	cmp	r3, #0
 8009192:	d044      	beq.n	800921e <UART_SetConfig+0x10be>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009198:	2b01      	cmp	r3, #1
 800919a:	d03e      	beq.n	800921a <UART_SetConfig+0x10ba>
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d038      	beq.n	8009216 <UART_SetConfig+0x10b6>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091a8:	2b03      	cmp	r3, #3
 80091aa:	d032      	beq.n	8009212 <UART_SetConfig+0x10b2>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b0:	2b04      	cmp	r3, #4
 80091b2:	d02c      	beq.n	800920e <UART_SetConfig+0x10ae>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091b8:	2b05      	cmp	r3, #5
 80091ba:	d026      	beq.n	800920a <UART_SetConfig+0x10aa>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c0:	2b06      	cmp	r3, #6
 80091c2:	d020      	beq.n	8009206 <UART_SetConfig+0x10a6>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c8:	2b07      	cmp	r3, #7
 80091ca:	d01a      	beq.n	8009202 <UART_SetConfig+0x10a2>
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d014      	beq.n	80091fe <UART_SetConfig+0x109e>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091d8:	2b09      	cmp	r3, #9
 80091da:	d00e      	beq.n	80091fa <UART_SetConfig+0x109a>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e0:	2b0a      	cmp	r3, #10
 80091e2:	d008      	beq.n	80091f6 <UART_SetConfig+0x1096>
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091e8:	2b0b      	cmp	r3, #11
 80091ea:	d102      	bne.n	80091f2 <UART_SetConfig+0x1092>
 80091ec:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091f0:	e016      	b.n	8009220 <UART_SetConfig+0x10c0>
 80091f2:	2301      	movs	r3, #1
 80091f4:	e014      	b.n	8009220 <UART_SetConfig+0x10c0>
 80091f6:	2380      	movs	r3, #128	; 0x80
 80091f8:	e012      	b.n	8009220 <UART_SetConfig+0x10c0>
 80091fa:	2340      	movs	r3, #64	; 0x40
 80091fc:	e010      	b.n	8009220 <UART_SetConfig+0x10c0>
 80091fe:	2320      	movs	r3, #32
 8009200:	e00e      	b.n	8009220 <UART_SetConfig+0x10c0>
 8009202:	2310      	movs	r3, #16
 8009204:	e00c      	b.n	8009220 <UART_SetConfig+0x10c0>
 8009206:	230c      	movs	r3, #12
 8009208:	e00a      	b.n	8009220 <UART_SetConfig+0x10c0>
 800920a:	230a      	movs	r3, #10
 800920c:	e008      	b.n	8009220 <UART_SetConfig+0x10c0>
 800920e:	2308      	movs	r3, #8
 8009210:	e006      	b.n	8009220 <UART_SetConfig+0x10c0>
 8009212:	2306      	movs	r3, #6
 8009214:	e004      	b.n	8009220 <UART_SetConfig+0x10c0>
 8009216:	2304      	movs	r3, #4
 8009218:	e002      	b.n	8009220 <UART_SetConfig+0x10c0>
 800921a:	2302      	movs	r3, #2
 800921c:	e000      	b.n	8009220 <UART_SetConfig+0x10c0>
 800921e:	2301      	movs	r3, #1
 8009220:	693a      	ldr	r2, [r7, #16]
 8009222:	fbb2 f2f3 	udiv	r2, r2, r3
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	085b      	lsrs	r3, r3, #1
 800922c:	441a      	add	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	fbb2 f3f3 	udiv	r3, r2, r3
 8009236:	b29b      	uxth	r3, r3
 8009238:	61fb      	str	r3, [r7, #28]
        break;
 800923a:	e112      	b.n	8009462 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009240:	2b00      	cmp	r3, #0
 8009242:	d044      	beq.n	80092ce <UART_SetConfig+0x116e>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009248:	2b01      	cmp	r3, #1
 800924a:	d03e      	beq.n	80092ca <UART_SetConfig+0x116a>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	2b02      	cmp	r3, #2
 8009252:	d038      	beq.n	80092c6 <UART_SetConfig+0x1166>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009258:	2b03      	cmp	r3, #3
 800925a:	d032      	beq.n	80092c2 <UART_SetConfig+0x1162>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009260:	2b04      	cmp	r3, #4
 8009262:	d02c      	beq.n	80092be <UART_SetConfig+0x115e>
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009268:	2b05      	cmp	r3, #5
 800926a:	d026      	beq.n	80092ba <UART_SetConfig+0x115a>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009270:	2b06      	cmp	r3, #6
 8009272:	d020      	beq.n	80092b6 <UART_SetConfig+0x1156>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009278:	2b07      	cmp	r3, #7
 800927a:	d01a      	beq.n	80092b2 <UART_SetConfig+0x1152>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009280:	2b08      	cmp	r3, #8
 8009282:	d014      	beq.n	80092ae <UART_SetConfig+0x114e>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009288:	2b09      	cmp	r3, #9
 800928a:	d00e      	beq.n	80092aa <UART_SetConfig+0x114a>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009290:	2b0a      	cmp	r3, #10
 8009292:	d008      	beq.n	80092a6 <UART_SetConfig+0x1146>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009298:	2b0b      	cmp	r3, #11
 800929a:	d102      	bne.n	80092a2 <UART_SetConfig+0x1142>
 800929c:	f24f 4324 	movw	r3, #62500	; 0xf424
 80092a0:	e016      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092a2:	4b81      	ldr	r3, [pc, #516]	; (80094a8 <UART_SetConfig+0x1348>)
 80092a4:	e014      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092a6:	4b81      	ldr	r3, [pc, #516]	; (80094ac <UART_SetConfig+0x134c>)
 80092a8:	e012      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092aa:	4b81      	ldr	r3, [pc, #516]	; (80094b0 <UART_SetConfig+0x1350>)
 80092ac:	e010      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092ae:	4b81      	ldr	r3, [pc, #516]	; (80094b4 <UART_SetConfig+0x1354>)
 80092b0:	e00e      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092b2:	4b81      	ldr	r3, [pc, #516]	; (80094b8 <UART_SetConfig+0x1358>)
 80092b4:	e00c      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092b6:	4b81      	ldr	r3, [pc, #516]	; (80094bc <UART_SetConfig+0x135c>)
 80092b8:	e00a      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092ba:	4b81      	ldr	r3, [pc, #516]	; (80094c0 <UART_SetConfig+0x1360>)
 80092bc:	e008      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092be:	4b81      	ldr	r3, [pc, #516]	; (80094c4 <UART_SetConfig+0x1364>)
 80092c0:	e006      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092c2:	4b81      	ldr	r3, [pc, #516]	; (80094c8 <UART_SetConfig+0x1368>)
 80092c4:	e004      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092c6:	4b81      	ldr	r3, [pc, #516]	; (80094cc <UART_SetConfig+0x136c>)
 80092c8:	e002      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092ca:	4b81      	ldr	r3, [pc, #516]	; (80094d0 <UART_SetConfig+0x1370>)
 80092cc:	e000      	b.n	80092d0 <UART_SetConfig+0x1170>
 80092ce:	4b76      	ldr	r3, [pc, #472]	; (80094a8 <UART_SetConfig+0x1348>)
 80092d0:	687a      	ldr	r2, [r7, #4]
 80092d2:	6852      	ldr	r2, [r2, #4]
 80092d4:	0852      	lsrs	r2, r2, #1
 80092d6:	441a      	add	r2, r3
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	61fb      	str	r3, [r7, #28]
        break;
 80092e4:	e0bd      	b.n	8009462 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80092e6:	f7fc fe19 	bl	8005f1c <HAL_RCC_GetSysClockFreq>
 80092ea:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d044      	beq.n	800937e <UART_SetConfig+0x121e>
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f8:	2b01      	cmp	r3, #1
 80092fa:	d03e      	beq.n	800937a <UART_SetConfig+0x121a>
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009300:	2b02      	cmp	r3, #2
 8009302:	d038      	beq.n	8009376 <UART_SetConfig+0x1216>
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009308:	2b03      	cmp	r3, #3
 800930a:	d032      	beq.n	8009372 <UART_SetConfig+0x1212>
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009310:	2b04      	cmp	r3, #4
 8009312:	d02c      	beq.n	800936e <UART_SetConfig+0x120e>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009318:	2b05      	cmp	r3, #5
 800931a:	d026      	beq.n	800936a <UART_SetConfig+0x120a>
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009320:	2b06      	cmp	r3, #6
 8009322:	d020      	beq.n	8009366 <UART_SetConfig+0x1206>
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009328:	2b07      	cmp	r3, #7
 800932a:	d01a      	beq.n	8009362 <UART_SetConfig+0x1202>
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009330:	2b08      	cmp	r3, #8
 8009332:	d014      	beq.n	800935e <UART_SetConfig+0x11fe>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009338:	2b09      	cmp	r3, #9
 800933a:	d00e      	beq.n	800935a <UART_SetConfig+0x11fa>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009340:	2b0a      	cmp	r3, #10
 8009342:	d008      	beq.n	8009356 <UART_SetConfig+0x11f6>
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009348:	2b0b      	cmp	r3, #11
 800934a:	d102      	bne.n	8009352 <UART_SetConfig+0x11f2>
 800934c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009350:	e016      	b.n	8009380 <UART_SetConfig+0x1220>
 8009352:	2301      	movs	r3, #1
 8009354:	e014      	b.n	8009380 <UART_SetConfig+0x1220>
 8009356:	2380      	movs	r3, #128	; 0x80
 8009358:	e012      	b.n	8009380 <UART_SetConfig+0x1220>
 800935a:	2340      	movs	r3, #64	; 0x40
 800935c:	e010      	b.n	8009380 <UART_SetConfig+0x1220>
 800935e:	2320      	movs	r3, #32
 8009360:	e00e      	b.n	8009380 <UART_SetConfig+0x1220>
 8009362:	2310      	movs	r3, #16
 8009364:	e00c      	b.n	8009380 <UART_SetConfig+0x1220>
 8009366:	230c      	movs	r3, #12
 8009368:	e00a      	b.n	8009380 <UART_SetConfig+0x1220>
 800936a:	230a      	movs	r3, #10
 800936c:	e008      	b.n	8009380 <UART_SetConfig+0x1220>
 800936e:	2308      	movs	r3, #8
 8009370:	e006      	b.n	8009380 <UART_SetConfig+0x1220>
 8009372:	2306      	movs	r3, #6
 8009374:	e004      	b.n	8009380 <UART_SetConfig+0x1220>
 8009376:	2304      	movs	r3, #4
 8009378:	e002      	b.n	8009380 <UART_SetConfig+0x1220>
 800937a:	2302      	movs	r3, #2
 800937c:	e000      	b.n	8009380 <UART_SetConfig+0x1220>
 800937e:	2301      	movs	r3, #1
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	fbb2 f2f3 	udiv	r2, r2, r3
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	085b      	lsrs	r3, r3, #1
 800938c:	441a      	add	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	fbb2 f3f3 	udiv	r3, r2, r3
 8009396:	b29b      	uxth	r3, r3
 8009398:	61fb      	str	r3, [r7, #28]
        break;
 800939a:	e062      	b.n	8009462 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d04e      	beq.n	8009442 <UART_SetConfig+0x12e2>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a8:	2b01      	cmp	r3, #1
 80093aa:	d047      	beq.n	800943c <UART_SetConfig+0x12dc>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b0:	2b02      	cmp	r3, #2
 80093b2:	d040      	beq.n	8009436 <UART_SetConfig+0x12d6>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b8:	2b03      	cmp	r3, #3
 80093ba:	d039      	beq.n	8009430 <UART_SetConfig+0x12d0>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c0:	2b04      	cmp	r3, #4
 80093c2:	d032      	beq.n	800942a <UART_SetConfig+0x12ca>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c8:	2b05      	cmp	r3, #5
 80093ca:	d02b      	beq.n	8009424 <UART_SetConfig+0x12c4>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d0:	2b06      	cmp	r3, #6
 80093d2:	d024      	beq.n	800941e <UART_SetConfig+0x12be>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d8:	2b07      	cmp	r3, #7
 80093da:	d01d      	beq.n	8009418 <UART_SetConfig+0x12b8>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e0:	2b08      	cmp	r3, #8
 80093e2:	d016      	beq.n	8009412 <UART_SetConfig+0x12b2>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e8:	2b09      	cmp	r3, #9
 80093ea:	d00f      	beq.n	800940c <UART_SetConfig+0x12ac>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f0:	2b0a      	cmp	r3, #10
 80093f2:	d008      	beq.n	8009406 <UART_SetConfig+0x12a6>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f8:	2b0b      	cmp	r3, #11
 80093fa:	d101      	bne.n	8009400 <UART_SetConfig+0x12a0>
 80093fc:	2380      	movs	r3, #128	; 0x80
 80093fe:	e022      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009400:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009404:	e01f      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009406:	f44f 7380 	mov.w	r3, #256	; 0x100
 800940a:	e01c      	b.n	8009446 <UART_SetConfig+0x12e6>
 800940c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009410:	e019      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009412:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009416:	e016      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009418:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800941c:	e013      	b.n	8009446 <UART_SetConfig+0x12e6>
 800941e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8009422:	e010      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009424:	f640 43cc 	movw	r3, #3276	; 0xccc
 8009428:	e00d      	b.n	8009446 <UART_SetConfig+0x12e6>
 800942a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800942e:	e00a      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009430:	f241 5355 	movw	r3, #5461	; 0x1555
 8009434:	e007      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009436:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800943a:	e004      	b.n	8009446 <UART_SetConfig+0x12e6>
 800943c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009440:	e001      	b.n	8009446 <UART_SetConfig+0x12e6>
 8009442:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009446:	687a      	ldr	r2, [r7, #4]
 8009448:	6852      	ldr	r2, [r2, #4]
 800944a:	0852      	lsrs	r2, r2, #1
 800944c:	441a      	add	r2, r3
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	685b      	ldr	r3, [r3, #4]
 8009452:	fbb2 f3f3 	udiv	r3, r2, r3
 8009456:	b29b      	uxth	r3, r3
 8009458:	61fb      	str	r3, [r7, #28]
        break;
 800945a:	e002      	b.n	8009462 <UART_SetConfig+0x1302>
      default:
        ret = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	76fb      	strb	r3, [r7, #27]
        break;
 8009460:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009462:	69fb      	ldr	r3, [r7, #28]
 8009464:	2b0f      	cmp	r3, #15
 8009466:	d908      	bls.n	800947a <UART_SetConfig+0x131a>
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800946e:	d204      	bcs.n	800947a <UART_SetConfig+0x131a>
    {
      huart->Instance->BRR = usartdiv;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	69fa      	ldr	r2, [r7, #28]
 8009476:	60da      	str	r2, [r3, #12]
 8009478:	e001      	b.n	800947e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2201      	movs	r2, #1
 8009482:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	2201      	movs	r2, #1
 800948a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2200      	movs	r2, #0
 8009492:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	2200      	movs	r2, #0
 8009498:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800949a:	7efb      	ldrb	r3, [r7, #27]
}
 800949c:	4618      	mov	r0, r3
 800949e:	3728      	adds	r7, #40	; 0x28
 80094a0:	46bd      	mov	sp, r7
 80094a2:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 80094a6:	bf00      	nop
 80094a8:	00f42400 	.word	0x00f42400
 80094ac:	0001e848 	.word	0x0001e848
 80094b0:	0003d090 	.word	0x0003d090
 80094b4:	0007a120 	.word	0x0007a120
 80094b8:	000f4240 	.word	0x000f4240
 80094bc:	00145855 	.word	0x00145855
 80094c0:	00186a00 	.word	0x00186a00
 80094c4:	001e8480 	.word	0x001e8480
 80094c8:	0028b0aa 	.word	0x0028b0aa
 80094cc:	003d0900 	.word	0x003d0900
 80094d0:	007a1200 	.word	0x007a1200

080094d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80094e0:	f003 0301 	and.w	r3, r3, #1
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d00a      	beq.n	80094fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685b      	ldr	r3, [r3, #4]
 80094ee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	430a      	orrs	r2, r1
 80094fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009502:	f003 0302 	and.w	r3, r3, #2
 8009506:	2b00      	cmp	r3, #0
 8009508:	d00a      	beq.n	8009520 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	430a      	orrs	r2, r1
 800951e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009524:	f003 0304 	and.w	r3, r3, #4
 8009528:	2b00      	cmp	r3, #0
 800952a:	d00a      	beq.n	8009542 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	685b      	ldr	r3, [r3, #4]
 8009532:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	430a      	orrs	r2, r1
 8009540:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009546:	f003 0308 	and.w	r3, r3, #8
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00a      	beq.n	8009564 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	685b      	ldr	r3, [r3, #4]
 8009554:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	430a      	orrs	r2, r1
 8009562:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009568:	f003 0310 	and.w	r3, r3, #16
 800956c:	2b00      	cmp	r3, #0
 800956e:	d00a      	beq.n	8009586 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	430a      	orrs	r2, r1
 8009584:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800958a:	f003 0320 	and.w	r3, r3, #32
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00a      	beq.n	80095a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	689b      	ldr	r3, [r3, #8]
 8009598:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	430a      	orrs	r2, r1
 80095a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d01a      	beq.n	80095ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	430a      	orrs	r2, r1
 80095c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80095ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80095d2:	d10a      	bne.n	80095ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	430a      	orrs	r2, r1
 80095e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d00a      	beq.n	800960c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	430a      	orrs	r2, r1
 800960a:	605a      	str	r2, [r3, #4]
  }
}
 800960c:	bf00      	nop
 800960e:	370c      	adds	r7, #12
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b086      	sub	sp, #24
 800961c:	af02      	add	r7, sp, #8
 800961e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2200      	movs	r2, #0
 8009624:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8009628:	f7f9 fa92 	bl	8002b50 <HAL_GetTick>
 800962c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f003 0308 	and.w	r3, r3, #8
 8009638:	2b08      	cmp	r3, #8
 800963a:	d10e      	bne.n	800965a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800963c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	2200      	movs	r2, #0
 8009646:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 f82c 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 8009650:	4603      	mov	r3, r0
 8009652:	2b00      	cmp	r3, #0
 8009654:	d001      	beq.n	800965a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009656:	2303      	movs	r3, #3
 8009658:	e022      	b.n	80096a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f003 0304 	and.w	r3, r3, #4
 8009664:	2b04      	cmp	r3, #4
 8009666:	d10e      	bne.n	8009686 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009668:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800966c:	9300      	str	r3, [sp, #0]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	2200      	movs	r2, #0
 8009672:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 f816 	bl	80096a8 <UART_WaitOnFlagUntilTimeout>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e00c      	b.n	80096a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2220      	movs	r2, #32
 800968a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	2220      	movs	r2, #32
 8009692:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2200      	movs	r2, #0
 800969a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800969e:	2300      	movs	r3, #0
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3710      	adds	r7, #16
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b084      	sub	sp, #16
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	60f8      	str	r0, [r7, #12]
 80096b0:	60b9      	str	r1, [r7, #8]
 80096b2:	603b      	str	r3, [r7, #0]
 80096b4:	4613      	mov	r3, r2
 80096b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80096b8:	e02c      	b.n	8009714 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096c0:	d028      	beq.n	8009714 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80096c2:	f7f9 fa45 	bl	8002b50 <HAL_GetTick>
 80096c6:	4602      	mov	r2, r0
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	1ad3      	subs	r3, r2, r3
 80096cc:	69ba      	ldr	r2, [r7, #24]
 80096ce:	429a      	cmp	r2, r3
 80096d0:	d302      	bcc.n	80096d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80096d2:	69bb      	ldr	r3, [r7, #24]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d11d      	bne.n	8009714 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	681a      	ldr	r2, [r3, #0]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80096e6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689a      	ldr	r2, [r3, #8]
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f022 0201 	bic.w	r2, r2, #1
 80096f6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2220      	movs	r2, #32
 80096fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	2220      	movs	r2, #32
 8009704:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	2200      	movs	r2, #0
 800970c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	e00f      	b.n	8009734 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	69da      	ldr	r2, [r3, #28]
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	4013      	ands	r3, r2
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	429a      	cmp	r2, r3
 8009722:	bf0c      	ite	eq
 8009724:	2301      	moveq	r3, #1
 8009726:	2300      	movne	r3, #0
 8009728:	b2db      	uxtb	r3, r3
 800972a:	461a      	mov	r2, r3
 800972c:	79fb      	ldrb	r3, [r7, #7]
 800972e:	429a      	cmp	r2, r3
 8009730:	d0c3      	beq.n	80096ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009732:	2300      	movs	r3, #0
}
 8009734:	4618      	mov	r0, r3
 8009736:	3710      	adds	r7, #16
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800973c:	b480      	push	{r7}
 800973e:	b083      	sub	sp, #12
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009752:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	689b      	ldr	r3, [r3, #8]
 800975a:	687a      	ldr	r2, [r7, #4]
 800975c:	6812      	ldr	r2, [r2, #0]
 800975e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009762:	f023 0301 	bic.w	r3, r3, #1
 8009766:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2220      	movs	r2, #32
 800976c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2200      	movs	r2, #0
 8009774:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8009776:	bf00      	nop
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr

08009782 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009782:	b580      	push	{r7, lr}
 8009784:	b084      	sub	sp, #16
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800978e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2200      	movs	r2, #0
 8009794:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	2200      	movs	r2, #0
 800979c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097a0:	68f8      	ldr	r0, [r7, #12]
 80097a2:	f7fe fcd3 	bl	800814c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097a6:	bf00      	nop
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}

080097ae <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80097ae:	b580      	push	{r7, lr}
 80097b0:	b082      	sub	sp, #8
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097c4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	2220      	movs	r2, #32
 80097ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f7fe fcaf 	bl	8008138 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097da:	bf00      	nop
 80097dc:	3708      	adds	r7, #8
 80097de:	46bd      	mov	sp, r7
 80097e0:	bd80      	pop	{r7, pc}

080097e2 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b084      	sub	sp, #16
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80097f0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097f8:	2b22      	cmp	r3, #34	; 0x22
 80097fa:	d13b      	bne.n	8009874 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009802:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009804:	89bb      	ldrh	r3, [r7, #12]
 8009806:	b2d9      	uxtb	r1, r3
 8009808:	89fb      	ldrh	r3, [r7, #14]
 800980a:	b2da      	uxtb	r2, r3
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009810:	400a      	ands	r2, r1
 8009812:	b2d2      	uxtb	r2, r2
 8009814:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800981a:	1c5a      	adds	r2, r3, #1
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009826:	b29b      	uxth	r3, r3
 8009828:	3b01      	subs	r3, #1
 800982a:	b29a      	uxth	r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009838:	b29b      	uxth	r3, r3
 800983a:	2b00      	cmp	r3, #0
 800983c:	d122      	bne.n	8009884 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	681a      	ldr	r2, [r3, #0]
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800984c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	689a      	ldr	r2, [r3, #8]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	f022 0201 	bic.w	r2, r2, #1
 800985c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2220      	movs	r2, #32
 8009862:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f7f8 fbed 	bl	800204c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009872:	e007      	b.n	8009884 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	699a      	ldr	r2, [r3, #24]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f042 0208 	orr.w	r2, r2, #8
 8009882:	619a      	str	r2, [r3, #24]
}
 8009884:	bf00      	nop
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800989a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098a2:	2b22      	cmp	r3, #34	; 0x22
 80098a4:	d13b      	bne.n	800991e <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ac:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098b2:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80098b4:	89ba      	ldrh	r2, [r7, #12]
 80098b6:	89fb      	ldrh	r3, [r7, #14]
 80098b8:	4013      	ands	r3, r2
 80098ba:	b29a      	uxth	r2, r3
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098c4:	1c9a      	adds	r2, r3, #2
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	3b01      	subs	r3, #1
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d122      	bne.n	800992e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	681a      	ldr	r2, [r3, #0]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80098f6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	689a      	ldr	r2, [r3, #8]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f022 0201 	bic.w	r2, r2, #1
 8009906:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2220      	movs	r2, #32
 800990c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2200      	movs	r2, #0
 8009914:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f7f8 fb98 	bl	800204c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800991c:	e007      	b.n	800992e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	699a      	ldr	r2, [r3, #24]
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f042 0208 	orr.w	r2, r2, #8
 800992c:	619a      	str	r2, [r3, #24]
}
 800992e:	bf00      	nop
 8009930:	3710      	adds	r7, #16
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009946:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800994e:	2b22      	cmp	r3, #34	; 0x22
 8009950:	d168      	bne.n	8009a24 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009958:	81fb      	strh	r3, [r7, #14]
 800995a:	e03f      	b.n	80099dc <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009962:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009964:	893b      	ldrh	r3, [r7, #8]
 8009966:	b2d9      	uxtb	r1, r3
 8009968:	89bb      	ldrh	r3, [r7, #12]
 800996a:	b2da      	uxtb	r2, r3
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009970:	400a      	ands	r2, r1
 8009972:	b2d2      	uxtb	r2, r2
 8009974:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800997a:	1c5a      	adds	r2, r3, #1
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009986:	b29b      	uxth	r3, r3
 8009988:	3b01      	subs	r3, #1
 800998a:	b29a      	uxth	r2, r3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009998:	b29b      	uxth	r3, r3
 800999a:	2b00      	cmp	r3, #0
 800999c:	d11b      	bne.n	80099d6 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	681a      	ldr	r2, [r3, #0]
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80099ac:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	6812      	ldr	r2, [r2, #0]
 80099b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80099bc:	f023 0301 	bic.w	r3, r3, #1
 80099c0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2220      	movs	r2, #32
 80099c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2200      	movs	r2, #0
 80099ce:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f7f8 fb3b 	bl	800204c <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80099d6:	89fb      	ldrh	r3, [r7, #14]
 80099d8:	3b01      	subs	r3, #1
 80099da:	81fb      	strh	r3, [r7, #14]
 80099dc:	89fb      	ldrh	r3, [r7, #14]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d1bc      	bne.n	800995c <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80099e8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80099ea:	897b      	ldrh	r3, [r7, #10]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d021      	beq.n	8009a34 <UART_RxISR_8BIT_FIFOEN+0xfc>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80099f6:	897a      	ldrh	r2, [r7, #10]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d21b      	bcs.n	8009a34 <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	689a      	ldr	r2, [r3, #8]
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009a0a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	4a0b      	ldr	r2, [pc, #44]	; (8009a3c <UART_RxISR_8BIT_FIFOEN+0x104>)
 8009a10:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	681a      	ldr	r2, [r3, #0]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f042 0220 	orr.w	r2, r2, #32
 8009a20:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009a22:	e007      	b.n	8009a34 <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	699a      	ldr	r2, [r3, #24]
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	f042 0208 	orr.w	r2, r2, #8
 8009a32:	619a      	str	r2, [r3, #24]
}
 8009a34:	bf00      	nop
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	080097e3 	.word	0x080097e3

08009a40 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b086      	sub	sp, #24
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009a4e:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009a56:	2b22      	cmp	r3, #34	; 0x22
 8009a58:	d168      	bne.n	8009b2c <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009a60:	82fb      	strh	r3, [r7, #22]
 8009a62:	e03f      	b.n	8009ae4 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6a:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a70:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8009a72:	8a3a      	ldrh	r2, [r7, #16]
 8009a74:	8abb      	ldrh	r3, [r7, #20]
 8009a76:	4013      	ands	r3, r2
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009a82:	1c9a      	adds	r2, r3, #2
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	3b01      	subs	r3, #1
 8009a92:	b29a      	uxth	r2, r3
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d11b      	bne.n	8009ade <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	681a      	ldr	r2, [r3, #0]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009ab4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	689b      	ldr	r3, [r3, #8]
 8009abc:	687a      	ldr	r2, [r7, #4]
 8009abe:	6812      	ldr	r2, [r2, #0]
 8009ac0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009ac4:	f023 0301 	bic.w	r3, r3, #1
 8009ac8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2220      	movs	r2, #32
 8009ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f7f8 fab7 	bl	800204c <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8009ade:	8afb      	ldrh	r3, [r7, #22]
 8009ae0:	3b01      	subs	r3, #1
 8009ae2:	82fb      	strh	r3, [r7, #22]
 8009ae4:	8afb      	ldrh	r3, [r7, #22]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d1bc      	bne.n	8009a64 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009af0:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009af2:	8a7b      	ldrh	r3, [r7, #18]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d021      	beq.n	8009b3c <UART_RxISR_16BIT_FIFOEN+0xfc>
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009afe:	8a7a      	ldrh	r2, [r7, #18]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d21b      	bcs.n	8009b3c <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	689a      	ldr	r2, [r3, #8]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009b12:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a0b      	ldr	r2, [pc, #44]	; (8009b44 <UART_RxISR_16BIT_FIFOEN+0x104>)
 8009b18:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f042 0220 	orr.w	r2, r2, #32
 8009b28:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b2a:	e007      	b.n	8009b3c <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	699a      	ldr	r2, [r3, #24]
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	f042 0208 	orr.w	r2, r2, #8
 8009b3a:	619a      	str	r2, [r3, #24]
}
 8009b3c:	bf00      	nop
 8009b3e:	3718      	adds	r7, #24
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}
 8009b44:	0800988d 	.word	0x0800988d

08009b48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009b48:	b480      	push	{r7}
 8009b4a:	b083      	sub	sp, #12
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b50:	bf00      	nop
 8009b52:	370c      	adds	r7, #12
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b083      	sub	sp, #12
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b64:	bf00      	nop
 8009b66:	370c      	adds	r7, #12
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6e:	4770      	bx	lr

08009b70 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b70:	b480      	push	{r7}
 8009b72:	b083      	sub	sp, #12
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b78:	bf00      	nop
 8009b7a:	370c      	adds	r7, #12
 8009b7c:	46bd      	mov	sp, r7
 8009b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b82:	4770      	bx	lr

08009b84 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d101      	bne.n	8009b9a <HAL_UARTEx_DisableFifoMode+0x16>
 8009b96:	2302      	movs	r3, #2
 8009b98:	e027      	b.n	8009bea <HAL_UARTEx_DisableFifoMode+0x66>
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2201      	movs	r2, #1
 8009b9e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	2224      	movs	r2, #36	; 0x24
 8009ba6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f022 0201 	bic.w	r2, r2, #1
 8009bc0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009bc8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2220      	movs	r2, #32
 8009bdc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3714      	adds	r7, #20
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr

08009bf6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b084      	sub	sp, #16
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009c06:	2b01      	cmp	r3, #1
 8009c08:	d101      	bne.n	8009c0e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c0a:	2302      	movs	r3, #2
 8009c0c:	e02d      	b.n	8009c6a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2224      	movs	r2, #36	; 0x24
 8009c1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	681a      	ldr	r2, [r3, #0]
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	f022 0201 	bic.w	r2, r2, #1
 8009c34:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	683a      	ldr	r2, [r7, #0]
 8009c46:	430a      	orrs	r2, r1
 8009c48:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f850 	bl	8009cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	68fa      	ldr	r2, [r7, #12]
 8009c56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2220      	movs	r2, #32
 8009c5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009c68:	2300      	movs	r3, #0
}
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	3710      	adds	r7, #16
 8009c6e:	46bd      	mov	sp, r7
 8009c70:	bd80      	pop	{r7, pc}

08009c72 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c72:	b580      	push	{r7, lr}
 8009c74:	b084      	sub	sp, #16
 8009c76:	af00      	add	r7, sp, #0
 8009c78:	6078      	str	r0, [r7, #4]
 8009c7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d101      	bne.n	8009c8a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c86:	2302      	movs	r3, #2
 8009c88:	e02d      	b.n	8009ce6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2224      	movs	r2, #36	; 0x24
 8009c96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	f022 0201 	bic.w	r2, r2, #1
 8009cb0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	683a      	ldr	r2, [r7, #0]
 8009cc2:	430a      	orrs	r2, r1
 8009cc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009cc6:	6878      	ldr	r0, [r7, #4]
 8009cc8:	f000 f812 	bl	8009cf0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	68fa      	ldr	r2, [r7, #12]
 8009cd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2220      	movs	r2, #32
 8009cd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
	...

08009cf0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b089      	sub	sp, #36	; 0x24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009cf8:	4a2f      	ldr	r2, [pc, #188]	; (8009db8 <UARTEx_SetNbDataToProcess+0xc8>)
 8009cfa:	f107 0314 	add.w	r3, r7, #20
 8009cfe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d02:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009d06:	4a2d      	ldr	r2, [pc, #180]	; (8009dbc <UARTEx_SetNbDataToProcess+0xcc>)
 8009d08:	f107 030c 	add.w	r3, r7, #12
 8009d0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009d10:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d108      	bne.n	8009d2e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2201      	movs	r2, #1
 8009d20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2201      	movs	r2, #1
 8009d28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d2c:	e03d      	b.n	8009daa <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d2e:	2308      	movs	r3, #8
 8009d30:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d32:	2308      	movs	r3, #8
 8009d34:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	689b      	ldr	r3, [r3, #8]
 8009d3c:	0e5b      	lsrs	r3, r3, #25
 8009d3e:	b2db      	uxtb	r3, r3
 8009d40:	f003 0307 	and.w	r3, r3, #7
 8009d44:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	689b      	ldr	r3, [r3, #8]
 8009d4c:	0f5b      	lsrs	r3, r3, #29
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	f003 0307 	and.w	r3, r3, #7
 8009d54:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8009d56:	7fbb      	ldrb	r3, [r7, #30]
 8009d58:	7f3a      	ldrb	r2, [r7, #28]
 8009d5a:	f107 0120 	add.w	r1, r7, #32
 8009d5e:	440a      	add	r2, r1
 8009d60:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d64:	fb02 f303 	mul.w	r3, r2, r3
 8009d68:	7f3a      	ldrb	r2, [r7, #28]
 8009d6a:	f107 0120 	add.w	r1, r7, #32
 8009d6e:	440a      	add	r2, r1
 8009d70:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009d74:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8009d80:	7ffb      	ldrb	r3, [r7, #31]
 8009d82:	7f7a      	ldrb	r2, [r7, #29]
 8009d84:	f107 0120 	add.w	r1, r7, #32
 8009d88:	440a      	add	r2, r1
 8009d8a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009d8e:	fb02 f303 	mul.w	r3, r2, r3
 8009d92:	7f7a      	ldrb	r2, [r7, #29]
 8009d94:	f107 0120 	add.w	r1, r7, #32
 8009d98:	440a      	add	r2, r1
 8009d9a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8009d9e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009da2:	b29a      	uxth	r2, r3
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009daa:	bf00      	nop
 8009dac:	3724      	adds	r7, #36	; 0x24
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	0800a678 	.word	0x0800a678
 8009dbc:	0800a680 	.word	0x0800a680

08009dc0 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b082      	sub	sp, #8
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]

  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	ed93 7a06 	vldr	s14, [r3, #24]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	edd3 7a07 	vldr	s15, [r3, #28]
 8009dd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	edd3 7a08 	vldr	s15, [r3, #32]
 8009de0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	edd3 7a06 	vldr	s15, [r3, #24]
 8009df0:	eeb1 7a67 	vneg.f32	s14, s15
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	edd3 7a08 	vldr	s15, [r3, #32]
 8009dfa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009dfe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6a1a      	ldr	r2, [r3, #32]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d006      	beq.n	8009e24 <arm_pid_init_f32+0x64>
  {
    /* Clear the state buffer.  The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	330c      	adds	r3, #12
 8009e1a:	220c      	movs	r2, #12
 8009e1c:	2100      	movs	r1, #0
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f000 fa34 	bl	800a28c <memset>
  }

}
 8009e24:	bf00      	nop
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <arm_sin_cos_f32>:

void arm_sin_cos_f32(
                      float32_t theta,
                      float32_t * pSinVal,
                      float32_t * pCosVal)
{
 8009e2c:	b480      	push	{r7}
 8009e2e:	b091      	sub	sp, #68	; 0x44
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	ed87 0a03 	vstr	s0, [r7, #12]
 8009e36:	60b8      	str	r0, [r7, #8]
 8009e38:	6079      	str	r1, [r7, #4]
    float32_t f1, f2, d1, d2;                        /* Two nearest output values */
    float32_t findex, Dn, Df, temp;

    /* input x is in degrees */
    /* Scale the input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
    in = theta * 0.00277777777778f;
 8009e3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8009e3e:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 800a110 <arm_sin_cos_f32+0x2e4>
 8009e42:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e46:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    if (in < 0.0f)
 8009e4a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009e4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e56:	d505      	bpl.n	8009e64 <arm_sin_cos_f32+0x38>
    {
        in = -in;
 8009e58:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009e5c:	eef1 7a67 	vneg.f32	s15, s15
 8009e60:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }

    in = in - (int32_t)in;
 8009e64:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009e68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009e6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009e70:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8009e74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009e78:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* Calculation of index of the table */
    findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 8009e7c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8009e80:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800a114 <arm_sin_cos_f32+0x2e8>
 8009e84:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009e88:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    indexS = ((uint16_t)findex) & 0x1ff;
 8009e8c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8009e90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009e94:	ee17 3a90 	vmov	r3, s15
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e9e:	86fb      	strh	r3, [r7, #54]	; 0x36
    indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
 8009ea0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009ea2:	3380      	adds	r3, #128	; 0x80
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009eaa:	86bb      	strh	r3, [r7, #52]	; 0x34

    /* fractional value calculation */
    fract = findex - (float32_t) indexS;
 8009eac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009eae:	ee07 3a90 	vmov	s15, r3
 8009eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009eb6:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8009eba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009ebe:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexC+0];
 8009ec2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ec4:	4a94      	ldr	r2, [pc, #592]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexC+1];
 8009ece:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	4a91      	ldr	r2, [pc, #580]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4413      	add	r3, r2
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = -sinTable_f32[indexS+0];
 8009edc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009ede:	4a8e      	ldr	r2, [pc, #568]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	4413      	add	r3, r2
 8009ee4:	edd3 7a00 	vldr	s15, [r3]
 8009ee8:	eef1 7a67 	vneg.f32	s15, s15
 8009eec:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    d2 = -sinTable_f32[indexS+1];
 8009ef0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009ef2:	3301      	adds	r3, #1
 8009ef4:	4a88      	ldr	r2, [pc, #544]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	4413      	add	r3, r2
 8009efa:	edd3 7a00 	vldr	s15, [r3]
 8009efe:	eef1 7a67 	vneg.f32	s15, s15
 8009f02:	edc7 7a08 	vstr	s15, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 8009f06:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009f0a:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8009f0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009f12:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009f16:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009f1a:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8009f1e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8009f22:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009f26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f2a:	edc7 7a07 	vstr	s15, [r7, #28]

    Dn = 0.0122718463030f; // delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE
 8009f2e:	4b7b      	ldr	r3, [pc, #492]	; (800a11c <arm_sin_cos_f32+0x2f0>)
 8009f30:	61bb      	str	r3, [r7, #24]
    Df = f2 - f1;          // delta between the values of the functions
 8009f32:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8009f36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009f3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f3e:	edc7 7a05 	vstr	s15, [r7, #20]

    temp = Dn *(d1 + d2) - 2 * Df;
 8009f42:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8009f46:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009f4e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009f52:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009f56:	edd7 7a05 	vldr	s15, [r7, #20]
 8009f5a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009f5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009f62:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 8009f66:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8009f6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8009f6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009f72:	edd7 7a05 	vldr	s15, [r7, #20]
 8009f76:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8009f7a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8009f7e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009f82:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8009f86:	edd7 7a08 	vldr	s15, [r7, #32]
 8009f8a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8009f8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8009f92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009f96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009f9e:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + d1 * Dn;
 8009fa2:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8009fa6:	edd7 7a07 	vldr	s15, [r7, #28]
 8009faa:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009fae:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8009fb2:	edd7 7a06 	vldr	s15, [r7, #24]
 8009fb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009fbe:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of cosine value */
    *pCosVal = fract * temp + f1;
 8009fc2:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8009fc6:	edd7 7a07 	vldr	s15, [r7, #28]
 8009fca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009fce:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8009fd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	edc3 7a00 	vstr	s15, [r3]

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexS+0];
 8009fdc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009fde:	4a4e      	ldr	r2, [pc, #312]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	4413      	add	r3, r2
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexS+1];
 8009fe8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8009fea:	3301      	adds	r3, #1
 8009fec:	4a4a      	ldr	r2, [pc, #296]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009fee:	009b      	lsls	r3, r3, #2
 8009ff0:	4413      	add	r3, r2
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = sinTable_f32[indexC+0];
 8009ff6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8009ff8:	4a47      	ldr	r2, [pc, #284]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 8009ffa:	009b      	lsls	r3, r3, #2
 8009ffc:	4413      	add	r3, r2
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	627b      	str	r3, [r7, #36]	; 0x24
    d2 = sinTable_f32[indexC+1];
 800a002:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a004:	3301      	adds	r3, #1
 800a006:	4a44      	ldr	r2, [pc, #272]	; (800a118 <arm_sin_cos_f32+0x2ec>)
 800a008:	009b      	lsls	r3, r3, #2
 800a00a:	4413      	add	r3, r2
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	623b      	str	r3, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 800a010:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a014:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800a018:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a01c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800a020:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a024:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800a028:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800a02c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a030:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a034:	edc7 7a07 	vstr	s15, [r7, #28]

    Df = f2 - f1; // delta between the values of the functions
 800a038:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800a03c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800a040:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a044:	edc7 7a05 	vstr	s15, [r7, #20]
    temp = Dn*(d1 + d2) - 2*Df;
 800a048:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800a04c:	edd7 7a08 	vldr	s15, [r7, #32]
 800a050:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a054:	edd7 7a06 	vldr	s15, [r7, #24]
 800a058:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a05c:	edd7 7a05 	vldr	s15, [r7, #20]
 800a060:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a064:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a068:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + (3*Df - (d2 + 2*d1)*Dn);
 800a06c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800a070:	edd7 7a07 	vldr	s15, [r7, #28]
 800a074:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a078:	edd7 7a05 	vldr	s15, [r7, #20]
 800a07c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800a080:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a084:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a088:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800a08c:	edd7 7a08 	vldr	s15, [r7, #32]
 800a090:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a094:	edd7 7a06 	vldr	s15, [r7, #24]
 800a098:	ee66 7a27 	vmul.f32	s15, s12, s15
 800a09c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a0a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0a4:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + d1*Dn;
 800a0a8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800a0ac:	edd7 7a07 	vldr	s15, [r7, #28]
 800a0b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a0b4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800a0b8:	edd7 7a06 	vldr	s15, [r7, #24]
 800a0bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a0c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0c4:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of sine value */
    *pSinVal = fract*temp + f1;
 800a0c8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800a0cc:	edd7 7a07 	vldr	s15, [r7, #28]
 800a0d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a0d4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800a0d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	edc3 7a00 	vstr	s15, [r3]

    if (theta < 0.0f)
 800a0e2:	edd7 7a03 	vldr	s15, [r7, #12]
 800a0e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a0ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0ee:	d400      	bmi.n	800a0f2 <arm_sin_cos_f32+0x2c6>
    {
        *pSinVal = -*pSinVal;
    }
}
 800a0f0:	e007      	b.n	800a102 <arm_sin_cos_f32+0x2d6>
        *pSinVal = -*pSinVal;
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	edd3 7a00 	vldr	s15, [r3]
 800a0f8:	eef1 7a67 	vneg.f32	s15, s15
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	edc3 7a00 	vstr	s15, [r3]
}
 800a102:	bf00      	nop
 800a104:	3744      	adds	r7, #68	; 0x44
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	3b360b61 	.word	0x3b360b61
 800a114:	44000000 	.word	0x44000000
 800a118:	0800a6a0 	.word	0x0800a6a0
 800a11c:	3c490fdb 	.word	0x3c490fdb

0800a120 <arm_sin_f32>:
 * @return  sin(x).
 */

float32_t arm_sin_f32(
  float32_t x)
{
 800a120:	b480      	push	{r7}
 800a122:	b08b      	sub	sp, #44	; 0x2c
 800a124:	af00      	add	r7, sp, #0
 800a126:	ed87 0a01 	vstr	s0, [r7, #4]
  float32_t a, b;                                        /* Two nearest output values */
  int32_t n;
  float32_t findex;

  /* Special case for small negative inputs */
  if ((x < 0.0f) && (x >= -1.9e-7f)) {
 800a12a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a12e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a136:	d50a      	bpl.n	800a14e <arm_sin_f32+0x2e>
 800a138:	edd7 7a01 	vldr	s15, [r7, #4]
 800a13c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800a228 <arm_sin_f32+0x108>
 800a140:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a144:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a148:	db01      	blt.n	800a14e <arm_sin_f32+0x2e>
     return x;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	e062      	b.n	800a214 <arm_sin_f32+0xf4>
  }

  /* input x is in radians */
  /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 800a14e:	edd7 7a01 	vldr	s15, [r7, #4]
 800a152:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a22c <arm_sin_f32+0x10c>
 800a156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a15a:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800a15e:	edd7 7a08 	vldr	s15, [r7, #32]
 800a162:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a166:	ee17 3a90 	vmov	r3, s15
 800a16a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Make negative values towards -infinity */
  if (x < 0.0f)
 800a16c:	edd7 7a01 	vldr	s15, [r7, #4]
 800a170:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a174:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a178:	d502      	bpl.n	800a180 <arm_sin_f32+0x60>
  {
    n--;
 800a17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a17c:	3b01      	subs	r3, #1
 800a17e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 800a180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a182:	ee07 3a90 	vmov	s15, r3
 800a186:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a18a:	ed97 7a08 	vldr	s14, [r7, #32]
 800a18e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a192:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of index of the table */
  findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 800a196:	edd7 7a08 	vldr	s15, [r7, #32]
 800a19a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800a230 <arm_sin_f32+0x110>
 800a19e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a1a2:	edc7 7a07 	vstr	s15, [r7, #28]

  index = ((uint16_t)findex) & 0x1ff;
 800a1a6:	edd7 7a07 	vldr	s15, [r7, #28]
 800a1aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1ae:	ee17 3a90 	vmov	r3, s15
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1b8:	837b      	strh	r3, [r7, #26]

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800a1ba:	8b7b      	ldrh	r3, [r7, #26]
 800a1bc:	ee07 3a90 	vmov	s15, r3
 800a1c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a1c4:	ed97 7a07 	vldr	s14, [r7, #28]
 800a1c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a1cc:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800a1d0:	8b7b      	ldrh	r3, [r7, #26]
 800a1d2:	4a18      	ldr	r2, [pc, #96]	; (800a234 <arm_sin_f32+0x114>)
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800a1dc:	8b7b      	ldrh	r3, [r7, #26]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	4a14      	ldr	r2, [pc, #80]	; (800a234 <arm_sin_f32+0x114>)
 800a1e2:	009b      	lsls	r3, r3, #2
 800a1e4:	4413      	add	r3, r2
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f-fract)*a + fract*b;
 800a1ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a1ee:	edd7 7a05 	vldr	s15, [r7, #20]
 800a1f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a1f6:	edd7 7a04 	vldr	s15, [r7, #16]
 800a1fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a1fe:	edd7 6a05 	vldr	s13, [r7, #20]
 800a202:	edd7 7a03 	vldr	s15, [r7, #12]
 800a206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a20a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a20e:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return the output value */
  return (sinVal);
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	ee07 3a90 	vmov	s15, r3
}
 800a218:	eeb0 0a67 	vmov.f32	s0, s15
 800a21c:	372c      	adds	r7, #44	; 0x2c
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr
 800a226:	bf00      	nop
 800a228:	b44c02cd 	.word	0xb44c02cd
 800a22c:	3e22f983 	.word	0x3e22f983
 800a230:	44000000 	.word	0x44000000
 800a234:	0800a6a0 	.word	0x0800a6a0

0800a238 <__errno>:
 800a238:	4b01      	ldr	r3, [pc, #4]	; (800a240 <__errno+0x8>)
 800a23a:	6818      	ldr	r0, [r3, #0]
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	2000000c 	.word	0x2000000c

0800a244 <__libc_init_array>:
 800a244:	b570      	push	{r4, r5, r6, lr}
 800a246:	4e0d      	ldr	r6, [pc, #52]	; (800a27c <__libc_init_array+0x38>)
 800a248:	4c0d      	ldr	r4, [pc, #52]	; (800a280 <__libc_init_array+0x3c>)
 800a24a:	1ba4      	subs	r4, r4, r6
 800a24c:	10a4      	asrs	r4, r4, #2
 800a24e:	2500      	movs	r5, #0
 800a250:	42a5      	cmp	r5, r4
 800a252:	d109      	bne.n	800a268 <__libc_init_array+0x24>
 800a254:	4e0b      	ldr	r6, [pc, #44]	; (800a284 <__libc_init_array+0x40>)
 800a256:	4c0c      	ldr	r4, [pc, #48]	; (800a288 <__libc_init_array+0x44>)
 800a258:	f000 fa02 	bl	800a660 <_init>
 800a25c:	1ba4      	subs	r4, r4, r6
 800a25e:	10a4      	asrs	r4, r4, #2
 800a260:	2500      	movs	r5, #0
 800a262:	42a5      	cmp	r5, r4
 800a264:	d105      	bne.n	800a272 <__libc_init_array+0x2e>
 800a266:	bd70      	pop	{r4, r5, r6, pc}
 800a268:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a26c:	4798      	blx	r3
 800a26e:	3501      	adds	r5, #1
 800a270:	e7ee      	b.n	800a250 <__libc_init_array+0xc>
 800a272:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a276:	4798      	blx	r3
 800a278:	3501      	adds	r5, #1
 800a27a:	e7f2      	b.n	800a262 <__libc_init_array+0x1e>
 800a27c:	0800aed4 	.word	0x0800aed4
 800a280:	0800aed4 	.word	0x0800aed4
 800a284:	0800aed4 	.word	0x0800aed4
 800a288:	0800aed8 	.word	0x0800aed8

0800a28c <memset>:
 800a28c:	4402      	add	r2, r0
 800a28e:	4603      	mov	r3, r0
 800a290:	4293      	cmp	r3, r2
 800a292:	d100      	bne.n	800a296 <memset+0xa>
 800a294:	4770      	bx	lr
 800a296:	f803 1b01 	strb.w	r1, [r3], #1
 800a29a:	e7f9      	b.n	800a290 <memset+0x4>

0800a29c <atan2f>:
 800a29c:	f000 b850 	b.w	800a340 <__ieee754_atan2f>

0800a2a0 <sqrtf>:
 800a2a0:	b510      	push	{r4, lr}
 800a2a2:	ed2d 8b02 	vpush	{d8}
 800a2a6:	b08a      	sub	sp, #40	; 0x28
 800a2a8:	eeb0 8a40 	vmov.f32	s16, s0
 800a2ac:	f000 f8f6 	bl	800a49c <__ieee754_sqrtf>
 800a2b0:	4b21      	ldr	r3, [pc, #132]	; (800a338 <sqrtf+0x98>)
 800a2b2:	f993 4000 	ldrsb.w	r4, [r3]
 800a2b6:	1c63      	adds	r3, r4, #1
 800a2b8:	d02c      	beq.n	800a314 <sqrtf+0x74>
 800a2ba:	eeb4 8a48 	vcmp.f32	s16, s16
 800a2be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2c2:	d627      	bvs.n	800a314 <sqrtf+0x74>
 800a2c4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800a2c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a2cc:	d522      	bpl.n	800a314 <sqrtf+0x74>
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	9300      	str	r3, [sp, #0]
 800a2d2:	4b1a      	ldr	r3, [pc, #104]	; (800a33c <sqrtf+0x9c>)
 800a2d4:	9301      	str	r3, [sp, #4]
 800a2d6:	ee18 0a10 	vmov	r0, s16
 800a2da:	2300      	movs	r3, #0
 800a2dc:	9308      	str	r3, [sp, #32]
 800a2de:	f7f6 f8ff 	bl	80004e0 <__aeabi_f2d>
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a2e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	b9ac      	cbnz	r4, 800a31c <sqrtf+0x7c>
 800a2f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a2f4:	4668      	mov	r0, sp
 800a2f6:	f000 f8d4 	bl	800a4a2 <matherr>
 800a2fa:	b1b8      	cbz	r0, 800a32c <sqrtf+0x8c>
 800a2fc:	9b08      	ldr	r3, [sp, #32]
 800a2fe:	b11b      	cbz	r3, 800a308 <sqrtf+0x68>
 800a300:	f7ff ff9a 	bl	800a238 <__errno>
 800a304:	9b08      	ldr	r3, [sp, #32]
 800a306:	6003      	str	r3, [r0, #0]
 800a308:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a30c:	f7f6 fbda 	bl	8000ac4 <__aeabi_d2f>
 800a310:	ee00 0a10 	vmov	s0, r0
 800a314:	b00a      	add	sp, #40	; 0x28
 800a316:	ecbd 8b02 	vpop	{d8}
 800a31a:	bd10      	pop	{r4, pc}
 800a31c:	4610      	mov	r0, r2
 800a31e:	4619      	mov	r1, r3
 800a320:	f7f6 fa60 	bl	80007e4 <__aeabi_ddiv>
 800a324:	2c02      	cmp	r4, #2
 800a326:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a32a:	d1e3      	bne.n	800a2f4 <sqrtf+0x54>
 800a32c:	f7ff ff84 	bl	800a238 <__errno>
 800a330:	2321      	movs	r3, #33	; 0x21
 800a332:	6003      	str	r3, [r0, #0]
 800a334:	e7e2      	b.n	800a2fc <sqrtf+0x5c>
 800a336:	bf00      	nop
 800a338:	20000070 	.word	0x20000070
 800a33c:	0800aea4 	.word	0x0800aea4

0800a340 <__ieee754_atan2f>:
 800a340:	ee10 2a90 	vmov	r2, s1
 800a344:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a348:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a34c:	b510      	push	{r4, lr}
 800a34e:	eef0 7a40 	vmov.f32	s15, s0
 800a352:	dc06      	bgt.n	800a362 <__ieee754_atan2f+0x22>
 800a354:	ee10 0a10 	vmov	r0, s0
 800a358:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800a35c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a360:	dd04      	ble.n	800a36c <__ieee754_atan2f+0x2c>
 800a362:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a366:	eeb0 0a67 	vmov.f32	s0, s15
 800a36a:	bd10      	pop	{r4, pc}
 800a36c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800a370:	d103      	bne.n	800a37a <__ieee754_atan2f+0x3a>
 800a372:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a376:	f000 b897 	b.w	800a4a8 <atanf>
 800a37a:	1794      	asrs	r4, r2, #30
 800a37c:	f004 0402 	and.w	r4, r4, #2
 800a380:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a384:	b943      	cbnz	r3, 800a398 <__ieee754_atan2f+0x58>
 800a386:	2c02      	cmp	r4, #2
 800a388:	d06e      	beq.n	800a468 <__ieee754_atan2f+0x128>
 800a38a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800a470 <__ieee754_atan2f+0x130>
 800a38e:	2c03      	cmp	r4, #3
 800a390:	bf08      	it	eq
 800a392:	eef0 7a47 	vmoveq.f32	s15, s14
 800a396:	e7e6      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a398:	b941      	cbnz	r1, 800a3ac <__ieee754_atan2f+0x6c>
 800a39a:	eddf 7a36 	vldr	s15, [pc, #216]	; 800a474 <__ieee754_atan2f+0x134>
 800a39e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a478 <__ieee754_atan2f+0x138>
 800a3a2:	2800      	cmp	r0, #0
 800a3a4:	bfb8      	it	lt
 800a3a6:	eef0 7a47 	vmovlt.f32	s15, s14
 800a3aa:	e7dc      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a3ac:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a3b0:	d122      	bne.n	800a3f8 <__ieee754_atan2f+0xb8>
 800a3b2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a3b6:	d112      	bne.n	800a3de <__ieee754_atan2f+0x9e>
 800a3b8:	2c02      	cmp	r4, #2
 800a3ba:	d00a      	beq.n	800a3d2 <__ieee754_atan2f+0x92>
 800a3bc:	2c03      	cmp	r4, #3
 800a3be:	d00b      	beq.n	800a3d8 <__ieee754_atan2f+0x98>
 800a3c0:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800a47c <__ieee754_atan2f+0x13c>
 800a3c4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800a480 <__ieee754_atan2f+0x140>
 800a3c8:	2c01      	cmp	r4, #1
 800a3ca:	bf18      	it	ne
 800a3cc:	eef0 7a47 	vmovne.f32	s15, s14
 800a3d0:	e7c9      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a3d2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800a484 <__ieee754_atan2f+0x144>
 800a3d6:	e7c6      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a3d8:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800a488 <__ieee754_atan2f+0x148>
 800a3dc:	e7c3      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a3de:	2c02      	cmp	r4, #2
 800a3e0:	d042      	beq.n	800a468 <__ieee754_atan2f+0x128>
 800a3e2:	2c03      	cmp	r4, #3
 800a3e4:	d005      	beq.n	800a3f2 <__ieee754_atan2f+0xb2>
 800a3e6:	2c01      	cmp	r4, #1
 800a3e8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800a48c <__ieee754_atan2f+0x14c>
 800a3ec:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800a490 <__ieee754_atan2f+0x150>
 800a3f0:	e7eb      	b.n	800a3ca <__ieee754_atan2f+0x8a>
 800a3f2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a470 <__ieee754_atan2f+0x130>
 800a3f6:	e7b6      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a3f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a3fc:	d0cd      	beq.n	800a39a <__ieee754_atan2f+0x5a>
 800a3fe:	1a5b      	subs	r3, r3, r1
 800a400:	15db      	asrs	r3, r3, #23
 800a402:	2b3c      	cmp	r3, #60	; 0x3c
 800a404:	dc1a      	bgt.n	800a43c <__ieee754_atan2f+0xfc>
 800a406:	2a00      	cmp	r2, #0
 800a408:	da01      	bge.n	800a40e <__ieee754_atan2f+0xce>
 800a40a:	333c      	adds	r3, #60	; 0x3c
 800a40c:	db19      	blt.n	800a442 <__ieee754_atan2f+0x102>
 800a40e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a412:	f000 f91d 	bl	800a650 <fabsf>
 800a416:	f000 f847 	bl	800a4a8 <atanf>
 800a41a:	eef0 7a40 	vmov.f32	s15, s0
 800a41e:	2c01      	cmp	r4, #1
 800a420:	d012      	beq.n	800a448 <__ieee754_atan2f+0x108>
 800a422:	2c02      	cmp	r4, #2
 800a424:	d017      	beq.n	800a456 <__ieee754_atan2f+0x116>
 800a426:	2c00      	cmp	r4, #0
 800a428:	d09d      	beq.n	800a366 <__ieee754_atan2f+0x26>
 800a42a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800a494 <__ieee754_atan2f+0x154>
 800a42e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a432:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800a498 <__ieee754_atan2f+0x158>
 800a436:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a43a:	e794      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a43c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800a474 <__ieee754_atan2f+0x134>
 800a440:	e7ed      	b.n	800a41e <__ieee754_atan2f+0xde>
 800a442:	eddf 7a13 	vldr	s15, [pc, #76]	; 800a490 <__ieee754_atan2f+0x150>
 800a446:	e7ea      	b.n	800a41e <__ieee754_atan2f+0xde>
 800a448:	ee17 3a90 	vmov	r3, s15
 800a44c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a450:	ee07 3a90 	vmov	s15, r3
 800a454:	e787      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a456:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800a494 <__ieee754_atan2f+0x154>
 800a45a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a45e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800a498 <__ieee754_atan2f+0x158>
 800a462:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a466:	e77e      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a468:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800a498 <__ieee754_atan2f+0x158>
 800a46c:	e77b      	b.n	800a366 <__ieee754_atan2f+0x26>
 800a46e:	bf00      	nop
 800a470:	c0490fdb 	.word	0xc0490fdb
 800a474:	3fc90fdb 	.word	0x3fc90fdb
 800a478:	bfc90fdb 	.word	0xbfc90fdb
 800a47c:	bf490fdb 	.word	0xbf490fdb
 800a480:	3f490fdb 	.word	0x3f490fdb
 800a484:	4016cbe4 	.word	0x4016cbe4
 800a488:	c016cbe4 	.word	0xc016cbe4
 800a48c:	80000000 	.word	0x80000000
 800a490:	00000000 	.word	0x00000000
 800a494:	33bbbd2e 	.word	0x33bbbd2e
 800a498:	40490fdb 	.word	0x40490fdb

0800a49c <__ieee754_sqrtf>:
 800a49c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a4a0:	4770      	bx	lr

0800a4a2 <matherr>:
 800a4a2:	2000      	movs	r0, #0
 800a4a4:	4770      	bx	lr
	...

0800a4a8 <atanf>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	ee10 5a10 	vmov	r5, s0
 800a4ae:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800a4b2:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800a4b6:	eef0 7a40 	vmov.f32	s15, s0
 800a4ba:	db10      	blt.n	800a4de <atanf+0x36>
 800a4bc:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a4c0:	dd04      	ble.n	800a4cc <atanf+0x24>
 800a4c2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a4c6:	eeb0 0a67 	vmov.f32	s0, s15
 800a4ca:	bd38      	pop	{r3, r4, r5, pc}
 800a4cc:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800a604 <atanf+0x15c>
 800a4d0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800a608 <atanf+0x160>
 800a4d4:	2d00      	cmp	r5, #0
 800a4d6:	bfd8      	it	le
 800a4d8:	eef0 7a47 	vmovle.f32	s15, s14
 800a4dc:	e7f3      	b.n	800a4c6 <atanf+0x1e>
 800a4de:	4b4b      	ldr	r3, [pc, #300]	; (800a60c <atanf+0x164>)
 800a4e0:	429c      	cmp	r4, r3
 800a4e2:	dc10      	bgt.n	800a506 <atanf+0x5e>
 800a4e4:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800a4e8:	da0a      	bge.n	800a500 <atanf+0x58>
 800a4ea:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800a610 <atanf+0x168>
 800a4ee:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a4f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a4f6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a4fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4fe:	dce2      	bgt.n	800a4c6 <atanf+0x1e>
 800a500:	f04f 33ff 	mov.w	r3, #4294967295
 800a504:	e013      	b.n	800a52e <atanf+0x86>
 800a506:	f000 f8a3 	bl	800a650 <fabsf>
 800a50a:	4b42      	ldr	r3, [pc, #264]	; (800a614 <atanf+0x16c>)
 800a50c:	429c      	cmp	r4, r3
 800a50e:	dc4f      	bgt.n	800a5b0 <atanf+0x108>
 800a510:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800a514:	429c      	cmp	r4, r3
 800a516:	dc41      	bgt.n	800a59c <atanf+0xf4>
 800a518:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800a51c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a520:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a524:	2300      	movs	r3, #0
 800a526:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a52a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a52e:	1c5a      	adds	r2, r3, #1
 800a530:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a534:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800a618 <atanf+0x170>
 800a538:	eddf 5a38 	vldr	s11, [pc, #224]	; 800a61c <atanf+0x174>
 800a53c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800a620 <atanf+0x178>
 800a540:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a544:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a548:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a624 <atanf+0x17c>
 800a54c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a550:	eddf 5a35 	vldr	s11, [pc, #212]	; 800a628 <atanf+0x180>
 800a554:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a558:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a62c <atanf+0x184>
 800a55c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a560:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a630 <atanf+0x188>
 800a564:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a568:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800a634 <atanf+0x18c>
 800a56c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a570:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800a638 <atanf+0x190>
 800a574:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a578:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800a63c <atanf+0x194>
 800a57c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a580:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800a640 <atanf+0x198>
 800a584:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a588:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a58c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a590:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a594:	d121      	bne.n	800a5da <atanf+0x132>
 800a596:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a59a:	e794      	b.n	800a4c6 <atanf+0x1e>
 800a59c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a5a0:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a5a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a5a8:	2301      	movs	r3, #1
 800a5aa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a5ae:	e7be      	b.n	800a52e <atanf+0x86>
 800a5b0:	4b24      	ldr	r3, [pc, #144]	; (800a644 <atanf+0x19c>)
 800a5b2:	429c      	cmp	r4, r3
 800a5b4:	dc0b      	bgt.n	800a5ce <atanf+0x126>
 800a5b6:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800a5ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a5be:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a5c2:	2302      	movs	r3, #2
 800a5c4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a5c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5cc:	e7af      	b.n	800a52e <atanf+0x86>
 800a5ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a5d2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e7a9      	b.n	800a52e <atanf+0x86>
 800a5da:	4a1b      	ldr	r2, [pc, #108]	; (800a648 <atanf+0x1a0>)
 800a5dc:	491b      	ldr	r1, [pc, #108]	; (800a64c <atanf+0x1a4>)
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	441a      	add	r2, r3
 800a5e2:	440b      	add	r3, r1
 800a5e4:	edd3 6a00 	vldr	s13, [r3]
 800a5e8:	ee37 7a66 	vsub.f32	s14, s14, s13
 800a5ec:	2d00      	cmp	r5, #0
 800a5ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5f2:	ed92 7a00 	vldr	s14, [r2]
 800a5f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a5fa:	bfb8      	it	lt
 800a5fc:	eef1 7a67 	vneglt.f32	s15, s15
 800a600:	e761      	b.n	800a4c6 <atanf+0x1e>
 800a602:	bf00      	nop
 800a604:	bfc90fdb 	.word	0xbfc90fdb
 800a608:	3fc90fdb 	.word	0x3fc90fdb
 800a60c:	3edfffff 	.word	0x3edfffff
 800a610:	7149f2ca 	.word	0x7149f2ca
 800a614:	3f97ffff 	.word	0x3f97ffff
 800a618:	3c8569d7 	.word	0x3c8569d7
 800a61c:	3d4bda59 	.word	0x3d4bda59
 800a620:	bd6ef16b 	.word	0xbd6ef16b
 800a624:	3d886b35 	.word	0x3d886b35
 800a628:	3dba2e6e 	.word	0x3dba2e6e
 800a62c:	3e124925 	.word	0x3e124925
 800a630:	3eaaaaab 	.word	0x3eaaaaab
 800a634:	bd15a221 	.word	0xbd15a221
 800a638:	bd9d8795 	.word	0xbd9d8795
 800a63c:	bde38e38 	.word	0xbde38e38
 800a640:	be4ccccd 	.word	0xbe4ccccd
 800a644:	401bffff 	.word	0x401bffff
 800a648:	0800aeac 	.word	0x0800aeac
 800a64c:	0800aebc 	.word	0x0800aebc

0800a650 <fabsf>:
 800a650:	ee10 3a10 	vmov	r3, s0
 800a654:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a658:	ee00 3a10 	vmov	s0, r3
 800a65c:	4770      	bx	lr
	...

0800a660 <_init>:
 800a660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a662:	bf00      	nop
 800a664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a666:	bc08      	pop	{r3}
 800a668:	469e      	mov	lr, r3
 800a66a:	4770      	bx	lr

0800a66c <_fini>:
 800a66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a66e:	bf00      	nop
 800a670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a672:	bc08      	pop	{r3}
 800a674:	469e      	mov	lr, r3
 800a676:	4770      	bx	lr
