{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691704509146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691704509146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 23:55:09 2023 " "Processing started: Thu Aug 10 23:55:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691704509146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704509146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704509146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691704509298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691704509298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VideoController " "Found entity 1: VideoController" {  } { { "VideoController.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640_480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640_480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640_480.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/vga640_480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topv.v 1 1 " "Found 1 design units, including 1 entities, in source file topv.v" { { "Info" "ISGN_ENTITY_NAME" "1 topv " "Found entity 1: topv" {  } { { "topv.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/topv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 1 1 " "Found 1 design units, including 1 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 squarev " "Found entity 1: squarev" {  } { { "square.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.sv 1 1 " "Found 1 design units, including 1 entities, in source file square.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "square.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/square.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512636 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CRCT.sv(66) " "Verilog HDL information at CRCT.sv(66): always construct contains both blocking and non-blocking assignments" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691704512637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crct.sv 1 1 " "Found 1 design units, including 1 entities, in source file crct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CRCT " "Found entity 1: CRCT" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_crct.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_crct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_CRCT " "Found entity 1: testbench_CRCT" {  } { { "testbench_CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench_CRCT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontrollerdebug.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontrollerdebug.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VideoControllerDebug " "Found entity 1: VideoControllerDebug" {  } { { "VideoControllerDebug.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_VideoController " "Found entity 1: testbench_VideoController" {  } { { "testbench_VideoController.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/testbench_VideoController.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imageoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file imageoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImageOutput " "Found entity 1: ImageOutput" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_stb VideoController.sv(40) " "Verilog HDL Implicit Net warning at VideoController.sv(40): created implicit net for \"pix_stb\"" {  } { { "VideoController.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512640 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_add VideoController.sv(50) " "Verilog HDL Implicit Net warning at VideoController.sv(50): created implicit net for \"pix_add\"" {  } { { "VideoController.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoController.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_stb VideoControllerDebug.sv(45) " "Verilog HDL Implicit Net warning at VideoControllerDebug.sv(45): created implicit net for \"pix_stb\"" {  } { { "VideoControllerDebug.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pix_add VideoControllerDebug.sv(55) " "Verilog HDL Implicit Net warning at VideoControllerDebug.sv(55): created implicit net for \"pix_add\"" {  } { { "VideoControllerDebug.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512641 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ImageOutput " "Elaborating entity \"ImageOutput\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691704512668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ImageOutput.sv(52) " "Verilog HDL assignment warning at ImageOutput.sv(52): truncated value with size 32 to match size of target (2)" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512669 "|ImageOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ImageOutput.sv(65) " "Verilog HDL assignment warning at ImageOutput.sv(65): truncated value with size 32 to match size of target (17)" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512669 "|ImageOutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:picture1 " "Elaborating entity \"ffd\" for hierarchy \"ffd:picture1\"" {  } { { "ImageOutput.sv" "picture1" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ffd:picture1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ffd:picture1\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "altsyncram_component" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ffd:picture1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ffd:picture1\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ffd:picture1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ffd:picture1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 1.mif " "Parameter \"init_file\" = \"1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512688 ""}  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691704512688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fr81 " "Found entity 1: altsyncram_fr81" {  } { { "db/altsyncram_fr81.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fr81 ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated " "Elaborating entity \"altsyncram_fr81\" for hierarchy \"ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kk9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_kk9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kk9 " "Found entity 1: decode_kk9" {  } { { "db/decode_kk9.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_kk9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_kk9 ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated\|decode_kk9:rden_decode " "Elaborating entity \"decode_kk9\" for hierarchy \"ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated\|decode_kk9:rden_decode\"" {  } { { "db/altsyncram_fr81.tdf" "rden_decode" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"ffd:picture1\|altsyncram:altsyncram_component\|altsyncram_fr81:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_fr81.tdf" "mux2" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_fr81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:picture2 " "Elaborating entity \"ffd\" for hierarchy \"ffd:picture2\"" {  } { { "ImageOutput.sv" "picture2" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ffd:picture2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ffd:picture2\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "altsyncram_component" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ffd:picture2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ffd:picture2\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ffd:picture2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ffd:picture2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 2.mif " "Parameter \"init_file\" = \"2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512759 ""}  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691704512759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr81 " "Found entity 1: altsyncram_gr81" {  } { { "db/altsyncram_gr81.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_gr81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gr81 ffd:picture2\|altsyncram:altsyncram_component\|altsyncram_gr81:auto_generated " "Elaborating entity \"altsyncram_gr81\" for hierarchy \"ffd:picture2\|altsyncram:altsyncram_component\|altsyncram_gr81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd ffd:picture3 " "Elaborating entity \"ffd\" for hierarchy \"ffd:picture3\"" {  } { { "ImageOutput.sv" "picture3" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ffd:picture3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ffd:picture3\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "altsyncram_component" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ffd:picture3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ffd:picture3\|altsyncram:altsyncram_component\"" {  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ffd:picture3\|altsyncram:altsyncram_component " "Instantiated megafunction \"ffd:picture3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 3.mif " "Parameter \"init_file\" = \"3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704512789 ""}  } { { "ffd.v" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ffd.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691704512789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hr81 " "Found entity 1: altsyncram_hr81" {  } { { "db/altsyncram_hr81.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_hr81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704512810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704512810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hr81 ffd:picture3\|altsyncram:altsyncram_component\|altsyncram_hr81:auto_generated " "Elaborating entity \"altsyncram_hr81\" for hierarchy \"ffd:picture3\|altsyncram:altsyncram_component\|altsyncram_hr81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoControllerDebug VideoControllerDebug:video " "Elaborating entity \"VideoControllerDebug\" for hierarchy \"VideoControllerDebug:video\"" {  } { { "ImageOutput.sv" "video" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRCT VideoControllerDebug:video\|CRCT:CRCT_640X480 " "Elaborating entity \"CRCT\" for hierarchy \"VideoControllerDebug:video\|CRCT:CRCT_640X480\"" {  } { { "VideoControllerDebug.sv" "CRCT_640X480" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRCT.sv(45) " "Verilog HDL assignment warning at CRCT.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512815 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRCT.sv(46) " "Verilog HDL assignment warning at CRCT.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 CRCT.sv(60) " "Verilog HDL assignment warning at CRCT.sv(60): truncated value with size 10 to match size of target (1)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 CRCT.sv(95) " "Verilog HDL assignment warning at CRCT.sv(95): truncated value with size 32 to match size of target (17)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRCT.sv(107) " "Verilog HDL assignment warning at CRCT.sv(107): truncated value with size 32 to match size of target (10)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CRCT.sv(110) " "Verilog HDL assignment warning at CRCT.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "CRCT.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/CRCT.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 "|ImageOutput|VideoControllerDebug:video|CRCT:CRCT_640X480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram VideoControllerDebug:video\|ram:firstFrame " "Elaborating entity \"ram\" for hierarchy \"VideoControllerDebug:video\|ram:firstFrame\"" {  } { { "VideoControllerDebug.sv" "firstFrame" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/VideoControllerDebug.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704512816 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VideoControllerDebug:video\|ram:firstFrame\|memory_rtl_0 " "Inferred RAM node \"VideoControllerDebug:video\|ram:firstFrame\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1691704512950 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "VideoControllerDebug:video\|ram:secondFrame\|memory_rtl_0 " "Inferred RAM node \"VideoControllerDebug:video\|ram:secondFrame\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1691704512951 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VideoControllerDebug:video\|ram:firstFrame\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VideoControllerDebug:video\|ram:firstFrame\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VideoControllerDebug:video\|ram:secondFrame\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VideoControllerDebug:video\|ram:secondFrame\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 3 " "Parameter WIDTH_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1691704512989 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1691704512989 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1691704512989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VideoControllerDebug:video\|ram:firstFrame\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"VideoControllerDebug:video\|ram:firstFrame\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704513000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VideoControllerDebug:video\|ram:firstFrame\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"VideoControllerDebug:video\|ram:firstFrame\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1691704513000 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1691704513000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1c1 " "Found entity 1: altsyncram_e1c1" {  } { { "db/altsyncram_e1c1.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/altsyncram_e1c1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704513022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704513022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r8a " "Found entity 1: decode_r8a" {  } { { "db/decode_r8a.tdf" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/db/decode_r8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691704513041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704513041 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1691704513166 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ImageOutput.sv" "" { Text "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/ImageOutput.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691704513270 "|ImageOutput|VGA_B[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691704513270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691704513312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/output_files/vga.map.smsg " "Generated suppressed messages file C:/Users/Daniil/YandexDisk/HDL/QuartusPrime/vgaProject/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704513605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691704513686 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691704513686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "647 " "Implemented 647 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691704513722 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691704513722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "480 " "Implemented 480 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691704513722 ""} { "Info" "ICUT_CUT_TM_RAMS" "150 " "Implemented 150 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1691704513722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691704513722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691704513733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 23:55:13 2023 " "Processing ended: Thu Aug 10 23:55:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691704513733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691704513733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691704513733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691704513733 ""}
