"use strict";(globalThis.webpackChunkcomputer_architecture=globalThis.webpackChunkcomputer_architecture||[]).push([[3215],{274:e=>{e.exports=JSON.parse('{"title":"Design","slug":"/Laboratoare/8 Verilog Design \u0219i Verificare/Design/","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Design/","navigation":{"previous":{"title":"8 Verilog Design \u0219i Verificare","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/"},"next":{"title":"Design reportat la descriere hardware","permalink":"/computer-architecture/Laboratoare/8 Verilog Design \u0219i Verificare/Design/Teorie/"}}}')}}]);