<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1681391807">
  <File Type="PA-TCL" Name="BD_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="BD_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="BD_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="BD_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="BD_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="BD_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/digilent_jstk2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Downloads/MS Electronics/Second Semester/DESD/Labs/Lab 2/Joystick_Interface/Joystick_Interface.srcs/sources_1/new/digilent_jstk2.vhd"/>
        <Attr Name="ImportTime" Val="1680261641"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/jstk_uart_bridge.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Downloads/MS Electronics/Second Semester/DESD/Labs/Lab 2/Joystick_Interface/Joystick_Interface.srcs/sources_1/new/jstk_uart_bridge.vhd"/>
        <Attr Name="ImportTime" Val="1680261720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/BD/BD.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Joystick_Interface/Joystick_Interface.srcs/sources_1/bd/BD/BD.bd"/>
        <Attr Name="ImportTime" Val="1681392394"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/BD_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Joystick_Interface/Joystick_Interface.gen/sources_1/bd/BD/hdl/BD_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1681391802"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="BD_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/io.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Downloads/MS Electronics/Second Semester/DESD/Labs/Lab 2/Intro/jstk2_interface/jstk2_interface.srcs/constrs_1/new/io.xdc"/>
        <Attr Name="ImportTime" Val="1651240230"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="BD_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="BD_digilent_jstk2_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="BD_jstk_uart_bridge_0_0"/>
</GenRun>
