Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Feb  5 17:09:54 2023
| Host         : DESKTOP-GPHHORE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lorenz_timing_summary_routed.rpt -pb lorenz_timing_summary_routed.pb -rpx lorenz_timing_summary_routed.rpx -warn_on_violation
| Design       : lorenz
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.693        0.000                      0                  202        0.177        0.000                      0                  202       19.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        11.693        0.000                      0                  202        0.177        0.000                      0                  202       19.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.693ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.271ns  (logic 15.402ns (54.479%)  route 12.869ns (45.521%))
  Logic Levels:           34  (CARRY4=23 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.994    add_2/A1_carry__5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.317 r  add_2/A1_carry__6/O[1]
                         net (fo=1, routed)           0.805    33.122    cu_mod/Qp_reg[31]_0[1]
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.306    33.428 r  cu_mod/Qp[29]_i_1__0/O
                         net (fo=1, routed)           0.000    33.428    reg_2/D[29]
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[29]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.031    45.122    reg_2/Qp_reg[29]
  -------------------------------------------------------------------
                         required time                         45.122    
                         arrival time                         -33.428    
  -------------------------------------------------------------------
                         slack                                 11.693    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.153ns  (logic 15.287ns (54.300%)  route 12.866ns (45.700%))
  Logic Levels:           34  (CARRY4=23 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.994    add_2/A1_carry__5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.213 r  add_2/A1_carry__6/O[0]
                         net (fo=1, routed)           0.802    33.015    cu_mod/Qp_reg[31]_0[0]
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.295    33.310 r  cu_mod/Qp[28]_i_1__0/O
                         net (fo=1, routed)           0.000    33.310    reg_2/D[28]
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[28]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.029    45.120    reg_2/Qp_reg[28]
  -------------------------------------------------------------------
                         required time                         45.120    
                         arrival time                         -33.310    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.810ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.199ns  (logic 15.341ns (54.403%)  route 12.858ns (45.597%))
  Logic Levels:           34  (CARRY4=23 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.994    add_2/A1_carry__5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.233 r  add_2/A1_carry__6/O[2]
                         net (fo=1, routed)           0.794    33.027    cu_mod/Qp_reg[31]_0[2]
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.329    33.356 r  cu_mod/Qp[30]_i_1__0/O
                         net (fo=1, routed)           0.000    33.356    reg_2/D[30]
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[30]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.075    45.166    reg_2/Qp_reg[30]
  -------------------------------------------------------------------
                         required time                         45.166    
                         arrival time                         -33.356    
  -------------------------------------------------------------------
                         slack                                 11.810    

Slack (MET) :             11.927ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.036ns  (logic 15.170ns (54.110%)  route 12.866ns (45.890%))
  Logic Levels:           33  (CARRY4=22 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    32.096 r  add_2/A1_carry__5/O[0]
                         net (fo=1, routed)           0.802    32.898    cu_mod/Qp_reg[27][0]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.295    33.193 r  cu_mod/Qp[24]_i_1__0/O
                         net (fo=1, routed)           0.000    33.193    reg_2/D[24]
    SLICE_X5Y13          FDCE                                         r  reg_2/Qp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y13          FDCE                                         r  reg_2/Qp_reg[24]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.029    45.120    reg_2/Qp_reg[24]
  -------------------------------------------------------------------
                         required time                         45.120    
                         arrival time                         -33.193    
  -------------------------------------------------------------------
                         slack                                 11.927    

Slack (MET) :             11.927ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.082ns  (logic 15.224ns (54.213%)  route 12.858ns (45.787%))
  Logic Levels:           33  (CARRY4=22 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.116 r  add_2/A1_carry__5/O[2]
                         net (fo=1, routed)           0.794    32.910    cu_mod/Qp_reg[27][2]
    SLICE_X5Y13          LUT3 (Prop_lut3_I2_O)        0.329    33.239 r  cu_mod/Qp[26]_i_1__0/O
                         net (fo=1, routed)           0.000    33.239    reg_2/D[26]
    SLICE_X5Y13          FDCE                                         r  reg_2/Qp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y13          FDCE                                         r  reg_2/Qp_reg[26]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y13          FDCE (Setup_fdce_C_D)        0.075    45.166    reg_2/Qp_reg[26]
  -------------------------------------------------------------------
                         required time                         45.166    
                         arrival time                         -33.239    
  -------------------------------------------------------------------
                         slack                                 11.927    

Slack (MET) :             12.055ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.955ns  (logic 15.307ns (54.756%)  route 12.648ns (45.244%))
  Logic Levels:           33  (CARRY4=22 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 44.854 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.192 r  add_2/A1_carry__5/O[3]
                         net (fo=1, routed)           0.584    32.776    cu_mod/Qp_reg[27][3]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.336    33.112 r  cu_mod/Qp[27]_i_1__0/O
                         net (fo=1, routed)           0.000    33.112    reg_2/D[27]
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    44.854    reg_2/CLK
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[27]/C
                         clock pessimism              0.273    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.075    45.167    reg_2/Qp_reg[27]
  -------------------------------------------------------------------
                         required time                         45.167    
                         arrival time                         -33.112    
  -------------------------------------------------------------------
                         slack                                 12.055    

Slack (MET) :             12.120ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.890ns  (logic 15.016ns (53.841%)  route 12.874ns (46.159%))
  Logic Levels:           32  (CARRY4=21 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 44.854 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    31.908 r  add_2/A1_carry__4/O[2]
                         net (fo=1, routed)           0.810    32.718    cu_mod/Qp_reg[23][2]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.329    33.047 r  cu_mod/Qp[22]_i_1__0/O
                         net (fo=1, routed)           0.000    33.047    reg_2/D[22]
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    44.854    reg_2/CLK
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[22]/C
                         clock pessimism              0.273    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.075    45.167    reg_2/Qp_reg[22]
  -------------------------------------------------------------------
                         required time                         45.167    
                         arrival time                         -33.047    
  -------------------------------------------------------------------
                         slack                                 12.120    

Slack (MET) :             12.153ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.856ns  (logic 15.390ns (55.249%)  route 12.466ns (44.751%))
  Logic Levels:           34  (CARRY4=23 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 44.853 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.994 r  add_2/A1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    31.994    add_2/A1_carry__5_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.309 r  add_2/A1_carry__6/O[3]
                         net (fo=1, routed)           0.402    32.711    cu_mod/Qp_reg[31]_0[3]
    SLICE_X5Y14          LUT3 (Prop_lut3_I2_O)        0.302    33.013 r  cu_mod/Qp[31]_i_1__0/O
                         net (fo=1, routed)           0.000    33.013    reg_2/D[31]
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.512    44.853    reg_2/CLK
    SLICE_X5Y14          FDCE                                         r  reg_2/Qp_reg[31]/C
                         clock pessimism              0.273    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.075    45.166    reg_2/Qp_reg[31]
  -------------------------------------------------------------------
                         required time                         45.166    
                         arrival time                         -33.013    
  -------------------------------------------------------------------
                         slack                                 12.153    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.808ns  (logic 15.086ns (54.250%)  route 12.722ns (45.750%))
  Logic Levels:           32  (CARRY4=21 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 44.854 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    31.972 r  add_2/A1_carry__4/O[3]
                         net (fo=1, routed)           0.658    32.631    cu_mod/Qp_reg[23][3]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.335    32.966 r  cu_mod/Qp[23]_i_1__0/O
                         net (fo=1, routed)           0.000    32.966    reg_2/D[23]
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    44.854    reg_2/CLK
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[23]/C
                         clock pessimism              0.273    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.075    45.167    reg_2/Qp_reg[23]
  -------------------------------------------------------------------
                         required time                         45.167    
                         arrival time                         -32.966    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.208ns  (required time - arrival time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[1]_rep/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        27.757ns  (logic 15.285ns (55.067%)  route 12.472ns (44.933%))
  Logic Levels:           33  (CARRY4=22 DSP48E1=2 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 44.854 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.636     5.157    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.456     5.613 f  cu_mod/FSM_sequential_Qp_reg[1]_rep/Q
                         net (fo=116, routed)         2.006     7.619    reg_3/temp
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.153     7.772 r  reg_3/temp__1_i_17/O
                         net (fo=1, routed)           0.549     8.321    reg_3/temp__1_i_17_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.787     9.108 r  reg_3/temp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.108    reg_3/temp__1_i_4_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.222 r  reg_3/temp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.222    reg_3/temp__1_i_3_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.336 r  reg_3/temp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.336    reg_3/temp__1_i_2_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.649 r  reg_3/temp__1_i_1/O[3]
                         net (fo=2, routed)           0.746    10.395    mult_1/temp__1_1[16]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    14.613 r  mult_1/temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.615    mult_1/temp__1_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    16.133 r  mult_1/temp__2/P[0]
                         net (fo=2, routed)           1.184    17.317    mult_1/temp__2_n_105
    SLICE_X11Y10         LUT2 (Prop_lut2_I0_O)        0.124    17.441 r  mult_1/temp_carry_i_3__0/O
                         net (fo=1, routed)           0.000    17.441    mult_1/temp_carry_i_3__0_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.991 r  mult_1/temp_carry/CO[3]
                         net (fo=1, routed)           0.000    17.991    mult_1/temp_carry_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.105 r  mult_1/temp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.105    mult_1/temp_carry__0_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.439 r  mult_1/temp_carry__1/O[1]
                         net (fo=2, routed)           0.873    19.312    sub_3/temp__271_carry__6_i_3__0[4]
    SLICE_X9Y10          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.705    20.017 r  sub_3/S1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.017    sub_3/S1_carry__0_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.256 r  sub_3/S1_carry__1/O[2]
                         net (fo=14, routed)          1.581    21.836    sub_3/temp__2_0[2]
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.302    22.138 r  sub_3/temp_carry__1_i_3__3/O
                         net (fo=1, routed)           0.000    22.138    mult_6/temp__335_carry__0_0[1]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.688 r  mult_6/temp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.688    mult_6/temp_carry__1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.802 r  mult_6/temp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    22.802    mult_6/temp_carry__2_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.916 r  mult_6/temp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    22.916    mult_6/temp_carry__3_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.250 r  mult_6/temp_carry__4/O[1]
                         net (fo=3, routed)           1.059    24.309    mult_6/temp_carry__4_n_6
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.303    24.612 r  mult_6/temp__335_carry__3_i_5__0/O
                         net (fo=1, routed)           0.000    24.612    mult_6/temp__335_carry__3_i_5__0_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.013 r  mult_6/temp__335_carry__3/CO[3]
                         net (fo=1, routed)           0.000    25.013    mult_6/temp__335_carry__3_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.127 r  mult_6/temp__335_carry__4/CO[3]
                         net (fo=1, routed)           0.000    25.127    mult_6/temp__335_carry__4_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.349 r  mult_6/temp__335_carry__5/O[0]
                         net (fo=3, routed)           1.251    26.601    mult_6/temp__335_carry__5_n_7
    SLICE_X6Y5           LUT3 (Prop_lut3_I1_O)        0.299    26.900 r  mult_6/temp__450_carry__4_i_10__0/O
                         net (fo=2, routed)           0.856    27.756    mult_6/temp__450_carry__4_i_10__0_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.153    27.909 r  mult_6/temp__450_carry__4_i_2__0/O
                         net (fo=2, routed)           0.806    28.715    mult_6/temp__450_carry__4_i_2__0_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.331    29.046 r  mult_6/temp__450_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    29.046    mult_6/temp__450_carry__4_i_6__0_n_0
    SLICE_X4Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.444 r  mult_6/temp__450_carry__4/CO[3]
                         net (fo=1, routed)           0.000    29.444    mult_6/temp__450_carry__4_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.558 r  mult_6/temp__450_carry__5/CO[3]
                         net (fo=1, routed)           0.000    29.558    mult_6/temp__450_carry__5_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.672 r  mult_6/temp__450_carry__6/CO[3]
                         net (fo=1, routed)           0.000    29.672    mult_6/temp__450_carry__6_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.911 r  mult_6/temp__450_carry__7/O[2]
                         net (fo=2, routed)           1.152    31.062    mult_6/temp__450_carry__7_i_8__0_0[2]
    SLICE_X6Y12          LUT3 (Prop_lut3_I0_O)        0.302    31.364 r  mult_6/A1_carry__4_i_4__0/O
                         net (fo=1, routed)           0.000    31.364    add_2/Qp_reg[23]_1[0]
    SLICE_X6Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.877 r  add_2/A1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    31.877    add_2/A1_carry__4_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    32.200 r  add_2/A1_carry__5/O[1]
                         net (fo=1, routed)           0.408    32.608    cu_mod/Qp_reg[27][1]
    SLICE_X7Y12          LUT3 (Prop_lut3_I2_O)        0.306    32.914 r  cu_mod/Qp[25]_i_1__0/O
                         net (fo=1, routed)           0.000    32.914    reg_2/D[25]
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.513    44.854    reg_2/CLK
    SLICE_X7Y12          FDCE                                         r  reg_2/Qp_reg[25]/C
                         clock pessimism              0.273    45.127    
                         clock uncertainty           -0.035    45.092    
    SLICE_X7Y12          FDCE (Setup_fdce_C_D)        0.031    45.123    reg_2/Qp_reg[25]
  -------------------------------------------------------------------
                         required time                         45.123    
                         arrival time                         -32.914    
  -------------------------------------------------------------------
                         slack                                 12.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.062%)  route 0.124ns (39.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.124     1.742    cu_mod/Qp[0]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.045     1.787 r  cu_mod/FSM_sequential_Qp[1]_i_2/O
                         net (fo=1, routed)           0.000     1.787    cu_mod/Qn[1]
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.120     1.610    cu_mod/FSM_sequential_Qp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.296%)  route 0.128ns (40.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.128     1.746    cu_mod/Qp[0]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.045     1.791 r  cu_mod/FSM_sequential_Qp[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.791    cu_mod/FSM_sequential_Qp[1]_rep__0_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.121     1.611    cu_mod/FSM_sequential_Qp_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.185ns (41.417%)  route 0.262ns (58.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.262     1.880    cu_mod/Qp[0]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.044     1.924 r  cu_mod/FSM_sequential_Qp[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     1.924    cu_mod/FSM_sequential_Qp[1]_rep__1_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_D)         0.132     1.622    cu_mod/FSM_sequential_Qp_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.189ns (30.991%)  route 0.421ns (69.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.421     2.039    cu_mod/Qp[0]
    SLICE_X9Y8           LUT3 (Prop_lut3_I1_O)        0.048     2.087 r  cu_mod/Qp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.087    reg_2/D[7]
    SLICE_X9Y8           FDCE                                         r  reg_2/Qp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.962    reg_2/CLK
    SLICE_X9Y8           FDCE                                         r  reg_2/Qp_reg[7]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.107     1.591    reg_2/Qp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_2/Qp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.650%)  route 0.421ns (69.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.421     2.039    cu_mod/Qp[0]
    SLICE_X9Y8           LUT3 (Prop_lut3_I1_O)        0.045     2.084 r  cu_mod/Qp[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.084    reg_2/D[5]
    SLICE_X9Y8           FDCE                                         r  reg_2/Qp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     1.962    reg_2/CLK
    SLICE_X9Y8           FDCE                                         r  reg_2/Qp_reg[5]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X9Y8           FDCE (Hold_fdce_C_D)         0.091     1.575    reg_2/Qp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.305%)  route 0.247ns (56.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.128     1.746    cu_mod/Qp[0]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.048     1.794 r  cu_mod/FSM_sequential_Qp[1]_i_1/O
                         net (fo=5, routed)           0.120     1.914    cu_mod/FSM_sequential_Qp[1]_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_CE)       -0.089     1.401    cu_mod/FSM_sequential_Qp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.305%)  route 0.247ns (56.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.128     1.746    cu_mod/Qp[0]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.048     1.794 r  cu_mod/FSM_sequential_Qp[1]_i_1/O
                         net (fo=5, routed)           0.120     1.914    cu_mod/FSM_sequential_Qp[1]_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_CE)       -0.089     1.401    cu_mod/FSM_sequential_Qp_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[1]_rep__1/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.189ns (43.305%)  route 0.247ns (56.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.128     1.746    cu_mod/Qp[0]
    SLICE_X6Y1           LUT2 (Prop_lut2_I0_O)        0.048     1.794 r  cu_mod/FSM_sequential_Qp[1]_i_1/O
                         net (fo=5, routed)           0.120     1.914    cu_mod/FSM_sequential_Qp[1]_i_1_n_0
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
                         clock pessimism             -0.502     1.490    
    SLICE_X6Y1           FDCE (Hold_fdce_C_CE)       -0.089     1.401    cu_mod/FSM_sequential_Qp_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 reg_3/Qp_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            reg_3/Qp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.386ns (60.292%)  route 0.254ns (39.708%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.556     1.439    reg_3/CLK
    SLICE_X14Y21         FDCE                                         r  reg_3/Qp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  reg_3/Qp_reg[24]/Q
                         net (fo=4, routed)           0.106     1.710    mult_7/Q[24]
    SLICE_X15Y21         LUT3 (Prop_lut3_I1_O)        0.045     1.755 r  mult_7/A1_carry__5_i_7/O
                         net (fo=1, routed)           0.000     1.755    add_3/Qp_reg[27]_0[0]
    SLICE_X15Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.825 r  add_3/A1_carry__5/O[0]
                         net (fo=1, routed)           0.148     1.972    cu_mod/Qp_reg[27]_0[0]
    SLICE_X14Y21         LUT3 (Prop_lut3_I2_O)        0.107     2.079 r  cu_mod/Qp[24]_i_1__1/O
                         net (fo=1, routed)           0.000     2.079    reg_3/D[24]
    SLICE_X14Y21         FDCE                                         r  reg_3/Qp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.824     1.951    reg_3/CLK
    SLICE_X14Y21         FDCE                                         r  reg_3/Qp_reg[24]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X14Y21         FDCE (Hold_fdce_C_D)         0.120     1.559    reg_3/Qp_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 cu_mod/FSM_sequential_Qp_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cu_mod/FSM_sequential_Qp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.189ns (35.708%)  route 0.340ns (64.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.477    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  cu_mod/FSM_sequential_Qp_reg[0]/Q
                         net (fo=103, routed)         0.124     1.742    cu_mod/Qp[0]
    SLICE_X6Y1           LUT3 (Prop_lut3_I0_O)        0.048     1.790 r  cu_mod/FSM_sequential_Qp[0]_i_1/O
                         net (fo=1, routed)           0.217     2.006    cu_mod/Qn[0]
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     1.992    cu_mod/CLK_IBUF_BUFG
    SLICE_X7Y1           FDCE                                         r  cu_mod/FSM_sequential_Qp_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X7Y1           FDCE (Hold_fdce_C_D)        -0.003     1.474    cu_mod/FSM_sequential_Qp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X15Y9    reg_1/Qp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X15Y12   reg_1/Qp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X15Y12   reg_1/Qp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X15Y12   reg_1/Qp_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y9    reg_1/Qp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y13   reg_1/Qp_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y13   reg_1/Qp_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y14   reg_1/Qp_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X15Y13   reg_1/Qp_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X7Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__0/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X6Y1     cu_mod/FSM_sequential_Qp_reg[1]_rep__1/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X14Y19   reg_1/Qp_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X14Y18   reg_1/Qp_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X14Y18   reg_1/Qp_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X14Y18   reg_1/Qp_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X14Y18   reg_3/Qp_reg[12]/C



