<!--
SPDX-FileCopyrightText: 2025 Hugh Walsh

SPDX-License-Identifier: MIT
-->

<!--- This file: CONTRIBUTING.md -->

# Contributing to ABE

Thank you for your interest in contributing!

ABE is a lightweight, open-source environment for ASIC IP development. Contributions are welcome across microarchitecture tools, RAD blocks, DV infrastructure, documentation, and developer tooling.

---

## üì¶ Contributing New RAD Designs

Please see:

- [Creating a New RAD Design](docs/rad_new_design.md)

This document provides the full workflow for proposing, designing, verifying, and documenting a new RAD block using the ABE flows (RTL, synthesis, formal, DV, reference model, and documentation).

---

## üß™ Running Tests

To run the Python-based DV environment for any RAD design, see:

- [RAD DV](docs/dv.md)
- The [`dv`](dv.md#1-dv--main-front-end-runs-a-single-test) command

---

## üìÑ Licensing

- All contributions land under the license of the file/directory they modify.
- Python code uses **MIT**.
- SystemVerilog RTL uses **Apache-2.0**.
- Please include or preserve the correct **SPDX header** in every file.

License texts are in the `LICENSES/` directory.

---

## üôè Community

If you would like to discuss ideas, propose improvements, or get help with a contribution, please open an issue or pull request on GitHub.

Thank you for helping improve ABE!
