Initializing gui preferences from file  /home/gift/.synopsys_dv_prefs.tcl
#--------------------------Specify Libraries--------------------------
set DESIGN_PATH /opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys 
/opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys
set search_path "$search_path $DESIGN_PATH"
. /usr/Synopsys/dc2016/syn/L-2016.03-SP1/libraries/syn /usr/Synopsys/dc2016/syn/L-2016.03-SP1/minpower/syn /usr/Synopsys/dc2016/syn/L-2016.03-SP1/dw/syn_ver /usr/Synopsys/dc2016/syn/L-2016.03-SP1/dw/sim_ver /opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys
set target_library "ss_1v62_125c.db"
ss_1v62_125c.db
set link_library "* $target_library"
* ss_1v62_125c.db
echo "\n\nSettings:"


Settings:
echo "search_path: $search_path"
search_path: . /usr/Synopsys/dc2016/syn/L-2016.03-SP1/libraries/syn /usr/Synopsys/dc2016/syn/L-2016.03-SP1/minpower/syn /usr/Synopsys/dc2016/syn/L-2016.03-SP1/dw/syn_ver /usr/Synopsys/dc2016/syn/L-2016.03-SP1/dw/sim_ver /opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys
echo "link_library: $link_library"
link_library: * ss_1v62_125c.db
echo "target_library: $target_library"
target_library: ss_1v62_125c.db
echo "\n\nI'm Ready!"


I'm Ready!
#set search_path "$TAR_PATH $MEM_LINK_PATH"
#--------------------------Prepare Filelist---------------------------
set FILE_LIST ""
set f [open "../syn/filelist_syn.f" r]
file10
while {![eof $f]} {
    gets $f line
    append FILE_LIST "$line "
}
echo $FILE_LIST
/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/clk_gen.v /home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/stopwatch.v /home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/watch.v  
close $f
#--------------------------Read Designs------------------------------
set TOP_DESIGN stop_watch
stop_watch
analyze -format verilog $FILE_LIST 
Running PRESTO HDLC
Compiling source file /home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/clk_gen.v
Compiling source file /home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/stopwatch.v
Compiling source file /home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/watch.v
Presto compilation completed successfully.
Loading db file '/opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys/ss_1v62_125c.db'
1
elaborate $TOP_DESIGN
Loading db file '/usr/Synopsys/dc2016/syn/L-2016.03-SP1/libraries/syn/gtech.db'
Loading db file '/usr/Synopsys/dc2016/syn/L-2016.03-SP1/libraries/syn/standard.sldb'
  Loading link library 'ss_1v62_125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'stop_watch'.
Information: Building the design 'watch'. (HDL-193)

Inferred memory devices in process
        in routine watch line 22 in file
                '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/watch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sec_cout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      sec_h_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      sec_l_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine watch line 56 in file
                '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/watch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      min_h_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    min_cout_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      min_l_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine watch line 86 in file
                '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/watch.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      hr_h_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      hr_l_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'clk_gen'. (HDL-193)

Inferred memory devices in process
        in routine clk_gen line 15 in file
                '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/src/clk_gen.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|     clk_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
#------------------------Set Current Design&&Link Designs--------------------------
#current_design $TOP_DESIGN(auto)
#link(auto)
#-------------------------------SDC----------------------------------
source ../syn/script/Sdc.tcl
1
#--------------------Map and Optimize the Design---------------------
compile_ultra -no_autoungroup -incremental -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys/ss_1v62_125c.db"
Library analysis succeeded.
Loading db file '/usr/Synopsys/dc2016/syn/L-2016.03-SP1/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | L-2016.03-DWBB_201603.1 |     *     |
| Licensed DW Building Blocks        | L-2016.03-DWBB_201603.1 |     *     |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/ss_1v62_125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'clk_gen'
  Processing 'watch'
Information: Added key list 'DesignWare' to design 'watch'. (DDB-72)
Information: The register 'sec_h_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'min_h_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'hr_h_reg[3]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1M' in the library 'ss_1v62_125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
  Mapping 'clk_gen_DW01_inc_0'
  Mapping 'clk_gen_DW_cmp_0'

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------
Information: Added key list 'DesignWare' to design 'clk_gen'. (DDB-72)

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
  Mapping 'clk_gen_DW01_inc_1'
  Mapping 'clk_gen_DW01_inc_2'
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4392.6      0.00       0.0       0.0                           217480.5312
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375

  Beginning Delay Optimization
  ----------------------------
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    4313.6      0.00       0.0       0.0                           211963.9375
    0:00:02    2702.3      0.00       0.0       0.0                           82441.7969
    0:00:02    2702.3      0.00       0.0       0.0                           82441.7969
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:02    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2702.3      0.00       0.0       0.0                           81899.7812
    0:00:03    2693.5      0.00       0.0       0.0                           80381.7812
    0:00:03    2693.5      0.00       0.0       0.0                           80381.7812
Loading db file '/opt/PDKs/smic_180/SM00LB501-FE-00000-r0p0-00rel0/aci/sc-m/synopsys/ss_1v62_125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#----------------------Save Design Database--------------------------
change_names -rules verilog -hierarchy
Warning: In the design stop_watch, net 'sec_h[3]' is connecting multiple ports. (UCN-1)
1
set_fix_multiple_port_nets -all -buffer_constants
1
#---------------Check the Synthesized Design for Consistency---------
check_design -summary > ../syn/report/check_design.rpt
check_timing > ../syn/report/check_timing.rpt
#---------------------Report Timing and Area-------------------------
report_qor                  > ../syn/report/$TOP_DESIGN.qor_rpt
report_timing -max_paths 1000 > ../syn/report/$TOP_DESIGN.timing_rpt
report_timing -path full    > ../syn/report/$TOP_DESIGN.full_timing_rpt
report_timing -delay max    > ../syn/report/$TOP_DESIGN.setup_timing_rpt
report_timing -delay min    > ../syn/report/$TOP_DESIGN.hold_timing_rpt
report_reference            > ../syn/report/$TOP_DESIGN.ref_rpt
report_area                 > ../syn/report/$TOP_DESIGN.area_rpt
report_constraints          > ../syn/report/$TOP_DESIGN.const_rpt
report_constraint -all_violators > ../syn/report/$TOP_DESIGN.violators_rpt
report_power > ../syn/report/$TOP_DESIGN.power_rpt
check_timing > ../syn/log/last_check_timing.log
#---------------------Generate Files -------------------------
write -f verilog -hierarchy -output ../syn/mapped/$TOP_DESIGN.v
Writing verilog file '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/syn/mapped/stop_watch.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc ../syn/mapped/$TOP_DESIGN.sdc
1
write_sdf -context verilog ../syn/mapped/$TOP_DESIGN.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/gift/workplace/CourseDigitalIC/homework/ch4-5/StopWatch/syn/mapped/stop_watch.sdf'. (WT-3)
1
1
dc_shell> quit

Memory usage for main task 168 Mbytes.
Memory usage for this session 168 Mbytes.
CPU usage for this session 60 seconds ( 0.02 hours ).

Thank you...

