==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.500 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:435:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:453:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:650:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:650:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.64 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.22 seconds; current allocated memory: 298.926 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:396:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:400:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:400:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:400:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.19 seconds; current allocated memory: 301.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 303.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.973 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:400) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 329.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Ni', 'Nj', 'alpha', 'beta' and 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 329.137 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 340.391 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.39 seconds. CPU system time: 0.64 seconds. Elapsed time: 10.4 seconds; current allocated memory: 42.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-1LHP-i-L'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-1LHP-i-L 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-111] Finished Command export_design CPU user time: 42.39 seconds. CPU system time: 3.09 seconds. Elapsed time: 77.5 seconds; current allocated memory: 8.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.652 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:435:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:453:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:650:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:650:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.92 seconds; current allocated memory: 273.449 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:396:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:400:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:400:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:400:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.1 seconds; current allocated memory: 276.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 277.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.562 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:400) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 303.719 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Ni', 'Nj', 'alpha', 'beta' and 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.719 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 303.785 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 315.469 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.43 seconds. CPU system time: 0.54 seconds. Elapsed time: 9.88 seconds; current allocated memory: 43.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file depolarize_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 105.6 seconds. CPU system time: 5.02 seconds. Elapsed time: 139.36 seconds; current allocated memory: 8.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.785 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
ERROR: [HLS 207-1199] expected member name or ';' after declaration specifiers (../src_hls/Prj.h:57:20)
ERROR: [HLS 207-7] expected ')' (../src_hls/Prj.h:139:68)
INFO: [HLS 207-66] to match this '(' (../src_hls/Prj.h:139:20)
ERROR: [HLS 207-1228] expected unqualified-id (../src_hls/Prj.cpp:47:11)
ERROR: [HLS 207-2972] no member named 'Hj' in 'Prj' (../src_hls/Prj.cpp:48:11)
ERROR: [HLS 207-2972] no member named 'Mj' in 'Prj' (../src_hls/Prj.cpp:49:11)
ERROR: [HLS 207-1228] expected unqualified-id (../src_hls/Prj.cpp:50:11)
ERROR: [HLS 207-2972] no member named 'Hij' in 'Prj' (../src_hls/Prj.cpp:51:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hj' (../src_hls/Prj.cpp:51:17)
ERROR: [HLS 207-2972] no member named 'Nij' in 'Prj' (../src_hls/Prj.cpp:52:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hj' (../src_hls/Prj.cpp:71:38)
ERROR: [HLS 207-3777] use of undeclared identifier 'Hij'; did you mean 'Hi'? (../src_hls/Prj.cpp:72:38)
INFO: [HLS 207-4436] 'Hi' declared here (../src_hls/Prj.h:57:12)
ERROR: [HLS 207-3777] use of undeclared identifier 'Hij'; did you mean 'Hi'? (../src_hls/Prj.cpp:73:32)
ERROR: [HLS 207-3777] use of undeclared identifier 'Hij'; did you mean 'Hi'? (../src_hls/Prj.cpp:74:31)
ERROR: [HLS 207-3776] use of undeclared identifier 'Nij' (../src_hls/Prj.cpp:75:32)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hij' (../src_hls/Prj.cpp:76:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hij' (../src_hls/Prj.cpp:78:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hij' (../src_hls/Prj.cpp:80:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'Nij' (../src_hls/Prj.cpp:82:27)
ERROR: [HLS 207-3776] use of undeclared identifier 'Hj' (../src_hls/Prj.cpp:85:41)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.41 seconds; current allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csim_design -clean -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.785 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
ERROR: [HLS 207-1228] expected unqualified-id (../src_hls/Prj.cpp:50:11)
ERROR: [HLS 207-1228] expected unqualified-id (../src_hls/Prj.cpp:53:11)
ERROR: [HLS 207-1228] expected unqualified-id (../src_hls/Prj.cpp:167:9)
ERROR: [HLS 207-7] expected ')' (../src_hls/Prj.cpp:376:59)
INFO: [HLS 207-66] to match this '(' (../src_hls/Prj.cpp:376:11)
ERROR: [HLS 207-3776] use of undeclared identifier 'beta' (../src_hls/Prj.cpp:378:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'alpha' (../src_hls/Prj.cpp:380:27)
ERROR: [HLS 207-7] expected ')' (../src_hls/Prj.cpp:385:68)
INFO: [HLS 207-66] to match this '(' (../src_hls/Prj.cpp:385:20)
ERROR: [HLS 207-3777] use of undeclared identifier 'd_Bj'; did you mean 'd_Wij'? (../src_hls/Prj.cpp:390:34)
INFO: [HLS 207-4436] 'd_Wij' declared here (../src_hls/Prj.cpp:385:44)
ERROR: [HLS 207-3776] use of undeclared identifier 'alpha' (../src_hls/Prj.cpp:393:38)
WARNING: [HLS 207-5554] invalid variable expr  (../src_hls/Prj.cpp:393:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'beta' (../src_hls/Prj.cpp:394:38)
WARNING: [HLS 207-5554] invalid variable expr  (../src_hls/Prj.cpp:394:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'biasmul' (../src_hls/Prj.cpp:395:38)
WARNING: [HLS 207-5554] invalid variable expr  (../src_hls/Prj.cpp:395:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'beta' (../src_hls/Prj.cpp:400:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'alpha' (../src_hls/Prj.cpp:404:21)
ERROR: [HLS 207-3776] use of undeclared identifier 'biasmul' (../src_hls/Prj.cpp:406:17)
ERROR: [HLS 207-3776] use of undeclared identifier 'd_Bj' (../src_hls/Prj.cpp:406:27)
ERROR: [HLS 207-7] expected ')' (../src_hls/Prj.cpp:426:63)
INFO: [HLS 207-66] to match this '(' (../src_hls/Prj.cpp:426:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'PRN' (../src_hls/Prj.cpp:428:45)
ERROR: [HLS 207-7] expected ')' (../src_hls/Prj.cpp:432:63)
INFO: [HLS 207-66] to match this '(' (../src_hls/Prj.cpp:432:22)
ERROR: [HLS 207-3776] use of undeclared identifier 'PRN' (../src_hls/Prj.cpp:434:45)
ERROR: [HLS 207-59] too many errors emitted, stopping now
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.3 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 297.785 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:435:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:453:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:650:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:650:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.95 seconds; current allocated memory: 299.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 50 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 83 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:396:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:400:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:400:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:400:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.87 seconds. CPU system time: 0.25 seconds. Elapsed time: 6.98 seconds; current allocated memory: 301.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.375 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:400) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 329.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Ni', 'Nj', 'alpha', 'beta' and 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 329.633 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 341.305 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.31 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.71 seconds; current allocated memory: 43.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.965 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:435:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:453:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:650:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:650:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.93 seconds; current allocated memory: 299.660 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:396:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:400:11)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('Ni,Nj,alpha,beta,biasmul' and 'd_bwsup,d_Wij,d_Xi,d_Bj,return', in function 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:400:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:400:11)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.51 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.84 seconds; current allocated memory: 5.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.098 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:436:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:454:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:651:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:651:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.71 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.04 seconds; current allocated memory: 299.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:397:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:401:11)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('Ni,Nj,alpha,beta,biasmul,return' and 'd_bwsup,d_Wij,d_Xi,d_Bj', in function 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:401:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:401:11)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.2 seconds. CPU system time: 0.49 seconds. Elapsed time: 9.58 seconds; current allocated memory: 5.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.082 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:437:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:455:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:652:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:652:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.08 seconds; current allocated memory: 299.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 57 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:398:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:402:11)
ERROR: [HLS 214-219] Vitis kernel mode requires that all s_axilite ports must be bundled into one bundle. The following ports ('Ni,Nj,alpha,beta,biasmul,return' and 'd_bwsup,d_Wij,d_Xi,d_Bj', in function 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)') have different bundle names: 'control' and 'control_r'. Consider removing the bundle names on these ports. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:402:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:11)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.12 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.57 seconds; current allocated memory: 5.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.977 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:437:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:455:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:652:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:652:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.96 seconds; current allocated memory: 273.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 51 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_bwsup' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Wij' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Xi' for cosimulation. (../src_hls/Prj.cpp:382:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'd_Bj' for cosimulation. (../src_hls/Prj.cpp:382:0)
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:398:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:402:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:402:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.23 seconds; current allocated memory: 276.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 277.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.684 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:398) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:402) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 303.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'Ni', 'Nj', 'alpha', 'beta', 'biasmul' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 303.848 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 303.848 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 315.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.58 seconds. CPU system time: 0.55 seconds. Elapsed time: 10.01 seconds; current allocated memory: 43.922 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.227 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:437:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:455:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:652:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:652:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.97 seconds; current allocated memory: 273.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:398:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:402:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:402:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.08 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.14 seconds; current allocated memory: 276.496 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.496 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.926 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:398) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:402) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 304.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 304.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 304.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 304.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi', 'Ni', 'Nj', 'alpha', 'beta', 'd_Bj', 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 304.086 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 309.402 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 321.891 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.7 seconds. CPU system time: 0.54 seconds. Elapsed time: 10.18 seconds; current allocated memory: 49.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.098 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:437:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:455:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:652:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:652:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.99 seconds; current allocated memory: 299.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 47 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 53 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 59 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 75 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'ColumnLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:398:14)
INFO: [HLS 214-291] Loop 'RowLoop' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:402:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'RowLoop'(../src_hls/Prj.cpp:402:11) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.17 seconds. Elapsed time: 7.01 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 305.883 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:382:14).
WARNING: [HLS 200-936] Cannot unroll loop 'ColumnLoop' (../src_hls/Prj.cpp:398) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'RowLoop' (../src_hls/Prj.cpp:402) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 330.168 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 330.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi', 'Ni', 'Nj', 'alpha', 'beta', 'd_Bj', 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.168 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 335.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 347.402 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.66 seconds. CPU system time: 0.48 seconds. Elapsed time: 10.04 seconds; current allocated memory: 49.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 298.098 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:461:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:479:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:676:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:676:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.97 seconds; current allocated memory: 299.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 110 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 127 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:397:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:403:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_410_1> at ../src_hls/Prj.cpp:410:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_419_2> at ../src_hls/Prj.cpp:419:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< write_bwsup> at ../src_hls/Prj.cpp:428:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:397:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:397:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:403:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:403:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:409:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'write_bwsup'(../src_hls/Prj.cpp:428:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:428:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.27 seconds. CPU system time: 0.25 seconds. Elapsed time: 7.31 seconds; current allocated memory: 302.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.070 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.391 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:409:5) and 'VITIS_LOOP_410_1'(../src_hls/Prj.cpp:410:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'compute'(../src_hls/Prj.cpp:417:5) and 'VITIS_LOOP_419_2'(../src_hls/Prj.cpp:419:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:409:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'compute' (../src_hls/Prj.cpp:417:5) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'compute' in function 'depolarize_hls'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'write_bwsup' in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 370.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln411) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_410_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_VITIS_LOOP_410_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_419_2'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' (loop 'VITIS_LOOP_419_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln418', ../src_hls/Prj.cpp:418) of variable 'temp', ../src_hls/Prj.cpp:420 on local variable 'temp', ../src_hls/Prj.cpp:418 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:420) on local variable 'temp', ../src_hls/Prj.cpp:418.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 18, loop 'VITIS_LOOP_419_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_write_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 374.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 375.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 376.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 377.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1' pipeline 'read_Wij_VITIS_LOOP_410_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_10ns_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_410_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_419_2' pipeline 'VITIS_LOOP_419_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_419_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_write_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_write_bwsup' pipeline 'write_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_write_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_write_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 382.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi', 'Ni', 'Nj', 'alpha', 'beta', 'd_Bj', 'biasmul' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 388.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 393.973 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 408.270 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.53 seconds. CPU system time: 0.65 seconds. Elapsed time: 11.07 seconds; current allocated memory: 110.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.785 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:468:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:486:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:683:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:683:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.99 seconds; current allocated memory: 299.230 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 142 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 98 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,098 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,098 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,098 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,098 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,116 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,111 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,109 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,109 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,109 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,129 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,140 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'write_bwsup' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:435:5)
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:423:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:426:14)
INFO: [HLS 214-291] Loop 'read_Wij' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:414:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_415_1' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:415:27)
INFO: [HLS 214-291] Loop 'read_Bj' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:408:5)
INFO: [HLS 214-291] Loop 'read_Xi' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Complete partitioning on dimension 2. (../src_hls/Prj.cpp:391:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:402:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:408:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:408:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:414:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'write_bwsup'(../src_hls/Prj.cpp:435:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:435:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 654.26 seconds. CPU system time: 0.25 seconds. Elapsed time: 657.74 seconds; current allocated memory: 301.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 322.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 328.930 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'depolarize_hls' (../src_hls/Prj.cpp:383:29).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:402) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:408) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Wij' (../src_hls/Prj.cpp:414) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_415_1' (../src_hls/Prj.cpp:415) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:423) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:426) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'write_bwsup' (../src_hls/Prj.cpp:435) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 390.656 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'read_Wij' in function 'depolarize_hls'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'computeCol' in function 'depolarize_hls'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'write_bwsup' in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 108.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 108.24 seconds; current allocated memory: 461.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'depolarize_hls': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.91 seconds. CPU system time: 0.08 seconds. Elapsed time: 8 seconds; current allocated memory: 544.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.05 seconds; current allocated memory: 544.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'depolarize_hls' is 32042 from HDL expression: (1'b1 == ap_CS_fsm_state45)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2001_10_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.84 seconds; current allocated memory: 589.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.96 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.12 seconds; current allocated memory: 700.645 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 730.992 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 785.18 seconds. CPU system time: 1 seconds. Elapsed time: 789.46 seconds; current allocated memory: 433.207 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:485:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:503:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:700:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:700:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.19 seconds; current allocated memory: 299.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 179 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:14)
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:427:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_403_1> at ../src_hls/Prj.cpp:403:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:394:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:394:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:394:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:427:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:427:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.39 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.47 seconds; current allocated memory: 301.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.871 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:411:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:413) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' has read operations in functions:  'read_Xi' (../src_hls/Prj.cpp:386:1), 'read_Bj' (../src_hls/Prj.cpp:394:1) and 'read_Wij' (../src_hls/Prj.cpp:402:5).

ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.35 seconds. CPU system time: 0.61 seconds. Elapsed time: 9.81 seconds; current allocated memory: 11.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:485:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:503:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:700:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:700:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.12 seconds; current allocated memory: 299.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 109 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 143 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:394:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_403_1> at ../src_hls/Prj.cpp:403:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:427:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:394:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:394:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:427:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:427:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.28 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.4 seconds; current allocated memory: 302.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.672 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 305.695 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:411:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:413) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 329.875 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:402:5) and 'VITIS_LOOP_403_1'(../src_hls/Prj.cpp:403:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:402:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 370.137 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 371.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 371.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 371.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln404) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_VITIS_LOOP_403_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 373.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 374.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 375.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' pipeline 'read_Wij_VITIS_LOOP_403_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 377.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 380.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.637 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 387.844 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 401.309 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.41 seconds. CPU system time: 0.82 seconds. Elapsed time: 11.14 seconds; current allocated memory: 103.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:486:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:504:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:701:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:701:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.21 seconds. Elapsed time: 2.03 seconds; current allocated memory: 299.211 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,334 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,363 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:440:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:394:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_403_1> at ../src_hls/Prj.cpp:403:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:427:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:394:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:394:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:427:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:427:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.12 seconds; current allocated memory: 301.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 308.012 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:411:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:413) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 334.305 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:402:5) and 'VITIS_LOOP_403_1'(../src_hls/Prj.cpp:403:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:402:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 387.797 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_403_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 394.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 409.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' pipeline 'read_Wij_VITIS_LOOP_403_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_8ns_7_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 412.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_201_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_8ns_7_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 423.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 430.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 437.617 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 444.992 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 460.621 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.75 seconds. CPU system time: 0.63 seconds. Elapsed time: 11.77 seconds; current allocated memory: 162.953 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:486:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:504:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:701:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:701:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.05 seconds; current allocated memory: 299.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 283 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:432:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:440:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:394:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_403_1> at ../src_hls/Prj.cpp:403:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:427:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:394:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:394:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:402:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:427:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:427:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.19 seconds; current allocated memory: 302.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.035 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:411:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:413) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.625 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:402:5) and 'VITIS_LOOP_403_1'(../src_hls/Prj.cpp:403:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:402:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 371.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 372.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 372.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_403_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 375.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 377.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1' pipeline 'read_Wij_VITIS_LOOP_403_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_5ns_4_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_403_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_5ns_4_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 389.828 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 394.512 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 407.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.38 seconds. CPU system time: 0.73 seconds. Elapsed time: 10.99 seconds; current allocated memory: 109.840 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.977 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:490:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:508:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:705:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:705:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.09 seconds; current allocated memory: 273.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 135 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 148 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 245 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 267 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 303 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:419:14)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:444:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:430:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_405_1> at ../src_hls/Prj.cpp:405:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:430:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:430:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.24 seconds. CPU system time: 0.16 seconds. Elapsed time: 7.1 seconds; current allocated memory: 276.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.547 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:414:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:419) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' has read operations in functions:  'read_Xi' (../src_hls/Prj.cpp:386:1), 'read_Bj' (../src_hls/Prj.cpp:395:1) and 'read_Wij' (../src_hls/Prj.cpp:404:27).

ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.12 seconds. CPU system time: 0.47 seconds. Elapsed time: 9.32 seconds; current allocated memory: 12.254 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:490:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:508:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:705:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:705:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.03 seconds; current allocated memory: 299.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 287 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:419:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:436:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:436:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:436:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:436:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:444:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_405_1> at ../src_hls/Prj.cpp:405:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:430:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:430:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:430:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.11 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.17 seconds; current allocated memory: 302.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.078 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:414:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:416) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:419) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 330.574 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from 1000000 to 1023 for loop 'VITIS_LOOP_405_1' (../src_hls/Prj.cpp:406:9) in function 'depolarize_hls'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1023) < AVE (= 1000000)) for loop 'VITIS_LOOP_405_1' (../src_hls/Prj.cpp:406:9) in function 'depolarize_hls'.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:404:5) and 'VITIS_LOOP_405_1'(../src_hls/Prj.cpp:405:27) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:404:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 371.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_405_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_405_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 374.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 375.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 378.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1' pipeline 'read_Wij_VITIS_LOOP_405_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_5ns_4_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_405_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_5ns_4_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 384.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 386.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 389.887 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 394.371 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 407.578 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.48 seconds. CPU system time: 0.57 seconds. Elapsed time: 10.93 seconds; current allocated memory: 109.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.977 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:493:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:511:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:708:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:708:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.06 seconds; current allocated memory: 273.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:421:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:447:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_406_1> at ../src_hls/Prj.cpp:406:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:433:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:433:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:433:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.2 seconds. Elapsed time: 7.16 seconds; current allocated memory: 276.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.387 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:415:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:417) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:421) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 305.012 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:404:5) and 'VITIS_LOOP_406_1'(../src_hls/Prj.cpp:406:20) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:404:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 345.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 347.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 347.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 347.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_406_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 348.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 348.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 349.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 350.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 350.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 350.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' pipeline 'read_Wij_VITIS_LOOP_406_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_5ns_4_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 354.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_5ns_4_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 358.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 360.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 364.195 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 368.910 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 381.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.51 seconds. CPU system time: 0.62 seconds. Elapsed time: 11 seconds; current allocated memory: 110.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:493:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:511:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:708:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:708:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.05 seconds; current allocated memory: 299.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,316 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,312 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,334 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,329 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,326 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,346 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,370 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:421:14)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:447:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_406_1> at ../src_hls/Prj.cpp:406:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:433:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:433:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:433:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.22 seconds; current allocated memory: 301.875 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.875 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 305.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 308.082 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:415:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:417) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:421) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 334.383 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:404:5) and 'VITIS_LOOP_406_1'(../src_hls/Prj.cpp:406:20) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:404:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 387.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_406_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 394.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 409.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 409.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' pipeline 'read_Wij_VITIS_LOOP_406_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_8ns_7_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 413.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_201_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_8ns_7_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 423.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 430.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 437.766 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 445.129 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 460.742 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.95 seconds. CPU system time: 0.69 seconds. Elapsed time: 11.91 seconds; current allocated memory: 163.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:493:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:511:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:708:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:708:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.12 seconds; current allocated memory: 299.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,112 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,110 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,110 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,110 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,132 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,126 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,123 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,123 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,123 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,143 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,155 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:420:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-248] Applying array_partition to 'Xi_local': Complete partitioning on dimension 1. (../src_hls/Prj.cpp:446:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_406_1> at ../src_hls/Prj.cpp:406:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:433:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:433:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:433:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 314.58 seconds. CPU system time: 0.49 seconds. Elapsed time: 317.5 seconds; current allocated memory: 302.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.44 seconds; current allocated memory: 347.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.09 seconds; current allocated memory: 412.582 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:417:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:417) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:420) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 24.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 24.49 seconds; current allocated memory: 510.238 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:404:5) and 'VITIS_LOOP_406_1'(../src_hls/Prj.cpp:406:20) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:404:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 65.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 65.77 seconds; current allocated memory: 612.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.24 seconds; current allocated memory: 654.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.96 seconds; current allocated memory: 654.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 654.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 654.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln408) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_VITIS_LOOP_406_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 654.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 654.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 654.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 654.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 654.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 666.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 666.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'depolarize_hls_Pipeline_read_Xi' is 32000 from HDL expression: ((icmp_ln386_fu_15085_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.53 seconds; current allocated memory: 760.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.42 seconds; current allocated memory: 847.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' pipeline 'read_Wij_VITIS_LOOP_406_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_20ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 847.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2001_10_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 849.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 873.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Bj_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 900.031 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 928.859 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 942.996 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 443.01 seconds. CPU system time: 1.54 seconds. Elapsed time: 447.14 seconds; current allocated memory: 645.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:493:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:511:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:708:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:708:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.87 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.38 seconds; current allocated memory: 299.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 236 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 254 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 249 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 290 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:420:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:439:0)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:447:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_406_1> at ../src_hls/Prj.cpp:406:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:433:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:433:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:433:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.4 seconds. CPU system time: 0.25 seconds. Elapsed time: 7.41 seconds; current allocated memory: 301.922 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.922 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.121 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:415:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:417) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:420) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 330.617 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij'(../src_hls/Prj.cpp:404:5) and 'VITIS_LOOP_406_1'(../src_hls/Prj.cpp:406:20) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij' (../src_hls/Prj.cpp:404:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 371.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 372.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 372.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 373.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 373.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_VITIS_LOOP_406_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 375.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 375.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 376.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 376.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 378.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1' pipeline 'read_Wij_VITIS_LOOP_406_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_5ns_4_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_VITIS_LOOP_406_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_20ns_22ns_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_20ns_5ns_4_24_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 384.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 389.934 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 394.660 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 407.629 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.88 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.56 seconds; current allocated memory: 110.020 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:507:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:525:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:722:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:722:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.96 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.26 seconds; current allocated memory: 299.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 447 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 437 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 460 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 455 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 452 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 502 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:427:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:430:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-248] Applying array_partition to 'Xi_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:456:8)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:457:11)
INFO: [HLS 214-248] Applying array_partition to 'Bj_local': Cyclic partitioning with factor 10 on dimension 1. (../src_hls/Prj.cpp:458:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_bwsup> at ../src_hls/Prj.cpp:404:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:416:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:443:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:404:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:443:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:443:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.49 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.44 seconds; current allocated memory: 302.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 306.730 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:425:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:427) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:430) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 331.480 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:413:5) and 'read_Wij_second'(../src_hls/Prj.cpp:416:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:413:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 382.984 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 385.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 385.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 386.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 388.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 388.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 389.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 390.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 390.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 390.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 393.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 395.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_5ns_4_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 397.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_5ns_4_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 402.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 406.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_bwsup_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 410.812 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 415.895 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 430.148 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.56 seconds. CPU system time: 0.65 seconds. Elapsed time: 12.15 seconds; current allocated memory: 132.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:507:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:525:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:722:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:722:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.94 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.26 seconds; current allocated memory: 273.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,237 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,250 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,245 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:427:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:430:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:449:0)
INFO: [HLS 214-248] Applying array_partition to 'Xi_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:456:8)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:457:11)
INFO: [HLS 214-248] Applying array_partition to 'Bj_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:458:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Xi> at ../src_hls/Prj.cpp:386:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Bj> at ../src_hls/Prj.cpp:395:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_bwsup> at ../src_hls/Prj.cpp:404:5 
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:416:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:443:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:395:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:395:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:404:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:404:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:413:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:443:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:443:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.55 seconds; current allocated memory: 276.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 281.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 286.375 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:425:5).
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:427) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:430) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 314.719 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:413:5) and 'read_Wij_second'(../src_hls/Prj.cpp:416:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:413:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 406.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 412.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 426.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 442.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 442.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 442.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 442.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 458.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 474.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 474.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 474.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 474.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 474.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 474.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 474.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 482.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_8ns_7_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 486.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_201_7_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_8ns_7_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 502.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 519.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_bwsup_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 534.980 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 547.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 569.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.57 seconds. CPU system time: 0.81 seconds. Elapsed time: 16.3 seconds; current allocated memory: 297.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.984 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:510:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:528:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:725:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:725:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.91 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.33 seconds; current allocated memory: 273.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,237 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,227 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,250 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,245 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,242 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,265 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,292 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:430:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:433:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-248] Applying array_partition to 'Xi_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:459:8)
INFO: [HLS 214-248] Applying array_partition to 'Wij_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:460:11)
INFO: [HLS 214-248] Applying array_partition to 'Bj_local': Cyclic partitioning with factor 100 on dimension 1. (../src_hls/Prj.cpp:461:11)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:419:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:446:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:396:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:396:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:406:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:406:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:446:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:446:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.49 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.49 seconds; current allocated memory: 276.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 281.523 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 286.375 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:428:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:386) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:406) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:430) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:433) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 314.820 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:416:5) and 'read_Wij_second'(../src_hls/Prj.cpp:419:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:416:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 398.141 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 72, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 402.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 416.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 416.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 416.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 417.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 417.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 428.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 428.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_32s_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62ns_64ns_125_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_8ns_7_66_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 430.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_201_7_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64s_8ns_7_68_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 446.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 463.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_bwsup_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 480.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.51 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.55 seconds; current allocated memory: 503.727 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.66 seconds; current allocated memory: 523.434 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.01 seconds. CPU system time: 0.91 seconds. Elapsed time: 15.7 seconds; current allocated memory: 251.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 271.984 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:510:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:528:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:725:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:725:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.91 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.27 seconds; current allocated memory: 273.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:430:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:433:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:452:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:419:9 
INFO: [HLS 214-376] automatically set the pipeline for Loop< store_bwsup> at ../src_hls/Prj.cpp:446:5 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:396:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:396:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:406:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:406:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:446:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:446:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.42 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.5 seconds; current allocated memory: 276.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 278.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.266 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:428:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:386) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:406) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:430) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:433) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 304.379 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:416:5) and 'read_Wij_second'(../src_hls/Prj.cpp:419:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:416:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 325.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln421) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 327.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 327.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 329.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 331.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 333.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 336.211 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 341.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 354.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.73 seconds. CPU system time: 0.74 seconds. Elapsed time: 11.29 seconds; current allocated memory: 82.359 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:512:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:530:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:727:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:727:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.04 seconds; current allocated memory: 299.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 172 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:431:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:434:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_first> at ../src_hls/Prj.cpp:416:5 
INFO: [HLS 214-291] Loop 'read_Wij_second' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:419:9)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:396:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:396:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:406:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:406:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:447:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:447:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.59 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.6 seconds; current allocated memory: 302.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.020 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'read_Wij_first' (../src_hls/Prj.cpp:416) in function 'depolarize_hls' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:429:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:386) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:406) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Wij_second' (../src_hls/Prj.cpp:419) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:447) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:431) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:434) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.133 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:416:5) and 'read_Wij_second'(../src_hls/Prj.cpp:419:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 332.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 333.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 333.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'read_Wij_first': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 335.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 338.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 344.852 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 356.574 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.25 seconds. CPU system time: 0.66 seconds. Elapsed time: 10.79 seconds; current allocated memory: 58.863 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:511:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:529:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:726:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:726:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.35 seconds. Elapsed time: 2.26 seconds; current allocated memory: 299.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:430:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:433:21)
INFO: [HLS 214-178] Inlining function 'read_Xi(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:453:0)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:453:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:453:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:453:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:453:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:419:9 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:386:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:386:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:396:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:396:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:406:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:406:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:416:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:446:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:446:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.58 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.6 seconds; current allocated memory: 302.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.066 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.016 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:428:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:386) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:396) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:406) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:446) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:430) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:433) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.133 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:416:5) and 'read_Wij_second'(../src_hls/Prj.cpp:419:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:416:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 341.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln421) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 343.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 343.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 343.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 343.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 345.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 345.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_10ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 345.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 350.578 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 356.227 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 368.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.45 seconds. CPU system time: 0.67 seconds. Elapsed time: 11.03 seconds; current allocated memory: 71.152 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:512:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:530:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:727:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:727:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.02 seconds; current allocated memory: 273.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:431:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:434:21)
INFO: [HLS 214-291] Loop 'read_Xi' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:420:9 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:387:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:397:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:397:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:407:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:407:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:447:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:447:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.29 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.32 seconds; current allocated memory: 276.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 278.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.352 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_Xi' (../src_hls/Prj.cpp:385:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:429:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:387) in function 'read_Xi': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:397) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:407) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:447) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:431) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:434) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 304.461 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:417:5) and 'read_Wij_second'(../src_hls/Prj.cpp:420:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:417:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 325.750 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 327.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln422) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 327.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 329.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_20ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 332.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 336.324 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 341.500 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 354.266 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.2 seconds. CPU system time: 0.61 seconds. Elapsed time: 10.67 seconds; current allocated memory: 82.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.984 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:512:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:530:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:727:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:727:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.99 seconds; current allocated memory: 273.648 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 177 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,126 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,122 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,122 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,122 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,145 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,141 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,138 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,138 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,138 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,160 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:431:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:434:21)
INFO: [HLS 214-291] Loop 'read_Xi' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-248] Applying array_partition to 'Xi_local': Complete partitioning on dimension 1. (../src_hls/Prj.cpp:461:8)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:420:9 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:387:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:397:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:397:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:407:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:407:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:447:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:447:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 259.41 seconds. CPU system time: 0.34 seconds. Elapsed time: 262.77 seconds; current allocated memory: 276.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.93 seconds. CPU system time: 0 seconds. Elapsed time: 3.93 seconds; current allocated memory: 307.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.8 seconds; current allocated memory: 433.875 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_Xi' (../src_hls/Prj.cpp:385:14).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:431:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:387) in function 'read_Xi': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:397) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:407) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:447) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:431) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:434) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 22.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 22.02 seconds; current allocated memory: 543.504 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:417:5) and 'read_Wij_second'(../src_hls/Prj.cpp:420:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:417:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 50.68 seconds. CPU system time: 0.13 seconds. Elapsed time: 50.81 seconds; current allocated memory: 863.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.92 seconds. CPU system time: 0.08 seconds. Elapsed time: 7.01 seconds; current allocated memory: 908.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln422) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 915.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 915.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 915.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 929.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 929.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'read_Xi' is 32001 from HDL expression: ((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11) & (icmp_ln387_1_reg_26189 == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 48.05 seconds. CPU system time: 1.69 seconds. Elapsed time: 49.74 seconds; current allocated memory: 3.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_20ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.76 seconds; current allocated memory: 3.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_2001_10_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 3.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'depolarize_hls' is 32160 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Bj_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.92 seconds. CPU system time: 1.39 seconds. Elapsed time: 27.32 seconds; current allocated memory: 5.071 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 5.071 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 5.071 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 430.86 seconds. CPU system time: 4.25 seconds. Elapsed time: 438.2 seconds; current allocated memory: 4.806 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.984 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:512:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:530:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:727:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:727:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.22 seconds; current allocated memory: 273.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 130 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 140 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:431:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:434:21)
INFO: [HLS 214-291] Loop 'read_Xi' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-178] Inlining function 'read_Bj(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'read_Wij(float*, float*, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-178] Inlining function 'store_bwsup(float*, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:454:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:420:9 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:387:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:397:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:397:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:407:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:407:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:447:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:447:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.27 seconds. Elapsed time: 7.17 seconds; current allocated memory: 276.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.379 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_Xi' (../src_hls/Prj.cpp:385:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:429:5).
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:387) in function 'read_Xi': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:397) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:407) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:447) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:431) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:434) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 304.613 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_Wij_first'(../src_hls/Prj.cpp:417:5) and 'read_Wij_second'(../src_hls/Prj.cpp:420:9) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:417:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 325.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'read_Xi': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 327.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln422) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 327.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 327.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'compute_depolarize': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 328.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 328.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 329.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 329.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10ns_20s_20ns_20_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 331.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_depolarize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_20s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_depolarize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 332.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Wij_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 336.234 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 341.172 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 354.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.08 seconds. CPU system time: 0.69 seconds. Elapsed time: 10.72 seconds; current allocated memory: 82.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file depolarize_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 151.72 seconds. CPU system time: 9.42 seconds. Elapsed time: 178.69 seconds; current allocated memory: 8.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:503:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:521:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:718:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:718:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.07 seconds; current allocated memory: 273.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 136 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 161 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'computeCol' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:431:5)
INFO: [HLS 214-291] Loop 'computeRow' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:434:21)
INFO: [HLS 214-291] Loop 'read_Xi' is marked as complete unroll implied by the pipeline pragma (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< read_Wij_second> at ../src_hls/Prj.cpp:420:9 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:387:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:387:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:397:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:397:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:407:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:407:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:417:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:447:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:447:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.19 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.13 seconds; current allocated memory: 276.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 280.484 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_Xi' (../src_hls/Prj.cpp:385:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'compute_depolarize' (../src_hls/Prj.cpp:429:5).
WARNING: [HLS 200-936] Cannot unroll loop 'store_bwsup' (../src_hls/Prj.cpp:447) in function 'store_bwsup': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:407) in function 'read_bwsup': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:387) in function 'read_Xi': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:397) in function 'read_Bj': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeCol' (../src_hls/Prj.cpp:431) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'computeRow' (../src_hls/Prj.cpp:434) in function 'compute_depolarize': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'd_bwsup, d_Wij, d_Xi, d_Bj' has read operations in functions:  'read_Xi' (../src_hls/Prj.cpp:385:1), 'read_Bj' (../src_hls/Prj.cpp:397:1), 'read_bwsup' (../src_hls/Prj.cpp:407:1) and 'read_Wij' (../src_hls/Prj.cpp:417:5).

ERROR: [HLS 200-979] Variable 'bwsup_local' (../src_hls/Prj.cpp:464) failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Variable 'bwsup_local' has write operations in process function 'read_bwsup' (../src_hls/Prj.cpp:407:1) (around ../src_hls/Prj.cpp:469).
INFO: [HLS 200-992] Variable 'bwsup_local' has read and write operations in process function 'compute_depolarize' (../src_hls/Prj.cpp:429:5) (around ../src_hls/Prj.cpp:471).
ERROR: [HLS 200-779] Non-shared array 'bwsup_local' (../src_hls/Prj.cpp:464) failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Variable 'bwsup_local' has write operations in process function 'read_bwsup' (../src_hls/Prj.cpp:407:1) (around ../src_hls/Prj.cpp:469).
INFO: [HLS 200-992] Variable 'bwsup_local' has read and write operations in process function 'compute_depolarize' (../src_hls/Prj.cpp:429:5) (around ../src_hls/Prj.cpp:471).
INFO: [HLS 200-992] Variable 'bwsup_local' has read operations in process function 'store_bwsup' (../src_hls/Prj.cpp:447:1) (around ../src_hls/Prj.cpp:472).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.09 seconds. CPU system time: 0.51 seconds. Elapsed time: 9.38 seconds; current allocated memory: 12.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'compute_depolarize' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float_stream' (aka 'stream<float>') to 'float *' for 4th argument (../src_hls/Prj.cpp:511:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.32 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.43 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 272.023 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
ERROR: [HLS 207-3339] no matching function for call to 'compute_depolarize' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'float_stream' (aka 'stream<float>') to 'float *' for 4th argument (../src_hls/Prj.cpp:520:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.4 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
ERROR: [HLS 207-3337] type 'float_stream' (aka 'stream<float>') does not provide a subscript operator (../src_hls/Prj.cpp:523:29)
ERROR: [HLS 207-3337] type 'float_stream' (aka 'stream<float>') does not provide a subscript operator (../src_hls/Prj.cpp:536:16)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.32 seconds. CPU system time: 0.14 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:597:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:615:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:812:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:812:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.22 seconds; current allocated memory: 299.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:558:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:567:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:561:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:560:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:559:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_526_2> at ../src_hls/Prj.cpp:526:27 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_513_1'(../src_hls/Prj.cpp:513:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:513:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:484:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_495_1'(../src_hls/Prj.cpp:495:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:495:20)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_504_1'(../src_hls/Prj.cpp:504:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:504:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_543_1'(../src_hls/Prj.cpp:543:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:543:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.42 seconds. CPU system time: 0.3 seconds. Elapsed time: 7.49 seconds; current allocated memory: 302.117 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.117 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.102 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:555) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:555) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:555) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream.1' (../src_hls/Prj.cpp:555) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:555) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.852 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'VITIS_LOOP_530_3' in function 'depolarize_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_484_1' (../src_hls/Prj.cpp:484:20) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 390.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_513_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_513_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 391.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_484_1_VITIS_LOOP_485_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_484_1_VITIS_LOOP_485_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_495_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_495_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_504_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_504_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_526_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_526_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_526_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_3'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' (loop 'VITIS_LOOP_530_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln523', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564) of variable 'temp', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564 on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564) on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' (loop 'VITIS_LOOP_530_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln523', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564) of variable 'temp', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564 on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564) on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' (loop 'VITIS_LOOP_530_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln523', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564) of variable 'temp', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564 on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564) on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' (loop 'VITIS_LOOP_530_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln523', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564) of variable 'temp', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564 on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:533->../src_hls/Prj.cpp:564) on local variable 'temp', ../src_hls/Prj.cpp:523->../src_hls/Prj.cpp:564.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 16, loop 'VITIS_LOOP_530_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 393.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 393.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_543_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 394.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_513_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_513_1' pipeline 'VITIS_LOOP_513_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_513_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_513_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 395.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2' pipeline 'VITIS_LOOP_484_1_VITIS_LOOP_485_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_484_1_VITIS_LOOP_485_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_495_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_495_1' pipeline 'VITIS_LOOP_495_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_495_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_495_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_504_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_504_1' pipeline 'VITIS_LOOP_504_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_504_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_504_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 399.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_526_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_526_2' pipeline 'VITIS_LOOP_526_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_526_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 400.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_530_3' pipeline 'VITIS_LOOP_530_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_530_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 401.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_543_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_543_1' pipeline 'VITIS_LOOP_543_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_VITIS_LOOP_543_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_543_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 402.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_1_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 406.434 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 411.535 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 424.723 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.83 seconds. CPU system time: 0.74 seconds. Elapsed time: 11.5 seconds; current allocated memory: 127.133 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:604:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:622:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:819:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:819:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.21 seconds; current allocated memory: 299.367 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 263 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 124 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 123 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 137 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 198 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:565:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:568:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:567:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:566:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_532_1> at ../src_hls/Prj.cpp:532:27 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:518:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:518:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:498:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:498:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:508:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:508:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:550:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:550:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.34 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.35 seconds; current allocated memory: 302.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.098 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.074 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:562) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:562) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:562) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream.1' (../src_hls/Prj.cpp:562) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:562) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.824 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 1023 for loop 'VITIS_LOOP_536_2' in function 'depolarize_hls'.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 390.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 391.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 392.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 392.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_532_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_532_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 393.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_536_2'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' (loop 'VITIS_LOOP_536_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571) of variable 'temp', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' (loop 'VITIS_LOOP_536_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571) of variable 'temp', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' (loop 'VITIS_LOOP_536_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571) of variable 'temp', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' (loop 'VITIS_LOOP_536_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571) of variable 'temp', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:539->../src_hls/Prj.cpp:571) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:571.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 16, loop 'VITIS_LOOP_536_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 393.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 393.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 394.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 395.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 399.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_532_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_532_1' pipeline 'VITIS_LOOP_532_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_532_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 400.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_536_2' pipeline 'VITIS_LOOP_536_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_536_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 401.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 402.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-278] Implementing memory 'depolarize_hls_Xi_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_1_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 406.406 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 411.113 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 424.637 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.79 seconds. CPU system time: 0.64 seconds. Elapsed time: 11.36 seconds; current allocated memory: 127.109 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:600:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:618:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:815:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:815:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.88 seconds; current allocated memory: 299.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:561:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:567:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:563:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:562:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:518:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:518:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:498:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:498:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:508:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:508:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:546:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:546:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.88 seconds. CPU system time: 0.24 seconds. Elapsed time: 6.94 seconds; current allocated memory: 302.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.957 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:558) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:558) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:558) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:558) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:558) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.527 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:528:2) and 'VITIS_LOOP_530_1'(../src_hls/Prj.cpp:530:24) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:528:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 380.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 381.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_530_1'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' (loop 'VITIS_LOOP_530_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567) of variable 'temp', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' (loop 'VITIS_LOOP_530_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567) of variable 'temp', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' (loop 'VITIS_LOOP_530_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567) of variable 'temp', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' (loop 'VITIS_LOOP_530_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567) of variable 'temp', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:534->../src_hls/Prj.cpp:567) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:567.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 16, loop 'VITIS_LOOP_530_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 386.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_VITIS_LOOP_530_1' pipeline 'VITIS_LOOP_530_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_VITIS_LOOP_530_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 394.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 399.590 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 412.738 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4.82 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.35 seconds; current allocated memory: 115.086 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:601:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:619:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:816:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:816:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.92 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.31 seconds; current allocated memory: 299.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:562:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:568:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:565:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:563:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:518:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:518:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:498:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:498:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:508:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:508:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:547:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:547:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.38 seconds; current allocated memory: 302.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.961 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.535 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:528:2) and 'computeRow'(../src_hls/Prj.cpp:531:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:528:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 388.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 389.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 394.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 399.617 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 412.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.88 seconds. CPU system time: 0.7 seconds. Elapsed time: 11.46 seconds; current allocated memory: 115.105 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:601:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:619:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:816:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:816:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.1 seconds; current allocated memory: 299.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:562:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:568:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:565:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:563:5)
INFO: [HLS 214-376] automatically set the pipeline for Loop< computeRow> at ../src_hls/Prj.cpp:531:6 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:518:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:518:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:498:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:498:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:508:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:508:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:547:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:547:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.22 seconds. Elapsed time: 7.28 seconds; current allocated memory: 302.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.059 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.961 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.656 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:528:2) and 'computeRow'(../src_hls/Prj.cpp:531:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:528:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 381.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 18, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 394.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 399.855 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 412.754 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.52 seconds. CPU system time: 0.6 seconds. Elapsed time: 11.04 seconds; current allocated memory: 115.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:601:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:619:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:816:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:816:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.83 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.14 seconds; current allocated memory: 299.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:562:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:568:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:565:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:564:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:563:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:518:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:518:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:498:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:498:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:508:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:508:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:547:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:547:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.43 seconds. CPU system time: 0.34 seconds. Elapsed time: 7.56 seconds; current allocated memory: 302.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 302.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 305.957 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:559) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 330.531 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:528:2) and 'computeRow'(../src_hls/Prj.cpp:531:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:528:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 380.379 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 381.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'depolarize_hls_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568) [33]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln529', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568) of variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:568 on local variable 'temp', ../src_hls/Prj.cpp:529->../src_hls/Prj.cpp:568 [35]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 386.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 391.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 394.852 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 399.852 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 412.781 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.94 seconds. CPU system time: 0.81 seconds. Elapsed time: 11.64 seconds; current allocated memory: 115.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:486:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:489:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:501:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:512:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:523:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:534:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:538:9)
WARNING: [HLS 207-5559] missing argument for 'max' (../src_hls/Prj.cpp:555:9)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:609:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:627:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:824:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:824:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.12 seconds; current allocated memory: 299.949 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:579:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.33 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.4 seconds; current allocated memory: 302.242 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.242 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 304.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.234 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.812 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 380.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 382.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'depolarize_hls_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) [33]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 [35]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 390.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 395.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 400.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 413.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.59 seconds. CPU system time: 0.74 seconds. Elapsed time: 11.24 seconds; current allocated memory: 115.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 271.980 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:609:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:627:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:824:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:824:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.84 seconds. CPU system time: 0.23 seconds. Elapsed time: 2.11 seconds; current allocated memory: 273.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:579:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.48 seconds. CPU system time: 0.33 seconds. Elapsed time: 7.61 seconds; current allocated memory: 276.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 276.441 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 278.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 280.363 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 305.105 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 354.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 356.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 356.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 357.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 357.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'depolarize_hls_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) [34]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 [36]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 357.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 357.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 358.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 358.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 359.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 359.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 359.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 360.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 363.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 364.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 365.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 369.254 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 374.230 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 387.207 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.91 seconds. CPU system time: 0.71 seconds. Elapsed time: 11.49 seconds; current allocated memory: 115.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:610:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:628:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:825:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:825:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.16 seconds; current allocated memory: 299.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 257 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'stream_bwsup(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:519:0)
WARNING: [HLS 214-273] In function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:482:0)
WARNING: [HLS 214-273] In function 'stream_Xi(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:497:0)
WARNING: [HLS 214-273] In function 'stream_Bj(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:508:0)
WARNING: [HLS 214-273] In function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:530:0)
WARNING: [HLS 214-273] In function 'store_bwsup(hls::stream<float, 0>&, float*, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:551:0)
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:2)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:10)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.23 seconds. Elapsed time: 7.48 seconds; current allocated memory: 302.020 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.020 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.113 MB.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream1.i' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Wij_stream2.i' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream3.i' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream4.i' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out5.i' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'depolarize_hls' (../src_hls/Prj.cpp:561:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry13_proc'
	 'Loop_read_bwsup_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 330.793 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'Loop_read_bwsup_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'Loop_read_bwsup_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'Loop_read_bwsup_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-1449] Process Loop_read_bwsup_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 411.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 411.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 412.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'Loop_read_bwsup_proc_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:577) [34]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:577) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:577 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:577 [36]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 413.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 415.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 415.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 417.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 418.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 419.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 420.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 426.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'd_Wij_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_Xi_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_Bj_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'biasmul_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Ni_c_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Nj_c_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Ni_cast_loc_channel_U(depolarize_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln522_1_loc_channel_U(depolarize_hls_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_ln522_cast_loc_channel_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 430.543 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 434.250 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 448.098 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.15 seconds. CPU system time: 0.64 seconds. Elapsed time: 11.7 seconds; current allocated memory: 150.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:610:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:628:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:825:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:825:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.04 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.22 seconds. CPU system time: 0.24 seconds. Elapsed time: 7.25 seconds; current allocated memory: 302.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.090 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.711 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 381.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'depolarize_hls_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:577) [34]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:577) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:577 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:577 [36]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 391.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 394.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 399.961 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 412.922 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.47 seconds. CPU system time: 0.63 seconds. Elapsed time: 10.99 seconds; current allocated memory: 115.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:609:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:627:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:824:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:824:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.8 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.12 seconds; current allocated memory: 299.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:579:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.14 seconds. CPU system time: 0.28 seconds. Elapsed time: 7.22 seconds; current allocated memory: 302.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 306.094 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.707 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 381.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 17, loop 'computeRow'
WARNING: [HLS 200-871] Estimated clock period (7.536 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'depolarize_hls_Pipeline_computeRow' consists of the following:
	'fadd' operation 32 bit ('temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) [34]  (5.926 ns)
	'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 [36]  (1.610 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 399.953 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 412.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.39 seconds. CPU system time: 0.63 seconds. Elapsed time: 11.03 seconds; current allocated memory: 115.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:609:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:627:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:824:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:824:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.95 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:579:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.01 seconds. CPU system time: 0.18 seconds. Elapsed time: 6.98 seconds; current allocated memory: 302.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 306.094 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.707 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 381.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576.
WARNING: [HLS 200-880] The II Violation in module 'depolarize_hls_Pipeline_computeRow' (loop 'computeRow'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('temp_1_write_ln535', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576) of variable 'temp', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576 on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576 and 'load' operation 32 bit ('temp_1_load', ../src_hls/Prj.cpp:542->../src_hls/Prj.cpp:576) on local variable 'temp', ../src_hls/Prj.cpp:535->../src_hls/Prj.cpp:576.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 391.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.938 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 399.695 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 412.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.15 seconds. CPU system time: 0.57 seconds. Elapsed time: 10.6 seconds; current allocated memory: 115.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:609:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:627:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:824:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:824:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.7 seconds. CPU system time: 0.29 seconds. Elapsed time: 2.04 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:570:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:579:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.14 seconds. CPU system time: 0.32 seconds. Elapsed time: 7.24 seconds; current allocated memory: 302.184 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.184 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.090 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:567) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.828 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 386.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 387.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 389.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 391.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 394.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 399.922 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 412.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.26 seconds. CPU system time: 0.8 seconds. Elapsed time: 10.93 seconds; current allocated memory: 115.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:610:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:628:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:825:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:825:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.82 seconds. CPU system time: 0.27 seconds. Elapsed time: 2.32 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 257 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 113 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 117 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 183 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'stream_bwsup(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:519:0)
WARNING: [HLS 214-273] In function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:482:0)
WARNING: [HLS 214-273] In function 'stream_Xi(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:497:0)
WARNING: [HLS 214-273] In function 'stream_Bj(float*, hls::stream<float, 0>&, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:508:0)
WARNING: [HLS 214-273] In function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:530:0)
WARNING: [HLS 214-273] In function 'store_bwsup(hls::stream<float, 0>&, float*, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (../src_hls/Prj.cpp:551:0)
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:10)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:10)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.32 seconds. CPU system time: 0.31 seconds. Elapsed time: 7.42 seconds; current allocated memory: 302.223 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.223 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.109 MB.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream1.i' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Wij_stream2.i' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream3.i' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream4.i' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out5.i' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'depolarize_hls' (../src_hls/Prj.cpp:561:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'Block_entry13_proc'
	 'Loop_read_bwsup_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 330.672 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'Loop_read_bwsup_proc' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'Loop_read_bwsup_proc'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'Loop_read_bwsup_proc' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-1449] Process Loop_read_bwsup_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 409.512 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 411.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 411.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 412.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 412.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 413.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 413.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 413.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_read_bwsup_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 414.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 414.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 415.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry13_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 416.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 417.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 419.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 420.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 422.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_read_bwsup_proc_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_read_bwsup_proc_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_read_bwsup_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_read_bwsup_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 426.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'd_Wij_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_Xi_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'alpha_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_Bj_c_U(depolarize_hls_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'biasmul_c_U(depolarize_hls_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Ni_c_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Nj_c_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Ni_cast_loc_channel_U(depolarize_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln522_1_loc_channel_U(depolarize_hls_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'select_ln522_cast_loc_channel_U(depolarize_hls_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 430.484 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 434.180 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 448.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.89 seconds. CPU system time: 0.78 seconds. Elapsed time: 11.73 seconds; current allocated memory: 150.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:610:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:628:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:825:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:825:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.75 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.05 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.03 seconds. CPU system time: 0.26 seconds. Elapsed time: 7.09 seconds; current allocated memory: 302.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.938 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.098 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.582 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 380.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 381.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 381.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 391.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 399.926 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 412.902 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.18 seconds. CPU system time: 0.65 seconds. Elapsed time: 10.7 seconds; current allocated memory: 115.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.719 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:613:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:631:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:828:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:828:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.68 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.04 seconds; current allocated memory: 299.500 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'read_bwsup', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (../src_hls/Prj.cpp:524:5)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.56 seconds. CPU system time: 0.52 seconds. Elapsed time: 9.04 seconds; current allocated memory: 3.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:613:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:631:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:828:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:828:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.34 seconds. Elapsed time: 2.11 seconds; current allocated memory: 299.430 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:583:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:576:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:575:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:524:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:524:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:512:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:512:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:557:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:557:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.26 seconds. CPU system time: 0.15 seconds. Elapsed time: 7.2 seconds; current allocated memory: 302.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 303.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.098 MB.
WARNING: [HLS 200-936] Cannot unroll loop 'read_bwsup' (../src_hls/Prj.cpp:524) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Xi' (../src_hls/Prj.cpp:500) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'read_Bj' (../src_hls/Prj.cpp:512) in function 'depolarize_hls': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:571) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:571) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:571) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:571) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:571) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.707 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:536:2) and 'computeRow'(../src_hls/Prj.cpp:540:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:536:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 352.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 355.660 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 355.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 355.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 356.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 357.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 361.078 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 366.434 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 378.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.13 seconds. CPU system time: 0.61 seconds. Elapsed time: 10.67 seconds; current allocated memory: 81.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.715 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:610:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:628:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:825:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:825:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.66 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.06 seconds; current allocated memory: 299.434 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:580:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:577:5)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.98 seconds. CPU system time: 0.2 seconds. Elapsed time: 6.97 seconds; current allocated memory: 301.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 301.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.934 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.090 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 330.711 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 380.504 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 381.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 382.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 383.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 388.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 391.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 399.922 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 412.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.09 seconds. CPU system time: 0.7 seconds. Elapsed time: 10.72 seconds; current allocated memory: 115.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 297.711 MB.
INFO: [HLS 200-10] Analyzing design file '../src_hls/Prj.cpp' ... 
WARNING: [HLS 207-5566] unexpected pragma argument 'compute_depolarize', expects function/operation (../src_hls/Prj.cpp:576:34)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:611:78)
WARNING: [HLS 207-5292] unused parameter 'eps' (../src_hls/Prj.cpp:629:151)
WARNING: [HLS 207-5292] unused parameter 'field' (../src_hls/Prj.cpp:826:30)
WARNING: [HLS 207-5292] unused parameter 'f' (../src_hls/Prj.cpp:826:43)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 2.21 seconds; current allocated memory: 299.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 101 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 106 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 126 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/miahafiz/BCPNN_HLS/HLS_Proj/depolarize_hls/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'stream_bwsup(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:571:5)
INFO: [HLS 214-131] Inlining function 'store_bwsup(hls::stream<float, 0>&, float*, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:581:5)
INFO: [HLS 214-131] Inlining function 'compute_depolarize(hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, hls::stream<float, 0>&, int, int, float, float, float)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:578:2)
INFO: [HLS 214-131] Inlining function 'stream_Bj(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:574:5)
INFO: [HLS 214-131] Inlining function 'stream_Xi(float*, hls::stream<float, 0>&, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:573:5)
INFO: [HLS 214-131] Inlining function 'stream_Wij(float*, hls::stream<float, 0>&, int, int)' into 'depolarize_hls(float*, float*, float*, int, int, float, float, float*, float)' (../src_hls/Prj.cpp:572:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_bwsup'(../src_hls/Prj.cpp:522:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:522:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:485:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Xi'(../src_hls/Prj.cpp:500:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:500:5)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'read_Bj'(../src_hls/Prj.cpp:511:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:511:5)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'store_bwsup'(../src_hls/Prj.cpp:554:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src_hls/Prj.cpp:554:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.19 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 303.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 306.133 MB.
WARNING: [HLS 200-805] An internal stream 'Wij_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Xi_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'Bj_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'bwsup_stream_out' (../src_hls/Prj.cpp:568) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 330.746 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'computeCol'(../src_hls/Prj.cpp:533:2) and 'computeRow'(../src_hls/Prj.cpp:537:6) in function 'depolarize_hls' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_Wij_first' (../src_hls/Prj.cpp:485:5) in function 'depolarize_hls'.
WARNING: [HLS 200-960] Cannot flatten loop 'computeCol' (../src_hls/Prj.cpp:533:2) in function 'depolarize_hls' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 380.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'depolarize_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 381.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 381.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Wij_first_read_Wij_second'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'read_Wij_first_read_Wij_second'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Xi'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Xi'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 382.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 382.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_Bj'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_Bj'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'computeRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 16, loop 'computeRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 383.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'store_bwsup'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'store_bwsup'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 384.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 384.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 385.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 385.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_bwsup' pipeline 'read_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_bwsup/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 385.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second' pipeline 'read_Wij_first_read_Wij_second' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Wij_first_read_Wij_second'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Xi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Xi' pipeline 'read_Xi' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Xi/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Xi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 387.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_read_Bj' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_read_Bj' pipeline 'read_Bj' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_read_Bj/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_read_Bj'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_computeRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_computeRow' pipeline 'computeRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_computeRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 390.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls_Pipeline_store_bwsup' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'depolarize_hls_Pipeline_store_bwsup' pipeline 'store_bwsup' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'depolarize_hls_Pipeline_store_bwsup/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls_Pipeline_store_bwsup'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 391.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depolarize_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_bwsup' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Wij' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Xi' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Ni' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/Nj' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/beta' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/d_Bj' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'depolarize_hls/biasmul' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'depolarize_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'd_bwsup', 'd_Wij', 'd_Xi' and 'd_Bj' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depolarize_hls'.
INFO: [RTMG 210-285] Implementing FIFO 'Wij_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Xi_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Bj_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bwsup_stream_out_U(depolarize_hls_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 395.004 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 399.605 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 412.941 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for depolarize_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for depolarize_hls.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.43 seconds. CPU system time: 0.57 seconds. Elapsed time: 10.96 seconds; current allocated memory: 115.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl vhdl -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file depolarize_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 124.76 seconds. CPU system time: 7.23 seconds. Elapsed time: 241.52 seconds; current allocated memory: 8.715 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/miahafiz/BCPNN_HLS/HLS_Proj
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7a200tfbg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -output /home/miahafiz/BCPNN_HLS/HLS_Proj -rtl vhdl -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output /home/miahafiz/BCPNN_HLS/HLS_Proj 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 123.31 seconds. CPU system time: 5.72 seconds. Elapsed time: 232.7 seconds; current allocated memory: 8.758 MB.
