Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'glue'

Design Information
------------------
Command Line   : map -timing -ol high -detail -pr b -register_duplication -w
xc6slx9.ngd 
Target Device  : xc6slx9
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jul  6 09:33:05 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   12
Slice Logic Utilization:
  Number of Slice Registers:                 1,662 out of  11,440   14%
    Number used as Flip Flops:               1,662
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      2,121 out of   5,720   37%
    Number used as logic:                    1,998 out of   5,720   34%
      Number using O6 output only:           1,609
      Number using O5 output only:              51
      Number using O5 and O6:                  338
      Number used as ROM:                        0
    Number used as Memory:                      62 out of   1,440    4%
      Number used as Dual Port RAM:             44
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 44
      Number used as Single Port RAM:            0
      Number used as Shift Register:            18
        Number using O6 output only:             2
        Number using O5 output only:             0
        Number using O5 and O6:                 16
    Number used exclusively as route-thrus:     61
      Number with same-slice register load:     58
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   728 out of   1,430   50%
  Number of MUXCYs used:                       368 out of   2,860   12%
  Number of LUT Flip Flop pairs used:        2,419
    Number with an unused Flip Flop:           903 out of   2,419   37%
    Number with an unused LUT:                 298 out of   2,419   12%
    Number of fully used LUT-FF pairs:       1,218 out of   2,419   50%
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             496 out of  11,440    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        45 out of     200   22%
    Number of LOCed IOBs:                       13 out of      45   28%
    IOB Flip Flops:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        17 out of      32   53%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       1 out of      16    6%
    Number used as BUFGs:                        1
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   3 out of     200    1%
    Number used as ILOGIC2s:                     3
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   1 out of     200    1%
    Number used as OLOGIC2s:                     1
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            4 out of      16   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.93

Peak Memory Usage:  732 MB
Total REAL time to MAP completion:  3 mins 19 secs 
Total CPU time to MAP completion:   3 mins 18 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Timing:3402 - The Clock Modifying COMP, clk81.clkgen81/dcm_sp_inst, has the attribute CLK_FEEDBACK set to NONE.  No phase
   relationship exists between the input and output clocks of this Clock Modifying COMP. Data paths between these clock domains must be
   constrained using FROM/TO constraints.
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R25_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R15_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R11_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R14_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R23_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R22_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R13_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R21_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R24_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <glue_bram/pipeline/regfile/Mram_R12_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:LIT:243 - Logical network gpio<39> has no load.
INFO:LIT:243 - Logical network gpio<38> has no load.
INFO:LIT:243 - Logical network gpio<37> has no load.
INFO:LIT:243 - Logical network gpio<36> has no load.
INFO:LIT:243 - Logical network gpio<35> has no load.
INFO:LIT:243 - Logical network gpio<34> has no load.
INFO:LIT:243 - Logical network gpio<33> has no load.
INFO:LIT:243 - Logical network gpio<32> has no load.
INFO:LIT:243 - Logical network glue_bram/pipeline/regfile/Mram_R162/SPO has no
   load.
INFO:LIT:243 - Logical network glue_bram/pipeline/regfile/Mram_R161/SPO has no
   load.
INFO:LIT:243 - Logical network glue_bram/pipeline/regfile/Mram_R262/SPO has no
   load.
INFO:LIT:243 - Logical network glue_bram/pipeline/regfile/Mram_R261/SPO has no
   load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:159 - Net Timing constraints on signal clk_25m are pushed forward
   through input buffer.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 45 IOs, 13 are locked
   and 32 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_22" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_22) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_23" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_23) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_24" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_24) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_25" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_25) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_26" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_26) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_27" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_27) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_28" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_28) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_29" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_29) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_30" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_30) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_31" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_31) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_32" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>_REPLICA_32) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_mem_byte_sel_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_mem_byte_sel<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_97" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_97) was replicated from FLOP
   symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_98" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_98) was replicated from FLOP
   symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_99" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_99) was replicated from FLOP
   symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_100" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_100) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_101" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_101) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_102" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_102) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_103" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_103) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_104" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_104) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_105" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_105) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_106" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_106) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_107" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_107) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_108" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_108) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_109" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_109) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_110" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>_REPLICA_110) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_0" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<0>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_111" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_111) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_112" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_112) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_113" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_113) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_114" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_114) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_115" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_115) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_116" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_116) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_117" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_117) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_118" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_118) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_119" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_119) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol
   "glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_120" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>_REPLICA_120) was replicated from
   FLOP symbol "glue_bram/pipeline/EX_MEM_shift_funct_1" (Output Signal =
   glue_bram/pipeline/EX_MEM_shift_funct<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_141"
   (Output Signal = glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_141) was
   replicated from FLOP symbol "glue_bram/pipeline/ID_EX_op_minor_1" (Output
   Signal = glue_bram/pipeline/ID_EX_op_minor<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_142"
   (Output Signal = glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_142) was
   replicated from FLOP symbol "glue_bram/pipeline/ID_EX_op_minor_1" (Output
   Signal = glue_bram/pipeline/ID_EX_op_minor<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_143"
   (Output Signal = glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_143) was
   replicated from FLOP symbol "glue_bram/pipeline/ID_EX_op_minor_1" (Output
   Signal = glue_bram/pipeline/ID_EX_op_minor<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_144"
   (Output Signal = glue_bram/pipeline/ID_EX_op_minor<1>_REPLICA_144) was
   replicated from FLOP symbol "glue_bram/pipeline/ID_EX_op_minor_1" (Output
   Signal = glue_bram/pipeline/ID_EX_op_minor<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/EX_MEM_take_branch_REPLICA_151" (Output
   Signal = glue_bram/EX_MEM_take_branch_REPLICA_151) was replicated from FLOP
   symbol "glue_bram/EX_MEM_take_branch" (Output Signal =
   glue_bram/EX_MEM_take_branch)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_155"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_155) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_156"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_156) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_157"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_157) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_158"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_158) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_159"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_159) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_160"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_160) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_161"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_161) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_162"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_162) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_163"
   (Output Signal = glue_bram/pipeline/MEM_WB_mem_cycle_REPLICA_163) was
   replicated from FLOP symbol "glue_bram/pipeline/MEM_WB_mem_cycle" (Output
   Signal = glue_bram/pipeline/MEM_WB_mem_cycle)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_13_REPLICA_164" (Output
   Signal = glue_bram/pipeline/R_mul_a_13_REPLICA_164) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_13" (Output Signal =
   glue_bram/pipeline/R_mul_a<13>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_8_REPLICA_165" (Output
   Signal = glue_bram/pipeline/R_mul_a_8_REPLICA_165) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_8" (Output Signal =
   glue_bram/pipeline/R_mul_a<8>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_15_REPLICA_166" (Output
   Signal = glue_bram/pipeline/R_mul_a_15_REPLICA_166) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_15" (Output Signal =
   glue_bram/pipeline/R_mul_a<15>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_9_REPLICA_167" (Output
   Signal = glue_bram/pipeline/R_mul_a_9_REPLICA_167) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_9" (Output Signal =
   glue_bram/pipeline/R_mul_a<9>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_12_REPLICA_168" (Output
   Signal = glue_bram/pipeline/R_mul_a_12_REPLICA_168) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_12" (Output Signal =
   glue_bram/pipeline/R_mul_a<12>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_16_REPLICA_169" (Output
   Signal = glue_bram/pipeline/R_mul_a_16_REPLICA_169) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_16" (Output Signal =
   glue_bram/pipeline/R_mul_a<16>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_11_REPLICA_170" (Output
   Signal = glue_bram/pipeline/R_mul_a_11_REPLICA_170) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_11" (Output Signal =
   glue_bram/pipeline/R_mul_a<11>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_14_REPLICA_171" (Output
   Signal = glue_bram/pipeline/R_mul_a_14_REPLICA_171) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_14" (Output Signal =
   glue_bram/pipeline/R_mul_a<14>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_10_REPLICA_172" (Output
   Signal = glue_bram/pipeline/R_mul_a_10_REPLICA_172) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_10" (Output Signal =
   glue_bram/pipeline/R_mul_a<10>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_7_REPLICA_173" (Output
   Signal = glue_bram/pipeline/R_mul_a_7_REPLICA_173) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_7" (Output Signal =
   glue_bram/pipeline/R_mul_a<7>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_6_REPLICA_174" (Output
   Signal = glue_bram/pipeline/R_mul_a_6_REPLICA_174) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_6" (Output Signal =
   glue_bram/pipeline/R_mul_a<6>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_0_REPLICA_175" (Output
   Signal = glue_bram/pipeline/R_mul_a_0_REPLICA_175) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_0" (Output Signal =
   glue_bram/pipeline/R_mul_a<0>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_1_REPLICA_176" (Output
   Signal = glue_bram/pipeline/R_mul_a_1_REPLICA_176) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_1" (Output Signal =
   glue_bram/pipeline/R_mul_a<1>)
INFO:Pack:1679 - FLOP symbol "glue_bram/pipeline/R_mul_a_4_REPLICA_177" (Output
   Signal = glue_bram/pipeline/R_mul_a_4_REPLICA_177) was replicated from FLOP
   symbol "glue_bram/pipeline/R_mul_a_4" (Output Signal =
   glue_bram/pipeline/R_mul_a<4>)
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clk81.clkgen81/dcm_sp_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away
  55 Block(s) redundant

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<30>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<29>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<28>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<27>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<26>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<25>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<24>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<23>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<22>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<21>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<20>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<19>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<18>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<17>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<16>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<15>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<14>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<13>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<12>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<11>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<10>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<9>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<8>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<7>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<6>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<5>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<4>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<3>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<2>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_cy<1>_rt
LUT1 		glue_bram/G_timer.timer/Msub_R_increment_slower_cy<0>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<20>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<19>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<18>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<17>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<16>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<15>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<14>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<13>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<12>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<11>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<10>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<9>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<8>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<7>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<6>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<5>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<4>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<3>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<2>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_cy<1>_rt
LUT1 		glue_bram/pipeline/Mcount_R_cop0_count_xor<31>_rt
LUT1 		glue_bram/pipeline/alu/Maddsub_addsubx_xor<32>_rt
LUT1 		glue_bram/G_timer.timer/Madd_R_increment_faster_xor<21>_rt
INV 		glue_bram/clk_inv33_INV_0

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clk81_clkgen81_clkfx = PERIOD TIMEGRP  | SETUP       |   -10.040ns|    13.116ns|     499|      888793
  "clk81_clkgen81_clkfx" TS_sys_clk_pin * 3 | HOLD        |    -0.097ns|            |     176|       16896
  .25 HIGH 50%                              | MINPERIOD   |    -0.494ns|     3.570ns|      34|       16796
----------------------------------------------------------------------------------------------------------
  NET "clk81.clkgen81/clkin1" PERIOD = 10 n | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  s HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|     42.627ns|            0|          709|            0|      6287862|
| TS_clk81_clkgen81_clkfx       |      3.077ns|     13.116ns|          N/A|          709|            0|      6287862|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| btn_k2                             | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| btn_k3                             | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| clk_25m                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| gpio<0>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<1>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<2>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<3>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<4>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<5>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<6>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<7>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<8>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<9>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<10>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<11>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<12>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<13>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<14>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<15>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<16>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<17>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<18>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<19>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<20>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<21>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<22>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<23>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<24>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<25>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<26>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<27>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<28>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<29>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<30>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio<31>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| rs232_dce_rxd                      | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| rs232_dce_txd                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "clk81.clkgen81/dcm_sp_inst":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:NONE
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 4
CLKFX_MULTIPLY = 13
CLKIN_PERIOD = 40.0
PHASE_SHIFT = 0



Section 12 - Control Set Information
------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal | Reset Signal                                           | Set Signal | Enable Signal                                                   | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk          |                                                        |            |                                                                 | 119              | 264            |
| clk          |                                                        |            | GLOBAL_LOGIC1                                                   | 5                | 34             |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n1876_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n1924_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n1973_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2028_inv                           | 4                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2077_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2133_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2189_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2244_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2293_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2348_inv                           | 4                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2397_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2453_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2509_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2564_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2613_inv                           | 1                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2668_inv                           | 4                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2717_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2773_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2829_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2884_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2933_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n2988_inv                           | 4                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n3037_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_gpio.gpio_inst/_n3093_inv                           | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_sio.sio/_n0190                                      | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_sio.sio/_n0215_inv                                  | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_sio.sio/_n0223_inv                                  | 1                | 8              |
| clk          |                                                        |            | glue_bram/G_sio.sio/_n0248_inv                                  | 5                | 16             |
| clk          |                                                        |            | glue_bram/G_sio.sio/tx_phase[3]_R_baudgen[16]_AND_1224_o        | 2                | 4              |
| clk          |                                                        |            | glue_bram/G_timer.timer/R_icp_hit<0>                            | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/R_icp_hit<1>                            | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0877_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0881_inv                              | 5                | 22             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0885_inv                              | 5                | 22             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0889_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0893_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0897_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0901_inv                              | 2                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0905_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0909_inv                              | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0913_inv                              | 4                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0917_inv                              | 4                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0921_inv                              | 4                | 18             |
| clk          |                                                        |            | glue_bram/G_timer.timer/_n0929_inv                              | 5                | 10             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_GND_62_o_AND_1381_o                  | 3                | 12             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_GND_62_o_AND_1496_o                  | 3                | 10             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_GND_62_o_AND_1499_o                  | 3                | 10             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_GND_62_o_AND_1502_o                  | 2                | 10             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o                 | 15               | 52             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_0       | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_1       | 4                | 13             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_2       | 3                | 9              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_3       | 8                | 27             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_4       | 2                | 8              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_5       | 1                | 4              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_6       | 2                | 6              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_7       | 3                | 11             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_9       | 2                | 7              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_11      | 1                | 3              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_12      | 3                | 11             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_13      | 1                | 1              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_15      | 1                | 4              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_16      | 4                | 14             |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_17      | 2                | 2              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_18      | 1                | 3              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_19      | 2                | 5              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_20      | 1                | 2              |
| clk          |                                                        |            | glue_bram/G_timer.timer/ce_bus_write_AND_1463_o_REPLICA_21      | 1                | 2              |
| clk          |                                                        |            | glue_bram/_n0238_inv                                            | 6                | 32             |
| clk          |                                                        |            | glue_bram/pipeline/EX_MEM_branch_cycle                          | 1                | 6              |
| clk          |                                                        |            | glue_bram/pipeline/ID_running_REPLICA_133                       | 1                | 4              |
| clk          |                                                        |            | glue_bram/pipeline/ID_running_REPLICA_134                       | 4                | 16             |
| clk          |                                                        |            | glue_bram/pipeline/ID_running_REPLICA_135                       | 1                | 4              |
| clk          |                                                        |            | glue_bram/pipeline/ID_running_REPLICA_137                       | 3                | 11             |
| clk          |                                                        |            | glue_bram/pipeline/ID_running_REPLICA_140                       | 1                | 1              |
| clk          |                                                        |            | glue_bram/pipeline/MEM_WB_write_enable                          | 11               | 88             |
| clk          |                                                        |            | glue_bram/pipeline/_n11671                                      | 14               | 32             |
| clk          |                                                        |            | glue_bram/pipeline/_n1215_inv                                   | 17               | 35             |
| clk          |                                                        |            | glue_bram/pipeline/_n1257_inv                                   | 4                | 15             |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_73                        | 1                | 1              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_74                        | 3                | 8              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_75                        | 5                | 20             |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_76                        | 2                | 3              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_77                        | 2                | 4              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_78                        | 3                | 7              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_79                        | 3                | 5              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_80                        | 1                | 2              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_81                        | 2                | 6              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_82                        | 2                | 8              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_83                        | 5                | 10             |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_84                        | 2                | 5              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_85                        | 3                | 6              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_86                        | 1                | 3              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_87                        | 3                | 7              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_88                        | 3                | 6              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_89                        | 1                | 4              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_90                        | 1                | 2              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_91                        | 1                | 4              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_92                        | 1                | 1              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_93                        | 14               | 29             |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_94                        | 2                | 10             |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_95                        | 2                | 5              |
| clk          |                                                        |            | glue_bram/pipeline/_n1285_inv_REPLICA_96                        | 1                | 2              |
| clk          |                                                        |            | glue_bram/pipeline/_n1321_inv                                   | 2                | 15             |
| clk          |                                                        |            | glue_bram/pipeline/_n1347_inv                                   | 2                | 5              |
| clk          |                                                        |            | glue_bram/pipeline/_n1361_inv                                   | 4                | 15             |
| clk          | glue_bram/G_sio.sio/_n0171                             |            | glue_bram/G_sio.sio/_n0215_inv                                  | 1                | 4              |
| clk          | glue_bram/G_sio.sio/_n0182                             |            | glue_bram/G_sio.sio/R_baudgen<16>                               | 2                | 4              |
| clk          | glue_bram/G_sio.sio/_n0185                             |            | glue_bram/G_sio.sio/_n0286_inv                                  | 6                | 24             |
| clk          | glue_bram/G_sio.sio/_n0190                             |            | glue_bram/G_sio.sio/_n0282_inv                                  | 1                | 4              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_34                        | 1                | 1              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_45                        | 1                | 1              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_48                        | 1                | 4              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_49                        | 1                | 1              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_50                        | 1                | 1              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_51                        | 2                | 2              |
| clk          | glue_bram/pipeline/MEM_running_MEM_cancel_EX_AND_120_o |            | glue_bram/pipeline/EX_running_REPLICA_52                        | 1                | 1              |
| clk          | glue_bram/pipeline/R_reset                             |            |                                                                 | 4                | 4              |
| clk          | glue_bram/pipeline/R_reset                             |            | glue_bram/pipeline/_n1455_inv                                   | 4                | 8              |
| clk          | glue_bram/pipeline/R_reset                             |            | glue_bram/pipeline/_n1467_inv                                   | 4                | 15             |
| clk          | glue_bram/pipeline/_n1081                              |            | glue_bram/pipeline/ID_running                                   | 5                | 33             |
| clk          | glue_bram/pipeline/_n1084                              |            | glue_bram/pipeline/EX_running_REPLICA_37                        | 7                | 31             |
| clk          | glue_bram/pipeline/_n1109                              |            | glue_bram/pipeline/EX_running_REPLICA_53                        | 1                | 2              |
| clk          | glue_bram/pipeline/_n1123                              |            | glue_bram/pipeline/_n1215_inv                                   | 2                | 2              |
| clk          | glue_bram/pipeline/_n11581                             |            | glue_bram/pipeline/_n1285_inv                                   | 1                | 2              |
| clk          | glue_bram/pipeline/_n11581                             |            | glue_bram/pipeline/_n1285_inv_REPLICA_86                        | 1                | 1              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_55                   |            | glue_bram/pipeline/EX_running_REPLICA_33                        | 2                | 5              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_56                   |            | glue_bram/pipeline/EX_running_REPLICA_34                        | 1                | 3              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_57                   |            | glue_bram/pipeline/EX_running_REPLICA_35                        | 3                | 4              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_58                   |            | glue_bram/pipeline/EX_running_REPLICA_36                        | 2                | 6              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_59                   |            | glue_bram/pipeline/EX_running_REPLICA_38                        | 5                | 14             |
| clk          | glue_bram/pipeline/_n1084_REPLICA_60                   |            | glue_bram/pipeline/EX_running_REPLICA_39                        | 2                | 3              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_61                   |            | glue_bram/pipeline/EX_running_REPLICA_40                        | 6                | 13             |
| clk          | glue_bram/pipeline/_n1084_REPLICA_62                   |            | glue_bram/pipeline/EX_running_REPLICA_41                        | 2                | 3              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_63                   |            | glue_bram/pipeline/EX_running_REPLICA_42                        | 1                | 2              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_64                   |            | glue_bram/pipeline/EX_running                                   | 1                | 2              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_64                   |            | glue_bram/pipeline/EX_running_REPLICA_43                        | 2                | 6              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_65                   |            | glue_bram/pipeline/EX_running_REPLICA_44                        | 1                | 1              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_66                   |            | glue_bram/pipeline/EX_running_REPLICA_45                        | 3                | 8              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_67                   |            | glue_bram/pipeline/EX_running_REPLICA_46                        | 7                | 30             |
| clk          | glue_bram/pipeline/_n1084_REPLICA_68                   |            | glue_bram/pipeline/EX_running_REPLICA_47                        | 1                | 1              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_69                   |            | glue_bram/pipeline/EX_running_REPLICA_48                        | 1                | 1              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_70                   |            | glue_bram/pipeline/EX_running_REPLICA_51                        | 2                | 7              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_71                   |            | glue_bram/pipeline/EX_running_REPLICA_53                        | 1                | 2              |
| clk          | glue_bram/pipeline/_n1084_REPLICA_72                   |            | glue_bram/pipeline/EX_running_REPLICA_54                        | 2                | 3              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk         |                                                        |            |                                                                 | 11               | 36             |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o             | 19               | 56             |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_145 | 2                | 2              |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_146 | 2                | 7              |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_147 | 1                | 2              |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_148 | 3                | 6              |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_149 | 1                | 2              |
| ~clk         |                                                        |            | glue_bram/pipeline/EX_MEM_EIP_ID_EX_mult_AND_1218_o_REPLICA_150 | 3                | 5              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                        | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| glue/                         |           | 0/923         | 0/1662        | 0/2121        | 0/62          | 0/17      | 0/4     | 0/1   | 0/0   | 0/0   | 0/1   | 0/0       | glue                                             |
| +clk81.clkgen81               |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 1/1   | 0/0       | glue/clk81.clkgen81                              |
| +glue_bram                    |           | 91/923        | 35/1662       | 198/2121      | 0/62          | 0/17      | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram                                   |
| ++G_bram_mi32_el.bram_mi32_el |           | 1/1           | 0/0           | 4/4           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/G_bram_mi32_el.bram_mi32_el       |
| ++G_gpio.gpio_inst            |           | 124/124       | 256/256       | 265/265       | 16/16         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/G_gpio.gpio_inst                  |
| ++G_sio.sio                   |           | 34/34         | 99/99         | 91/91         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/G_sio.sio                         |
| ++G_timer.timer               |           | 200/200       | 472/472       | 472/472       | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/G_timer.timer                     |
| ++pipeline                    |           | 368/473       | 800/800       | 815/1091      | 0/44          | 0/1       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline                          |
| +++G_bp_scoretable.bptrace    |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline/G_bp_scoretable.bptrace  |
| +++G_idecode_mi32.idecode     |           | 31/31         | 0/0           | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline/G_idecode_mi32.idecode   |
| +++alu                        |           | 16/16         | 0/0           | 47/47         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline/alu                      |
| +++regfile                    |           | 11/11         | 0/0           | 44/44         | 44/44         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline/regfile                  |
| +++shift                      |           | 47/47         | 0/0           | 132/132       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | glue/glue_bram/pipeline/shift                    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
