

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov 11 20:43:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       opt1_pipeline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.799 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1048601|  1048601|  6.081 ms|  6.081 ms|  1048602|  1048602|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_10_1_VITIS_LOOP_12_2  |  1048599|  1048599|        25|          1|          1|  1048576|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.03>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 28 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 29 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [DFT/dft.cpp:5]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln10 = store i21 0, i21 %indvar_flatten" [DFT/dft.cpp:10]   --->   Operation 40 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %n" [DFT/dft.cpp:10]   --->   Operation 41 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %k" [DFT/dft.cpp:10]   --->   Operation 42 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.inc" [DFT/dft.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i21 %indvar_flatten" [DFT/dft.cpp:10]   --->   Operation 44 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (2.44ns)   --->   "%icmp_ln10 = icmp_eq  i21 %indvar_flatten_load, i21 1048576" [DFT/dft.cpp:10]   --->   Operation 45 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.22ns)   --->   "%add_ln10 = add i21 %indvar_flatten_load, i21 1" [DFT/dft.cpp:10]   --->   Operation 46 'add' 'add_ln10' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc17, void %for.end19" [DFT/dft.cpp:10]   --->   Operation 47 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln12 = store i21 %add_ln10, i21 %indvar_flatten" [DFT/dft.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln10)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%k_load = load i11 %k" [DFT/dft.cpp:12]   --->   Operation 49 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%n_load = load i11 %n" [DFT/dft.cpp:10]   --->   Operation 50 'load' 'n_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.88ns)   --->   "%icmp_ln12 = icmp_eq  i11 %k_load, i11 1024" [DFT/dft.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln10 = select i1 %icmp_ln12, i11 0, i11 %k_load" [DFT/dft.cpp:10]   --->   Operation 52 'select' 'select_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.63ns)   --->   "%add_ln10_1 = add i11 %n_load, i11 1" [DFT/dft.cpp:10]   --->   Operation 53 'add' 'add_ln10_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln10_1 = select i1 %icmp_ln12, i11 %add_ln10_1, i11 %n_load" [DFT/dft.cpp:10]   --->   Operation 54 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i11 %select_ln10_1" [DFT/dft.cpp:10]   --->   Operation 55 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i11 %select_ln10" [DFT/dft.cpp:14]   --->   Operation 56 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 57 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln12 = add i11 %select_ln10, i11 1" [DFT/dft.cpp:12]   --->   Operation 58 'add' 'add_ln12' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 %select_ln10_1, i11 %n" [DFT/dft.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln12 = store i11 %add_ln12, i11 %k" [DFT/dft.cpp:12]   --->   Operation 60 'store' 'store_ln12' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 61 [2/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 61 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 62 [1/3] (2.97ns)   --->   "%index = mul i10 %trunc_ln14, i10 %trunc_ln10" [DFT/dft.cpp:14]   --->   Operation 62 'mul' 'index' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i11 %select_ln10_1" [DFT/dft.cpp:10]   --->   Operation 63 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %zext_ln10" [DFT/dft.cpp:10]   --->   Operation 64 'getelementptr' 'real_sample_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:10]   --->   Operation 65 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i10 %index" [DFT/dft.cpp:15]   --->   Operation 66 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln15" [DFT/dft.cpp:15]   --->   Operation 67 'getelementptr' 'cos_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:15]   --->   Operation 68 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln15" [DFT/dft.cpp:16]   --->   Operation 69 'getelementptr' 'sin_coefficients_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:16]   --->   Operation 70 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:10]   --->   Operation 71 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%cos_coefficients_table_load = load i10 %cos_coefficients_table_addr" [DFT/dft.cpp:15]   --->   Operation 72 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%sin_coefficients_table_load = load i10 %sin_coefficients_table_addr" [DFT/dft.cpp:16]   --->   Operation 73 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln10 = bitcast i32 %real_sample_load" [DFT/dft.cpp:10]   --->   Operation 74 'bitcast' 'bitcast_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [8/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 75 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [8/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 76 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 77 [7/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 77 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [7/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 79 [6/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 79 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [6/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 81 [5/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 81 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [5/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 82 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 83 [4/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 83 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [4/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 84 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 85 [3/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 85 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [3/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 86 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %select_ln10" [DFT/dft.cpp:12]   --->   Operation 87 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [2/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 88 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%real_op_addr = getelementptr i32 %real_op, i64 0, i64 %zext_ln12" [DFT/dft.cpp:15]   --->   Operation 89 'getelementptr' 'real_op_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 90 'load' 'real_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 91 [2/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%imag_op_addr = getelementptr i32 %imag_op, i64 0, i64 %zext_ln12" [DFT/dft.cpp:16]   --->   Operation 92 'getelementptr' 'imag_op_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 93 'load' 'imag_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 94 [1/8] (2.56ns)   --->   "%mul6 = fmul i32 %bitcast_ln10, i32 %cos_coefficients_table_load" [DFT/dft.cpp:15]   --->   Operation 94 'fmul' 'mul6' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 95 [1/2] (3.25ns)   --->   "%real_op_load = load i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 95 'load' 'real_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 96 [1/8] (2.56ns)   --->   "%mul = fmul i32 %bitcast_ln10, i32 %sin_coefficients_table_load" [DFT/dft.cpp:16]   --->   Operation 96 'fmul' 'mul' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [1/2] (3.25ns)   --->   "%imag_op_load = load i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 97 'load' 'imag_op_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %real_op_load" [DFT/dft.cpp:15]   --->   Operation 98 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [10/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 99 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %imag_op_load" [DFT/dft.cpp:16]   --->   Operation 100 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 101 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 102 [9/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 102 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 103 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 104 [8/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 104 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 105 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 106 [7/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 106 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 107 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 107 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 108 [6/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 108 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 109 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 109 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 110 [5/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 110 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 111 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 112 [4/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 112 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 113 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 113 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.35>
ST_22 : Operation 114 [3/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 114 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 115 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 115 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.35>
ST_23 : Operation 116 [2/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 116 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 117 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 117 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.35>
ST_24 : Operation 118 [1/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln15, i32 %mul6" [DFT/dft.cpp:15]   --->   Operation 118 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln16, i32 %mul" [DFT/dft.cpp:16]   --->   Operation 119 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [DFT/dft.cpp:20]   --->   Operation 129 'ret' 'ret_ln20' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_10_1_VITIS_LOOP_12_2_str"   --->   Operation 120 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 121 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [DFT/dft.cpp:13]   --->   Operation 122 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [DFT/dft.cpp:7]   --->   Operation 123 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln15_1 = bitcast i32 %add" [DFT/dft.cpp:15]   --->   Operation 124 'bitcast' 'bitcast_ln15_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln15 = store i32 %bitcast_ln15_1, i10 %real_op_addr" [DFT/dft.cpp:15]   --->   Operation 125 'store' 'store_ln15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i32 %add1" [DFT/dft.cpp:16]   --->   Operation 126 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln16 = store i32 %bitcast_ln16_1, i10 %imag_op_addr" [DFT/dft.cpp:16]   --->   Operation 127 'store' 'store_ln16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [DFT/dft.cpp:12]   --->   Operation 128 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ real_op]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ imag_op]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                           (alloca           ) [ 01100000000000000000000000]
n                           (alloca           ) [ 01100000000000000000000000]
indvar_flatten              (alloca           ) [ 01000000000000000000000000]
spectopmodule_ln5           (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0             (specbitsmap      ) [ 00000000000000000000000000]
store_ln10                  (store            ) [ 00000000000000000000000000]
store_ln10                  (store            ) [ 00000000000000000000000000]
store_ln10                  (store            ) [ 00000000000000000000000000]
br_ln10                     (br               ) [ 00000000000000000000000000]
indvar_flatten_load         (load             ) [ 00000000000000000000000000]
icmp_ln10                   (icmp             ) [ 01111111111111111111111110]
add_ln10                    (add              ) [ 00000000000000000000000000]
br_ln10                     (br               ) [ 00000000000000000000000000]
store_ln12                  (store            ) [ 00000000000000000000000000]
k_load                      (load             ) [ 00000000000000000000000000]
n_load                      (load             ) [ 00000000000000000000000000]
icmp_ln12                   (icmp             ) [ 00000000000000000000000000]
select_ln10                 (select           ) [ 01011111111111000000000000]
add_ln10_1                  (add              ) [ 00000000000000000000000000]
select_ln10_1               (select           ) [ 01011100000000000000000000]
trunc_ln10                  (trunc            ) [ 01011000000000000000000000]
trunc_ln14                  (trunc            ) [ 01011000000000000000000000]
add_ln12                    (add              ) [ 00000000000000000000000000]
store_ln12                  (store            ) [ 00000000000000000000000000]
store_ln12                  (store            ) [ 00000000000000000000000000]
index                       (mul              ) [ 01000100000000000000000000]
zext_ln10                   (zext             ) [ 00000000000000000000000000]
real_sample_addr            (getelementptr    ) [ 01000010000000000000000000]
zext_ln15                   (zext             ) [ 00000000000000000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 01000010000000000000000000]
sin_coefficients_table_addr (getelementptr    ) [ 01000010000000000000000000]
real_sample_load            (load             ) [ 01000001000000000000000000]
cos_coefficients_table_load (load             ) [ 01000001111111100000000000]
sin_coefficients_table_load (load             ) [ 01000001111111100000000000]
bitcast_ln10                (bitcast          ) [ 01000000111111100000000000]
zext_ln12                   (zext             ) [ 00000000000000000000000000]
real_op_addr                (getelementptr    ) [ 01000000000000111111111111]
imag_op_addr                (getelementptr    ) [ 01000000000000111111111111]
mul6                        (fmul             ) [ 01000000000000011111111110]
real_op_load                (load             ) [ 01000000000000010000000000]
mul                         (fmul             ) [ 01000000000000011111111110]
imag_op_load                (load             ) [ 01000000000000010000000000]
bitcast_ln15                (bitcast          ) [ 01000000000000001111111110]
bitcast_ln16                (bitcast          ) [ 01000000000000001111111110]
add                         (fadd             ) [ 01000000000000000000000001]
add1                        (fadd             ) [ 01000000000000000000000001]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000000]
empty                       (speclooptripcount) [ 00000000000000000000000000]
specpipeline_ln13           (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln7            (specloopname     ) [ 00000000000000000000000000]
bitcast_ln15_1              (bitcast          ) [ 00000000000000000000000000]
store_ln15                  (store            ) [ 00000000000000000000000000]
bitcast_ln16_1              (bitcast          ) [ 00000000000000000000000000]
store_ln16                  (store            ) [ 00000000000000000000000000]
br_ln12                     (br               ) [ 00000000000000000000000000]
ret_ln20                    (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_op"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="imag_op">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_op"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_10_1_VITIS_LOOP_12_2_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="k_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="n_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="real_sample_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="11" slack="0"/>
<pin id="72" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_sample_addr/5 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="10" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_sample_load/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="cos_coefficients_table_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="10" slack="0"/>
<pin id="85" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_coefficients_table_load/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sin_coefficients_table_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_coefficients_table_load/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="real_op_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_op_addr/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="12"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="0"/>
<pin id="119" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="120" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="122" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="real_op_load/13 store_ln15/25 "/>
</bind>
</comp>

<comp id="124" class="1004" name="imag_op_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="11" slack="0"/>
<pin id="128" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_op_addr/13 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="12"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="136" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="137" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="imag_op_load/13 store_ln16/25 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/15 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="1"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln10_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="21" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln10_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln10_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="21" slack="0"/>
<pin id="174" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln10_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="21" slack="0"/>
<pin id="177" dir="0" index="1" bw="21" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="23"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln10_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="21" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln12_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="21" slack="0"/>
<pin id="189" dir="0" index="1" bw="21" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_load_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="1"/>
<pin id="194" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="n_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln12_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln10_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln10_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln10_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln10_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln14_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="0"/>
<pin id="237" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln12_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln12_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln12_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="0" index="1" bw="11" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln10_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="3"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln15_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="bitcast_ln10_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln10/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln12_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="11"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="bitcast_ln15_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15/15 "/>
</bind>
</comp>

<comp id="279" class="1004" name="bitcast_ln16_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/15 "/>
</bind>
</comp>

<comp id="283" class="1004" name="bitcast_ln15_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln15_1/25 "/>
</bind>
</comp>

<comp id="287" class="1004" name="bitcast_ln16_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16_1/25 "/>
</bind>
</comp>

<comp id="291" class="1005" name="k_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="0"/>
<pin id="293" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="298" class="1005" name="n_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_flatten_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="21" slack="0"/>
<pin id="307" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln10_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="23"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="316" class="1005" name="select_ln10_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="11"/>
<pin id="318" dir="1" index="1" bw="11" slack="11"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="321" class="1005" name="select_ln10_1_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="3"/>
<pin id="323" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="trunc_ln10_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="331" class="1005" name="trunc_ln14_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="1"/>
<pin id="333" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="336" class="1005" name="index_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="1"/>
<pin id="338" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="341" class="1005" name="real_sample_addr_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="1"/>
<pin id="343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_sample_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="cos_coefficients_table_addr_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="1"/>
<pin id="348" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="351" class="1005" name="sin_coefficients_table_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="1"/>
<pin id="353" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="356" class="1005" name="real_sample_load_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_sample_load "/>
</bind>
</comp>

<comp id="361" class="1005" name="cos_coefficients_table_load_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_load "/>
</bind>
</comp>

<comp id="366" class="1005" name="sin_coefficients_table_load_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_load "/>
</bind>
</comp>

<comp id="371" class="1005" name="bitcast_ln10_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln10 "/>
</bind>
</comp>

<comp id="377" class="1005" name="real_op_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_op_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="imag_op_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="1"/>
<pin id="385" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="mul6_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="394" class="1005" name="real_op_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_op_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="mul_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="404" class="1005" name="imag_op_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="imag_op_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="bitcast_ln15_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln15 "/>
</bind>
</comp>

<comp id="414" class="1005" name="bitcast_ln16_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln16 "/>
</bind>
</comp>

<comp id="419" class="1005" name="add_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="424" class="1005" name="add1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="42" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="123"><net_src comp="107" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="124" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="32" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="192" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="195" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="198" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="195" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="204" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="204" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="218" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="240" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="282"><net_src comp="279" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="294"><net_src comp="56" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="301"><net_src comp="60" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="308"><net_src comp="64" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="315"><net_src comp="175" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="204" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="324"><net_src comp="218" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="329"><net_src comp="226" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="334"><net_src comp="230" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="339"><net_src comp="234" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="344"><net_src comp="68" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="349"><net_src comp="81" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="354"><net_src comp="94" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="359"><net_src comp="75" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="364"><net_src comp="88" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="369"><net_src comp="101" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="374"><net_src comp="265" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="380"><net_src comp="107" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="386"><net_src comp="124" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="392"><net_src comp="149" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="397"><net_src comp="114" pin="7"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="402"><net_src comp="153" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="407"><net_src comp="131" pin="7"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="412"><net_src comp="275" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="417"><net_src comp="279" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="422"><net_src comp="141" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="427"><net_src comp="145" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_op | {25 }
	Port: imag_op | {25 }
 - Input state : 
	Port: dft : real_sample | {5 6 }
	Port: dft : real_op | {13 14 }
	Port: dft : imag_op | {13 14 }
	Port: dft : cos_coefficients_table | {5 6 }
	Port: dft : sin_coefficients_table | {5 6 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
		indvar_flatten_load : 1
		icmp_ln10 : 2
		add_ln10 : 2
		br_ln10 : 3
		store_ln12 : 3
	State 2
		icmp_ln12 : 1
		select_ln10 : 2
		add_ln10_1 : 1
		select_ln10_1 : 2
		trunc_ln10 : 3
		trunc_ln14 : 3
		index : 4
		add_ln12 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 3
	State 4
	State 5
		real_sample_addr : 1
		real_sample_load : 2
		cos_coefficients_table_addr : 1
		cos_coefficients_table_load : 2
		sin_coefficients_table_addr : 1
		sin_coefficients_table_load : 2
	State 6
	State 7
		mul6 : 1
		mul : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		real_op_addr : 1
		real_op_load : 2
		imag_op_addr : 1
		imag_op_load : 2
	State 14
	State 15
		add : 1
		add1 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln15 : 1
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_141      |    2    |   365   |   421   |
|          |      grp_fu_145      |    2    |   365   |   421   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_149      |    3    |   199   |   324   |
|          |      grp_fu_153      |    3    |   199   |   324   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_181   |    0    |    0    |    28   |
|    add   |   add_ln10_1_fu_212  |    0    |    0    |    12   |
|          |    add_ln12_fu_240   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln10_fu_175   |    0    |    0    |    14   |
|          |   icmp_ln12_fu_198   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln10_fu_204  |    0    |    0    |    11   |
|          | select_ln10_1_fu_218 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_234      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln10_fu_226  |    0    |    0    |    0    |
|          |   trunc_ln14_fu_230  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln10_fu_256   |    0    |    0    |    0    |
|   zext   |   zext_ln15_fu_260   |    0    |    0    |    0    |
|          |   zext_ln12_fu_270   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    11   |   1128  |   1589  |
|----------|----------------------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|cos_coefficients_table|    2   |    0   |    0   |
|sin_coefficients_table|    2   |    0   |    0   |
+----------------------+--------+--------+--------+
|         Total        |    4   |    0   |    0   |
+----------------------+--------+--------+--------+

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|            add1_reg_424           |   32   |
|            add_reg_419            |   32   |
|        bitcast_ln10_reg_371       |   32   |
|        bitcast_ln15_reg_409       |   32   |
|        bitcast_ln16_reg_414       |   32   |
|cos_coefficients_table_addr_reg_346|   10   |
|cos_coefficients_table_load_reg_361|   32   |
|         icmp_ln10_reg_312         |    1   |
|        imag_op_addr_reg_383       |   10   |
|        imag_op_load_reg_404       |   32   |
|           index_reg_336           |   10   |
|       indvar_flatten_reg_305      |   21   |
|             k_reg_291             |   11   |
|            mul6_reg_389           |   32   |
|            mul_reg_399            |   32   |
|             n_reg_298             |   11   |
|        real_op_addr_reg_377       |   10   |
|        real_op_load_reg_394       |   32   |
|      real_sample_addr_reg_341     |   10   |
|      real_sample_load_reg_356     |   32   |
|       select_ln10_1_reg_321       |   11   |
|        select_ln10_reg_316        |   11   |
|sin_coefficients_table_addr_reg_351|   10   |
|sin_coefficients_table_load_reg_366|   32   |
|         trunc_ln10_reg_326        |   10   |
|         trunc_ln14_reg_331        |   10   |
+-----------------------------------+--------+
|               Total               |   530  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_75 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_114 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_141    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_149    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_153    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_234    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_234    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   356  ||  17.468 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    -   |  1128  |  1589  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |    -   |   530  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   11   |   17   |  1658  |  1688  |
+-----------+--------+--------+--------+--------+--------+
