Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 04:16:15 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/bvb/post_route_timing.rpt
| Design       : bvb
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_reg[3]/C               id_rd_en_local_reg_reg/D       5.632         
val_wr_en_reg[24]/C            fifo_bvb_24/gb_reg/D           7.087         
val_wr_en_reg[26]/C            fifo_bvb_26/gb_reg/D           7.129         
val_wr_en_reg[6]/C             fifo_bvb_6/gb_reg/D            7.149         
fifo_bvb_28/rp_reg[0]/C        fifo_bvb_28/gb_reg/D           7.164         
val_wr_en_reg[19]/C            fifo_bvb_19/gb_reg/D           7.292         
val_wr_en_reg[10]/C            fifo_bvb_10/gb_reg/D           7.300         
val_wr_en_reg[9]/C             fifo_bvb_9/gb_reg/D            7.310         
fifo_bvb_29/rp_reg[0]/C        fifo_bvb_29/gb_reg/D           7.313         
val_wr_en_reg[4]/C             fifo_bvb_4/gb_reg/D            7.328         
val_wr_en_reg[7]/C             fifo_bvb_7/gb_reg/D            7.380         
fifo_bvb_30/rp_reg[0]/C        fifo_bvb_30/gb_reg/D           7.385         
fifo_bvb_2/rp_reg[0]/C         fifo_bvb_2/gb_reg/D            7.386         
fifo_bvb_25/rp_reg[0]/C        fifo_bvb_25/gb_reg/D           7.388         
fifo_bvb_8/rp_reg[0]/C         fifo_bvb_8/gb_reg/D            7.403         
fifo_bvb_12/wp_reg[1]/C        fifo_bvb_12/gb_reg/D           7.459         
val_wr_en_reg[21]/C            fifo_bvb_21/gb_reg/D           7.464         
val_wr_en_reg[17]/C            fifo_bvb_17/gb_reg/D           7.489         
val_wr_en_reg[13]/C            fifo_bvb_13/gb_reg/D           7.498         
fifo_bvb_20/rp_reg[0]/C        fifo_bvb_20/gb_reg/D           7.504         
fifo_bvb_15/wp_reg[1]/C        fifo_bvb_15/gb_reg/D           7.520         
val_wr_en_reg[5]/C             fifo_bvb_5/gb_reg/D            7.566         
fifo_bvb_27/rp_reg[0]/C        fifo_bvb_27/gb_reg/D           7.611         
val_wr_en_reg[0]/C             fifo_bvb_0/gb_reg/D            7.636         
val_wr_en_reg[11]/C            fifo_bvb_11/gb_reg/D           7.637         
val_wr_en_reg[3]/C             fifo_bvb_3/gb_reg/D            7.691         
fifo_bvb_22/wp_reg[0]/C        fifo_bvb_22/gb_reg/D           7.720         
id_rd_en_local_reg_reg/C       val_wr_en_reg[3]/D             7.723         
fifo_bvb_1/rp_reg[0]/C         fifo_bvb_1/gb_reg/D            7.753         
val_wr_en_reg[14]/C            fifo_bvb_14/gb_reg/D           7.797         
counter_delay_reg[2]/C         val_wr_en_reg[23]/D            7.813         
id_rd_en_local_reg_reg/C       val_wr_en_reg[19]/D            7.818         
id_rd_en_local_reg_reg/C       val_wr_en_reg[25]/D            7.823         
id_rd_en_local_reg_reg/C       val_wr_en_reg[9]/D             7.829         
counter_delay_reg[4]/C         val_wr_en_reg[8]/R             7.840         
val_wr_en_reg[11]/C            fifo_bvb_11/wp_reg[1]/D        7.855         
counter_delay_reg[0]/C         val_wr_en_reg[21]/D            7.866         
fifo_bvb_16/wp_reg[1]/C        fifo_bvb_16/gb_reg/D           7.873         
fifo_bvb_18/wp_reg[0]/C        fifo_bvb_18/gb_reg/D           7.877         
val_wr_en_reg[31]/C            fifo_bvb_31/gb_reg/D           7.884         
counter_delay_reg[0]/C         val_wr_en_reg[5]/D             7.890         
counter_delay_reg[0]/C         val_wr_en_reg[14]/D            7.910         
counter_delay_reg[2]/C         val_wr_en_reg[7]/D             7.924         
counter_delay_reg[3]/C         val_wr_en_reg[22]/D            7.951         
val_wr_en_reg[23]/C            fifo_bvb_23/gb_reg/D           7.953         
counter_delay_reg[4]/C         val_wr_en_reg[16]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[18]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[19]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[22]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[24]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[26]/R            7.953         
counter_delay_reg[4]/C         val_wr_en_reg[30]/R            7.953         
id_rd_en_local_reg_reg/C       val_wr_en_reg[0]/D             7.977         
counter_delay_reg[4]/C         val_wr_en_reg[0]/R             7.994         
counter_delay_reg[4]/C         val_wr_en_reg[10]/R            7.994         
counter_delay_reg[4]/C         val_wr_en_reg[2]/R             7.994         
counter_delay_reg[4]/C         val_wr_en_reg[3]/R             7.994         
counter_delay_reg[0]/C         val_wr_en_reg[31]/D            7.994         
id_rd_en_local_reg_reg/C       val_wr_en_reg[8]/D             7.999         
counter_delay_reg[0]/C         val_wr_en_reg[30]/D            8.037         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMA/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMA_D1/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMB/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMB_D1/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMC/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMC_D1/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMD/WE
                                                              8.061         
val_wr_en_reg[24]/C            fifo_bvb_24/u0/ram_reg_0_7_6_7/RAMD_D1/WE
                                                              8.061         
id_rd_en_local_reg_reg/C       val_wr_en_reg[16]/D            8.067         
fifo_bvb_18/wp_reg[0]/C        fifo_bvb_18/wp_reg[1]/D        8.076         
id_rd_en_local_reg_reg/C       val_wr_en_reg[24]/D            8.076         
counter_delay_reg[4]/C         val_wr_en_reg[21]/R            8.079         
counter_delay_reg[4]/C         val_wr_en_reg[23]/R            8.079         
counter_delay_reg[4]/C         val_wr_en_reg[28]/R            8.079         
counter_delay_reg[4]/C         val_wr_en_reg[29]/R            8.079         
counter_delay_reg[4]/C         val_wr_en_reg[31]/R            8.079         
counter_delay_reg[4]/C         val_wr_en_reg[20]/R            8.100         
counter_delay_reg[0]/C         val_wr_en_reg[15]/D            8.105         
counter_delay_reg[0]/C         val_wr_en_reg[13]/D            8.107         
counter_delay_reg[0]/C         val_wr_en_reg[29]/D            8.121         
counter_delay_reg[0]/C         val_wr_en_reg[18]/D            8.133         
counter_delay_reg[0]/C         val_wr_en_reg[2]/D             8.164         
counter_delay_reg[0]/C         val_wr_en_reg[12]/D            8.165         
val_wr_en_reg[26]/C            fifo_bvb_26/wp_reg[1]/D        8.168         
counter_delay_reg[0]/C         val_wr_en_reg[10]/D            8.175         
counter_reg[1]/C               counter_reg[2]/D               8.185         
val_wr_en_reg[31]/C            fifo_bvb_31/wp_reg[1]/D        8.188         
counter_delay_reg[3]/C         val_wr_en_reg[4]/D             8.188         
val_wr_en_reg[14]/C            fifo_bvb_14/wp_reg[1]/D        8.225         
counter_delay_reg[4]/C         val_wr_en_reg[17]/R            8.247         
counter_delay_reg[4]/C         val_wr_en_reg[25]/R            8.247         
counter_delay_reg[4]/C         val_wr_en_reg[27]/R            8.247         
counter_delay_reg[0]/C         val_wr_en_reg[26]/D            8.255         
val_wr_en_reg[21]/C            fifo_bvb_21/wp_reg[1]/D        8.265         
counter_delay_reg[4]/C         val_wr_en_reg[11]/R            8.265         
counter_delay_reg[4]/C         val_wr_en_reg[14]/R            8.265         
counter_delay_reg[4]/C         val_wr_en_reg[1]/R             8.265         
counter_delay_reg[4]/C         val_wr_en_reg[6]/R             8.265         
counter_delay_reg[4]/C         val_wr_en_reg[9]/R             8.265         
counter_delay_reg[0]/C         val_wr_en_reg[28]/D            8.268         



