---
title: Vishwajeet Jadhav
toc: false
---

# Vishwajeet Jadhav
### Undergraduate Student

Welcome to my profile website! I am passionate about research in mixed-signal analog circuit design, bioelectronics, and EEG/ECG signal processing.

## Explore

{{< cards >}}
  {{< card link="research" title="Research" icon="flask" >}}
  {{< card link="projects" title="Projects" icon="code" >}}
  {{< card link="about" title="About Me" icon="user" >}}
  {{< card link="contact" title="Contact" icon="envelope" >}}
{{< /cards >}}

## Featured Projects

- **4-bit Counter Design in Cadence Virtuoso**: A project where I designed a 4-bit counter using Verilog-A.
- **Optimization of Embedded Systems**: Focused on performance enhancements using the e200z1 core, emphasizing integer operations and branch optimization.

[View all projects](/projects)

## Research Interests

My research interests lie at the intersection of:
- Mixed-Signal Analog Circuit Design
- Bioelectronics and Biomedical Engineering
- EEG/ECG Signal Processing

[Learn more about my research](/research)

## Latest Blog Post

Stay tuned for updates on my latest research and projects!

For more information, visit [Hextra Documentation](https://imfing.github.io/hextra).
