 
                              IC Compiler II (TM)

                  Version W-2024.09 for linux64 - Aug 26, 2024
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home/student/.synopsys_icc2_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
icc2_shell> source scripts/floorplan.tcl
Information: Reading Verilog into new design 'full_adder_8bit_v' in library 'FULL_ADDER_8BIT_LIB'. (VR-012)
Loading verilog file '/home/student/Documents/RTL2GDSII/DC/results/full_adder_8bit.mapped.v'
Number of modules read: 1
Top level ports: 27
Total ports in all modules: 27
Total nets in all modules: 138
Total instances in all modules: 103
Elapsed = 00:00:00.00, CPU = 00:00:00.00
[icc2-lic Thu Jun  5 11:05:10 2025] Command 'initialize_floorplan' requires licenses
[icc2-lic Thu Jun  5 11:05:10 2025] Sending authorization request for 'ICCompilerII'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII' failed (-5)
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-4'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-4' failed (-5)
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-8'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-8' succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Sending authorization request for 'ICCompilerII-NX'
[icc2-lic Thu Jun  5 11:05:11 2025] Authorization request for 'ICCompilerII-NX' succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:11 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:11 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:11 2025] Count request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:11 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Using libraries: FULL_ADDER_8BIT_LIB saed32rvt_c
Linking block FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design
Information: User units loaded from library 'saed32rvt_c' (LNK-040)
Design 'full_adder_8bit' was successfully linked.
Removing existing floorplan objects
Creating core...
Core utilization ratio = 84.32%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: The command 'set_individual_pin_constraints' cleared the undo history. (UNDO-016)
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 393 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Number of block ports: 27
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 27
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 394 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'create_placement' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 394 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: ict-chipin.sot.pdpu.ac.in
  No distributed processing
Command Option Settings Summary
  -floorplan -effort high
Info: starting to push down row track for sub-blocks.
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for full_adder_8bit_v, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
[icc2-lic Thu Jun  5 11:05:12 2025] Command 'report_placement' requires licenses
[icc2-lic Thu Jun  5 11:05:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:12 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : report_placement
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:12 2025
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design full_adder_8bit_v: 769.405 microns.
  wire length in design full_adder_8bit_v (see through blk pins): 769.405 microns.
  ------------------
  Total wire length: 769.405 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design full_adder_8bit_v:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design full_adder_8bit_v:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design full_adder_8bit_v: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view full_adder_8bit_v_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.29. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.19. (DPUI-903)
Information: Peak memory usage for create_placement : 501 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2025-06-05 11:05:12 / Session:  00:00:23 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 502 MB (FLW-8100)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_Floorplan.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
icc2_shell> start_gui
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:05:29 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:05:29 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:29 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:29 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:29 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:29 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:29 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:29 2025
****************************************
Warning: no valid parasitic for default corner(LATE) (NEX-018)
Warning: no valid parasitic for default corner(EARLY) (NEX-018)
Warning: no valid parasitic for (all corners) corner((both specs)) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Warning: The extractor can not be initialized for block 'full_adder_8bit_v'. (TIM-103)
Warning: The extractor can not be initialized for design 'full_adder_8bit'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "full_adder_8bit"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    103
Buf/Inv Cell Count:                   0
Buf Cell Count:                       0
Inv Cell Count:                       0
Combinational Cell Count:            77
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              129.36
Noncombinational Area:           179.43
Buf/Inv Area:                      0.00
Total Buffer Area:                 0.00
Total Inverter Area:               0.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     486.05
Net YLength:                     407.51
----------------------------------------
Cell Area (netlist):                            308.78
Cell Area (netlist and physical only):          308.79
Net Length:                      893.55


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:05:36 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:05:36 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:36 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:05:36 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:05:36 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:05:36 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:05:36 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:05:36 2025
****************************************
No paths.
1
icc2_shell> source scripts/power_planning.tcl
Error: unknown command 'create_io_pin' (CMD-005)
Information: script '/home/student/Documents/RTL2GDSII/ICCII/scripts/power_planning.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"create_io_pin -net VDD -layer M1 -location {0 0}"
    (file "/home/student/Documents/RTL2GDSII/ICCII/scripts/power_planning.tcl" line 16)
 -- End Extended Error Info
icc2_shell> #######################################################################################
icc2_shell> ## Power-planning - To build Power Delivery Network (PDN)
icc2_shell> ## #####################################################################################
icc2_shell> #
icc2_shell> ############################################################################
icc2_shell> ### Step 1: to_create power/ground nets and to_connect power/ground nets :-
icc2_shell> ##############################################################################
icc2_shell> #to create power nets
icc2_shell> create_net -power {VDD}
Error: Net 'VDD' already exists. (DES-150)
0
icc2_shell> create_net -ground {VSS}
Error: Net 'VSS' already exists. (DES-150)
0
icc2_shell> ## to connect power/ground_nets
icc2_shell> create_io_pin -net VDD -layer M1 -location {0 0}
Error: unknown command 'create_io_pin' (CMD-005)
icc2_shell> create_io_pin -net VSS -layer M1 -location {0 5}
Error: unknown command 'create_io_pin' (CMD-005)
icc2_shell> #
icc2_shell> connect_pg_net -all_blocks -automatic
Information: Connecting to PG and tie pins in automatic mode. (MV-396)
****************************************
Report : Power/Ground Connection Summary
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:08:52 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/103
Ground net VSS                0/103
--------------------------------------------------------------------------------
Information: connections of 206 power/ground pin(s) are created or changed. (MV-382)

1
icc2_shell> #################################################################################
icc2_shell> ### step 2: to create power and ground ring patterns
icc2_shell> #################################################################################
icc2_shell> ###
icc2_shell> #scenario1:
icc2_shell> create_pg_ring_pattern core_ring_pattern -horizontal_layer M7 -horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8 -vertical_width .4 -vertical_spacing .3
Information: The command 'create_pg_ring_pattern' cleared the undo history. (UNDO-016)
Successfully create PG ring pattern core_ring_pattern.
icc2_shell> set_pg_strategy core_power_ring -core -pattern {{name : core_ring_pattern}{nets : {VDD VSS}}{offset : {.5 .5}}}
Successfully set PG strategy core_power_ring.
icc2_shell> compile_pg -strategies core_power_ring
[icc2-lic Thu Jun  5 11:08:53 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Jun  5 11:08:53 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:08:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:53 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:08:53 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:53 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:53 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:08:53 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:53 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:53 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:08:53 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:53 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:53 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:08:53 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:53 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:53 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_power_ring.
Loading library and design information.
Number of Standard Cells: 103
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_power_ring.
Checking 8 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 8 wires.
Committed 8 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###############################################################################
icc2_shell> ### step 3: to create pg mesh pattern
icc2_shell> ################################################################################
icc2_shell> create_pg_mesh_pattern mesh -layers { {{vertical_layer: M6}{width: .34} {spacing: interleaving}{pitch: 5} {offset: .5}} {{horizontal_layer: M7}{width: .38} {spacing: interleaving} {pitch: 5} {offset: .5}} {{vertical_layer: M8}{width: .38} {spacing: interleaving}{pitch: 5} {offset: .5}}}
Successfully create mesh pattern mesh.
1
icc2_shell> set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {stop: innermost_ring}
Successfully set PG strategy core_mesh.
icc2_shell> #set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -extension {{{side: 1 2} {direction: L T} {stop: innermost_ring}}}
icc2_shell> compile_pg -strategies core_mesh
[icc2-lic Thu Jun  5 11:08:54 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Jun  5 11:08:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy core_mesh.
Loading library and design information.
Number of Standard Cells: 103
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies core_mesh .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies core_mesh .
Check and fix DRC for 24 wires for strategy core_mesh.
Number of threads: 1
Number of partitions: 2
Direction of partitions: vertical
Number of wires: 16
Checking DRC for 16 wires: 0% 100%
Checking DRC for 8 wires: 0% 100%
Creating 24 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies core_mesh .
Working on strategy core_mesh.
Number of detected intersections: 64
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 64 stacked vias for strategy core_mesh.
Checking DRC for 64 stacked vias:: 0% 100%
Runtime of via DRC checking for strategy core_mesh: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 48 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 48
Checking DRC for 48 stacked vias:: 0% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy core_mesh.
Checking 64 stacked vias: 0% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 48 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 24 wires.
Committed 112 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> ###################################################
icc2_shell> ###step 4 : to create std cell power rail pattern
icc2_shell> #######################################################
icc2_shell> create_pg_std_cell_conn_pattern std_cell_rail -layers {M1} -rail_width 0.06
Successfully create standard cell rail pattern std_cell_rail.
icc2_shell> set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail} {nets: VDD VSS} }
Successfully set PG strategy rail_strat.
icc2_shell> compile_pg -strategies rail_strat
[icc2-lic Thu Jun  5 11:08:54 2025] Command 'compile_pg' requires licenses
[icc2-lic Thu Jun  5 11:08:54 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:54 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:08:54 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:08:54 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:08:54 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:08:54 2025] Check-out of alternate set of keys directly with queueing was successful
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy rail_strat.
Loading library and design information.
Number of Standard Cells: 103
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of wires: 12
Checking DRC for 12 wires: 0% 100%
Creating 12 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 96 stacked vias.
Number of threads: 1
Number of partitions: 2
Direction of partitions: horizontal
Number of vias: 96
Checking DRC for 96 stacked vias:: 0% 100%
48 regular vias are not fixed
Via DRC checking runtime 1.00 seconds.
via connection runtime: 1 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 48 stacked vias: 0% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 48 stacked vias: 0% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 12 wires.
Committed 240 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 1 seconds.
Successfully compiled PG.
Overall runtime: 1 seconds.
1
icc2_shell> #connect_pg_net -all_blocks -automatic
icc2_shell> #compile_pg
icc2_shell> ##########################################################
icc2_shell> ### step 5 : To save block and Save lib
icc2_shell> #############################################################
icc2_shell> ## "save_block"  will save block as the deign name (full_adder.design) by default
icc2_shell> #
icc2_shell> save_block
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
1
icc2_shell> save_lib
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_block -as FULL_ADD_8BIT_PowerPlan
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_PowerPlan.design'. (DES-028)
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> save_lib
Saving library 'FULL_ADDER_8BIT_LIB'
Warning: No valid clocks available in mode 'default'. Setting clock frequency to 1 GHz. (POW-034)
1
icc2_shell> start_gui
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:09:48 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:09:48 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:09:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:09:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:09:48 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:09:48 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:09:48 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:09:48 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:09:48 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:09:48 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:09:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:09:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:09:48 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:09:48 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:09:48 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:09:48 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:09:48 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:09:48 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:09:48 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:09:48 2025
****************************************



Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    103
Buf/Inv Cell Count:                   0
Buf Cell Count:                       0
Inv Cell Count:                       0
Combinational Cell Count:            77
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              129.36
Noncombinational Area:           179.43
Buf/Inv Area:                      0.00
Total Buffer Area:                 0.00
Total Inverter Area:               0.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     455.42
Net YLength:                     366.89
----------------------------------------
Cell Area (netlist):                            308.78
Cell Area (netlist and physical only):          308.79
Net Length:                      822.31


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:10:39 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:10:39 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:10:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:10:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:10:39 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:10:39 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:10:39 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:10:39 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:10:39 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:10:39 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:10:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:10:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:10:39 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:10:39 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:10:39 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:10:39 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:10:39 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:10:39 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:10:39 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:10:39 2025
****************************************
No paths.
1
icc2_shell> source scripts/placement.tcl
Created scenario func::nom for mode func and corner nom
All analysis types are activated.
Information: Timer using 1 threads
Warning: The 'set_max_fanout' command is not supported in this program.  The command will be ignored. (CSTR-011)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:FADDX2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:HADDX2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO21X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO221X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO222X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AO22X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:AOBUFX2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA21X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA221X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA222X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OA22X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:OAI21X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND2X4_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND3X4_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NAND4X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR2X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XOR3X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR2X4_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR3X4_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X0_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:NOR4X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR2X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:XNOR3X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX21X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X1_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:MUX41X2_RVT.timing' is set in the current block 'full_adder_8bit_v', because the actual library setting may not be overwritten. (ATTR-12)
[icc2-lic Thu Jun  5 11:11:55 2025] Command 'place_pins' requires licenses
[icc2-lic Thu Jun  5 11:11:55 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:11:55 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:11:55 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2025-06-05 11:11:55 / Session:  00:07:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 594 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: found large number of corner keepout wiretracks on side 1 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 2 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 3 of block full_adder_8bit on layer M9 and there is no enough wire tracks available on this side (DPPA-096)
Warning: found large number of corner keepout wiretracks on side 4 of block full_adder_8bit on layer MRDL and there is no enough wire tracks available on this side (DPPA-096)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
full_adder_8bit        M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {0.001 23.456} {23.911 23.760} on layer M2. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 22.391} on layer M3. (ZRT-625)
Warning: Master cell full_adder_8bit_v has duplicated redundant library pin shapes at {-1.368 0.001} {-1.064 22.391} on layer M3. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell regB_reg[4] is placed overlapping with other cells at {{5.951 18.555} {9.903 20.227}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   52  Alloctr   53  Proc 4350 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,25.58um,24.06um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   57  Proc 4354 
Net statistics:
Total number of nets to route for block pin placement     = 29
Number of interface nets to route for block pin placement = 29
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 54, Total Half Perimeter Wire Length (HPWL) 683 microns
HPWL   0 ~   50 microns: Net Count       54     Total HPWL          683 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Build All Nets] Total (MB): Used   57  Alloctr   57  Proc 4356 
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
Average gCell capacity  17.63    on layer (1)    M1
Average gCell capacity  17.78    on layer (2)    M2
Average gCell capacity  9.04     on layer (3)    M3
Average gCell capacity  8.93     on layer (4)    M4
Average gCell capacity  4.41     on layer (5)    M5
Average gCell capacity  4.11     on layer (6)    M6
Average gCell capacity  1.88     on layer (7)    M7
Average gCell capacity  2.01     on layer (8)    M8
Average gCell capacity  1.11     on layer (9)    M9
Average gCell capacity  0.44     on layer (10)   MRDL
Average number of tracks per gCell 18.89         on layer (1)    M1
Average number of tracks per gCell 20.00         on layer (2)    M2
Average number of tracks per gCell 9.56  on layer (3)    M3
Average number of tracks per gCell 10.11         on layer (4)    M4
Average number of tracks per gCell 4.89  on layer (5)    M5
Average number of tracks per gCell 5.11  on layer (6)    M6
Average number of tracks per gCell 2.56  on layer (7)    M7
Average number of tracks per gCell 2.67  on layer (8)    M8
Average number of tracks per gCell 1.33  on layer (9)    M9
Average number of tracks per gCell 0.67  on layer (10)   MRDL
Number of gCells = 810
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   57  Alloctr   58  Proc 4356 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   57  Alloctr   58  Proc 4356 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    2 
[End of Build Data] Total (MB): Used   57  Alloctr   58  Proc 4356 
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   69  Alloctr   70  Proc 4372 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 9 gCells x 9 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   69  Alloctr   70  Proc 4372 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 233.92
Initial. Layer M1 wire length = 2.56
Initial. Layer M2 wire length = 76.74
Initial. Layer M3 wire length = 145.13
Initial. Layer M4 wire length = 9.49
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 61
Initial. Via VIA12SQ_C count = 29
Initial. Via VIA23SQ_C count = 30
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc   18 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   70  Proc 4372 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   12  Alloctr   13  Proc   18 
[End of Global Routing] Total (MB): Used   69  Alloctr   70  Proc 4372 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   60  Alloctr   61  Proc 4372 
CPU Time for Global Route: 00:00:00.07u 00:00:00.01s 00:00:00.07e: 
Number of block ports: 27
Number of block pin locations assigned from router: 27
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 27
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.07u 00:00:00.01s 00:00:00.08e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2025-06-05 11:11:55 / Session:  00:07:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 654 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:11:55 2025] Command 'place_opt' requires licenses
[icc2-lic Thu Jun  5 11:11:55 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:11:55 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:11:55 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:11:55 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:11:55 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:11:55 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2025-06-05 11:11:55 / Session:  00:07:06 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 654 MB (FLW-8100)
INFO: place_opt is running in balanced flow mode
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Corner nom: no PVT mismatches. (PVT-032)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069356 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.077639 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running power improvement flow (1)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2025-06-05 11:11:56 / Session:  00:07:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 679 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2025-06-05 11:11:56 / Session:  00:07:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 679 MB (FLW-8100)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.500000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69
Info: embedded eLpp will optimize for scenario func::nom
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
****** eLpp estimated wire length 
12.0151% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 890142
Total net wire length: 7.4085e+06
****** eLpp weights (no caps) (no lengths)
Number of nets: 134, of which 133 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 1, average toggle rate = 0.073579
Max non-clock toggle rate = 0.138306
eLpp weight range = (0.60472, 13.5908)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 134
Amt power = 0.1
Non-default weight range: (0.960472, 6.25908)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0444946           1    0.073579   0.0847903     9.75993
      Power Weights      0.60472     13.5908           1     1.15237     9.75993
      Final Weights     0.960472     6.25908     1.02985    0.454929     11.3323
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Using worst RC corner 'nom' for buffer aware analysis.
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'on' invoked.
Creating placement from scratch.
coarse place 0% done.
Selected 26 sequential cells for slack balancing.
coarse place 14% done.
coarse place 29% done.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 721.836
Information: Coarse placer active wire length estimate = 117.603
Information: Coarse placer weighted wire length estimate = 1068.36
Information: Extraction observers are detached as design net change threshold is reached.
Stored 0 bounds for preserving balanced registers 
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
START_CMD: optimize_dft        CPU:     44 s ( 0.01 hr) ELAPSE:    430 s ( 0.12 hr) MEM-PEAK:   752 Mb Thu Jun  5 11:11:59 2025
END_CMD: optimize_dft          CPU:     44 s ( 0.01 hr) ELAPSE:    430 s ( 0.12 hr) MEM-PEAK:   752 Mb Thu Jun  5 11:11:59 2025
----------------------------------------------------------------
Information: Ending   place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:09 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)


Information: Ending   place_opt / initial_place (FLW-8001)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:09 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:09 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:09 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 752 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0139 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0012 seconds to load 103 cell instances into cellmap, 103 cells are off site row
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Information: Current block utilization is '0.84320', effective utilization is '0.84316'. (OPT-055)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       752 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
APS-CHARZ: Performing leakage analysis

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 2 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       801 

Corner Scaling is off, multiplier is 1.000000

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       811     0.000

Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.500000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
Collecting Drivers ...  
Design max_transition = 0.500
Design max_capacitance = inf
Using layer M4 for buffering distances
GRE layer bins: None, M2
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 0 buffer-tree drivers
No violators found
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.04 sec ELAPSE 0 hr : 0 min : 0.04 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 0 K / inuse 0 K

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       824     0.000


    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000000, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       824     0.000

Information: Ending   place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:10 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 824 MB (FLW-8100)


Information: Ending   place_opt / initial_drc (FLW-8001)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:10 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 824 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:10 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 824 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2025-06-05 11:11:59 / Session:  00:07:10 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 824 MB (FLW-8100)

Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:07:10     0.000     0.000   308.785     0.000     0.000         0         0         0     0.000       824 

Running initial optimization step.
Place-opt command begin                   CPU:    31 s (  0.01 hr )  ELAPSE:   431 s (  0.12 hr )  MEM-PEAK:   824 MB
Info: update em.

Place-opt timing update complete          CPU:    31 s (  0.01 hr )  ELAPSE:   431 s (  0.12 hr )  MEM-PEAK:   824 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0  629884736
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  629884736       308.78        103          0          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  629884736       308.78        103
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:    32 s (  0.01 hr )  ELAPSE:   431 s (  0.12 hr )  MEM-PEAK:   824 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 15 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 103 cell instances into cellmap, 103 cells are off site row
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Place-opt optimization Phase 16 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824

Place-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824

Place-opt optimization Phase 18 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824
INFO: New Levelizer turned on
Place-opt optimization Phase 18 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824
Place-opt optimization Phase 18 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       824

Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4543 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U92 is placed overlapping with other cells at {{6.824 3.652} {7.736 5.324}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4543 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4543 
Net statistics:
Total number of nets     = 136
Number of nets to route  = 136
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 925 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL          925 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 4543 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.88     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4543 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4543 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4543 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  101 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4644 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4644 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     2 Max = 2 GRCs =     8 (2.20%)
Initial. H routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     5 (2.75%)
Initial. V routing: Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (1.65%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (1.65%)
Initial. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     5 (2.75%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 687.39
Initial. Layer M1 wire length = 4.53
Initial. Layer M2 wire length = 311.20
Initial. Layer M3 wire length = 359.57
Initial. Layer M4 wire length = 12.08
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 514
Initial. Via VIA12SQ_C count = 306
Initial. Via VIA23SQ_C count = 206
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:12:00 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4644 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 689.48
phase1. Layer M1 wire length = 5.77
phase1. Layer M2 wire length = 300.96
phase1. Layer M3 wire length = 340.60
phase1. Layer M4 wire length = 26.08
phase1. Layer M5 wire length = 16.07
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 531
phase1. Via VIA12SQ_C count = 308
phase1. Via VIA23SQ_C count = 205
phase1. Via VIA34SQ_C count = 12
phase1. Via VIA45SQ_C count = 6
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc  101 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4644 

Congestion utilization per direction:
Average vertical track utilization   = 12.84 %
Peak    vertical track utilization   = 57.14 %
Average horizontal track utilization = 12.42 %
Peak    horizontal track utilization = 54.55 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc  101 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4644 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4644 
Convert timing mode ...
Place-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  4         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 19 Iter  5         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  6         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  7         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  8         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter  9         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 10         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 11         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 12         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 19 Iter 13         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 14         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 15         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 16         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 17         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization Phase 19 Iter 18         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925

Place-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925

Disable clock slack update for ideal clocks
Place-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 22 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Place-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
INFO: New Levelizer turned on

Place-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925


Information: Ending   place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2025-06-05 11:12:01 / Session:  00:07:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 926 MB (FLW-8100)

Place-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925

Information: Ending   place_opt / initial_opto (FLW-8001)
Information: Time: 2025-06-05 11:12:01 / Session:  00:07:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 926 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2025-06-05 11:12:01 / Session:  00:07:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 926 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------


Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2025-06-05 11:12:01 / Session:  00:07:12 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 926 MB (FLW-8100)
Place-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12       925
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 103 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4644 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell SUM_reg[1] is placed overlapping with other cells at {{17.808 12.032} {21.760 13.704}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   29  Alloctr   30  Proc 4644 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   30  Proc 4644 
Net statistics:
Total number of nets     = 136
Number of nets to route  = 136
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 941 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL          941 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   30  Alloctr   31  Proc 4644 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.73     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   30  Alloctr   31  Proc 4644 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   30  Alloctr   31  Proc 4644 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   30  Alloctr   31  Proc 4644 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  134  Alloctr  135  Proc 4724 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  134  Alloctr  135  Proc 4724 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.82%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (1.65%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (1.10%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 699.66
Initial. Layer M1 wire length = 4.40
Initial. Layer M2 wire length = 326.35
Initial. Layer M3 wire length = 348.99
Initial. Layer M4 wire length = 19.92
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 509
Initial. Via VIA12SQ_C count = 305
Initial. Via VIA23SQ_C count = 198
Initial. Via VIA34SQ_C count = 6
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:12:01 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  134  Alloctr  135  Proc 4724 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.27%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 699.66
phase1. Layer M1 wire length = 4.40
phase1. Layer M2 wire length = 323.04
phase1. Layer M3 wire length = 340.91
phase1. Layer M4 wire length = 23.23
phase1. Layer M5 wire length = 8.08
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 513
phase1. Via VIA12SQ_C count = 305
phase1. Via VIA23SQ_C count = 198
phase1. Via VIA34SQ_C count = 8
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  134  Alloctr  135  Proc 4724 

Congestion utilization per direction:
Average vertical track utilization   = 12.40 %
Peak    vertical track utilization   = 64.29 %
Average horizontal track utilization = 11.92 %
Peak    horizontal track utilization = 54.55 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc   80 
[End of Global Routing] Total (MB): Used  134  Alloctr  135  Proc 4724 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -21  Alloctr  -21  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4724 
Using per-layer congestion maps for congestion reduction.
Information: 7.69% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.843 to 0.843. (PLACE-030)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.500000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
****** eLpp estimated wire length 
9.57845% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 714497
Total net wire length: 7.45942e+06
****** eLpp weights (with caps) (no lengths)
Number of nets: 134, of which 133 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 1, average toggle rate = 0.073579
Max non-clock toggle rate = 0.138306
eLpp weight range = (0.262937, 5.90941)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 134
Amt power = 0.1
Non-default weight range: (0.926294, 5.49094)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0444946           1    0.073579   0.0847903     9.75993
      Power Weights     0.262937     5.90941    0.434809    0.501061     9.75993
      Final Weights     0.926294     5.49094    0.973332    0.392055     11.4168
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
Information: Clock gate latency aware placement is enabled. (PLACE-085)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
DTDP placement: scenario=func::nom
Factor(1) = 1
Factor(BASE) = 1
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 775.789
Information: Coarse placer active wire length estimate = 119.071
Information: Coarse placer weighted wire length estimate = 1086.71
Information: Extraction observers are detached as design net change threshold is reached.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0088 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0013 seconds to load 103 cell instances into cellmap, 103 cells are off site row
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          103        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    103
number of references:                15
number of site rows:                 11
number of locations attempted:     1614
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.462 um ( 0.28 row height)
rms weighted cell displacement:   0.462 um ( 0.28 row height)
max cell displacement:            2.154 um ( 1.29 row height)
avg cell displacement:            0.354 um ( 0.21 row height)
avg weighted cell displacement:   0.354 um ( 0.21 row height)
number of cells moved:              103
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U128 (NAND2X0_RVT)
  Input location: (19.3668,12.514)
  Legal location: (19.328,10.36)
  Displacement:   2.154 um ( 1.29 row height)
Cell: U159 (NAND2X0_RVT)
  Input location: (19.5488,6.0849)
  Legal location: (18.872,5.344)
  Displacement:   1.003 um ( 0.60 row height)
Cell: U156 (NAND2X0_RVT)
  Input location: (16.745,4.9276)
  Legal location: (15.832,5.344)
  Displacement:   1.003 um ( 0.60 row height)
Cell: U158 (NAND2X0_RVT)
  Input location: (17.2972,6.0345)
  Legal location: (16.744,5.344)
  Displacement:   0.885 um ( 0.53 row height)
Cell: SUM_reg[1] (DFFX1_RVT)
  Input location: (17.7773,11.2018)
  Legal location: (17.808,12.032)
  Displacement:   0.831 um ( 0.50 row height)
Cell: U104 (NAND2X0_RVT)
  Input location: (6.847,6.3523)
  Legal location: (7.32,7.016)
  Displacement:   0.815 um ( 0.49 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (12.3188,5.6751)
  Legal location: (11.576,5.344)
  Displacement:   0.813 um ( 0.49 row height)
Cell: regA_reg[4] (DFFSSRX1_RVT)
  Input location: (2.238,11.2573)
  Legal location: (2.304,12.032)
  Displacement:   0.778 um ( 0.47 row height)
Cell: U105 (NAND2X0_RVT)
  Input location: (6.8419,7.6551)
  Legal location: (6.408,7.016)
  Displacement:   0.772 um ( 0.46 row height)
Cell: SUM_reg[2] (DFFX1_RVT)
  Input location: (17.7583,9.4495)
  Legal location: (17.808,8.688)
  Displacement:   0.763 um ( 0.46 row height)

Completed Legalization, Elapsed time =   0: 0: 0 
Moved 103 out of 103 cells, ratio = 1.000000
Total displacement = 42.043999(um)
Max displacement = 2.192800(um), U128 (19.366800, 12.514000, 0) => (19.327999, 10.360000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.05(um)
  0 ~  20% cells displacement <=      0.09(um)
  0 ~  30% cells displacement <=      0.14(um)
  0 ~  40% cells displacement <=      0.21(um)
  0 ~  50% cells displacement <=      0.32(um)
  0 ~  60% cells displacement <=      0.44(um)
  0 ~  70% cells displacement <=      0.55(um)
  0 ~  80% cells displacement <=      0.67(um)
  0 ~  90% cells displacement <=      0.78(um)
  0 ~ 100% cells displacement <=      2.19(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2025-06-05 11:12:02 / Session:  00:07:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1006 MB (FLW-8100)


Information: Ending   place_opt / final_place (FLW-8001)
Information: Time: 2025-06-05 11:12:02 / Session:  00:07:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1006 MB (FLW-8100)

----------------------------------------------------------------------------------------------------------
Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2025-06-05 11:12:02 / Session:  00:07:13 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 1006 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Place-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2025-06-05 11:12:02 / Session:  00:07:13 / Command:  00:00:07 / CPU:  00:00:06 / Memory: 1006 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0082 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Place-opt optimization Phase 40 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Place-opt optimization Phase 41 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 41 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 41 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Convert timing mode ...
Place-opt optimization Phase 42 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  4         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.
CCD-Info: Estimated initial clock tree cost 0.00 estimated repeater count 0
CCD-Info: Estimated clock tree cost 0.00 estimated repeater count 0

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter  5         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  6         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  7         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter  8         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 42 Iter  9         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 10         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
Uskew Characterizer: corner: nom, scalingFactor: 1.000
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 0.500000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 400.000000
CCD-Info: The design has concentrated toggle rate data.
CCD-Info: Estimated initial clock tree cost 0.00 estimated repeater count 0
CCD-Info: Estimated clock tree cost 0.00 estimated repeater count 0

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func::nom'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Place-opt optimization Phase 42 Iter 11         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 12         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 13         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 14         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 15         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 16         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 42 Iter 17         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 43 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Convert timing mode ...
Place-opt optimization Phase 44 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 44 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 44 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 44 Iter  4         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Disable clock slack update for ideal clocks
Place-opt optimization Phase 45 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Disable clock slack update for ideal clocks
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
Place-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Place-opt optimization Phase 49 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
INFO: New Levelizer turned on
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      49 |      0 


Place-opt optimization Phase 50 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 51 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Place-opt optimization Phase 52 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Information: Ending   place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2025-06-05 11:12:03 / Session:  00:07:14 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2025-06-05 11:12:03 / Session:  00:07:14 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     35 s ( 0.01 hr) ELAPSE :    434 s ( 0.12 hr) MEM-PEAK :  1005 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     35 s ( 0.01 hr) ELAPSE :    434 s ( 0.12 hr) MEM-PEAK :  1005 Mb
Place-opt optimization Phase 55 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          103        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    103
number of references:                15
number of site rows:                 11
number of locations attempted:     1536
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (10.36,3.672)
  Legal location: (10.36,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (10.968,12.032)
  Legal location: (10.968,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U109 (AND2X1_RVT)
  Input location: (8.84,15.376)
  Legal location: (8.84,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND2X1_RVT)
  Input location: (6.712,5.344)
  Legal location: (6.712,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.928,3.672)
  Legal location: (7.928,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.576,5.344)
  Legal location: (11.576,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL1.

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Place-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Place-opt optimization Phase 59 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Convert timing mode ...
INFO: New Levelizer turned on

Place-opt optimization Phase 60 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
INFO: New Levelizer turned on
Place-opt optimization Phase 60 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 60 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Convert timing mode ...
Place-opt optimization Phase 61 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  4         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  5         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  6         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Place-opt optimization Phase 61 Iter  7         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization Phase 61 Iter  8         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Place-opt optimization Phase 62 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Place-opt optimization Phase 63 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Place-opt optimization Phase 63 Iter  2         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Place-opt optimization Phase 63 Iter  3         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Information: Ending   place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :     35 s ( 0.01 hr) ELAPSE :    435 s ( 0.12 hr) MEM-PEAK :  1005 Mb
END_FUNC : legalize_placement_pre_run_core CPU :     35 s ( 0.01 hr) ELAPSE :    435 s ( 0.12 hr) MEM-PEAK :  1005 Mb
Place-opt optimization Phase 66 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          103        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    103
number of references:                15
number of site rows:                 11
number of locations attempted:     1536
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (10.36,3.672)
  Legal location: (10.36,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (10.968,12.032)
  Legal location: (10.968,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U109 (AND2X1_RVT)
  Input location: (8.84,15.376)
  Legal location: (8.84,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND2X1_RVT)
  Input location: (6.712,5.344)
  Legal location: (6.712,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.928,3.672)
  Legal location: (7.928,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.576,5.344)
  Legal location: (11.576,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 134, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Ending   place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Place-opt optimization Phase 68 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Place-opt optimization Phase 69 Iter  1         0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005

Information: Ending   place_opt / final_opto (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Place-opt optimization complete                 0.00        0.00      0.00         0        308.78  629884736.00         103              0.12      1005
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  93.924171609339  8.634325866903  0.781249940852  7.442083411238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  58.251887709427  0.014874156525  4.045016744037  5.020605316976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  96.314871844586  7.609761490104  3.894395664966  9.819999761759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  09.063269154570  7.466560403011  8.788098507826  8.572536784759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  66.060683395845  6.246905498804  2.738721239211  6.086733806504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  55.143697424446  3.794597128874  0.705461468271  6.012888717343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  84.971184617031  0.435165689906  6.662605126730  8.833424349383  2.924350216216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  09.639285253000  5.220034945090  1.353328638724  6.508164485577  3.718848483731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  41.875603650820  2.625005236990  0.179106442141  1.696278130334  1.418335537515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  48.075825398206  1.031932695311  5.295633707259  5.477269363008  6.963367403103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  03.753877610485  0.500033301566  5.658347145567  2.147545872894  4.543874616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  70.380334531424  2.940696777074  5.278906766131  8.072329441465  7.879322478763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671704023  49.855523603284  5.095827827008  1.512381770128  7.396892720513  5.512169827835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  10.057656830072  3.435321094667  0.373277350450  4.947802403928  1.736316139852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746381676  27.179364474740  2.249535904954  9.662160575706  1.856261198134  4.610361814723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068601492  06.330673610405  1.691939302987  7.689229004170  9.512091590006  7.443546609230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116996953  89.952992546656  2.623020747896  7.955590026136  9.931131397763  5.100721709625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823519141  24.781934212866  9.380250963089  8.426041625858  4.450248025513  6.313593595213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123053166  72.888135327011  2.330840585232  2.560757410998  5.851474364042  3.276467697943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020920846  01.856844095117  7.467487502434  3.171284021421  9.815920740044  4.331414637138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  14.273022810874  8.021826241210  8.944024938324  5.316104193421  6.051556578038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639017937  5.058743104670  8.009339863439  12.863533381239  6.408557210470  4.112393481156  0.490796992250  2.608324646239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427001484  05.769757645006  4.440305898092  3.169776645884  2.299621220116  7.950775967847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586760973  78.105546494385  3.649699687386  7.617501787347  0.877632106393  2.667679078063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570746653  68.234611388088  2.078298340923  7.847501634182  6.354090279263  7.726098236528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845624697  18.182545338711  9.392146854120  8.065058168234  5.947245890240  9.336848439499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  35.482243305451  1.682746880275  7.173443018510  9.939562708373  3.617852772683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  10.093569262695  8.267338601811  3.493842224350  2.162169183179  6.121424225277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  2.653000522000  03.654404953318  3.387276376551  4.855783018848  4.837311254829  3.680105503386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693877015  5.119998999723  0.050820262507  16.563403779196  1.421441464665  1.303351718335  5.375155650943  7.909893602913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524984361330  9.910198619745  2.798206103190  80.157618895623  4.072525245656  3.630096263367  4.031037847093  6.415157027411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010485050000  97.219168258337  8.455602915932  8.728954843874  6.165659212178  6.390179375058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  21.974248878996  4.661348840716  4.414667179322  4.787635891811  2.219113510369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  32.474584112371  4.701217164289  7.205145812169  8.278351398268  1.183725190997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  74.140173973267  0.504534715299  4.039291036316  1.398525440544  1.002100661101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425386746  3.816766529199  1.874740224950  13.243042262150  2.757091624658  1.981354910361  8.147231210715  8.167536577674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234594  7.245890240933  6.848439499448  9.711154902068  6.014924445220  0.010405169190  57.223370289219  7.041739380488  5.900077743546  6.092308426814  2.690055883460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637652116  9.969532707452  9.946656262309  61.672460555580  7.261399709528  3.977645400721  7.096252547515  9.474176900649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821040823  5.191416280356  1.612866938022  63.834391026031  3.258514228635  0.255146613593  5.952135354075  6.345120128041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422542123  0.531661090076  2.727011233081  69.056825160747  1.109915629861  3.640433576467  6.979434932421  6.938770155119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117746745  39.228846771274  7.214249683317  7.400454631414  6.371380413524  9.843613309910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874802189  26.616601544014  6.383275184591  1.934226351556  5.780381737302  4.796392872777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239640852  36.308207712383  1.811590268183  9.922512908324  6.462395006413  8.237022122693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  12.184426769766  3.458872067018  2.201177250775  9.678473967786  2.243056717040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  50.077360217591  4.873400645029  1.063942967679  0.780633269831  3.142886301878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  47.603730447591  3.341856122487  2.792647026098  2.365283406261  4.253867463816
7.665291991874  7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  22.745701665048  8.682375715632  8.902419636848  4.394994489711  1.549020686014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  22.006250773433  7.185139707959  7.083743917852  7.726838946772  6.376521169969
5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  40.212616093832  9.243532930556  1.831706421424  2.252773111567  8.210408235191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751812653000  5.220004177603  1.353318338724  27.969017455773  7.188414605708  2.548203980105  5.033867149412  4.225421230531
6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434932421693  8.770155119998  9.997230050820  2.625075468503  0.179196142141  78.840154903341  4.183385143542  6.509447209893  6.029136702642  5.459020209208

Place-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0027     0.0027      1
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0027     0.0027      1        0     0.0000        0  629884736
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0027     0.0027      1        0     0.0000        0  629884736       308.78        103          0          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0027     0.0027      1        0        0  629884736       308.78        103

Place-opt command complete                CPU:    36 s (  0.01 hr )  ELAPSE:   435 s (  0.12 hr )  MEM-PEAK:  1005 MB
Place-opt command statistics  CPU=4 sec (0.00 hr) ELAPSED=4 sec (0.00 hr) MEM-PEAK=0.981 GB
Information: Running auto PG connection. (NDM-099)
Information: Ending   'place_opt' (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:08 / CPU:  00:00:08 / Memory: 1006 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:12:04 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jun  5 11:12:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:12:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:12:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:12:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:12:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:04 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1006 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          103        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    103
number of references:                15
number of site rows:                 11
number of locations attempted:     1536
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (10.36,3.672)
  Legal location: (10.36,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (10.968,12.032)
  Legal location: (10.968,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U109 (AND2X1_RVT)
  Input location: (8.84,15.376)
  Legal location: (8.84,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND2X1_RVT)
  Input location: (6.712,5.344)
  Legal location: (6.712,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.928,3.672)
  Legal location: (7.928,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.576,5.344)
  Legal location: (11.576,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.043
Total Legalizer Wall Time: 0.043
----------------------------------------------------------------
Information: Ending   'legalize_placement' (FLW-8001)
Information: Time: 2025-06-05 11:12:04 / Session:  00:07:15 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1006 MB (FLW-8100)
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
Saving library 'FULL_ADDER_8BIT_LIB'
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_Placement.design'. (DES-028)
Saving library 'FULL_ADDER_8BIT_LIB'
1
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:12:13 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:12:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:12:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:12:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:12:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:12:13 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:13 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:13 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:12:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:13 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:12:13 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.50
Critical Path Slack:               1.03
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.08
Critical Path Slack:               1.12
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  'Clock'
----------------------------------------
Levels of Logic:                     16
Critical Path Length:              0.71
Critical Path Slack:               0.89
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.00
Total Hold Violation:             -0.00
No. of Hold Violations:               1
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    103
Buf/Inv Cell Count:                   0
Buf Cell Count:                       0
Inv Cell Count:                       0
Combinational Cell Count:            77
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              129.36
Noncombinational Area:           179.43
Buf/Inv Area:                      0.00
Total Buffer Area:                 0.00
Total Inverter Area:               0.00
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     394.09
Net YLength:                     340.37
----------------------------------------
Cell Area (netlist):                            308.78
Cell Area (netlist and physical only):          308.79
Net Length:                      734.46


Design Rules
----------------------------------------
Total Number of Nets:               136
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:12:35 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:12:35 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:12:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:35 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:12:35 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:35 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:35 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:12:35 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:12:35 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:12:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:35 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:12:35 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:12:35 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:35 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:12:35 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:12:35 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:12:35 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:12:35 2025
****************************************

  Startpoint: regB_reg[0] (rising edge-triggered flip-flop clocked by Clock)
  Endpoint: SUM_reg[7] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: Clock
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  regB_reg[0]/CLK (DFFSSRX1_RVT)                   0.00      0.00 r
  regB_reg[0]/Q (DFFSSRX1_RVT)                     0.09      0.09 f
  U85/Y (NAND2X0_RVT)                              0.03      0.13 r
  U90/Y (NAND4X0_RVT)                              0.04      0.17 f
  U91/Y (NAND2X0_RVT)                              0.05      0.22 r
  U93/Y (AND2X1_RVT)                               0.03      0.24 r
  U94/Y (NAND2X0_RVT)                              0.02      0.26 f
  U96/Y (AND2X1_RVT)                               0.04      0.30 f
  U97/Y (NAND2X0_RVT)                              0.04      0.34 r
  U106/Y (NAND4X0_RVT)                             0.05      0.39 f
  U107/Y (NAND2X0_RVT)                             0.05      0.44 r
  U109/Y (AND2X1_RVT)                              0.03      0.47 r
  U110/Y (NAND2X0_RVT)                             0.02      0.48 f
  U112/Y (AND2X1_RVT)                              0.05      0.53 f
  U113/Y (NAND2X0_RVT)                             0.04      0.57 r
  U116/Y (NAND4X0_RVT)                             0.04      0.62 f
  U120/Y (NAND2X0_RVT)                             0.05      0.67 r
  U67/Y (OR2X1_RVT)                                0.04      0.71 r
  SUM_reg[7]/D (DFFSSRX1_RVT)                      0.00      0.71 r
  data arrival time                                          0.71

  clock Clock (rise edge)                          2.00      2.00
  clock network delay (ideal)                      0.00      2.00
  SUM_reg[7]/CLK (DFFSSRX1_RVT)                    0.00      2.00 r
  clock uncertainty                               -0.30      1.70
  library setup time                              -0.10      1.60
  data required time                                         1.60
  ------------------------------------------------------------------------
  data required time                                         1.60
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.89


1
icc2_shell> source scripts/clock.tcl
[icc2-lic Thu Jun  5 11:15:02 2025] Command 'check_design' requires licenses
[icc2-lic Thu Jun  5 11:15:02 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:02 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:02 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:02 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:02 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:02 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:02 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:02 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:02 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:02 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:02 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:02 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:02 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:02 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : full_adder_8bit
 Version: W-2024.09
 Date   : Thu Jun  5 11:15:03 2025
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-914      Warn   1          set_input_transition %constraint on clock port %port exceeds the...
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  ----------------------------------------------------------------------------------------------------
  Total 2 EMS messages : 0 errors, 1 warnings, 1 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  CTS-973      Info   1          The value of option cts.compile.enable_cell_relocation has been ...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 5 non-EMS messages : 0 errors, 2 warnings, 3 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2025Jun05111502.log'.
[icc2-lic Thu Jun  5 11:15:03 2025] Command 'synthesize_clock_trees' requires licenses
[icc2-lic Thu Jun  5 11:15:03 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:03 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:03 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:03 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:03 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:03 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:03 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:03 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:03 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:03 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:03 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:03 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:03 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:03 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'synthesize_clock_trees' (FLW-8000)
Information: Time: 2025-06-05 11:15:03 / Session:  00:10:14 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1006 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.
Total 0.0163 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0021 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 26 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.250000 max_cap 0.600000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.237500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.250000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 0
 Number of Loads = 26
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000992/nan  min r/f: 0.000992/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (23.77, 13.86)] [Pre-CTS Fanout: 26] [Phase Delay: (Rise: 0.000992, Fall: nan)]
 (2) regB_reg[2]/CLK [Location: (3.25, 2.15)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 26, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 136 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 40, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.72     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: full_adder_8bit_v; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; latency: 0.000668; gskew: 0.000420; tot_drc_vio: 1; wtran: 0.249996; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 81.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9967
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9975
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.19u 00:00:00.00s 00:00:00.19e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =         -1

        # Accepted        removal moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9974
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9962
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9973
        # The rest of flow speed up       =     0.9977

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 80.7990; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0007            0.0000          regA_reg[2]/CLK
Shortest path:
  (0) 0.0003            0.0000          SUM_reg[7]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0424

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 80.7990; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 80.7990; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9977
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0023
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.03u 00:00:00.00s 00:00:00.03e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 80.7990; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     4 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     3 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:05 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5123 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5123 
Net statistics:
Total number of nets     = 136
Number of nets to route  = 1
1 nets are fully connected,
 of which 0 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5123 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.72     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5123 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5123 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5123 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5123 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5123 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 73.93
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 43.13
Initial. Layer M3 wire length = 30.80
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 36
Initial. Via VIA12SQ_C count = 26
Initial. Via VIA23SQ_C count = 10
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr   99  Proc 5123 

Congestion utilization per direction:
Average vertical track utilization   =  1.70 %
Peak    vertical track utilization   = 16.67 %
Average horizontal track utilization =  0.81 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5123 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5123 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 26 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 22 total shapes.
Layer M2: cached 0 shapes out of 21 total shapes.
Cached 96 vias out of 396 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 15 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          103        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    103
number of references:                15
number of site rows:                 11
number of locations attempted:      919
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          77 (509 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (10.36,3.672)
  Legal location: (10.36,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (10.968,12.032)
  Legal location: (10.968,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U109 (AND2X1_RVT)
  Input location: (8.84,15.376)
  Legal location: (8.84,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND2X1_RVT)
  Input location: (6.712,5.344)
  Legal location: (6.712,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.928,3.672)
  Legal location: (7.928,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (NAND2X0_RVT)
  Input location: (18.872,3.672)
  Legal location: (18.872,3.672)
  Displacement:   0.000 um ( 0.00 row height)

Info: 26 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 136 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.65u 00:00:00.02s 00:00:01.93e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Information: Ending   'synthesize_clock_trees' (FLW-8001)
Information: Time: 2025-06-05 11:15:05 / Session:  00:10:16 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1405 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:15:05 2025] Command 'clock_opt' requires licenses
[icc2-lic Thu Jun  5 11:15:05 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:05 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:05 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:05 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:05 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:05 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-06-05 11:15:05 / Session:  00:10:16 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1405 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-05 11:15:05 / Session:  00:10:16 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1405 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-05 11:15:05 / Session:  00:10:16 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1405 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.
Total 0.0114 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0019 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 26 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.250000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.237500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.250000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 0
 Number of Loads = 26
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000992/nan  min r/f: 0.000992/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (23.77, 13.86)] [Pre-CTS Fanout: 26] [Phase Delay: (Rise: 0.000992, Fall: nan)]
 (2) regB_reg[2]/CLK [Location: (3.25, 2.15)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 26, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 136 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 40, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.72     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000668; gskew: 0.000420; tot_drc_vio: 1; wtran: 0.249996; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 81.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9971
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9971
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.19u 00:00:00.00s 00:00:00.19e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9977

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_443/A
  (1) 0.0407            0.0406          ctosc_drc_inst_443/Y
  (2) 0.0412            0.0005          regA_reg[2]/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_443/A
  (1) 0.0407            0.0406          ctosc_drc_inst_443/Y
  (2) 0.0408            0.0001          SUM_reg[1]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9984

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9973
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9973
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9978
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9970
        # The rest of flow speed up       =     0.9973

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0387  0.0387  0.0410  0.0410   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 44, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.858091, Leakage = 0.694492, Internal = 0.149971, Switching = 0.013629
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.891673, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.007311, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.891673, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.007311, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.892, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.007, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.891673, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 0.891673, unweighted tns = 0.000000
          isHold: wns = 0.007311, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.995356
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997535
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997201
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.996555
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.992882
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 96.42%
     Prepare moo/get initial QOR:                0.75%
     Commit/annotate budget:                     0.00%
     Solve runtime: 2.60% of which 1.69% is incremental-LP runtime
     Other:                                      0.23%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.997346
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.994582

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.890083, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.005676, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.890083, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.005676, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.890, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.006, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.890083, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:07 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:07 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:07 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:07 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:07 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:07 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:07 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:07 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:07 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:07 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:07 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:07 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:07 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:07 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:07 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5265 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5265 
Net statistics:
Total number of nets     = 137
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
1 nets are fully connected,
 of which 0 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 34 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           34 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.66     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5265 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr   99  Proc 5265 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5265 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 79.24
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 46.51
Initial. Layer M3 wire length = 32.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 29
Initial. Via VIA23SQ_C count = 12
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5265 

Congestion utilization per direction:
Average vertical track utilization   =  1.85 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  0.90 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5265 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5265 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 26 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 3.81) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 3.81).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.71u 00:00:00.00s 00:00:01.81e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-05 11:15:07 / Session:  00:10:18 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1547 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 137 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787074 ohm/um, via_r = 0.460947 ohm/cut, c = 0.069431 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078141 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    45 s (  0.01 hr )  ELAPSE:   619 s (  0.17 hr )  MEM-PEAK:  1547 MB
Info: update em.

Clock-opt timing update complete          CPU:    45 s (  0.01 hr )  ELAPSE:   619 s (  0.17 hr )  MEM-PEAK:  1547 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  662893248
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  662893248       312.60        104          1          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  662893248       312.60        104
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    46 s (  0.01 hr )  ELAPSE:   619 s (  0.17 hr )  MEM-PEAK:  1547 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:19     0.000     0.000   312.597     0.250     0.000         1         0         0     0.000      1547 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 104 cell instances into cellmap
Moveable cells: 77; Application fixed cells: 27; Macro cells: 0; User fixed cells: 0
Average cell width 1.7977, cell height 1.6720, cell area 3.0057 for total 104 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-05 11:15:08 / Session:  00:10:19 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1547 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1547
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 24 total shapes.
Layer M2: cached 0 shapes out of 25 total shapes.
Cached 96 vias out of 401 total vias.
Total 0.0116 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0020 seconds to load 104 cell instances into cellmap
Moveable cells: 77; Application fixed cells: 27; Macro cells: 0; User fixed cells: 0
Average cell width 1.7977, cell height 1.6720, cell area 3.0057 for total 104 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0xD68E45A0 (loc)  0x635A127F (lcell)  0xE1F57277 (name), 0x78A576C2 (net)
CTS: Design checksums = 0xD68E45A0 (loc)  0x635A127F (lcell)  0xE1F57277 (name), 0x78A576C2 (net)
CTS: Clock tree checksums = 0xE13F5FF6 (loc)  0xD9AB2A98 (lcell)  0xCCC5A81 (term), 0x7B7E4D59 (net)  0x2A3DF18 (netLen)
CTS: 1c36176c (loc) 635a127f (lcell) e1f57277 (name) 78a576c2 (net) b8012bd1 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 44, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.66     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.045700; gskew: 0.000439; tot_drc_vio: 1; wtran: 0.249996; wcap: 0.000000; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0457; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 85.0730; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9973
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9959
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9976

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0762; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 2; ClockBufArea = 9.9116; ClockCellArea = 9.9116; ClockWireLen = 92.5210; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.15 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 46, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.863562, Leakage = 0.727428, Internal = 0.121625, Switching = 0.014509
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.901155, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.001617, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.901155, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.001617, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.901, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.002, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.901155, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 0.901155, unweighted tns = 0.000000
          isHold: wns = 0.001617, unweighted tns = 0.000000

Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:08 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:08 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:08 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:08 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:08 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5265 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5265 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5265 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5265 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   31  Proc 5265 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5265 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 51.24
Initial. Layer M3 wire length = 35.45
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45
Initial. Via VIA12SQ_C count = 31
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5265 

Congestion utilization per direction:
Average vertical track utilization   =  1.99 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  1.02 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5265 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5265 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 24 total shapes.
Layer M2: cached 0 shapes out of 26 total shapes.
Cached 96 vias out of 405 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 17 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          105        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    105
number of references:                17
number of site rows:                 11
number of locations attempted:      895
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          77 (509 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.336 um ( 0.20 row height)
rms weighted cell displacement:   0.336 um ( 0.20 row height)
max cell displacement:            2.280 um ( 1.36 row height)
avg cell displacement:            0.066 um ( 0.04 row height)
avg weighted cell displacement:   0.066 um ( 0.04 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U67 (OR2X1_RVT)
  Input location: (19.328,15.376)
  Legal location: (17.048,15.376)
  Displacement:   2.280 um ( 1.36 row height)
Cell: U127 (NAND2X0_RVT)
  Input location: (17.656,15.376)
  Legal location: (16.136,15.376)
  Displacement:   1.520 um ( 0.91 row height)
Cell: U132 (NAND2X0_RVT)
  Input location: (15.68,15.376)
  Legal location: (15.224,15.376)
  Displacement:   0.456 um ( 0.27 row height)
Cell: U119 (NAND3X0_RVT)
  Input location: (16.136,10.36)
  Legal location: (15.832,10.36)
  Displacement:   0.304 um ( 0.18 row height)
Cell: U116 (NAND4X0_RVT)
  Input location: (14.768,10.36)
  Legal location: (14.616,10.36)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (NAND2X0_RVT)
  Input location: (18.872,3.672)
  Legal location: (18.872,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 26 sinks and boundary insts are collected
Info: 26 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 9.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 9.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.67u 00:00:00.00s 00:00:00.76e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0082 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0013 seconds to load 105 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Information: Current block utilization is '0.87020', effective utilization is '0.87023'. (OPT-055)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:20     0.000     0.000   318.697     0.250     0.000         2         0         0     0.000      1547 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1547 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1547

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1547
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  97.225022809339  8.634326247227  0.781249040852  7.442083511238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  52.552738909427  0.014875537849  4.045016844037  5.020605416976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  90.615722044586  7.609762871428  3.894395764966  9.819999861759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  03.364110354570  7.466561884335  8.788098607826  8.572536884759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  60.361534595845  6.246906879128  2.738721339211  6.086733906504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  65.907046224446  3.794598119033  0.705461668271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  94.735533417031  0.435166670165  6.662605326730  8.833424549383  2.924350216216
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224       318.70        105          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  727428224       318.70        105

Clock-opt command complete                CPU:    47 s (  0.01 hr )  ELAPSE:   620 s (  0.17 hr )  MEM-PEAK:  1547 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.511 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1547 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1547 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:15:09 2025] Command 'clock_opt' requires licenses
[icc2-lic Thu Jun  5 11:15:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-05 11:15:09 / Session:  00:10:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Thu Jun  5 11:15:09 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:09 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:09 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:09 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:09 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:09 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5265 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5265 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5265 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5265 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5265 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5265 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5265 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5265 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5265 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 51.24
Initial. Layer M3 wire length = 35.45
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45
Initial. Via VIA12SQ_C count = 31
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:09 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5265 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 86.69
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 51.24
phase1. Layer M3 wire length = 35.45
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 45
phase1. Via VIA12SQ_C count = 31
phase1. Via VIA23SQ_C count = 14
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5265 

Congestion utilization per direction:
Average vertical track utilization   =  1.99 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  1.02 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 5265 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5265 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5265 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Number of wires with overlap after iteration 0 = 10 of 90


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5265 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5265 

Number of wires with overlap after iteration 1 = 3 of 77


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 55           VIA12SQ_C: 31
Number of M3 wires: 19           VIA23SQ_C: 32
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 77                vias: 63

Total M1 wire length: 0.2
Total M2 wire length: 55.0
Total M3 wire length: 37.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 93.2

Longest M1 wire length: 0.1
Longest M2 wire length: 5.3
Longest M3 wire length: 6.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5265 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5265 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 135, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5265 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5265 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5265 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    93 micron
Total Number of Contacts =             61
Total Number of Wires =                71
Total Number of PtConns =              8
Total Number of Routed Wires =       71
Total Routed Wire Length =           93 micron
Total Number of Routed Contacts =       61
        Layer             M1 :          0 micron
        Layer             M2 :         55 micron
        Layer             M3 :         38 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         31
        Via        VIA12SQ_C :         28
        Via   VIA12SQ_C(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31      vias)
 
  Total double via conversion rate    =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:01 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
[icc2-lic Thu Jun  5 11:15:10 2025] Command 'clock_opt' requires licenses
[icc2-lic Thu Jun  5 11:15:10 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:10 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:10 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:10 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:10 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:10 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:10 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:10 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:10 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:10 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:10 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:10 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:10 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:10 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 3 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-06-05 11:15:10 / Session:  00:10:21 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1547 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 2 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 12 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 96 vias out of 360 total vias.
Total 0.0113 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0019 seconds to load 103 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 1.7930, cell height 1.6720, cell area 2.9979 for total 103 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 26 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Setting target skew for clock: Clock (mode func corner nom) as 0.300000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.250000 max_cap 0.600000)
Information: timingScenario CTS_DRC_OFF_SCEN0 timingCorner nom.  Using corner nom for worst leakage corner. Using corner nom for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.237500  Target = 0.1135733  MaxRC = 0.078362 Fast Target = 0.037050 (OPT-081)
Using layer M4 for buffering distances
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = Clock
 Clocks: 
     Clock (func)
 Design rule constraints:
     max transition = 0.250000
     max capacitance = 600.000000
 Number of Sinks = 26
 Number of Gates = 0
 Number of Loads = 26
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver Clock
 Phase delay: (max r/f: 0.000992/nan  min r/f: 0.000992/nan) : Clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.31 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'Clock' and skew group 'default' in mode 'func' for clock root 'Clock': (CTS-141)
(1) Clock [Location: (23.77, 13.86)] [Pre-CTS Fanout: 26] [Phase Delay: (Rise: 0.000992, Fall: nan)]
 (2) regB_reg[2]/CLK [Location: (3.25, 2.15)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 26, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 136 nets, 1 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 134, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 40, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.80     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; tot_drc_vio: 1; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.000668; gskew: 0.000420; tot_drc_vio: 1; wtran: 0.249996; wcap: 0.000000; buf_ct: 0; buf_area: 0.000000; cell_area: 0.000000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0007; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 81.5060; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9977
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9971
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0000
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9977

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.19u 00:00:00.00s 00:00:00.19e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: Clock mode: func root: Clock
Clock QoR Before Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9977

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Global latency and skew opt:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_615/A
  (1) 0.0407            0.0406          ctosc_drc_inst_615/Y
  (2) 0.0412            0.0005          regA_reg[2]/CLK
Shortest path:
  (0) 0.0000            0.0000          ctosc_drc_inst_615/A
  (1) 0.0407            0.0406          ctosc_drc_inst_615/Y
  (2) 0.0408            0.0001          SUM_reg[1]/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner nom on transition constraint
Selecting clock Clock mode func corner:  nom    
-------------------------------------------------------------
Optimizing clock tree area
clock: Clock mode: func root: Clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0

        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9980
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9935
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9974
        # The rest of flow speed up       =     0.9973

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0004; ID = 0.0412; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
Clock        Yes     0.0387  0.0387  0.0410  0.0410   nom

Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787109 ohm/um, via_r = 0.460993 ohm/cut, c = 0.069412 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078122 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 6.0995; ClockCellArea = 6.0995; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 44, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.858063, Leakage = 0.694492, Internal = 0.149944, Switching = 0.013627
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.892095, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.007311, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.892095, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.007311, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.892, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.007, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.892095, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 0.892095, unweighted tns = 0.000000
          isHold: wns = 0.007311, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997898
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997066
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997662
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.997547
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.998614
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 96.77%
     Prepare moo/get initial QOR:                0.60%
     Commit/annotate budget:                     0.00%
     Solve runtime: 2.40% of which 1.49% is incremental-LP runtime
     Other:                                      0.22%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.997348
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.997309

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.890506, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.005676, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.890506, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.005676, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.891, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.006, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.890506, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 84.6220; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =    25 
No. doUnroutes         =    14 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    25 
No. undoUnroutes       =    14 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:12 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:12 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:12 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:12 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:12 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:12 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:12 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:12 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:12 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:12 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:12 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:12 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:12 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:12 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:12 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5345 
Net statistics:
Total number of nets     = 137
Number of nets to route  = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
1 nets are fully connected,
 of which 0 are detail routed and 1 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 34 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           34 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.74     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   99  Alloctr  100  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 79.24
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 46.51
Initial. Layer M3 wire length = 32.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 41
Initial. Via VIA12SQ_C count = 29
Initial. Via VIA23SQ_C count = 12
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   =  1.85 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  0.89 %
Peak    horizontal track utilization = 12.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5345 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5345 
Skip track assign
Skip detail route
Updating the database ...
There are 1 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 26 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 2 flat clock tree nets.
There are 1 non-sink instances (total area 3.81) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 1 buffers and 0 inverters (total area 3.81).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:01.69u 00:00:00.00s 00:00:01.79e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-06-05 11:15:12 / Session:  00:10:23 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1627 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 137 nets, 2 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787074 ohm/um, via_r = 0.460947 ohm/cut, c = 0.069431 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078141 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 135, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    50 s (  0.01 hr )  ELAPSE:   624 s (  0.17 hr )  MEM-PEAK:  1627 MB
Info: update em.

Clock-opt timing update complete          CPU:    50 s (  0.01 hr )  ELAPSE:   624 s (  0.17 hr )  MEM-PEAK:  1627 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  662893248
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  662893248       312.60        104          1          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  662893248       312.60        104
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    50 s (  0.01 hr )  ELAPSE:   624 s (  0.17 hr )  MEM-PEAK:  1627 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:23     0.000     0.000   312.597     0.250     0.000         1         0         0     0.000      1627 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0086 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 104 cell instances into cellmap
Moveable cells: 77; Application fixed cells: 27; Macro cells: 0; User fixed cells: 0
Average cell width 1.7977, cell height 1.6720, cell area 3.0057 for total 104 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 13
Layer name: M3, Mask name: metal3, Layer number: 15
Layer name: M4, Mask name: metal4, Layer number: 17
Layer name: M5, Mask name: metal5, Layer number: 19
Layer name: M6, Mask name: metal6, Layer number: 21
Layer name: M7, Mask name: metal7, Layer number: 23
Layer name: M8, Mask name: metal8, Layer number: 25
Layer name: M9, Mask name: metal9, Layer number: 27
Layer name: MRDL, Mask name: metal10, Layer number: 41
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 3 X 3 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-06-05 11:15:13 / Session:  00:10:24 / Command:  00:00:02 / CPU:  00:00:02 / Memory: 1627 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        312.60  662893248.00         104              0.17      1627
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 135, routed nets = 2, across physical hierarchy nets = 0, parasitics cached nets = 2, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 24 total shapes.
Layer M2: cached 0 shapes out of 25 total shapes.
Cached 96 vias out of 401 total vias.
Total 0.0116 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0020 seconds to load 104 cell instances into cellmap
Moveable cells: 77; Application fixed cells: 27; Macro cells: 0; User fixed cells: 0
Average cell width 1.7977, cell height 1.6720, cell area 3.0057 for total 104 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Design checksums     = 0x895622A (loc)  0x635A127F (lcell)  0x7665F769 (name), 0x78A576C2 (net)
CTS: Design checksums = 0x895622A (loc)  0x635A127F (lcell)  0x7665F769 (name), 0x78A576C2 (net)
CTS: Clock tree checksums = 0xE13F5FF6 (loc)  0xD9AB2A98 (lcell)  0xD0D02A3E (term), 0x7B7E4D59 (net)  0x2A3DF18 (netLen)
CTS: ebb9386d (loc) 635a127f (lcell) 7665f769 (name) 78a576c2 (net) b8012bd1 (graph) 0 (slack) 0 (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 44, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.74     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; name: full_adder_8bit_v; type: design; tot_drc_vio: 1; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
start cto; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; name: func:Clock; type: clock; latency: 0.045700; gskew: 0.000439; tot_drc_vio: 1; wtran: 0.249996; wcap: 0.000000; buf_ct: 1; buf_area: 3.812160; cell_area: 3.812160
-------------------------------------------------------------
Optimizing clock tree DRC
clock: Clock mode: func root: Clock
Clock QoR Before DRC Optimization:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0457; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 1; ClockBufArea = 3.8122; ClockCellArea = 3.8122; ClockWireLen = 85.0730; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          1

        # Accepted      buffering moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9978
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9961
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0040
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9977
        # The rest of flow speed up       =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.15u 00:00:00.00s 00:00:00.15e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: Clock, Mode: func, Root: Clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0004; ID = 0.0762; NetsWithDRC = 1; Worst Tran/Cap cost = 0.2500/0.0000; ClockBufCount = 2; ClockBufArea = 9.9116; ClockCellArea = 9.9116; ClockWireLen = 92.5210; Clock = Clock; Mode = func; Corner = nom; ClockRoot = Clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::nom pathgroup **clock_gating_default**
Information: CCD will use corner nom for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   clock_opt.flow.enable_ccd = true
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 46, DR 0), data (VR 133, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.863539, Leakage = 0.727428, Internal = 0.121605, Switching = 0.014506
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.901538, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.001617, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.901538, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.001617, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.902, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.002, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.901538, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 0.901538, unweighted tns = 0.000000
          isHold: wns = 0.001617, unweighted tns = 0.000000

Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 

No. startProblems      =     1 

No. doRoutes           =     6 
No. doUnroutes         =     3 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =     6 
No. undoUnroutes       =     3 
No. commitRoutes       =     2 
No. commitUnroutes     =     1 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:13 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:13 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:13 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:13 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:13 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:13 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:13 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:13 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:13 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:13 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:13 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:14 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:14 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:14 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:14 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5345 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   99  Alloctr  100  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 51.24
Initial. Layer M3 wire length = 35.45
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45
Initial. Via VIA12SQ_C count = 31
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   99  Alloctr  100  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   =  1.99 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  1.02 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   68  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   99  Alloctr   99  Proc 5345 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5345 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 24 total shapes.
Layer M2: cached 0 shapes out of 26 total shapes.
Cached 96 vias out of 405 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 17 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          105        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    105
number of references:                17
number of site rows:                 11
number of locations attempted:      884
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:          77 (509 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U155 (AND2X1_RVT)
  Input location: (11.424,7.016)
  Legal location: (11.424,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.712,13.704)
  Legal location: (6.712,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.032,18.72)
  Legal location: (12.032,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.44,17.048)
  Legal location: (16.44,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U93 (AND2X1_RVT)
  Input location: (10.36,3.672)
  Legal location: (10.36,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (10.968,12.032)
  Legal location: (10.968,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U109 (AND2X1_RVT)
  Input location: (8.84,15.376)
  Legal location: (8.84,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U99 (AND2X1_RVT)
  Input location: (6.712,5.344)
  Legal location: (6.712,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.928,3.672)
  Legal location: (7.928,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U84 (NAND2X0_RVT)
  Input location: (18.872,3.672)
  Legal location: (18.872,3.672)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 26 sinks and boundary insts are collected
Info: 26 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 9.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 9.91).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.66u 00:00:00.00s 00:00:00.77e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: restoring CTS-GR option to: 0
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0013 seconds to load 105 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Information: Current block utilization is '0.87020', effective utilization is '0.87023'. (OPT-055)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::nom  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:10:25     0.000     0.000   318.697     0.250     0.000         2         0         0     0.000      1627 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-06-05 11:15:14 / Session:  00:10:25 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1627 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  97.225022809339  8.634326247227  0.781249040852  7.442083511238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  52.552738909427  0.014875537849  4.045016844037  5.020605416976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  90.615722044586  7.609762871428  3.894395764966  9.819999861759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  03.364110354570  7.466561884335  8.788098607826  8.572536884759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  60.361534595845  6.246906879128  2.738721339211  6.086733906504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  65.907046224446  3.794598119033  0.705461668271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  94.735533417031  0.435166670165  6.662605326730  8.833424549383  2.924350216216
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224       318.70        105          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  727428224       318.70        105

Clock-opt command complete                CPU:    51 s (  0.01 hr )  ELAPSE:   625 s (  0.17 hr )  MEM-PEAK:  1627 MB
Clock-opt command statistics  CPU=2 sec (0.00 hr) ELAPSED=2 sec (0.00 hr) MEM-PEAK=1.589 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-06-05 11:15:14 / Session:  00:10:25 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1627 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-06-05 11:15:14 / Session:  00:10:25 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1627 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-06-05 11:15:14 / Session:  00:10:25 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 1627 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route_group -all_clock_nets -reuse_existing_global_route true
[icc2-lic Thu Jun  5 11:15:14 2025] Command 'route_group' requires licenses
[icc2-lic Thu Jun  5 11:15:14 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:14 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:14 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:14 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:14 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:14 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:14 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:14 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:14 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:14 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:14 2025] Check-out of alternate set of keys directly with queueing was successful
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5345 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   26  Alloctr   27  Proc 5345 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   31  Proc 5345 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 3
3 nets are fully connected,
 of which 0 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.67     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 86.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 51.24
Initial. Layer M3 wire length = 35.45
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 45
Initial. Via VIA12SQ_C count = 31
Initial. Via VIA23SQ_C count = 14
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:14 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 86.69
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 51.24
phase1. Layer M3 wire length = 35.45
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 45
phase1. Via VIA12SQ_C count = 31
phase1. Via VIA23SQ_C count = 14
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   =  1.99 %
Peak    vertical track utilization   = 23.08 %
Average horizontal track utilization =  1.02 %
Peak    horizontal track utilization = 18.18 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  207  Proc 5345 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   58  Alloctr   59  Proc 5345 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5345 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Number of wires with overlap after iteration 0 = 10 of 90


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5345 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5345 

Number of wires with overlap after iteration 1 = 3 of 77


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 55           VIA12SQ_C: 31
Number of M3 wires: 19           VIA23SQ_C: 32
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 77                vias: 63

Total M1 wire length: 0.2
Total M2 wire length: 55.0
Total M3 wire length: 37.9
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 93.2

Longest M1 wire length: 0.1
Longest M2 wire length: 5.3
Longest M3 wire length: 6.8
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   32  Alloctr   33  Proc 5345 
Total number of nets = 138, of which 0 are not extracted
Total number of open nets = 135, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    0
Routed  2/4 Partitions, Violations =    0
Routed  3/4 Partitions, Violations =    0
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   89  Alloctr   89  Proc    0 
[Iter 0] Total (MB): Used  111  Alloctr  112  Proc 5345 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5345 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5345 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    93 micron
Total Number of Contacts =             61
Total Number of Wires =                71
Total Number of PtConns =              8
Total Number of Routed Wires =       71
Total Routed Wire Length =           93 micron
Total Number of Routed Contacts =       61
        Layer             M1 :          0 micron
        Layer             M2 :         55 micron
        Layer             M3 :         38 micron
        Layer             M4 :          0 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA23SQ_C(rot) :         31
        Via        VIA12SQ_C :         28
        Via   VIA12SQ_C(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31      vias)
 
  Total double via conversion rate    =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 61 vias)
 
    Layer VIA1       =  0.00% (0      / 30      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (30      vias)
    Layer VIA2       =  0.00% (0      / 31      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (31      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-06-05 11:15:15 / Session:  00:10:26 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1627 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-06-05 11:15:15 / Session:  00:10:26 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1627 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-06-05 11:15:15 / Session:  00:10:26 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 1627 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069429 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078156 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    52 s (  0.01 hr )  ELAPSE:   626 s (  0.17 hr )  MEM-PEAK:  1627 MB
INFO: Removed total 0 routing shapes from 133 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:    52 s (  0.01 hr )  ELAPSE:   626 s (  0.17 hr )  MEM-PEAK:  1627 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  727428224       318.70        105          2          0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  727428224       318.70        105
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:    53 s (  0.01 hr )  ELAPSE:   626 s (  0.17 hr )  MEM-PEAK:  1627 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0163 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0033 seconds to load 105 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 133 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 136 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -        318.70  727428224.00         105              0.17      1627
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -        318.70  727167552.00         105              0.17      1627
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -        318.70  727167552.00         105              0.17      1627
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands      1 ( 1.30%) SumPotEst 0.00074384 (33.53%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands     76 (98.70%) SumPotEst 0.00147483 (66.47%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    1  #Initial-Cands      1  #PostFilter-Cands      1  #Comitted    1 (100.00%)
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      0 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter      51 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 2  Index 0  #Total-cands     77 (100.00%) SumPotEst 0.00147483 (100.00%) 
[ISR-TRACE] Pass 2  Bucket 1  #Batches    6  #Initial-Cands     77  #PostFilter-Cands     13  #Comitted    1 ( 7.69%)  #isDownsizable-filter     8  #lowRoi-filter     1
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      8 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      51 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -        318.70  727167552.00         105              0.17      1627
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands     77 (100.00%) SumPotEst 0.00073287 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    5  #Initial-Cands     77  #PostFilter-Cands     12  #Comitted    0 ( 0.00%)  #isDownsizable-filter     9  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      9 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      51 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.438000

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0244 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0034 seconds to load 105 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 136 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 139 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Information: Current block utilization is '0.87020', effective utilization is '0.87023'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Snapped 103 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell U97 is placed overlapping with other cells at {{8.232 7.016} {9.144 8.688}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5345 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   30  Alloctr   31  Proc 5345 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 135
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 135, Total Half Perimeter Wire Length (HPWL) 888 microns
HPWL   0 ~   50 microns: Net Count      135     Total HPWL          888 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.85     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   31  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   31  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  135  Alloctr  135  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  135  Alloctr  135  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 2 GRCs =     1 (0.27%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 617.96
Initial. Layer M1 wire length = 4.54
Initial. Layer M2 wire length = 283.95
Initial. Layer M3 wire length = 310.38
Initial. Layer M4 wire length = 13.76
Initial. Layer M5 wire length = 5.34
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 448
Initial. Via VIA12SQ_C count = 254
Initial. Via VIA23SQ_C count = 188
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:16 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  135  Alloctr  135  Proc 5345 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 615.67
phase1. Layer M1 wire length = 4.54
phase1. Layer M2 wire length = 281.54
phase1. Layer M3 wire length = 310.50
phase1. Layer M4 wire length = 13.76
phase1. Layer M5 wire length = 5.34
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 448
phase1. Via VIA12SQ_C count = 254
phase1. Via VIA23SQ_C count = 188
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  135  Alloctr  135  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   = 12.08 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.05 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  135  Alloctr  135  Proc 5345 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5345 
Using per-layer congestion maps for congestion reduction.
Information: 6.59% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.870 to 0.870. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func::nom timingCorner nom.  Using corner nom for worst leakage corner. (OPT-078)
Information: Using default layer M4 (OPT-079)
Information: Nominal = 0.0285335  Design MT = 0.500000  Target = 0.1133189  MaxRC = 0.078167 Fast Target = 0.036930 (OPT-081)
nplLib: default vr hor dist = 898
nplLib: default vr ver dist = 898
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Placer using max_unbuffered_distance = 897.69

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp estimated wire length 
10.8313% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 806675
Total net wire length: 7.44762e+06
****** eLpp weights (with caps) (no lengths)
Number of nets: 136, of which 133 non-clock nets
Number of nets with 0 toggle rate: 0 (0%)
Max toggle rate = 1, average toggle rate = 0.0872701
Max non-clock toggle rate = 0.138346
eLpp weight range = (0.253022, 5.68138)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 136
Amt power = 0.1
Non-default weight range: (0.925302, 5.46814)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates    0.0445353           1   0.0872701    0.139706      6.1431
      Power Weights     0.253022     5.68138    0.495814    0.793722      6.1431
      Final Weights     0.925302     5.46814     1.03782    0.665557     6.50275
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=func::nom
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 742.61
Information: Coarse placer active wire length estimate = 127.261
Information: Coarse placer weighted wire length estimate = 1027.25
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 77 out of 105 cells, ratio = 0.733333
Total displacement = 76.983704(um)
Max displacement = 3.771200(um), U106 (7.928000, 10.360000, 2) => (5.828800, 12.032000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.12(um)
  0 ~  20% cells displacement <=      0.22(um)
  0 ~  30% cells displacement <=      0.38(um)
  0 ~  40% cells displacement <=      0.52(um)
  0 ~  50% cells displacement <=      0.69(um)
  0 ~  60% cells displacement <=      0.88(um)
  0 ~  70% cells displacement <=      1.04(um)
  0 ~  80% cells displacement <=      1.68(um)
  0 ~  90% cells displacement <=      2.32(um)
  0 ~ 100% cells displacement <=      3.77(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069629 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078269 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0085 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 105 cell instances into cellmap, 77 cells are off site row
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 136 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 139 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
INFO: Running TieOpt on MG
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0116 seconds to build cellmap data
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
INFO: creating 3(r) x 3(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (full_adder_8bit_v): 9
Total 0.0015 seconds to load 105 cell instances into cellmap, 77 cells are off site row
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 136 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 139 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 13 total shapes.
Layer M2: cached 0 shapes out of 59 total shapes.
Cached 96 vias out of 421 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 20 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          105        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    105
number of references:                20
number of site rows:                 11
number of locations attempted:     1516
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.225 um ( 0.13 row height)
rms weighted cell displacement:   0.225 um ( 0.13 row height)
max cell displacement:            0.889 um ( 0.53 row height)
avg cell displacement:            0.111 um ( 0.07 row height)
avg weighted cell displacement:   0.111 um ( 0.07 row height)
number of cells moved:               78
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U156 (NAND2X0_RVT)
  Input location: (15.9975,4.5132)
  Legal location: (15.68,5.344)
  Displacement:   0.889 um ( 0.53 row height)
Cell: ctmTdsLR_2_712 (AND3X1_RVT)
  Input location: (8.635,16.1534)
  Legal location: (8.992,15.376)
  Displacement:   0.855 um ( 0.51 row height)
Cell: U138 (NAND2X0_RVT)
  Input location: (8.4943,17.884)
  Legal location: (8.536,17.048)
  Displacement:   0.837 um ( 0.50 row height)
Cell: U137 (NAND2X0_RVT)
  Input location: (9.4392,14.4314)
  Legal location: (9.6,13.704)
  Displacement:   0.745 um ( 0.45 row height)
Cell: U136 (NAND2X0_RVT)
  Input location: (8.9392,13.0778)
  Legal location: (8.688,13.704)
  Displacement:   0.675 um ( 0.40 row height)
Cell: U105 (NAND2X0_RVT)
  Input location: (6.408,9.3341)
  Legal location: (6.408,8.688)
  Displacement:   0.646 um ( 0.39 row height)
Cell: ctmTdsLR_1_711 (INVX0_RVT)
  Input location: (8.2847,14.7356)
  Legal location: (8.232,15.376)
  Displacement:   0.643 um ( 0.38 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.3058,16.4087)
  Legal location: (16.288,17.048)
  Displacement:   0.640 um ( 0.38 row height)
Cell: U148 (OR2X1_RVT)
  Input location: (6.408,10.9597)
  Legal location: (6.408,10.36)
  Displacement:   0.600 um ( 0.36 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.4906,13.1162)
  Legal location: (6.56,13.704)
  Displacement:   0.592 um ( 0.35 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 78 out of 105 cells, ratio = 0.742857
Total displacement = 22.511101(um)
Max displacement = 1.148300(um), U156 (15.997500, 6.185200, 4) => (15.680000, 7.016000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.02(um)
  0 ~  20% cells displacement <=      0.05(um)
  0 ~  30% cells displacement <=      0.08(um)
  0 ~  40% cells displacement <=      0.15(um)
  0 ~  50% cells displacement <=      0.22(um)
  0 ~  60% cells displacement <=      0.27(um)
  0 ~  70% cells displacement <=      0.34(um)
  0 ~  80% cells displacement <=      0.46(um)
  0 ~  90% cells displacement <=      0.66(um)
  0 ~ 100% cells displacement <=      1.15(um)
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'full_adder_8bit'. (NEX-022)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.787003 ohm/um, via_r = 0.460856 ohm/cut, c = 0.069649 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078281 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0013 seconds to load 105 cell instances into cellmap
Moveable cells: 103; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 136 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 139 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.8153, cell height 1.6720, cell area 3.0352 for total 105 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity for scenario func::nom was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00002 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -        318.70  725760064.00         105              0.17      1627
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
[icc2-lic Thu Jun  5 11:15:16 2025] Command 'route_global' requires licenses
[icc2-lic Thu Jun  5 11:15:16 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:16 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:16 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:16 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:17 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:17 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:17 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:17 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:17 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:17 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:17 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:17 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:17 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:17 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:17 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:17 2025] Check-out of alternate set of keys directly with queueing was successful
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5345 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Net statistics:
Total number of nets     = 138
Number of nets to route  = 136
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 136, Total Half Perimeter Wire Length (HPWL) 945 microns
HPWL   0 ~   50 microns: Net Count      136     Total HPWL          945 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.38     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =     2 (0.55%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.55%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 639.38
Initial. Layer M1 wire length = 5.09
Initial. Layer M2 wire length = 283.05
Initial. Layer M3 wire length = 338.07
Initial. Layer M4 wire length = 13.18
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 462
Initial. Via VIA12SQ_C count = 267
Initial. Via VIA23SQ_C count = 193
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 639.38
phase1. Layer M1 wire length = 5.09
phase1. Layer M2 wire length = 279.86
phase1. Layer M3 wire length = 338.07
phase1. Layer M4 wire length = 16.37
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 465
phase1. Via VIA12SQ_C count = 267
phase1. Via VIA23SQ_C count = 194
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Jun  5 11:15:17 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 639.38
phase2. Layer M1 wire length = 5.09
phase2. Layer M2 wire length = 279.86
phase2. Layer M3 wire length = 338.07
phase2. Layer M4 wire length = 16.37
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 465
phase2. Via VIA12SQ_C count = 267
phase2. Via VIA23SQ_C count = 194
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   = 12.29 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.85 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5345 
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 134 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  725760064
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  725760064       318.70        105          2          3
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  725760064       318.70        105

Clock-opt Global-routing complete         CPU:    55 s (  0.02 hr )  ELAPSE:   628 s (  0.17 hr )  MEM-PEAK:  1627 MB

runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.38     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.786967 ohm/um, via_r = 0.460810 ohm/cut, c = 0.069648 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078288 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.002497, elapsed 0.002501, speed up 0.998401.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 79), data (VR 0, GR 395, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 166 total shapes.
Layer M2: cached 0 shapes out of 206 total shapes.
Cached 96 vias out of 886 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.860210, Leakage = 0.725760, Internal = 0.120675, Switching = 0.013775
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.923258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000366, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.923258, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group Clock  WNS = 0.923258, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 1.042687, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.076900, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.923258, tns=0.000000, nvp=0)

CCD: Before drc optimization
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.2500/0.0000, total Tran/Cap cost = 0.2500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.923258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000366, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.923258, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group Clock  WNS = 0.923258, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 1.042687, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.076900, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.923258, tns=0.000000, nvp=0)
      (Unfixable: NetsWithDRC = 1, worst Tran/Cap cost = 0.2500/0.0000, total Tran/Cap cost = 0.2500/0.0000)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.923258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000366, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.923258, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
    Scenario func::nom
       Path Group Clock  WNS = 0.923258, TNS = 0.000000, NVP = 0
       Path Group **in2reg_default**  WNS = 1.042687, TNS = 0.000000, NVP = 0
       Path Group **reg2out_default**  WNS = 1.076900, TNS = 0.000000, NVP = 0
    Scenario func::nom
       Path Group Clock  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.923258, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.081855, elapsed 0.082032, speed up 0.997842.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.146000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         1        318.70  725760064.00         105              0.17      1627
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func::nom    (Mode: func; Corner: nom)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.compile.enable_global_route = false
   cts.compile.enable_local_skew = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT

ICG reference list:
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT


register reference list:
   saed32rvt_c/DFFARX1_RVT
   saed32rvt_c/DFFARX2_RVT
   saed32rvt_c/DFFASRX1_RVT
   saed32rvt_c/DFFASRX2_RVT
   saed32rvt_c/DFFASX1_RVT
   saed32rvt_c/DFFASX2_RVT
   saed32rvt_c/DFFNARX1_RVT
   saed32rvt_c/DFFNARX2_RVT
   saed32rvt_c/DFFNASRNX1_RVT
   saed32rvt_c/DFFNASRNX2_RVT
   saed32rvt_c/DFFNASRQX1_RVT
   saed32rvt_c/DFFNASRQX2_RVT
   saed32rvt_c/DFFNASRX1_RVT
   saed32rvt_c/DFFNASRX2_RVT
   saed32rvt_c/DFFNASX1_RVT
   saed32rvt_c/DFFNASX2_RVT
   saed32rvt_c/DFFNX1_RVT
   saed32rvt_c/DFFNX2_RVT
   saed32rvt_c/DFFSSRX1_RVT
   saed32rvt_c/DFFSSRX2_RVT
   saed32rvt_c/DFFX1_RVT
   saed32rvt_c/DFFX2_RVT
   saed32rvt_c/LARX1_RVT
   saed32rvt_c/LARX2_RVT
   saed32rvt_c/LASRNX1_RVT
   saed32rvt_c/LASRNX2_RVT
   saed32rvt_c/LASRQX1_RVT
   saed32rvt_c/LASRQX2_RVT
   saed32rvt_c/LASRX1_RVT
   saed32rvt_c/LASRX2_RVT
   saed32rvt_c/LASX1_RVT
   saed32rvt_c/LASX2_RVT
   saed32rvt_c/LATCHX1_RVT
   saed32rvt_c/LATCHX2_RVT
   saed32rvt_c/LNANDX1_RVT
   saed32rvt_c/LNANDX2_RVT
   saed32rvt_c/RDFFARX1_RVT
   saed32rvt_c/RDFFARX2_RVT
   saed32rvt_c/RDFFNARX1_RVT
   saed32rvt_c/RDFFNARX2_RVT
   saed32rvt_c/RDFFNSRARX1_RVT
   saed32rvt_c/RDFFNSRARX2_RVT
   saed32rvt_c/RDFFNSRASRNX1_RVT
   saed32rvt_c/RDFFNSRASRNX2_RVT
   saed32rvt_c/RDFFNSRASRQX1_RVT
   saed32rvt_c/RDFFNSRASRQX2_RVT
   saed32rvt_c/RDFFNSRASRX1_RVT
   saed32rvt_c/RDFFNSRASRX2_RVT
   saed32rvt_c/RDFFNSRASX1_RVT
   saed32rvt_c/RDFFNSRASX2_RVT
   saed32rvt_c/RDFFNSRX1_RVT
   saed32rvt_c/RDFFNSRX2_RVT
   saed32rvt_c/RDFFNX1_RVT
   saed32rvt_c/RDFFNX2_RVT
   saed32rvt_c/RDFFSRARX1_RVT
   saed32rvt_c/RDFFSRARX2_RVT
   saed32rvt_c/RDFFSRASRX1_RVT
   saed32rvt_c/RDFFSRASRX2_RVT
   saed32rvt_c/RDFFSRASX1_RVT
   saed32rvt_c/RDFFSRASX2_RVT
   saed32rvt_c/RDFFSRSSRX1_RVT
   saed32rvt_c/RDFFSRX1_RVT
   saed32rvt_c/RDFFSRX2_RVT
   saed32rvt_c/RDFFX1_RVT
   saed32rvt_c/RDFFX2_RVT
   saed32rvt_c/RSDFFARX1_RVT
   saed32rvt_c/RSDFFARX2_RVT
   saed32rvt_c/RSDFFNARX1_RVT
   saed32rvt_c/RSDFFNARX2_RVT
   saed32rvt_c/RSDFFNSRARX1_RVT
   saed32rvt_c/RSDFFNSRARX2_RVT
   saed32rvt_c/RSDFFNSRASRNX1_RVT
   saed32rvt_c/RSDFFNSRASRNX2_RVT
   saed32rvt_c/RSDFFNSRASRQX1_RVT
   saed32rvt_c/RSDFFNSRASRQX2_RVT
   saed32rvt_c/RSDFFNSRASRX1_RVT
   saed32rvt_c/RSDFFNSRASRX2_RVT
   saed32rvt_c/RSDFFNSRASX1_RVT
   saed32rvt_c/RSDFFNSRASX2_RVT
   saed32rvt_c/RSDFFNSRX1_RVT
   saed32rvt_c/RSDFFNSRX2_RVT
   saed32rvt_c/RSDFFNX1_RVT
   saed32rvt_c/RSDFFNX2_RVT
   saed32rvt_c/RSDFFSRARX1_RVT
   saed32rvt_c/RSDFFSRARX2_RVT
   saed32rvt_c/RSDFFSRASRX1_RVT
   saed32rvt_c/RSDFFSRASRX2_RVT
   saed32rvt_c/RSDFFSRASX1_RVT
   saed32rvt_c/RSDFFSRASX2_RVT
   saed32rvt_c/RSDFFSRSSRX1_RVT
   saed32rvt_c/RSDFFSRSSRX2_RVT
   saed32rvt_c/RSDFFSRX1_RVT
   saed32rvt_c/RSDFFSRX2_RVT
   saed32rvt_c/RSDFFX1_RVT
   saed32rvt_c/RSDFFX2_RVT
   saed32rvt_c/SDFFARX1_RVT
   saed32rvt_c/SDFFARX2_RVT
   saed32rvt_c/SDFFASRSX1_RVT
   saed32rvt_c/SDFFASRSX2_RVT
   saed32rvt_c/SDFFASRX1_RVT
   saed32rvt_c/SDFFASRX2_RVT
   saed32rvt_c/SDFFASX1_RVT
   saed32rvt_c/SDFFASX2_RVT
   saed32rvt_c/SDFFNARX1_RVT
   saed32rvt_c/SDFFNARX2_RVT
   saed32rvt_c/SDFFNASRX1_RVT
   saed32rvt_c/SDFFNASRX2_RVT
   saed32rvt_c/SDFFNASX1_RVT
   saed32rvt_c/SDFFNASX2_RVT
   saed32rvt_c/SDFFNX1_RVT
   saed32rvt_c/SDFFNX2_RVT
   saed32rvt_c/SDFFSSRX1_RVT
   saed32rvt_c/SDFFSSRX2_RVT
   saed32rvt_c/SDFFX1_RVT
   saed32rvt_c/SDFFX2_RVT

Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.004963, elapsed 0.004974, speed up 0.997788.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium
   clock_opt.flow.enable_ccd = true

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 2, DR 79), data (VR 0, GR 395, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Total power = 0.860210, Leakage = 0.725760, Internal = 0.120675, Switching = 0.013775
Information: 'nom' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.923258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000366, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.923258, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.923258, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::nom , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: nom, id = 1
          isSetup: wns = 0.923258, unweighted tns = 0.000000
          isHold: wns = 0.000366, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997273
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997486
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.996711

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.923258, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.000366, TNHS = 0.000000, NHVP = 0

    Scenario func::nom  WNS = 0.923258, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = 0.000366, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.000, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.923258, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997917
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997479
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997028
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   0.997088
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           0.998422
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 95.74%
     Prepare moo/get initial QOR:                0.72%
     Commit/annotate budget:                     0.94%
     Solve runtime: 2.32% of which 1.49% is incremental-LP runtime
     Other:                                      0.27%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.000000
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              0.997222

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.922854, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000226, TNHS = -0.000226, NHVP = 1

    Scenario func::nom  WNS = 0.922854, TNS = 0.000000, NVP = 0
    Scenario func::nom  WNHS = -0.000226, TNHS = -0.000226, NHVP = 1
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.923, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.000, NHVP = 1, UNWEIGHTED_TNHS = -0.000, R2R(wns=0.922854, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.150446, elapsed 0.150764, speed up 0.997891.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands     77 (100.00%) SumPotEst 0.00073287 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    5  #Initial-Cands     77  #PostFilter-Cands     12  #Comitted    0 ( 0.00%)  #isDownsizable-filter     9  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      9 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      51 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands     77 (100.00%) SumPotEst 0.00073287 (100.00%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches    5  #Initial-Cands     77  #PostFilter-Cands     12  #Comitted    0 ( 0.00%)  #isDownsizable-filter     9  #lowRoi-filter     1
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      9 
[ISR-TRACE]            lowRoi-filter       0 |      1 
[ISR-TRACE]         ok-driver-filter      51 |      0 
[ISR-TRACE]             slack-filter       0 |      0 


Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
Information: Using default layer M4 (OPT-079)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         1        315.14  677543488.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         1        317.17  685591744.00         105              0.17      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.160000


Clock-opt route preserve complete         CPU:    56 s (  0.02 hr )  ELAPSE:   630 s (  0.17 hr )  MEM-PEAK:  1627 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:18 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jun  5 11:15:18 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:18 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:18 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:18 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 170 total shapes.
Layer M2: cached 0 shapes out of 208 total shapes.
Cached 96 vias out of 890 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0087 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 21 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                21
number of site rows:                 11
number of locations attempted:     1498
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         104 (1223 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.127 um ( 0.08 row height)
rms weighted cell displacement:   0.127 um ( 0.08 row height)
max cell displacement:            1.520 um ( 0.91 row height)
avg cell displacement:            0.015 um ( 0.01 row height)
avg weighted cell displacement:   0.015 um ( 0.01 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: copt_gre_h_inst_713 (NBUFFX2_RVT)
  Input location: (18.264,8.688)
  Legal location: (16.744,8.688)
  Displacement:   1.520 um ( 0.91 row height)
Cell: U118 (NAND2X0_RVT)
  Input location: (16.136,8.688)
  Legal location: (15.832,8.688)
  Displacement:   0.304 um ( 0.18 row height)
Cell: SUM_reg[2] (DFFX1_RVT)
  Input location: (17.808,8.688)
  Legal location: (17.96,8.688)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmTdsLR_2_708 (AND3X1_RVT)
  Input location: (7.776,7.016)
  Legal location: (7.776,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_710 (AND3X1_RVT)
  Input location: (8.232,5.344)
  Legal location: (8.232,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_712 (AND3X1_RVT)
  Input location: (8.992,15.376)
  Legal location: (8.992,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.424,5.344)
  Legal location: (11.424,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (11.12,7.016)
  Legal location: (11.12,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.56,13.704)
  Legal location: (6.56,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.184,18.72)
  Legal location: (12.184,18.72)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.044
Total Legalizer Wall Time: 0.044
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    56 s (  0.02 hr )  ELAPSE:   630 s (  0.18 hr )  MEM-PEAK:  1627 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     3 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Thu Jun  5 11:15:19 2025] Command 'route_global' requires licenses
[icc2-lic Thu Jun  5 11:15:19 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:19 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:19 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:19 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:19 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:19 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:19 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   23  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5345 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 138
135 nets are fully connected,
 of which 1 are detail routed and 132 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 9, Total Half Perimeter Wire Length (HPWL) 95 microns
HPWL   0 ~   50 microns: Net Count        9     Total HPWL           95 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.45     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  207  Alloctr  208  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 651.59
Initial. Layer M1 wire length = 5.09
Initial. Layer M2 wire length = 287.63
Initial. Layer M3 wire length = 342.50
Initial. Layer M4 wire length = 16.37
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 471
Initial. Via VIA12SQ_C count = 271
Initial. Via VIA23SQ_C count = 196
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 651.59
phase1. Layer M1 wire length = 5.09
phase1. Layer M2 wire length = 287.63
phase1. Layer M3 wire length = 342.50
phase1. Layer M4 wire length = 16.37
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 471
phase1. Via VIA12SQ_C count = 271
phase1. Via VIA23SQ_C count = 196
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Jun  5 11:15:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 651.59
phase2. Layer M1 wire length = 5.09
phase2. Layer M2 wire length = 287.63
phase2. Layer M3 wire length = 342.50
phase2. Layer M4 wire length = 16.37
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 471
phase2. Via VIA12SQ_C count = 271
phase2. Via VIA23SQ_C count = 196
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Jun  5 11:15:19 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 651.59
phase3. Layer M1 wire length = 5.09
phase3. Layer M2 wire length = 287.63
phase3. Layer M3 wire length = 342.50
phase3. Layer M4 wire length = 16.37
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 471
phase3. Via VIA12SQ_C count = 271
phase3. Via VIA23SQ_C count = 196
phase3. Via VIA34SQ_C count = 4
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   = 12.40 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.84 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5345 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    57 s (  0.02 hr )  ELAPSE:   631 s (  0.18 hr )  MEM-PEAK:  1627 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 139 nets, 135 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 137, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0084 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0014 seconds to load 106 cell instances into cellmap
Moveable cells: 104; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 134 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 137 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 1.7896, cell height 1.6720, cell area 2.9922 for total 106 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (20000 20000) (219120 203920)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8500
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::nom (Mode func Corner nom)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.45     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Information: Design Average RC for design full_adder_8bit_v  (NEX-011)
Information: r = 1.786967 ohm/um, via_r = 0.460810 ohm/cut, c = 0.069772 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.669142 ohm/um, via_r = 0.583365 ohm/cut, c = 0.078584 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing 
updateTimeBorrowsAndSi elapsed: 0.154000


Clock-opt route preserve complete         CPU:    57 s (  0.02 hr )  ELAPSE:   631 s (  0.18 hr )  MEM-PEAK:  1627 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-06-05 11:15:20 / Session:  00:10:31 / Command:  00:00:09 / CPU:  00:00:09 / Memory: 1627 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         1        317.17  685591744.00         106              0.18      1627
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:15:20 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jun  5 11:15:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 167 total shapes.
Layer M2: cached 0 shapes out of 206 total shapes.
Cached 96 vias out of 888 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0083 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 21 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          106        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    106
number of references:                21
number of site rows:                 11
number of locations attempted:     1476
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         104 (1223 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_708 (AND3X1_RVT)
  Input location: (7.776,7.016)
  Legal location: (7.776,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_710 (AND3X1_RVT)
  Input location: (8.232,5.344)
  Legal location: (8.232,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_712 (AND3X1_RVT)
  Input location: (8.992,15.376)
  Legal location: (8.992,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (11.12,7.016)
  Legal location: (11.12,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.624,3.672)
  Legal location: (7.624,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.56,13.704)
  Legal location: (6.56,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.184,18.72)
  Legal location: (12.184,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.288,17.048)
  Legal location: (16.288,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (9.904,12.032)
  Legal location: (9.904,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.424,5.344)
  Legal location: (11.424,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.044
Total Legalizer Wall Time: 0.044
----------------------------------------------------------------

Clock-opt legalization complete           CPU:    57 s (  0.02 hr )  ELAPSE:   631 s (  0.18 hr )  MEM-PEAK:  1627 MB
rtapi Thread-server 0: shutdown 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
[icc2-lic Thu Jun  5 11:15:20 2025] Command 'route_global' requires licenses
[icc2-lic Thu Jun  5 11:15:20 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:20 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:20 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:20 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:20 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:20 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Read DB] Total (MB): Used   30  Alloctr   30  Proc 5345 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,23.91um,22.39um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Net statistics:
Total number of nets     = 139
Number of nets to route  = 138
139 nets are fully connected,
 of which 1 are detail routed and 136 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
Average gCell capacity  3.45     on layer (1)    M1
Average gCell capacity  10.23    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.13     on layer (4)    M4
Average gCell capacity  2.70     on layer (5)    M5
Average gCell capacity  2.07     on layer (6)    M6
Average gCell capacity  1.08     on layer (7)    M7
Average gCell capacity  1.09     on layer (8)    M8
Average gCell capacity  0.62     on layer (9)    M9
Average gCell capacity  0.21     on layer (10)   MRDL
Average number of tracks per gCell 11.38         on layer (1)    M1
Average number of tracks per gCell 11.29         on layer (2)    M2
Average number of tracks per gCell 5.77  on layer (3)    M3
Average number of tracks per gCell 5.71  on layer (4)    M4
Average number of tracks per gCell 3.00  on layer (5)    M5
Average number of tracks per gCell 2.93  on layer (6)    M6
Average number of tracks per gCell 1.54  on layer (7)    M7
Average number of tracks per gCell 1.50  on layer (8)    M8
Average number of tracks per gCell 0.85  on layer (9)    M9
Average number of tracks per gCell 0.43  on layer (10)   MRDL
Number of gCells = 1820
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   31  Alloctr   32  Proc 5345 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   31  Alloctr   32  Proc 5345 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   31  Alloctr   32  Proc 5345 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 651.59
Initial. Layer M1 wire length = 5.09
Initial. Layer M2 wire length = 287.63
Initial. Layer M3 wire length = 342.50
Initial. Layer M4 wire length = 16.37
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 471
Initial. Via VIA12SQ_C count = 271
Initial. Via VIA23SQ_C count = 196
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu Jun  5 11:15:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 651.59
phase1. Layer M1 wire length = 5.09
phase1. Layer M2 wire length = 287.63
phase1. Layer M3 wire length = 342.50
phase1. Layer M4 wire length = 16.37
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 471
phase1. Via VIA12SQ_C count = 271
phase1. Via VIA23SQ_C count = 196
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu Jun  5 11:15:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 651.59
phase2. Layer M1 wire length = 5.09
phase2. Layer M2 wire length = 287.63
phase2. Layer M3 wire length = 342.50
phase2. Layer M4 wire length = 16.37
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 471
phase2. Via VIA12SQ_C count = 271
phase2. Via VIA23SQ_C count = 196
phase2. Via VIA34SQ_C count = 4
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu Jun  5 11:15:20 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 14 gCells x 13 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 651.59
phase3. Layer M1 wire length = 5.09
phase3. Layer M2 wire length = 287.63
phase3. Layer M3 wire length = 342.50
phase3. Layer M4 wire length = 16.37
phase3. Layer M5 wire length = 0.00
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 471
phase3. Via VIA12SQ_C count = 271
phase3. Via VIA23SQ_C count = 196
phase3. Via VIA34SQ_C count = 4
phase3. Via VIA45SQ_C count = 0
phase3. Via VIA56SQ_C count = 0
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 

Congestion utilization per direction:
Average vertical track utilization   = 12.40 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization = 12.84 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  207  Alloctr  208  Proc 5345 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -22  Alloctr  -22  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5345 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Incremental Global-routing complete  CPU:    58 s (  0.02 hr )  ELAPSE:   632 s (  0.18 hr )  MEM-PEAK:  1627 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  03.788520409339  8.634326857162  0.781249140852  7.442083611238  3.181156049079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  68.015236509427  0.014875147784  4.045016944037  5.020605516976  6.345884229962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  06.178220644586  7.609762481363  3.894395864966  9.819999961759  1.487347087763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173631613  9.852544054410  0.210066110127  19.827618954570  7.466561494270  8.788098707826  8.572536984759  1.334182635409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  76.824032195845  6.246906489063  2.738721439211  6.086733006504  8.868234594724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  65.907046224446  3.794598119033  0.705461668271  6.012888917343  3.718510993956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  94.735533417031  0.435166670165  6.662605326730  8.833424549383  2.924350216216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  19.493634053000  5.220035936259  1.353328838724  6.508164685577  3.718848483731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042327646769  7.943493242169  3.877015511999  51.639052450820  2.625006227159  0.179106642141  1.696278330334  1.418335537515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044433141463  7.138041352498  4.361330991019  58.839274198206  1.031933686570  5.295633907259  5.477269563008  6.963367403103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421605155657  8.038173730247  9.639287277774  13.517226410485  0.500034392725  5.658347345567  2.147545072894  4.543874616565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250260832464  6.239500641382  3.702212269387  80.144783331424  2.940697768233  5.278906966131  8.072329641465  7.879322478763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.305671704023  59.683805203284  5.095828818267  1.512381970128  7.396892920513  5.512169127835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  20.885938430072  3.435322085826  0.373277550450  4.947802603928  1.736316439852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263772609823  6.528340626142  5.386746381676  37.767997274740  2.249536995113  9.662160775706  1.856261398134  4.610361114723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240933684843  9.499448971115  4.902068601492  16.928206410405  1.691930393146  7.689229204170  9.512091790006  7.443546909230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373361785277  2.683894677263  7.652116996953  99.540525346656  2.623021738055  7.955590226136  9.931131597763  5.100721009625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179612142422  5.277311156782  1.040823519141  34.379567012866  9.380251954248  8.426041825858  4.450248225513  6.313593895213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829368010550  3.386714941242  2.542123053166  82.476768127011  2.330841576491  2.560757610998  5.851474564042  3.276467997943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943790989360  2.913670264254  5.902020920846  11.444477895117  7.467488593693  3.171284221421  9.815920940044  4.331414937138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  24.861655610874  8.021827232479  8.944024138324  5.316104393421  6.051556878038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178639017937  5.058743104670  8.009339863439  22.451166181239  6.408558201639  4.112393681156  0.490796192250  2.608324946239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811221911351  0.369609637341  4.109427001484  15.357380445006  4.440306889251  3.169776845884  2.299621420116  7.950775267847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268118372519  0.997333443640  8.244586760973  88.793179294385  3.649690678545  7.617501987347  0.877632306393  2.667679378063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544100210066  1.101274718589  6.554570746653  78.822244188088  2.078299331182  7.847501834182  6.354090479263  7.726098536528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715816753657  7.674860418221  0.795845624697  28.770178138711  9.392147845389  8.065058368234  5.947245090240  9.336848739499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  45.070876105451  1.682747871434  7.173443218510  9.939562908373  3.617852072683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  20.681192062695  8.267339692070  3.493842424350  2.162169383179  6.121424525277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075634512012  8.041234775181  2.653000522000  13.242037753318  3.387277367710  4.855783218848  4.837311454829  3.680105803386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421693877015  5.119998999723  0.050820262507  26.151036579196  1.421442455824  1.303351918335  5.375155850943  7.909893902913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421904  5.920740044456  1.414637238041  3.524984361330  9.910198619745  2.798206103190  85.923583095623  4.072526980014  3.630096463367  4.031037047093  6.415157327411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302479639287  2.777744187540  4.010485050000  92.085033458337  8.455603650390  8.728954043874  6.165659412178  6.390179675058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156062  0.796992250283  8.324646339500  6.413823702212  2.693871840296  1.931424294066  26.740113078996  4.661349585174  4.414667379322  4.787635091811  2.219113810369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884242  9.621220116718  0.775967947396  7.786224305671  7.040238797715  0.003284509589  37.240459312371  4.701218809647  7.205145012169  8.278351598268  1.183725490997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  79.916048173267  0.504535450657  4.039291236316  1.398525640544  1.002100961101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  7.591334182635  4.090279263772  6.098236528340  6.261425386746  3.816766529199  1.874740224950  18.019917462150  2.757092369016  1.981354110361  8.147231410715  8.167536877674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  5.048868234517  7.245890240956  6.848439599448  9.711154902068  6.014924445220  0.010405169190  52.099245489219  7.041730025846  5.900077943546  6.092308626814  2.690055183460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562708373361  7.852772683894  6.772637652116  9.969532707452  9.946656262309  67.243161355580  7.261390648203  3.977645700721  7.096252847515  9.474176200649
3.222093711017  0.310435135811  5.196662695826  7.308833424349  3.832924350216  2.169183179612  1.424225277311  1.567821040823  5.191416280356  1.612866938022  69.405092826031  3.258515167310  0.255146913593  5.952135654075  6.345120428041
2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.412422542123  0.531661090076  2.727011233081  65.627526960747  1.109916568546  3.640433876467  6.979434232421  6.938770455119
9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.208464997847  1.495117746745  35.899547571274  7.214240522092  7.400454931414  6.371380713524  9.843613609910
1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210874802189  22.287302344014  6.383276023276  1.934226651556  5.780381037302  4.796392172777
7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  1.046708009339  8.634395098516  0.781239640852  32.979908512383  1.811591107868  9.922512208324  6.462395306413  8.237022422693
8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  0.014844388138  4.045006444037  18.755127569766  3.458873906793  2.201177550775  9.678473267786  2.243056017040
2.387977150003  2.845095897059  6.111512371470  1.287396892720  5.135512169827  8.351398268118  3.725190997333  4.436408244586  7.609731622717  3.894385364966  56.648061017591  4.873401584704  1.063942267679  0.780633569831  3.142886601878
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 139 nets, 134 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'full_adder_8bit'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 137, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  685591744
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  685591744       317.17        106          3          3
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  685591744       317.17        106

Clock-opt command complete                CPU:    58 s (  0.02 hr )  ELAPSE:   632 s (  0.18 hr )  MEM-PEAK:  1627 MB
Clock-opt command statistics  CPU=6 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.589 GB
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-06-05 11:15:20 / Session:  00:10:31 / Command:  00:00:10 / CPU:  00:00:09 / Memory: 1627 MB (FLW-8100)
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
Saving library 'FULL_ADDER_8BIT_LIB'
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_Clock.design'. (DES-028)
Saving library 'FULL_ADDER_8BIT_LIB'
Information: 38 out of 48 POW-080 messages were not printed due to limit 10  (MSG-3913)
1
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:15:26 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:15:26 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:26 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:26 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:26 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:26 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:26 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:26 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:26 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:26 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:26 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:26 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:26 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:26 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:26 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:26 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:26 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:26 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:26 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:15:26 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.50
Critical Path Slack:               1.04
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.09
Critical Path Slack:               1.08
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  'Clock'
----------------------------------------
Levels of Logic:                     17
Critical Path Length:              0.69
Critical Path Slack:               0.92
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    106
Buf/Inv Cell Count:                   6
Buf Cell Count:                       3
Inv Cell Count:                       3
Combinational Cell Count:            80
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              137.75
Noncombinational Area:           179.43
Buf/Inv Area:                     12.20
Total Buffer Area:                 8.39
Total Inverter Area:               3.81
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     442.33
Net YLength:                     372.90
----------------------------------------
Cell Area (netlist):                            317.17
Cell Area (netlist and physical only):          317.17
Net Length:                      815.22


Design Rules
----------------------------------------
Total Number of Nets:               139
Nets with Violations:                 1
Max Trans Violations:                 1
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:15:46 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:15:46 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:15:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:46 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:15:46 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:46 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:46 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:15:46 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:15:46 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:15:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:46 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:15:46 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:15:46 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:46 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:15:46 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:15:46 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:15:46 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:15:46 2025
****************************************

  Startpoint: regB_reg[0] (rising edge-triggered flip-flop clocked by Clock)
  Endpoint: SUM_reg[7] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: Clock
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  regB_reg[0]/CLK (DFFSSRX1_RVT)                   0.00      0.07 r
  regB_reg[0]/Q (DFFSSRX1_RVT)                     0.08      0.16 r
  U85/Y (NAND2X0_RVT)                              0.03      0.19 f
  U86/Y (NAND2X0_RVT)                              0.03      0.22 r
  U87/Y (NAND3X0_RVT)                              0.05      0.27 f
  ctmTdsLR_2_710/Y (AND3X1_RVT)                    0.05      0.32 f
  ctmTdsLR_1_709/Y (INVX0_RVT)                     0.02      0.34 r
  U96/Y (AND2X1_RVT)                               0.03      0.36 r
  U97/Y (NAND2X0_RVT)                              0.04      0.40 f
  U98/Y (NAND2X0_RVT)                              0.03      0.43 r
  U103/Y (NAND3X0_RVT)                             0.05      0.48 f
  ctmTdsLR_2_712/Y (AND3X1_RVT)                    0.05      0.54 f
  ctmTdsLR_1_711/Y (INVX0_RVT)                     0.02      0.55 r
  U112/Y (AND2X1_RVT)                              0.04      0.59 r
  U113/Y (NAND2X0_RVT)                             0.03      0.62 f
  U118/Y (NAND2X0_RVT)                             0.03      0.65 r
  U119/Y (NAND3X0_RVT)                             0.04      0.68 f
  U120/Y (NAND2X0_RVT)                             0.05      0.73 r
  U67/Y (OR2X1_RVT)                                0.04      0.77 r
  SUM_reg[7]/D (DFFSSRX1_RVT)                      0.00      0.77 r
  data arrival time                                          0.77

  clock Clock (rise edge)                          2.00      2.00
  clock network delay (propagated)                 0.07      2.07
  SUM_reg[7]/CLK (DFFSSRX1_RVT)                    0.00      2.07 r
  clock uncertainty                               -0.30      1.77
  library setup time                              -0.08      1.69
  data required time                                         1.69
  ------------------------------------------------------------------------
  data required time                                         1.69
  data arrival time                                         -0.77
  ------------------------------------------------------------------------
  slack (MET)                                                0.92


1
icc2_shell> source scripts/route.tcl
[icc2-lic Thu Jun  5 11:17:40 2025] Command 'route_global' requires licenses
[icc2-lic Thu Jun  5 11:17:40 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:40 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:40 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)
[icc2-lic Thu Jun  5 11:17:40 2025] Command 'route_track' requires licenses
[icc2-lic Thu Jun  5 11:17:40 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:40 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:40 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:17:40 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:40 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:40 2025] Check-out of alternate set of keys directly with queueing was successful
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00

Start track assignment

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5345 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Number of wires with overlap after iteration 0 = 546 of 838


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5345 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5345 

Number of wires with overlap after iteration 1 = 454 of 653


Wire length and via report:
---------------------------
Number of M1 wires: 141                   : 0
Number of M2 wires: 328                  VIA12SQ_C: 360
Number of M3 wires: 169                  VIA23SQ_C: 266
Number of M4 wires: 15           VIA34SQ_C: 15
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 653               vias: 641

Total M1 wire length: 50.8
Total M2 wire length: 330.6
Total M3 wire length: 350.2
Total M4 wire length: 28.1
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 759.8

Longest M1 wire length: 2.1
Longest M2 wire length: 11.6
Longest M3 wire length: 11.9
Longest M4 wire length: 8.5
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    1  Proc 5345 
[icc2-lic Thu Jun  5 11:17:41 2025] Command 'route_detail' requires licenses
[icc2-lic Thu Jun  5 11:17:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:17:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:17:41 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:41 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:41 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:17:41 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:41 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:41 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:41 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:41 2025] Check-out of alternate set of keys directly with queueing was successful
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Loading parastics information to the router ...
parastics information loaded to the router.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[Dr init] Total (MB): Used   33  Alloctr   33  Proc 5345 
Total number of nets = 139, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/4 Partitions, Violations =    7
Routed  2/4 Partitions, Violations =    4
Routed  3/4 Partitions, Violations =    4
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used  108  Alloctr  108  Proc    0 
[Iter 0] Total (MB): Used  112  Alloctr  112  Proc 5345 

End DR iteration 0 with 4 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR] Total (MB): Used   22  Alloctr   23  Proc 5345 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5345 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    845 micron
Total Number of Contacts =             651
Total Number of Wires =                692
Total Number of PtConns =              71
Total Number of Routed Wires =       691
Total Routed Wire Length =           836 micron
Total Number of Routed Contacts =       651
        Layer             M1 :         44 micron
        Layer             M2 :        379 micron
        Layer             M3 :        387 micron
        Layer             M4 :         27 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         12
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        284
        Via        VIA12SQ_C :        273
        Via   VIA12SQ_C(rot) :         70
        Via       VIA12BAR_C :          9
        Via    VIA12BAR(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 139
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
[icc2-lic Thu Jun  5 11:17:41 2025] Command 'route_opt' requires licenses
[icc2-lic Thu Jun  5 11:17:41 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:17:41 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:41 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:41 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out of alternate set of keys directly with queueing was successful
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2025-06-05 11:17:42 / Session:  00:12:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1627 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: Freeing timing information from routing. (ZRT-574)
RO is run without TCE settings 
Route-opt command begin                   CPU:    63 s (  0.02 hr )  ELAPSE:   773 s (  0.21 hr )  MEM-PEAK:  1627 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 139 nets, 0 global routed, 137 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'full_adder_8bit'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: full_adder_8bit_v 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 137 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 137, routed nets = 137, across physical hierarchy nets = 0, parasitics cached nets = 137, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:    63 s (  0.02 hr )  ELAPSE:   773 s (  0.21 hr )  MEM-PEAK:  1627 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func::nom.
Information: Doing activity propagation for mode 'func' and corner 'nom' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func::nom (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  685591744
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  685591744       317.17        106
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  685591744       317.17        106
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:    64 s (  0.02 hr )  ELAPSE:   773 s (  0.21 hr )  MEM-PEAK:  1627 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 141 total shapes.
Layer M2: cached 0 shapes out of 445 total shapes.
Cached 96 vias out of 1011 total vias.
Total 0.0122 seconds to build cellmap data
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
INFO: creating 5(r) x 5(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (full_adder_8bit_v): 25
Total 0.0020 seconds to load 106 cell instances into cellmap
Moveable cells: 104; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
134 out of 134 data nets are detail routed, 3 out of 3 clock nets are detail routed and total 137 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 1.7896, cell height 1.6720, cell area 2.9922 for total 106 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -        317.17  685591744.00         106              0.21      1627

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -        317.17  685591744.00         106              0.21      1627
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         7        317.17  685591744.00         106              0.21      1627
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         7        317.17  684888000.00         106              0.21      1627

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         7        315.14  676839680.00         105              0.21      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         7        315.14  676839680.00         105              0.21      1627
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

Route-opt route preserve complete         CPU:    64 s (  0.02 hr )  ELAPSE:   774 s (  0.21 hr )  MEM-PEAK:  1627 MB

INFO: Sending timing info to router
Generating Timing information  
Design  Scenario func::nom (Mode func Corner nom)
Generating Timing information  ... Done
Information: The net parasitics of block full_adder_8bit are cleared. (TIM-123)
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
[icc2-lic Thu Jun  5 11:17:42 2025] Command 'legalize_placement' requires licenses
[icc2-lic Thu Jun  5 11:17:42 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:42 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:42 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:17:42 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:17:42 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:17:42 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:17:42 2025] Check-out of alternate set of keys directly with queueing was successful
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 144 total shapes.
Layer M2: cached 0 shapes out of 446 total shapes.
Cached 96 vias out of 1013 total vias.

Legalizing Top Level Design full_adder_8bit ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0094 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 19 ref cells (8 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     366.222          105        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    105
number of references:                19
number of site rows:                 11
number of locations attempted:     1460
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         103 (1215 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_708 (AND3X1_RVT)
  Input location: (7.776,7.016)
  Legal location: (7.776,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_710 (AND3X1_RVT)
  Input location: (8.232,5.344)
  Legal location: (8.232,5.344)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_712 (AND3X1_RVT)
  Input location: (8.992,15.376)
  Legal location: (8.992,15.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U155 (AND2X1_RVT)
  Input location: (11.12,7.016)
  Legal location: (11.12,7.016)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U96 (AND2X1_RVT)
  Input location: (7.624,3.672)
  Legal location: (7.624,3.672)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U149 (AND2X1_RVT)
  Input location: (6.56,13.704)
  Legal location: (6.56,13.704)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U141 (AND2X1_RVT)
  Input location: (12.184,18.72)
  Legal location: (12.184,18.72)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U134 (AND2X1_RVT)
  Input location: (16.288,17.048)
  Legal location: (16.288,17.048)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U112 (AND2X1_RVT)
  Input location: (9.904,12.032)
  Legal location: (9.904,12.032)
  Displacement:   0.000 um ( 0.00 row height)
Cell: regCin_reg (DFFSSRX1_RVT)
  Input location: (11.424,5.344)
  Legal location: (11.424,5.344)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.046
Total Legalizer Wall Time: 0.046
----------------------------------------------------------------

Route-opt legalization complete           CPU:    64 s (  0.02 hr )  ELAPSE:   774 s (  0.21 hr )  MEM-PEAK:  1627 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell full_adder_8bit_v is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   22  Alloctr   23  Proc 5345 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 5345 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   22  Alloctr   23  Proc 5345 
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   22  Alloctr   23  Proc 5345 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Analysis] Total (MB): Used   22  Alloctr   23  Proc 5345 
Num of eco nets = 138
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: Init] Total (MB): Used   22  Alloctr   23  Proc 5345 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        true                
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   22  Alloctr   23  Proc 5345 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 0 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

Number of wires with overlap after iteration 0 = 1 of 5


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   22  Alloctr   23  Proc 5345 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/13       
Routed partition 2/13       
Routed partition 3/13       
Routed partition 4/13       
Routed partition 5/13       
Routed partition 6/13       
Routed partition 7/13       
Routed partition 8/13       
Routed partition 9/13       
Routed partition 10/13      
Routed partition 11/13      
Routed partition 12/13      
Routed partition 13/13      

Assign Vertical partitions, iteration 1 
Routed partition 1/14       
Routed partition 2/14       
Routed partition 3/14       
Routed partition 4/14       
Routed partition 5/14       
Routed partition 6/14       
Routed partition 7/14       
Routed partition 8/14       
Routed partition 9/14       
Routed partition 10/14      
Routed partition 11/14      
Routed partition 12/14      
Routed partition 13/14      
Routed partition 14/14      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   22  Alloctr   23  Proc 5345 

Number of wires with overlap after iteration 1 = 1 of 6


Wire length and via report:
---------------------------
Number of M1 wires: 4             : 0
Number of M2 wires: 2            VIA12SQ_C: 2
Number of M3 wires: 0            VIA23SQ_C: 0
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 6                 vias: 2

Total M1 wire length: 0.8
Total M2 wire length: 0.2
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 0.9

Longest M1 wire length: 0.5
Longest M2 wire length: 0.2
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   22  Alloctr   23  Proc 5345 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: CDR] Total (MB): Used   22  Alloctr   23  Proc 5345 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  112  Alloctr  112  Proc 5345 

Total Wire Length =                    846 micron
Total Number of Contacts =             651
Total Number of Wires =                694
Total Number of PtConns =              71
Total Number of Routed Wires =       693
Total Routed Wire Length =           837 micron
Total Number of Routed Contacts =       651
        Layer             M1 :         45 micron
        Layer             M2 :        379 micron
        Layer             M3 :        387 micron
        Layer             M4 :         27 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         12
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        284
        Via        VIA12SQ_C :        273
        Via   VIA12SQ_C(rot) :         70
        Via       VIA12BAR_C :          9
        Via    VIA12BAR(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Nets that have been changed:
Net 1 = n152
Total number of changed nets = 1 (out of 138)

[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   22  Alloctr   23  Proc 5345 
[ECO: DR] Elapsed real time: 0:00:00 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DR] Stage (MB): Used   19  Alloctr   19  Proc    0 
[ECO: DR] Total (MB): Used   22  Alloctr   23  Proc 5345 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    846 micron
Total Number of Contacts =             651
Total Number of Wires =                694
Total Number of PtConns =              71
Total Number of Routed Wires =       693
Total Routed Wire Length =           837 micron
Total Number of Routed Contacts =       651
        Layer             M1 :         45 micron
        Layer             M2 :        379 micron
        Layer             M3 :        387 micron
        Layer             M4 :         27 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         12
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        284
        Via        VIA12SQ_C :        273
        Via   VIA12SQ_C(rot) :         70
        Via       VIA12BAR_C :          9
        Via    VIA12BAR(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 

Total number of nets = 138
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    846 micron
Total Number of Contacts =             651
Total Number of Wires =                694
Total Number of PtConns =              71
Total Number of Routed Wires =       693
Total Routed Wire Length =           837 micron
Total Number of Routed Contacts =       651
        Layer             M1 :         45 micron
        Layer             M2 :        379 micron
        Layer             M3 :        387 micron
        Layer             M4 :         27 micron
        Layer             M5 :          0 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA34SQ_C :         12
        Via        VIA23SQ_C :          2
        Via   VIA23SQ_C(rot) :        284
        Via        VIA12SQ_C :        273
        Via   VIA12SQ_C(rot) :         70
        Via       VIA12BAR_C :          9
        Via    VIA12BAR(rot) :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 651 vias)
 
    Layer VIA1       =  0.00% (0      / 353     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (353     vias)
    Layer VIA2       =  0.00% (0      / 286     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (286     vias)
    Layer VIA3       =  0.00% (0      / 12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (12      vias)
 
Updating the database ...
...updated 1 nets with eco mode
[ECO: End] Elapsed real time: 0:00:00 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 5345 
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 136 detail routed. (NEX-024)
Information: Serialized np data
INFO: timer data saved to /tmp/full_adder_8bit_v_13578_579504566.timdat

Route-opt ECO routing complete            CPU:    64 s (  0.02 hr )  ELAPSE:   774 s (  0.22 hr )  MEM-PEAK:  1627 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  99.595872409339  8.634326705688  0.781249240852
7.442083411238  3.181156049079  6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465787932247  45.184965211221  9.113541076771  6.373424709427
0.014844388138  4.045006444037  5.020605316976  6.345884229962  1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  69.736460292720  5.135543876999  8.351308868118
3.725190997333  4.436408244586  7.609731622717  3.894385364966  9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  68.272509791226  2.700304974122  4.504957402403
9.281736316139  8.525440544100  2.100661101274  7.185896554570  7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  72.702931863816  7.665222608946  7.402259105136
5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  16.451573736848  4.394925196883  1.549030286014
9.244452200010  4.051691909534  5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  28.677951573433  7.185130646634  7.083743217852
7.726838946772  6.376521169969  5.327074529946  6.562623090979  4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  62.800422515196  6.626989974470  8.334253093832
9.243502162169  1.831796121424  2.252773111567  8.210408235191  4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  19.750354812347  7.518157247177  2.200051376031
3.533183387246  5.081644855773  7.188484837311  2.548293680105  5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  62.781838076979  4.349355923000  7.701561799989
9.972300508202  6.250754685030  1.791961421411  6.962781303341  4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  62.280886147214  2.198180914572  4.443324746371
3.804135249843  6.133099101986  1.974527982061  0.319028279245  2.956234072595  4.772693630086  9.633674031037  8.470936415157  0.274113361564  7.669442469766  18.901756592108  7.480249671800  2.389450746383
2.453161041934  2.160515565780  3.817373024796  3.928727777441  8.754040104850  5.000035331795  6.583378455672  1.475458728944  5.438746165659  2.121786390179  94.188732310467  0.800964499198  9.509861107812
3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  44.515105876358  9.181153604980  1.036970463734
1.410942700148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739677862243  0.567170402387  9.771500032845  0.958970596111  18.810005012873  9.689203564100  1.216992283513
INFO: Smart Arc Optimization disabled. 0 modes cleared.
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 136 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'full_adder_8bit'. (NEX-022)
---extraction options---
Corner: nom
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: full_adder_8bit_v 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 136 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 136, routed nets = 136, across physical hierarchy nets = 0, parasitics cached nets = 136, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func::nom

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: Clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  676839680
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0  676839680       315.14        105
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0  676839680       315.14        105

Route-opt optimization complete                 0.00        0.00      0.00         7        315.14  676839680.00         105              0.22      1627

Route-opt command complete                CPU:    64 s (  0.02 hr )  ELAPSE:   774 s (  0.22 hr )  MEM-PEAK:  1627 MB
Route-opt command statistics  CPU=1 sec (0.00 hr) ELAPSED=1 sec (0.00 hr) MEM-PEAK=1.589 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2025-06-05 11:17:43 / Session:  00:12:54 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 1627 MB (FLW-8100)
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
[icc2-lic Thu Jun  5 11:17:43 2025] Command 'write_parasitics' requires licenses
Information: Design full_adder_8bit_v has 138 nets, 0 global routed, 136 detail routed. (NEX-024)
NEX: extract design full_adder_8bit
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ./results/full_adder_8bitfunc::nom.spef.p1_125.spef 
spefName ./results/full_adder_8bitfunc::nom.spef.p1_125.spef, corner name nom 
NEX: write corner ID 1 parasitics to ./results/full_adder_8bitfunc::nom.spef.p2_125.spef 
spefName ./results/full_adder_8bitfunc::nom.spef.p2_125.spef, corner name nom 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
Information: Saving block 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design'
Saving library 'FULL_ADDER_8BIT_LIB'
Information: Saving 'FULL_ADDER_8BIT_LIB:full_adder_8bit_v.design' to 'FULL_ADDER_8BIT_LIB:FULL_ADD_8BIT_Route.design'. (DES-028)
Saving library 'FULL_ADDER_8BIT_LIB'
icc2_shell> report_timing
[icc2-lic Thu Jun  5 11:19:04 2025] Command 'report_timing' requires licenses
[icc2-lic Thu Jun  5 11:19:04 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:19:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:19:04 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:19:04 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:19:04 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:04 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:19:04 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:04 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:19:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:19:04 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:19:04 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:19:04 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:04 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:19:04 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:04 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:19:04 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:19:04 2025
****************************************

  Startpoint: regB_reg[0] (rising edge-triggered flip-flop clocked by Clock)
  Endpoint: SUM_reg[7] (rising edge-triggered flip-flop clocked by Clock)
  Mode: func
  Corner: nom
  Scenario: func::nom
  Path Group: Clock
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock Clock (rise edge)                          0.00      0.00
  clock network delay (propagated)                 0.07      0.07

  regB_reg[0]/CLK (DFFSSRX1_RVT)                   0.00      0.07 r
  regB_reg[0]/Q (DFFSSRX1_RVT)                     0.08      0.16 r
  U85/Y (NAND2X0_RVT)                              0.03      0.19 f
  U86/Y (NAND2X0_RVT)                              0.03      0.22 r
  U87/Y (NAND3X0_RVT)                              0.05      0.27 f
  ctmTdsLR_2_710/Y (AND3X1_RVT)                    0.06      0.32 f
  ctmTdsLR_1_709/Y (INVX0_RVT)                     0.02      0.34 r
  U96/Y (AND2X1_RVT)                               0.03      0.37 r
  U97/Y (NAND2X0_RVT)                              0.04      0.41 f
  U98/Y (NAND2X0_RVT)                              0.03      0.44 r
  U103/Y (NAND3X0_RVT)                             0.05      0.49 f
  ctmTdsLR_2_712/Y (AND3X1_RVT)                    0.06      0.54 f
  ctmTdsLR_1_711/Y (INVX0_RVT)                     0.02      0.56 r
  U112/Y (AND2X1_RVT)                              0.04      0.60 r
  U113/Y (NAND2X0_RVT)                             0.03      0.63 f
  U118/Y (NAND2X0_RVT)                             0.03      0.66 r
  U119/Y (NAND3X0_RVT)                             0.04      0.69 f
  U120/Y (NAND2X0_RVT)                             0.05      0.74 r
  U67/Y (OR2X1_RVT)                                0.04      0.78 r
  SUM_reg[7]/D (DFFSSRX1_RVT)                      0.00      0.78 r
  data arrival time                                          0.78

  clock Clock (rise edge)                          2.00      2.00
  clock network delay (propagated)                 0.07      2.07
  SUM_reg[7]/CLK (DFFSSRX1_RVT)                    0.00      2.07 r
  clock uncertainty                               -0.30      1.77
  library setup time                              -0.08      1.69
  data required time                                         1.69
  ------------------------------------------------------------------------
  data required time                                         1.69
  data arrival time                                         -0.78
  ------------------------------------------------------------------------
  slack (MET)                                                0.91


1
icc2_shell> report_qor
[icc2-lic Thu Jun  5 11:19:26 2025] Command 'report_qor' requires licenses
[icc2-lic Thu Jun  5 11:19:26 2025] Attempting to check-out alternate set of keys directly with queueing
[icc2-lic Thu Jun  5 11:19:26 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:26 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:19:26 2025] Sending check-out request for 'ICCompilerII-8' (1) with wait option
[icc2-lic Thu Jun  5 11:19:27 2025] Check-out request for 'ICCompilerII-8' with wait option succeeded
[icc2-lic Thu Jun  5 11:19:27 2025] Sending checkout check request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:27 2025] Checkout check request for 'ICCompilerII-8' returned 0 
[icc2-lic Thu Jun  5 11:19:27 2025] Sending count request for 'ICCompilerII-8' 
[icc2-lic Thu Jun  5 11:19:27 2025] Count request for 'ICCompilerII-8' returned 1 
[icc2-lic Thu Jun  5 11:19:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:19:27 2025] Sending check-out request for 'ICCompilerII-NX' (1) with wait option
[icc2-lic Thu Jun  5 11:19:27 2025] Check-out request for 'ICCompilerII-NX' with wait option succeeded
[icc2-lic Thu Jun  5 11:19:27 2025] Sending checkout check request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:27 2025] Checkout check request for 'ICCompilerII-NX' returned 0 
[icc2-lic Thu Jun  5 11:19:27 2025] Sending count request for 'ICCompilerII-NX' 
[icc2-lic Thu Jun  5 11:19:27 2025] Count request for 'ICCompilerII-NX' returned 1 
[icc2-lic Thu Jun  5 11:19:27 2025] Check-out of alternate set of keys directly with queueing was successful
****************************************
Report : qor
Design : full_adder_8bit
Version: W-2024.09
Date   : Thu Jun  5 11:19:27 2025
****************************************


Scenario           'func::nom'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.50
Critical Path Slack:               1.04
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              0.09
Critical Path Slack:               1.08
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func::nom'
Timing Path Group  'Clock'
----------------------------------------
Levels of Logic:                     17
Critical Path Length:              0.70
Critical Path Slack:               0.91
Critical Path Clk Period:          2.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              0
Hierarchical Port Count:              0
Leaf Cell Count:                    105
Buf/Inv Cell Count:                   5
Buf Cell Count:                       2
Inv Cell Count:                       3
Combinational Cell Count:            79
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:               26
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       26
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:              135.71
Noncombinational Area:           179.43
Buf/Inv Area:                     10.17
Total Buffer Area:                 6.35
Total Inverter Area:               3.81
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                     435.89
Net YLength:                     392.58
----------------------------------------
Cell Area (netlist):                            315.14
Cell Area (netlist and physical only):          315.14
Net Length:                      828.47


Design Rules
----------------------------------------
Total Number of Nets:               138
Nets with Violations:                 1
Max Trans Violations:                 1
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> exit
Maximum memory usage for this session: 1627.15 MB
Maximum memory usage for this session including child processes: 1627.15 MB
CPU usage for this session:     73 seconds (  0.02 hours)
Elapsed time for this session:   1032 seconds (  0.29 hours)
Thank you for using IC Compiler II.

