// Seed: 857455366
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri1  id_2
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri id_2,
    output wand id_3
);
  wire id_5 = (id_1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_3 (
    output logic id_0
);
  id_2 :
  assert property (@* id_2) id_0 <= 1;
  assign id_2 = id_2;
  assign id_0 = id_2.id_2;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_0 = id_2;
endmodule
