#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 17 00:40:38 2021
# Process ID: 36628
# Current directory: C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.runs/synth_1
# Command line: vivado.exe -log TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl
# Log file: C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.runs/synth_1/TOP.vds
# Journal file: C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26456
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1164.293 ; gain = 38.250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/MUX_.v:22]
INFO: [Synth 8-6155] done synthesizing module 'MUX_' (1#1) [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/MUX_.v:22]
INFO: [Synth 8-6157] synthesizing module 'PWM' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/PWM.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (2#1) [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/PWM.v:22]
WARNING: [Synth 8-7071] port 'Clock_o_cnt_1' of module 'PWM' is unconnected for instance 'u0' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:81]
WARNING: [Synth 8-7071] port 'Clock_o_cnt_2' of module 'PWM' is unconnected for instance 'u0' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:81]
WARNING: [Synth 8-7071] port 'Clock_o_cnt_3' of module 'PWM' is unconnected for instance 'u0' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:81]
WARNING: [Synth 8-7071] port 'Clock_o_cnt_4' of module 'PWM' is unconnected for instance 'u0' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:81]
WARNING: [Synth 8-7023] instance 'u0' of module 'PWM' has 10 connections declared, but only 6 given [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:81]
INFO: [Synth 8-6157] synthesizing module 'StopWatch' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v:23]
	Parameter Idle bound to: 2'b00 
	Parameter Start bound to: 2'b01 
	Parameter Stop bound to: 2'b10 
	Parameter Reset bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v:73]
INFO: [Synth 8-6155] done synthesizing module 'StopWatch' (3#1) [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/StopWatch.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/SevenSegment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (4#1) [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/SevenSegment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.828 ; gain = 90.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.828 ; gain = 90.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.828 ; gain = 90.785
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1216.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/constrs_1/new/Connected.xdc]
Finished Parsing XDC File [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/constrs_1/new/Connected.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.srcs/constrs_1/new/Connected.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1317.578 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_Reg_reg' in module 'StopWatch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Start |                               01 |                               01
                    Stop |                               10 |                               10
                   Reset |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Reg_reg' using encoding 'sequential' in module 'StopWatch'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 8     
+---Registers : 
	               31 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1317.578 ; gain = 191.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1333.621 ; gain = 207.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    13|
|4     |LUT2   |     1|
|5     |LUT3   |    24|
|6     |LUT4   |    81|
|7     |LUT5   |    61|
|8     |LUT6   |    12|
|9     |FDCE   |   110|
|10    |FDRE   |     2|
|11    |IBUF   |     6|
|12    |OBUF   |    88|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1341.289 ; gain = 114.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1341.289 ; gain = 215.246
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1353.312 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 1360.625 ; gain = 234.582
INFO: [Common 17-1381] The checkpoint 'C:/workspace/Verilog_PWM_Practice_2/Verilog_PWM_Practice_2.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 17 00:41:37 2021...
