

================================================================
== Vitis HLS Report for 'face_detect_Pipeline_VITIS_LOOP_2872_3'
================================================================
* Date:           Fri Dec 13 10:51:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2872_3  |      100|      100|         2|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|       62|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln2872_fu_174_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln2872_fu_168_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  26|          15|           9|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_cast_reg_203         |  7|   0|   64|         57|
    |i_fu_48                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   74|         57|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  face_detect_Pipeline_VITIS_LOOP_2872_3|  return value|
|result_x_Scale_address0  |  out|    7|   ap_memory|                          result_x_Scale|         array|
|result_x_Scale_ce0       |  out|    1|   ap_memory|                          result_x_Scale|         array|
|result_x_Scale_q0        |   in|   32|   ap_memory|                          result_x_Scale|         array|
|result_x_address0        |  out|    7|   ap_memory|                                result_x|         array|
|result_x_ce0             |  out|    1|   ap_memory|                                result_x|         array|
|result_x_we0             |  out|    1|   ap_memory|                                result_x|         array|
|result_x_d0              |  out|   32|   ap_memory|                                result_x|         array|
|result_y_Scale_address0  |  out|    7|   ap_memory|                          result_y_Scale|         array|
|result_y_Scale_ce0       |  out|    1|   ap_memory|                          result_y_Scale|         array|
|result_y_Scale_q0        |   in|   32|   ap_memory|                          result_y_Scale|         array|
|result_y_address0        |  out|    7|   ap_memory|                                result_y|         array|
|result_y_ce0             |  out|    1|   ap_memory|                                result_y|         array|
|result_y_we0             |  out|    1|   ap_memory|                                result_y|         array|
|result_y_d0              |  out|   32|   ap_memory|                                result_y|         array|
|result_w_Scale_address0  |  out|    7|   ap_memory|                          result_w_Scale|         array|
|result_w_Scale_ce0       |  out|    1|   ap_memory|                          result_w_Scale|         array|
|result_w_Scale_q0        |   in|   32|   ap_memory|                          result_w_Scale|         array|
|result_w_address0        |  out|    7|   ap_memory|                                result_w|         array|
|result_w_ce0             |  out|    1|   ap_memory|                                result_w|         array|
|result_w_we0             |  out|    1|   ap_memory|                                result_w|         array|
|result_w_d0              |  out|   32|   ap_memory|                                result_w|         array|
|result_h_Scale_address0  |  out|    7|   ap_memory|                          result_h_Scale|         array|
|result_h_Scale_ce0       |  out|    1|   ap_memory|                          result_h_Scale|         array|
|result_h_Scale_q0        |   in|   32|   ap_memory|                          result_h_Scale|         array|
|result_h_address0        |  out|    7|   ap_memory|                                result_h|         array|
|result_h_ce0             |  out|    1|   ap_memory|                                result_h|         array|
|result_h_we0             |  out|    1|   ap_memory|                                result_h|         array|
|result_h_d0              |  out|   32|   ap_memory|                                result_h|         array|
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

