
---------- Begin Simulation Statistics ----------
final_tick                                  318152000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854124                       # Number of bytes of host memory used
host_op_rate                                   158985                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.32                       # Real time elapsed on the host
host_tick_rate                               95948581                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500000                       # Number of instructions simulated
sim_ops                                        527167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000318                       # Number of seconds simulated
sim_ticks                                   318152000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.188497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  124829                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               127132                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3257                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            138367                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1726                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2817                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1091                       # Number of indirect misses.
system.cpu.branchPred.lookups                  153869                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6003                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          243                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    336594                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   337497                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2665                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     121767                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9889                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           61766                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               501042                       # Number of instructions committed
system.cpu.commit.committedOps                 528209                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       559138                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.944684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.767833                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       392137     70.13%     70.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47229      8.45%     78.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15634      2.80%     81.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        18516      3.31%     84.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        69605     12.45%     97.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2300      0.41%     97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1664      0.30%     97.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         2164      0.39%     98.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9889      1.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       559138                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4620                       # Number of function calls committed.
system.cpu.commit.int_insts                    425736                       # Number of committed integer instructions.
system.cpu.commit.loads                         35378                       # Number of loads committed
system.cpu.commit.membars                         138                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            3      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           378885     71.73%     71.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             384      0.07%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               94      0.02%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              8      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.01%     71.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     71.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              10      0.00%     71.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     71.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             72      0.01%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35378      6.70%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         113316     21.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            528209                       # Class of committed instruction
system.cpu.commit.refs                         148694                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2101                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500000                       # Number of Instructions Simulated
system.cpu.committedOps                        527167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.272610                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.272610                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                402312                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   626                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               116869                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 622326                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    65405                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     75627                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2917                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2193                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 22210                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      153869                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     33677                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        503082                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1385                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         632070                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           132                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7062                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.241816                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              61658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             132558                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.993344                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             568471                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.173743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.091528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   415533     73.10%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4905      0.86%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     5050      0.89%     74.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6374      1.12%     75.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   108737     19.13%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5232      0.92%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2325      0.41%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4466      0.79%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    15849      2.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               568471                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           67834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3055                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   131943                       # Number of branches executed
system.cpu.iew.exec_nop                          1164                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.908784                       # Inst execution rate
system.cpu.iew.exec_refs                       163482                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     122458                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7005                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 41747                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1334                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               125619                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              594962                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 41024                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4915                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                578264                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   738                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2917                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   745                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          6678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2958                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1126                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6369                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        12303                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1897                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1158                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    702427                       # num instructions consuming a value
system.cpu.iew.wb_count                        570324                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.414863                       # average fanout of values written-back
system.cpu.iew.wb_producers                    291411                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.896306                       # insts written-back per cycle
system.cpu.iew.wb_sent                         575828                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   698727                       # number of integer regfile reads
system.cpu.int_regfile_writes                  331964                       # number of integer regfile writes
system.cpu.ipc                               0.785787                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.785787                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                26      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                417078     71.52%     71.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  386      0.07%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    96      0.02%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  11      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 52      0.01%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   21      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   14      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  81      0.01%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                41870      7.18%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              123528     21.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 583179                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        3862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006622                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1221     31.62%     31.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      2      0.05%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     31.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.03%     31.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.05%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1701     44.04%     75.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   935     24.21%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 584345                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1733829                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       568038                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            657148                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     593590                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    583179                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 208                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           66630                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               412                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             34                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        37211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        568471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.025873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.679002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              381432     67.10%     67.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               31782      5.59%     72.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               31341      5.51%     78.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               39324      6.92%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               67359     11.85%     96.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                7768      1.37%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5420      0.95%     99.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2413      0.42%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1632      0.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          568471                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.916509                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2670                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5274                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2286                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3323                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2148                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1332                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                41747                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125619                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  441708                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    561                       # number of misc regfile writes
system.cpu.numCycles                           636305                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8125                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                613494                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     59                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    77915                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1148                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1095124                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 607456                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              703149                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     84922                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 372489                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2917                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                374637                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    89650                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           731268                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19955                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                864                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    168756                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            206                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2697                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1136312                       # The number of ROB reads
system.cpu.rob.rob_writes                     1189346                       # The number of ROB writes
system.cpu.timesIdled                             976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2234                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12004                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        11875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        24729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                985                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10938                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           985                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            81                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        23924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  23924                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  762880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12004                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12004    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12004                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16654000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62024500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10603                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             204                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          297                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           81                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           81                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        33449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 37579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       166336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1397824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1564160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            12854                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015276                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  12851     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              12854                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           24035500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          16897500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2296500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  694                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  155                       # number of demand (read+write) hits
system.l2.demand_hits::total                      849                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 694                       # number of overall hits
system.l2.overall_hits::.cpu.data                 155                       # number of overall hits
system.l2.overall_hits::total                     849                       # number of overall hits
system.l2.demand_misses::.cpu.inst                837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11087                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11924                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               837                       # number of overall misses
system.l2.overall_misses::.cpu.data             11087                       # number of overall misses
system.l2.overall_misses::total                 11924                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65656500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    831902500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        897559000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65656500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    831902500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       897559000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            11242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           11242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.546702                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.986212                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.933532                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.546702                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.986212                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.933532                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78442.652330                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75034.048886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75273.314324                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78442.652330                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75034.048886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75273.314324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11924                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57286500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    721072500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    778359000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57286500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    721072500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    778359000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.546702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.986212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.933532                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.546702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.986212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.933532                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68442.652330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65037.656715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65276.668903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68442.652330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65037.656715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65276.668903                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10603                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10603                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1066                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1066                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1066                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1066                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    819700000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     819700000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74933.723375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74933.723375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    710350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    710350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64937.380016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64937.380016                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65656500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65656500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.546702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.546702                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78442.652330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78442.652330                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.546702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.546702                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68442.652330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68442.652330                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               149                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12202500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           297                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.498316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.498316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82449.324324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82449.324324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     10722500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10722500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.498316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.498316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72449.324324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72449.324324                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            81                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1522000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18790.123457                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4827.604457                       # Cycle average of tags in use
system.l2.tags.total_refs                       24641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12001                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.053246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.039176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       749.388016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4022.177265                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.122747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.147327                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         12001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7117                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.366241                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    209809                       # Number of tag accesses
system.l2.tags.data_accesses                   209809                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          53568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         709312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             762880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11920                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         168372350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2229475219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2397847570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    168372350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168372350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        168372350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2229475219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2397847570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23877                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     63231000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   59615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               286787250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5303.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24053.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    773.452333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   573.202859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.177793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          108     10.95%     10.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           83      8.42%     19.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      4.77%     24.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      2.13%     26.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      3.14%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      0.81%     30.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.52%     31.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.61%     32.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          667     67.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          986                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 763072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  763072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2398.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2398.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     318137000                       # Total gap between requests
system.mem_ctrls.avgGap                      26682.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       709504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 168372350.323116004467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2230078704.518595218658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22844750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    263942500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27293.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     23808.63                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3805620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2015145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            43853880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         99682170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         38227680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          212170095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        666.882795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     96161750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    211590250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3248700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1726725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            41269200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24585600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         95502930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         41747040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          208080195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.027619                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    105696750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     10400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    202055250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        31865                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            31865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        31865                       # number of overall hits
system.cpu.icache.overall_hits::total           31865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1812                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1812                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1812                       # number of overall misses
system.cpu.icache.overall_misses::total          1812                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92688000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92688000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92688000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92688000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053805                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053805                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053805                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053805                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51152.317881                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51152.317881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51152.317881                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51152.317881                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          471                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1068                       # number of writebacks
system.cpu.icache.writebacks::total              1068                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75399500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75399500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75399500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045461                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045461                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045461                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045461                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49248.530372                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49248.530372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49248.530372                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49248.530372                       # average overall mshr miss latency
system.cpu.icache.replacements                   1068                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        31865                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           31865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1812                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1812                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92688000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92688000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053805                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51152.317881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51152.317881                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75399500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75399500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045461                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49248.530372                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49248.530372                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.230338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               33396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1531                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.813194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.230338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850059                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             68885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            68885                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        62063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            62063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        62191                       # number of overall hits
system.cpu.dcache.overall_hits::total           62191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        87586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          87586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        87594                       # number of overall misses
system.cpu.dcache.overall_misses::total         87594                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5459979836                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5459979836                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5459979836                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5459979836                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       149649                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       149649                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       149785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       149785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.585276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.585276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.584798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.584798                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62338.499715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62338.499715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62332.806311                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62332.806311                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       366316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9551                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.353680                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10603                       # number of writebacks
system.cpu.dcache.writebacks::total             10603                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76272                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76272                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76272                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        11314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        11322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    855355467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    855355467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    855894967                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    855894967                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.075604                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.075604                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.075588                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.075588                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75601.508485                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75601.508485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75595.739887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75595.739887                       # average overall mshr miss latency
system.cpu.dcache.replacements                  10807                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        35818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     30638000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     30638000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        36464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        36464                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47427.244582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47427.244582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          358                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47203.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47203.125000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86882                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5427505864                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5427505864                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       113083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       113083                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.768303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.768303                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62469.854101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62469.854101                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        75914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        75914                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    839982995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    839982995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.096991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.096991                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76584.882841                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76584.882841                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          128                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           128                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          136                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.058824                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.058824                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       539500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       539500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.058824                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.058824                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 67437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67437.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           58                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1835972                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          102                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.568627                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31654.689655                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           58                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1777972                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.568627                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30654.689655                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       187000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.012579                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006289                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          138                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           434.345365                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               73805                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             11319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.520452                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   434.345365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.848331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.848331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          492                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            311483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           311483                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    318152000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    318152000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
