
---------- Begin Simulation Statistics ----------
host_inst_rate                                 635386                       # Simulator instruction rate (inst/s)
host_mem_usage                                 385844                       # Number of bytes of host memory used
host_seconds                                    31.48                       # Real time elapsed on the host
host_tick_rate                              576998513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018162                       # Number of seconds simulated
sim_ticks                                 18162345500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 39691.264460                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 38186.432740                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1094566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006478                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                27577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             13698                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    529989500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 61341.455130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 56536.102863                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799816                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3177119327                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018163                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51794                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25526                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1485090350                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26268                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  5837.087270                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51017.429066                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.155616                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3472                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9523                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     20266367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    485838977                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108873                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 53819.220206                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 50192.538670                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029502                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4271685327                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011165                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 79371                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              39224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2015079850                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965609                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.783110                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108873                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 53819.220206                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 50192.538670                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029502                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4271685327                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011165                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                79371                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             39224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2015079850                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28099                       # number of replacements
system.cpu.dcache.sampled_refs                  29123                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.783110                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7052298                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505739872500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25300                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11205272                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14162.302349                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11334.556751                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11129697                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1070316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006745                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75575                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2826                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    824555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006492                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 40333.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.987629                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       121000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11205272                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14162.302349                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11334.556751                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11129697                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1070316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006745                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75575                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2826                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    824555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006492                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809529                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.478801                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11205272                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14162.302349                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11334.556751                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11129697                       # number of overall hits
system.cpu.icache.overall_miss_latency     1070316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006745                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75575                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2826                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    824555000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006492                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.478801                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11129697                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 138273.218369                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       805441497                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  5825                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     64059.554913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 48867.000872                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         4700                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            675443947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.691682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      10544                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     224                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       504307449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.676988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 10320                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65437.039360                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  52910.814487                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80251                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              417292000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.073614                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6377                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       494                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         311168500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.067888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5881                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11024                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57030.894956                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41110.903302                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           628708586                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11024                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      453206598                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11024                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25300                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25300                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.185852                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101872                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        64578.686071                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   50334.914450                       # average overall mshr miss latency
system.l2.demand_hits                           84951                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1092735947                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.166101                       # miss rate for demand accesses
system.l2.demand_misses                         16921                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          815475949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.159033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    16201                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.031523                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.251009                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    516.466231                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4112.535663                       # Average occupied blocks per context
system.l2.overall_accesses                     101872                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       64578.686071                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  73591.094434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          84951                       # number of overall hits
system.l2.overall_miss_latency             1092735947                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.166101                       # miss rate for overall accesses
system.l2.overall_misses                        16921                       # number of overall misses
system.l2.overall_mshr_hits                       718                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1620917446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.216213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22026                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.062318                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                           363                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             144                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        16032                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             5826                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        10062                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8832                       # number of replacements
system.l2.sampled_refs                          16540                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4629.001894                       # Cycle average of tags in use
system.l2.total_refs                            85774                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8371                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29835795                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         256265                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       416565                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40268                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       479882                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         497204                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5826                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373154                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6104399                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.665280                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.400032                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3155354     51.69%     51.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       903387     14.80%     66.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415501      6.81%     73.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403002      6.60%     79.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403489      6.61%     86.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       191906      3.14%     89.65% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146823      2.41%     92.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       111783      1.83%     93.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373154      6.11%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6104399                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40239                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1133601                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.648889                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.648889                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       987290                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11459                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12908012                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3264430                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1840494                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       214997                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12184                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3957879                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3956315                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1564                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2394562                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2394264                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              298                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1563317                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1562051                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1266                       # DTB write misses
system.switch_cpus_1.fetch.Branches            497204                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1205175                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3082967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        44361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13079438                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        143547                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076624                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1205175                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       262091                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.015665                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6319396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.069729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.359138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4441623     70.29%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          36867      0.58%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          77101      1.22%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          57626      0.91%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162052      2.56%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          45692      0.72%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          54350      0.86%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39957      0.63%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1404128     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6319396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                169499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         379734                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178926                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.653876                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4179442                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1613845                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7544409                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10493955                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753685                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5686107                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.617218                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10499142                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42253                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66197                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2640837                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       382214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1789558                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11301295                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2565597                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       120464                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10731826                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          224                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       214997                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4624                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       226086                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36785                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3133                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       327784                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       319662                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3133                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3501                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.541096                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.541096                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4028268     37.12%     37.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389179      3.59%     40.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.71% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331506     12.27%     52.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18196      0.17%     53.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851798      7.85%     60.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.05% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2595837     23.92%     84.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1631343     15.03%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10852291                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       363895                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033532                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51568     14.17%     14.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52740     14.49%     28.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.53%     33.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96832     26.61%     59.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     59.80% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       106817     29.35%     89.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        39465     10.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6319396                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.717299                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.013478                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2711577     42.91%     42.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       995426     15.75%     58.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       664661     10.52%     69.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590952      9.35%     78.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       614435      9.72%     88.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       344088      5.44%     93.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       252517      4.00%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104515      1.65%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        41225      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6319396                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.672441                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11122369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10852291                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1122167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        37464                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       754812                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1205197                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1205175                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       609276                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       447061                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2640837                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1789558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6488895                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       493195                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58223                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3373543                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       437022                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          377                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18988531                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12548487                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9575533                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1739798                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       214997                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497862                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1562996                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       965165                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28557                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
