Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Dec  3 15:37:56 2020
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.128        0.000                      0                  493        0.069        0.000                      0                  493        4.500        0.000                       0                   290  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.128        0.000                      0                  493        0.069        0.000                      0                  493        4.500        0.000                       0                   290  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 2.602ns (44.524%)  route 3.242ns (55.476%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.785    10.590    mouse_ctrl_inst/MC1/gtOp
    SLICE_X37Y17         LUT5 (Prop_lut5_I4_O)        0.329    10.919 r  mouse_ctrl_inst/MC1/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.919    mouse_ctrl_inst/MC1/x_pos[10]_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[10]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.029    15.047    mouse_ctrl_inst/MC1/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 2.602ns (45.001%)  route 3.180ns (54.999%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 r  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.723    10.528    mouse_ctrl_inst/MC1/gtOp
    SLICE_X37Y17         LUT5 (Prop_lut5_I3_O)        0.329    10.857 r  mouse_ctrl_inst/MC1/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.857    mouse_ctrl_inst/MC1/x_pos[9]_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.437    14.778    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y17         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[9]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X37Y17         FDRE (Setup_fdre_C_D)        0.031    15.049    mouse_ctrl_inst/MC1/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.602ns (46.010%)  route 3.053ns (53.990%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.597    10.402    mouse_ctrl_inst/MC1/gtOp
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.329    10.731 r  mouse_ctrl_inst/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.731    mouse_ctrl_inst/MC1/x_pos[6]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[6]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)        0.029    15.035    mouse_ctrl_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.602ns (46.034%)  route 3.050ns (53.966%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 r  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.594    10.399    mouse_ctrl_inst/MC1/gtOp
    SLICE_X40Y16         LUT5 (Prop_lut5_I3_O)        0.329    10.728 r  mouse_ctrl_inst/MC1/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.728    mouse_ctrl_inst/MC1/x_pos[7]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[7]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)        0.031    15.037    mouse_ctrl_inst/MC1/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.602ns (46.131%)  route 3.038ns (53.869%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.582    10.387    mouse_ctrl_inst/MC1/gtOp
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.329    10.716 r  mouse_ctrl_inst/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.716    mouse_ctrl_inst/MC1/x_pos[0]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[0]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.031    15.050    mouse_ctrl_inst/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 2.602ns (46.433%)  route 3.002ns (53.567%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.545    10.350    mouse_ctrl_inst/MC1/gtOp
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.329    10.679 r  mouse_ctrl_inst/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.679    mouse_ctrl_inst/MC1/x_pos[1]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.029    15.036    mouse_ctrl_inst/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.679    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.602ns (46.458%)  route 2.999ns (53.542%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.542    10.347    mouse_ctrl_inst/MC1/gtOp
    SLICE_X40Y15         LUT5 (Prop_lut5_I4_O)        0.329    10.676 r  mouse_ctrl_inst/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.676    mouse_ctrl_inst/MC1/x_pos[2]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.441    14.782    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)        0.031    15.038    mouse_ctrl_inst/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.676    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 2.602ns (46.693%)  route 2.971ns (53.307%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.514    10.319    mouse_ctrl_inst/MC1/gtOp
    SLICE_X40Y16         LUT5 (Prop_lut5_I4_O)        0.329    10.648 r  mouse_ctrl_inst/MC1/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.648    mouse_ctrl_inst/MC1/x_pos[8]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.440    14.781    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[8]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)        0.031    15.037    mouse_ctrl_inst/MC1/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.648    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 2.602ns (46.844%)  route 2.953ns (53.156%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.496    10.301    mouse_ctrl_inst/MC1/gtOp
    SLICE_X36Y15         LUT5 (Prop_lut5_I4_O)        0.329    10.630 r  mouse_ctrl_inst/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.630    mouse_ctrl_inst/MC1/x_pos[3]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.439    14.780    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y15         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[3]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)        0.029    15.049    mouse_ctrl_inst/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 mouse_ctrl_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 2.602ns (47.301%)  route 2.899ns (52.699%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.554     5.075    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mouse_ctrl_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.204     6.735    mouse_ctrl_inst/MC1/x_overflow
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.124     6.859 r  mouse_ctrl_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.859    mouse_ctrl_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.372 r  mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.372    mouse_ctrl_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.687 r  mouse_ctrl_inst/MC1/x_pos_reg[7]_i_2/O[3]
                         net (fo=3, routed)           1.253     8.940    mouse_ctrl_inst/MC1/plusOp6[7]
    SLICE_X37Y15         LUT2 (Prop_lut2_I0_O)        0.307     9.247 r  mouse_ctrl_inst/MC1/gtOp_carry_i_5/O
                         net (fo=1, routed)           0.000     9.247    mouse_ctrl_inst/MC1/gtOp_carry_i_5_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.648 r  mouse_ctrl_inst/MC1/gtOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.648    mouse_ctrl_inst/MC1/gtOp_carry_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.805 f  mouse_ctrl_inst/MC1/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.442    10.247    mouse_ctrl_inst/MC1/gtOp
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.329    10.576 r  mouse_ctrl_inst/MC1/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.576    mouse_ctrl_inst/MC1/x_pos[4]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         1.438    14.779    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mouse_ctrl_inst/MC1/x_pos_reg[4]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.029    15.048    mouse_ctrl_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.732%)  route 0.198ns (57.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.198     1.783    mouse_ctrl_inst/MC1/p_0_in
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_overflow_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.013     1.714    mouse_ctrl_inst/MC1/x_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.246ns (53.352%)  route 0.215ns (46.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.215     1.800    mouse_ctrl_inst/MC1/p_0_in
    SLICE_X36Y19         LUT5 (Prop_lut5_I2_O)        0.098     1.898 r  mouse_ctrl_inst/MC1/y_inc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    mouse_ctrl_inst/MC1/y_inc[6]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[6]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.092     1.792    mouse_ctrl_inst/MC1/y_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.148ns (35.936%)  route 0.264ns (64.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[5]/Q
                         net (fo=9, routed)           0.264     1.849    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_8
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[5]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.016     1.717    mouse_ctrl_inst/MC1/x_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.643%)  route 0.267ns (64.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=10, routed)          0.267     1.852    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_9
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_sign_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.017     1.718    mouse_ctrl_inst/MC1/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.148ns (34.785%)  route 0.277ns (65.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=9, routed)           0.277     1.863    mouse_ctrl_inst/MC1/p_0_in
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[6]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.013     1.714    mouse_ctrl_inst/MC1/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/x_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.193%)  route 0.285ns (65.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     1.585 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=8, routed)           0.285     1.870    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_6
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.823     1.950    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  mouse_ctrl_inst/MC1/x_inc_reg[7]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X39Y18         FDRE (Hold_fdre_C_D)         0.017     1.718    mouse_ctrl_inst/MC1/x_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.557     1.440    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]/Q
                         net (fo=5, routed)           0.076     1.657    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[2]
    SLICE_X29Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.702 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.702    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X29Y17         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.825     1.952    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X29Y17         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.091     1.544    mouse_ctrl_inst/MC1/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.864%)  route 0.266ns (51.136%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.554     1.437    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[1]/Q
                         net (fo=14, routed)          0.167     1.768    mouse_ctrl_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]_0[1]
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.813 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=2, routed)           0.099     1.912    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_29
    SLICE_X36Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.957 r  mouse_ctrl_inst/MC1/y_inc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.957    mouse_ctrl_inst/MC1/y_inc[7]_i_1_n_0
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  mouse_ctrl_inst/MC1/y_inc_reg[7]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.092     1.792    mouse_ctrl_inst/MC1/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.555     1.438    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]/Q
                         net (fo=3, routed)           0.113     1.692    mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_count_reg[6]
    SLICE_X30Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.737 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.737    mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.822     1.949    mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.498     1.451    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.121     1.572    mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mouse_ctrl_inst/MC1/FSM_onehot_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_ctrl_inst/MC1/FSM_onehot_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.480%)  route 0.138ns (42.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.553     1.436    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[17]/Q
                         net (fo=3, routed)           0.138     1.715    mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[18]_0
    SLICE_X34Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.760 r  mouse_ctrl_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[18]_i_1/O
                         net (fo=1, routed)           0.000     1.760    mouse_ctrl_inst/MC1/Inst_Ps2Interface_n_40
    SLICE_X34Y22         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=289, routed)         0.818     1.945    mouse_ctrl_inst/MC1/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  mouse_ctrl_inst/MC1/FSM_onehot_state_reg[18]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.120     1.587    mouse_ctrl_inst/MC1/FSM_onehot_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y19   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y21   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y22   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y21   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y19   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y21   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y21   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y19   mouse_ctrl_inst/MC1/Inst_Ps2Interface/delay_100us_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y22   mouse_ctrl_inst/MC1/haswheel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y22   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   mouse_ctrl_inst/MC1/FSM_onehot_state_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   mouse_ctrl_inst/MC1/Inst_Ps2Interface/bit_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y14   mouse_ctrl_inst/MC1/Inst_Ps2Interface/clk_count_reg[3]/C



