CGTS_SM_CTRL_REG,VAR_0
CP_MEM_LS_EN,VAR_1
CP_MEM_SLP_CNTL,VAR_2
LS_OVERRIDE,VAR_3
OVERRIDE,VAR_4
RADEON_CG_SUPPORT_GFX_CP_LS,VAR_5
RADEON_CG_SUPPORT_GFX_MGCG,VAR_6
RLC_CGTT_MGCG_OVERRIDE,VAR_7
RLC_SERDES_WR_CTRL,VAR_8
RLC_SERDES_WR_MASTER_MASK_0,VAR_9
RLC_SERDES_WR_MASTER_MASK_1,VAR_10
RREG32,FUNC_0
WREG32,FUNC_1
si_halt_rlc,FUNC_2
si_update_rlc,FUNC_3
si_enable_mgcg,FUNC_4
rdev,VAR_11
enable,VAR_12
data,VAR_13
orig,VAR_14
tmp,VAR_15
