INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sources_1/new/ripple_carry_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb.v:35]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb.v:34]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb.v:50]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/VeriLogProjects/adder_subtractor/adder_subtractor.srcs/sim_1/new/tb.v:49]
