/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/mem_path.vh
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/opcode.vh
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/sim/func_sim/sim_define.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/ASYNC_RAM_DP_WBE.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/Addr_Decoder.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/Branch_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/Csr_Logic.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/SMU_RV32I_System.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/TimerCounter.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/alu.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/aludec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/adder.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_load.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/be_logic_store.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/extend.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/flopenr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/flopr.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/mux2.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/building_blocks/mux3.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/controller.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/data_mux.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/datapath.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/dualport_mem_synch_rw_dualclk.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/hazard_block/flush.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/hazard_block/hazard_unit.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/hazard_block/stall.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/maindec.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/D_E_DFF.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/E_M_DFF.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/F_D_DFF.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/M_W_DFF.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/delay.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/pipeline_block/sync_block.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/reg_file_async.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/riscvsingle.sv
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/tbman_apbs.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/tbman_regs.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/src/rtl/myCPU/pipeline_sync/rev06_sync/tbman_wrap.v
/home2/s1_student3/project1/2024fa_cpu_design/week1x_final_project/hardware/60.RV32I_sync_Integrated_Test_update_with_CSR/testbench/cpu_tb.v
