|test
Ready <= tanh_Controller:inst0.Ready
clk => tanh_Controller:inst0.clk
clk => Counter:inst1.clk
clk => expr_Register:inst22.clk
clk => term_Register:inst24.clk
clk => newRom:inst2.clock
clk => Xsq_Register:inst10.clk
rst => tanh_Controller:inst0.rst
rst => Counter:inst1.rst
rst => expr_Register:inst22.rst
rst => term_Register:inst24.rst
rst => Xsq_Register:inst10.rst
Start => tanh_Controller:inst0.Start
rBus[0] <= expr_Register:inst22.expr[0]
rBus[1] <= expr_Register:inst22.expr[1]
rBus[2] <= expr_Register:inst22.expr[2]
rBus[3] <= expr_Register:inst22.expr[3]
rBus[4] <= expr_Register:inst22.expr[4]
rBus[5] <= expr_Register:inst22.expr[5]
rBus[6] <= expr_Register:inst22.expr[6]
rBus[7] <= expr_Register:inst22.expr[7]
rBus[8] <= expr_Register:inst22.expr[8]
rBus[9] <= expr_Register:inst22.expr[9]
rBus[10] <= expr_Register:inst22.expr[10]
rBus[11] <= expr_Register:inst22.expr[11]
rBus[12] <= expr_Register:inst22.expr[12]
rBus[13] <= expr_Register:inst22.expr[13]
rBus[14] <= expr_Register:inst22.expr[14]
rBus[15] <= expr_Register:inst22.expr[15]
xBus[0] => Mux1:inst7.xBus[0]
xBus[0] => Mux2:inst11.xBus[0]
xBus[0] => Mux3:inst23.xBus[0]
xBus[0] => Mux4:inst21.xBus[0]
xBus[1] => Mux1:inst7.xBus[1]
xBus[1] => Mux2:inst11.xBus[1]
xBus[1] => Mux3:inst23.xBus[1]
xBus[1] => Mux4:inst21.xBus[1]
xBus[2] => Mux1:inst7.xBus[2]
xBus[2] => Mux2:inst11.xBus[2]
xBus[2] => Mux3:inst23.xBus[2]
xBus[2] => Mux4:inst21.xBus[2]
xBus[3] => Mux1:inst7.xBus[3]
xBus[3] => Mux2:inst11.xBus[3]
xBus[3] => Mux3:inst23.xBus[3]
xBus[3] => Mux4:inst21.xBus[3]
xBus[4] => Mux1:inst7.xBus[4]
xBus[4] => Mux2:inst11.xBus[4]
xBus[4] => Mux3:inst23.xBus[4]
xBus[4] => Mux4:inst21.xBus[4]
xBus[5] => Mux1:inst7.xBus[5]
xBus[5] => Mux2:inst11.xBus[5]
xBus[5] => Mux3:inst23.xBus[5]
xBus[5] => Mux4:inst21.xBus[5]
xBus[6] => Mux1:inst7.xBus[6]
xBus[6] => Mux2:inst11.xBus[6]
xBus[6] => Mux3:inst23.xBus[6]
xBus[6] => Mux4:inst21.xBus[6]
xBus[7] => Mux1:inst7.xBus[7]
xBus[7] => Mux2:inst11.xBus[7]
xBus[7] => Mux3:inst23.xBus[7]
xBus[7] => Mux4:inst21.xBus[7]
xBus[8] => Mux1:inst7.xBus[8]
xBus[8] => Mux2:inst11.xBus[8]
xBus[8] => Mux3:inst23.xBus[8]
xBus[8] => Mux4:inst21.xBus[8]
xBus[9] => Mux1:inst7.xBus[9]
xBus[9] => Mux2:inst11.xBus[9]
xBus[9] => Mux3:inst23.xBus[9]
xBus[9] => Mux4:inst21.xBus[9]
xBus[10] => Mux1:inst7.xBus[10]
xBus[10] => Mux2:inst11.xBus[10]
xBus[10] => Mux3:inst23.xBus[10]
xBus[10] => Mux4:inst21.xBus[10]
xBus[11] => Mux1:inst7.xBus[11]
xBus[11] => Mux2:inst11.xBus[11]
xBus[11] => Mux3:inst23.xBus[11]
xBus[11] => Mux4:inst21.xBus[11]
xBus[12] => Mux1:inst7.xBus[12]
xBus[12] => Mux2:inst11.xBus[12]
xBus[12] => Mux3:inst23.xBus[12]
xBus[12] => Mux4:inst21.xBus[12]
xBus[13] => Mux1:inst7.xBus[13]
xBus[13] => Mux2:inst11.xBus[13]
xBus[13] => Mux3:inst23.xBus[13]
xBus[13] => Mux4:inst21.xBus[13]
xBus[14] => Mux1:inst7.xBus[14]
xBus[14] => Mux2:inst11.xBus[14]
xBus[14] => Mux3:inst23.xBus[14]
xBus[14] => Mux4:inst21.xBus[14]
xBus[15] => Mux1:inst7.xBus[15]
xBus[15] => Mux2:inst11.xBus[15]
xBus[15] => Mux3:inst23.xBus[15]
xBus[15] => Mux4:inst21.xBus[15]


|test|tanh_Controller:inst0
clk => ps~1.DATAIN
rst => ps~3.DATAIN
Start => Selector1.IN2
Start => Selector0.IN1
Start => ns.010.DATAB
oe => sub.DATAB
CO => Selector0.IN3
CO => Selector2.IN2
Ldq <= I0C.DB_MAX_OUTPUT_PORT_TYPE
Ldt <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Lde <= Lde.DB_MAX_OUTPUT_PORT_TYPE
selx <= I0C.DB_MAX_OUTPUT_PORT_TYPE
selsq <= selsq.DB_MAX_OUTPUT_PORT_TYPE
selM <= selM.DB_MAX_OUTPUT_PORT_TYPE
sela <= InC.DB_MAX_OUTPUT_PORT_TYPE
selt <= selM.DB_MAX_OUTPUT_PORT_TYPE
selRom <= selRom.DB_MAX_OUTPUT_PORT_TYPE
I0C <= I0C.DB_MAX_OUTPUT_PORT_TYPE
InC <= InC.DB_MAX_OUTPUT_PORT_TYPE
sub <= sub.DB_MAX_OUTPUT_PORT_TYPE
Ready <= Ready.DB_MAX_OUTPUT_PORT_TYPE


|test|Counter:inst1
clk => addrRom[0]~reg0.CLK
clk => addrRom[1]~reg0.CLK
clk => addrRom[2]~reg0.CLK
rst => addrRom[0]~reg0.ACLR
rst => addrRom[1]~reg0.ACLR
rst => addrRom[2]~reg0.ACLR
I0C => addrRom.OUTPUTSELECT
I0C => addrRom.OUTPUTSELECT
I0C => addrRom.OUTPUTSELECT
InC => addrRom.OUTPUTSELECT
InC => addrRom.OUTPUTSELECT
InC => addrRom.OUTPUTSELECT
addrRom[0] <= addrRom[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrRom[1] <= addrRom[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addrRom[2] <= addrRom[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oe <= addrRom[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CO <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE


|test|expr_Register:inst22
exBus[0] => expr[0]~reg0.DATAIN
exBus[1] => expr[1]~reg0.DATAIN
exBus[2] => expr[2]~reg0.DATAIN
exBus[3] => expr[3]~reg0.DATAIN
exBus[4] => expr[4]~reg0.DATAIN
exBus[5] => expr[5]~reg0.DATAIN
exBus[6] => expr[6]~reg0.DATAIN
exBus[7] => expr[7]~reg0.DATAIN
exBus[8] => expr[8]~reg0.DATAIN
exBus[9] => expr[9]~reg0.DATAIN
exBus[10] => expr[10]~reg0.DATAIN
exBus[11] => expr[11]~reg0.DATAIN
exBus[12] => expr[12]~reg0.DATAIN
exBus[13] => expr[13]~reg0.DATAIN
exBus[14] => expr[14]~reg0.DATAIN
exBus[15] => expr[15]~reg0.DATAIN
clk => expr[0]~reg0.CLK
clk => expr[1]~reg0.CLK
clk => expr[2]~reg0.CLK
clk => expr[3]~reg0.CLK
clk => expr[4]~reg0.CLK
clk => expr[5]~reg0.CLK
clk => expr[6]~reg0.CLK
clk => expr[7]~reg0.CLK
clk => expr[8]~reg0.CLK
clk => expr[9]~reg0.CLK
clk => expr[10]~reg0.CLK
clk => expr[11]~reg0.CLK
clk => expr[12]~reg0.CLK
clk => expr[13]~reg0.CLK
clk => expr[14]~reg0.CLK
clk => expr[15]~reg0.CLK
rst => expr[0]~reg0.ACLR
rst => expr[1]~reg0.ACLR
rst => expr[2]~reg0.ACLR
rst => expr[3]~reg0.ACLR
rst => expr[4]~reg0.ACLR
rst => expr[5]~reg0.ACLR
rst => expr[6]~reg0.ACLR
rst => expr[7]~reg0.ACLR
rst => expr[8]~reg0.ACLR
rst => expr[9]~reg0.ACLR
rst => expr[10]~reg0.ACLR
rst => expr[11]~reg0.ACLR
rst => expr[12]~reg0.ACLR
rst => expr[13]~reg0.ACLR
rst => expr[14]~reg0.ACLR
rst => expr[15]~reg0.ACLR
Lde => expr[15]~reg0.ENA
Lde => expr[14]~reg0.ENA
Lde => expr[13]~reg0.ENA
Lde => expr[12]~reg0.ENA
Lde => expr[11]~reg0.ENA
Lde => expr[10]~reg0.ENA
Lde => expr[9]~reg0.ENA
Lde => expr[8]~reg0.ENA
Lde => expr[7]~reg0.ENA
Lde => expr[6]~reg0.ENA
Lde => expr[5]~reg0.ENA
Lde => expr[4]~reg0.ENA
Lde => expr[3]~reg0.ENA
Lde => expr[2]~reg0.ENA
Lde => expr[1]~reg0.ENA
Lde => expr[0]~reg0.ENA
expr[0] <= expr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[1] <= expr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[2] <= expr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[3] <= expr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[4] <= expr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[5] <= expr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[6] <= expr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[7] <= expr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[8] <= expr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[9] <= expr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[10] <= expr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[11] <= expr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[12] <= expr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[13] <= expr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[14] <= expr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
expr[15] <= expr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|Mux4:inst21
addBus[0] => exBus.DATAB
addBus[1] => exBus.DATAB
addBus[2] => exBus.DATAB
addBus[3] => exBus.DATAB
addBus[4] => exBus.DATAB
addBus[5] => exBus.DATAB
addBus[6] => exBus.DATAB
addBus[7] => exBus.DATAB
addBus[8] => exBus.DATAB
addBus[9] => exBus.DATAB
addBus[10] => exBus.DATAB
addBus[11] => exBus.DATAB
addBus[12] => exBus.DATAB
addBus[13] => exBus.DATAB
addBus[14] => exBus.DATAB
addBus[15] => exBus.DATAB
xBus[0] => exBus.DATAB
xBus[1] => exBus.DATAB
xBus[2] => exBus.DATAB
xBus[3] => exBus.DATAB
xBus[4] => exBus.DATAB
xBus[5] => exBus.DATAB
xBus[6] => exBus.DATAB
xBus[7] => exBus.DATAB
xBus[8] => exBus.DATAB
xBus[9] => exBus.DATAB
xBus[10] => exBus.DATAB
xBus[11] => exBus.DATAB
xBus[12] => exBus.DATAB
xBus[13] => exBus.DATAB
xBus[14] => exBus.DATAB
xBus[15] => exBus.DATAB
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
selx => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
sela => exBus.OUTPUTSELECT
exBus[0] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[1] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[2] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[3] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[4] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[5] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[6] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[7] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[8] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[9] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[10] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[11] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[12] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[13] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[14] <= exBus.DB_MAX_OUTPUT_PORT_TYPE
exBus[15] <= exBus.DB_MAX_OUTPUT_PORT_TYPE


|test|Add_Subtract:inst14
expr[0] => Add0.IN32
expr[0] => Add1.IN16
expr[1] => Add0.IN31
expr[1] => Add1.IN15
expr[2] => Add0.IN30
expr[2] => Add1.IN14
expr[3] => Add0.IN29
expr[3] => Add1.IN13
expr[4] => Add0.IN28
expr[4] => Add1.IN12
expr[5] => Add0.IN27
expr[5] => Add1.IN11
expr[6] => Add0.IN26
expr[6] => Add1.IN10
expr[7] => Add0.IN25
expr[7] => Add1.IN9
expr[8] => Add0.IN24
expr[8] => Add1.IN8
expr[9] => Add0.IN23
expr[9] => Add1.IN7
expr[10] => Add0.IN22
expr[10] => Add1.IN6
expr[11] => Add0.IN21
expr[11] => Add1.IN5
expr[12] => Add0.IN20
expr[12] => Add1.IN4
expr[13] => Add0.IN19
expr[13] => Add1.IN3
expr[14] => Add0.IN18
expr[14] => Add1.IN2
expr[15] => Add0.IN17
expr[15] => Add1.IN1
term[0] => Add1.IN32
term[0] => Add0.IN16
term[1] => Add1.IN31
term[1] => Add0.IN15
term[2] => Add1.IN30
term[2] => Add0.IN14
term[3] => Add1.IN29
term[3] => Add0.IN13
term[4] => Add1.IN28
term[4] => Add0.IN12
term[5] => Add1.IN27
term[5] => Add0.IN11
term[6] => Add1.IN26
term[6] => Add0.IN10
term[7] => Add1.IN25
term[7] => Add0.IN9
term[8] => Add1.IN24
term[8] => Add0.IN8
term[9] => Add1.IN23
term[9] => Add0.IN7
term[10] => Add1.IN22
term[10] => Add0.IN6
term[11] => Add1.IN21
term[11] => Add0.IN5
term[12] => Add1.IN20
term[12] => Add0.IN4
term[13] => Add1.IN19
term[13] => Add0.IN3
term[14] => Add1.IN18
term[14] => Add0.IN2
term[15] => Add1.IN17
term[15] => Add0.IN1
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
sub => addBus.OUTPUTSELECT
addBus[0] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[1] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[2] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[3] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[4] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[5] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[6] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[7] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[8] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[9] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[10] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[11] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[12] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[13] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[14] <= addBus.DB_MAX_OUTPUT_PORT_TYPE
addBus[15] <= addBus.DB_MAX_OUTPUT_PORT_TYPE


|test|term_Register:inst24
trBus[0] => term[0]~reg0.DATAIN
trBus[1] => term[1]~reg0.DATAIN
trBus[2] => term[2]~reg0.DATAIN
trBus[3] => term[3]~reg0.DATAIN
trBus[4] => term[4]~reg0.DATAIN
trBus[5] => term[5]~reg0.DATAIN
trBus[6] => term[6]~reg0.DATAIN
trBus[7] => term[7]~reg0.DATAIN
trBus[8] => term[8]~reg0.DATAIN
trBus[9] => term[9]~reg0.DATAIN
trBus[10] => term[10]~reg0.DATAIN
trBus[11] => term[11]~reg0.DATAIN
trBus[12] => term[12]~reg0.DATAIN
trBus[13] => term[13]~reg0.DATAIN
trBus[14] => term[14]~reg0.DATAIN
trBus[15] => term[15]~reg0.DATAIN
clk => term[0]~reg0.CLK
clk => term[1]~reg0.CLK
clk => term[2]~reg0.CLK
clk => term[3]~reg0.CLK
clk => term[4]~reg0.CLK
clk => term[5]~reg0.CLK
clk => term[6]~reg0.CLK
clk => term[7]~reg0.CLK
clk => term[8]~reg0.CLK
clk => term[9]~reg0.CLK
clk => term[10]~reg0.CLK
clk => term[11]~reg0.CLK
clk => term[12]~reg0.CLK
clk => term[13]~reg0.CLK
clk => term[14]~reg0.CLK
clk => term[15]~reg0.CLK
rst => term[0]~reg0.ACLR
rst => term[1]~reg0.ACLR
rst => term[2]~reg0.ACLR
rst => term[3]~reg0.ACLR
rst => term[4]~reg0.ACLR
rst => term[5]~reg0.ACLR
rst => term[6]~reg0.ACLR
rst => term[7]~reg0.ACLR
rst => term[8]~reg0.ACLR
rst => term[9]~reg0.ACLR
rst => term[10]~reg0.ACLR
rst => term[11]~reg0.ACLR
rst => term[12]~reg0.ACLR
rst => term[13]~reg0.ACLR
rst => term[14]~reg0.ACLR
rst => term[15]~reg0.ACLR
Ldt => term[15]~reg0.ENA
Ldt => term[14]~reg0.ENA
Ldt => term[13]~reg0.ENA
Ldt => term[12]~reg0.ENA
Ldt => term[11]~reg0.ENA
Ldt => term[10]~reg0.ENA
Ldt => term[9]~reg0.ENA
Ldt => term[8]~reg0.ENA
Ldt => term[7]~reg0.ENA
Ldt => term[6]~reg0.ENA
Ldt => term[5]~reg0.ENA
Ldt => term[4]~reg0.ENA
Ldt => term[3]~reg0.ENA
Ldt => term[2]~reg0.ENA
Ldt => term[1]~reg0.ENA
Ldt => term[0]~reg0.ENA
term[0] <= term[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[1] <= term[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[2] <= term[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[3] <= term[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[4] <= term[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[5] <= term[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[6] <= term[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[7] <= term[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[8] <= term[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[9] <= term[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[10] <= term[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[11] <= term[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[12] <= term[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[13] <= term[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[14] <= term[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
term[15] <= term[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|Mux3:inst23
MBus[0] => trBus.DATAB
MBus[1] => trBus.DATAB
MBus[2] => trBus.DATAB
MBus[3] => trBus.DATAB
MBus[4] => trBus.DATAB
MBus[5] => trBus.DATAB
MBus[6] => trBus.DATAB
MBus[7] => trBus.DATAB
MBus[8] => trBus.DATAB
MBus[9] => trBus.DATAB
MBus[10] => trBus.DATAB
MBus[11] => trBus.DATAB
MBus[12] => trBus.DATAB
MBus[13] => trBus.DATAB
MBus[14] => trBus.DATAB
MBus[15] => trBus.DATAB
xBus[0] => trBus.DATAB
xBus[1] => trBus.DATAB
xBus[2] => trBus.DATAB
xBus[3] => trBus.DATAB
xBus[4] => trBus.DATAB
xBus[5] => trBus.DATAB
xBus[6] => trBus.DATAB
xBus[7] => trBus.DATAB
xBus[8] => trBus.DATAB
xBus[9] => trBus.DATAB
xBus[10] => trBus.DATAB
xBus[11] => trBus.DATAB
xBus[12] => trBus.DATAB
xBus[13] => trBus.DATAB
xBus[14] => trBus.DATAB
xBus[15] => trBus.DATAB
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selx => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
selM => trBus.OUTPUTSELECT
trBus[0] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[1] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[2] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[3] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[4] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[5] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[6] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[7] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[8] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[9] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[10] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[11] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[12] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[13] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[14] <= trBus.DB_MAX_OUTPUT_PORT_TYPE
trBus[15] <= trBus.DB_MAX_OUTPUT_PORT_TYPE


|test|Multiplyer:inst9
M1[0] => Mult0.IN15
M1[1] => Mult0.IN14
M1[2] => Mult0.IN13
M1[3] => Mult0.IN12
M1[4] => Mult0.IN11
M1[5] => Mult0.IN10
M1[6] => Mult0.IN9
M1[7] => Mult0.IN8
M1[8] => Mult0.IN7
M1[9] => Mult0.IN6
M1[10] => Mult0.IN5
M1[11] => Mult0.IN4
M1[12] => Mult0.IN3
M1[13] => Mult0.IN2
M1[14] => Mult0.IN1
M1[15] => Mult0.IN0
M2[0] => Mult0.IN31
M2[1] => Mult0.IN30
M2[2] => Mult0.IN29
M2[3] => Mult0.IN28
M2[4] => Mult0.IN27
M2[5] => Mult0.IN26
M2[6] => Mult0.IN25
M2[7] => Mult0.IN24
M2[8] => Mult0.IN23
M2[9] => Mult0.IN22
M2[10] => Mult0.IN21
M2[11] => Mult0.IN20
M2[12] => Mult0.IN19
M2[13] => Mult0.IN18
M2[14] => Mult0.IN17
M2[15] => Mult0.IN16
MBus[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
MBus[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE


|test|Mux1:inst7
recRom[0] => MAin.DATAB
recRom[1] => MAin.DATAB
recRom[2] => MAin.DATAB
recRom[3] => MAin.DATAB
recRom[4] => MAin.DATAB
recRom[5] => MAin.DATAB
recRom[6] => MAin.DATAB
recRom[7] => MAin.DATAB
recRom[8] => MAin.DATAB
recRom[9] => MAin.DATAB
recRom[10] => MAin.DATAB
recRom[11] => MAin.DATAB
recRom[12] => MAin.DATAB
recRom[13] => MAin.DATAB
xsq[0] => MAin.DATAB
xsq[1] => MAin.DATAB
xsq[2] => MAin.DATAB
xsq[3] => MAin.DATAB
xsq[4] => MAin.DATAB
xsq[5] => MAin.DATAB
xsq[6] => MAin.DATAB
xsq[7] => MAin.DATAB
xsq[8] => MAin.DATAB
xsq[9] => MAin.DATAB
xsq[10] => MAin.DATAB
xsq[11] => MAin.DATAB
xsq[12] => MAin.DATAB
xsq[13] => MAin.DATAB
xsq[14] => MAin.DATAB
xsq[15] => MAin.DATAB
xBus[0] => MAin.DATAB
xBus[1] => MAin.DATAB
xBus[2] => MAin.DATAB
xBus[3] => MAin.DATAB
xBus[4] => MAin.DATAB
xBus[5] => MAin.DATAB
xBus[6] => MAin.DATAB
xBus[7] => MAin.DATAB
xBus[8] => MAin.DATAB
xBus[9] => MAin.DATAB
xBus[10] => MAin.DATAB
xBus[11] => MAin.DATAB
xBus[12] => MAin.DATAB
xBus[13] => MAin.DATAB
xBus[14] => MAin.DATAB
xBus[15] => MAin.DATAB
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selx => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selsq => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
selRom => MAin.OUTPUTSELECT
MAin[0] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[1] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[2] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[3] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[4] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[5] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[6] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[7] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[8] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[9] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[10] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[11] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[12] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[13] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[14] <= MAin.DB_MAX_OUTPUT_PORT_TYPE
MAin[15] <= MAin.DB_MAX_OUTPUT_PORT_TYPE


|test|newRom:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a


|test|newRom:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t391:auto_generated.address_a[0]
address_a[1] => altsyncram_t391:auto_generated.address_a[1]
address_a[2] => altsyncram_t391:auto_generated.address_a[2]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t391:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t391:auto_generated.q_a[0]
q_a[1] <= altsyncram_t391:auto_generated.q_a[1]
q_a[2] <= altsyncram_t391:auto_generated.q_a[2]
q_a[3] <= altsyncram_t391:auto_generated.q_a[3]
q_a[4] <= altsyncram_t391:auto_generated.q_a[4]
q_a[5] <= altsyncram_t391:auto_generated.q_a[5]
q_a[6] <= altsyncram_t391:auto_generated.q_a[6]
q_a[7] <= altsyncram_t391:auto_generated.q_a[7]
q_a[8] <= altsyncram_t391:auto_generated.q_a[8]
q_a[9] <= altsyncram_t391:auto_generated.q_a[9]
q_a[10] <= altsyncram_t391:auto_generated.q_a[10]
q_a[11] <= altsyncram_t391:auto_generated.q_a[11]
q_a[12] <= altsyncram_t391:auto_generated.q_a[12]
q_a[13] <= altsyncram_t391:auto_generated.q_a[13]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|test|newRom:inst2|altsyncram:altsyncram_component|altsyncram_t391:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT


|test|Xsq_Register:inst10
MBus[0] => xsq[0]~reg0.DATAIN
MBus[1] => xsq[1]~reg0.DATAIN
MBus[2] => xsq[2]~reg0.DATAIN
MBus[3] => xsq[3]~reg0.DATAIN
MBus[4] => xsq[4]~reg0.DATAIN
MBus[5] => xsq[5]~reg0.DATAIN
MBus[6] => xsq[6]~reg0.DATAIN
MBus[7] => xsq[7]~reg0.DATAIN
MBus[8] => xsq[8]~reg0.DATAIN
MBus[9] => xsq[9]~reg0.DATAIN
MBus[10] => xsq[10]~reg0.DATAIN
MBus[11] => xsq[11]~reg0.DATAIN
MBus[12] => xsq[12]~reg0.DATAIN
MBus[13] => xsq[13]~reg0.DATAIN
MBus[14] => xsq[14]~reg0.DATAIN
MBus[15] => xsq[15]~reg0.DATAIN
clk => xsq[0]~reg0.CLK
clk => xsq[1]~reg0.CLK
clk => xsq[2]~reg0.CLK
clk => xsq[3]~reg0.CLK
clk => xsq[4]~reg0.CLK
clk => xsq[5]~reg0.CLK
clk => xsq[6]~reg0.CLK
clk => xsq[7]~reg0.CLK
clk => xsq[8]~reg0.CLK
clk => xsq[9]~reg0.CLK
clk => xsq[10]~reg0.CLK
clk => xsq[11]~reg0.CLK
clk => xsq[12]~reg0.CLK
clk => xsq[13]~reg0.CLK
clk => xsq[14]~reg0.CLK
clk => xsq[15]~reg0.CLK
rst => xsq[0]~reg0.ACLR
rst => xsq[1]~reg0.ACLR
rst => xsq[2]~reg0.ACLR
rst => xsq[3]~reg0.ACLR
rst => xsq[4]~reg0.ACLR
rst => xsq[5]~reg0.ACLR
rst => xsq[6]~reg0.ACLR
rst => xsq[7]~reg0.ACLR
rst => xsq[8]~reg0.ACLR
rst => xsq[9]~reg0.ACLR
rst => xsq[10]~reg0.ACLR
rst => xsq[11]~reg0.ACLR
rst => xsq[12]~reg0.ACLR
rst => xsq[13]~reg0.ACLR
rst => xsq[14]~reg0.ACLR
rst => xsq[15]~reg0.ACLR
Ldq => xsq[15]~reg0.ENA
Ldq => xsq[14]~reg0.ENA
Ldq => xsq[13]~reg0.ENA
Ldq => xsq[12]~reg0.ENA
Ldq => xsq[11]~reg0.ENA
Ldq => xsq[10]~reg0.ENA
Ldq => xsq[9]~reg0.ENA
Ldq => xsq[8]~reg0.ENA
Ldq => xsq[7]~reg0.ENA
Ldq => xsq[6]~reg0.ENA
Ldq => xsq[5]~reg0.ENA
Ldq => xsq[4]~reg0.ENA
Ldq => xsq[3]~reg0.ENA
Ldq => xsq[2]~reg0.ENA
Ldq => xsq[1]~reg0.ENA
Ldq => xsq[0]~reg0.ENA
xsq[0] <= xsq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[1] <= xsq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[2] <= xsq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[3] <= xsq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[4] <= xsq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[5] <= xsq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[6] <= xsq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[7] <= xsq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[8] <= xsq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[9] <= xsq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[10] <= xsq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[11] <= xsq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[12] <= xsq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[13] <= xsq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[14] <= xsq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xsq[15] <= xsq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test|Mux2:inst11
term[0] => MBin.DATAB
term[1] => MBin.DATAB
term[2] => MBin.DATAB
term[3] => MBin.DATAB
term[4] => MBin.DATAB
term[5] => MBin.DATAB
term[6] => MBin.DATAB
term[7] => MBin.DATAB
term[8] => MBin.DATAB
term[9] => MBin.DATAB
term[10] => MBin.DATAB
term[11] => MBin.DATAB
term[12] => MBin.DATAB
term[13] => MBin.DATAB
term[14] => MBin.DATAB
term[15] => MBin.DATAB
xBus[0] => MBin.DATAB
xBus[1] => MBin.DATAB
xBus[2] => MBin.DATAB
xBus[3] => MBin.DATAB
xBus[4] => MBin.DATAB
xBus[5] => MBin.DATAB
xBus[6] => MBin.DATAB
xBus[7] => MBin.DATAB
xBus[8] => MBin.DATAB
xBus[9] => MBin.DATAB
xBus[10] => MBin.DATAB
xBus[11] => MBin.DATAB
xBus[12] => MBin.DATAB
xBus[13] => MBin.DATAB
xBus[14] => MBin.DATAB
xBus[15] => MBin.DATAB
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selx => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
selt => MBin.OUTPUTSELECT
MBin[0] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[1] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[2] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[3] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[4] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[5] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[6] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[7] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[8] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[9] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[10] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[11] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[12] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[13] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[14] <= MBin.DB_MAX_OUTPUT_PORT_TYPE
MBin[15] <= MBin.DB_MAX_OUTPUT_PORT_TYPE


