INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Andrej/VHDL_projects/riscv_final/riscv_final.srcs/sources_1/new/division_u.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'division_u'
