{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585231220803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585231220809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 17:00:20 2020 " "Processing started: Thu Mar 26 17:00:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585231220809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585231220809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arria5_tst1 -c arria5_tst1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arria5_tst1 -c arria5_tst1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1585231220809 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "BUFIN24.qip " "Tcl Script File BUFIN24.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE BUFIN24.qip " "set_global_assignment -name QIP_FILE BUFIN24.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231222002 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1585231222002 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll96/pll96_0002.qip " "Tcl Script File pll96/pll96_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96 " "set_global_assignment -name QIP_FILE pll96/pll96_0002.qip -qip pll96.qip -library pll96" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231222002 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1585231222002 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll125/pll125_0002.qip " "Tcl Script File pll125/pll125_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125 " "set_global_assignment -name QIP_FILE pll125/pll125_0002.qip -qip pll125.qip -library pll125" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231222002 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1585231222002 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "r.qip " "Tcl Script File r.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE r.qip " "set_global_assignment -name QIP_FILE r.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1585231222003 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1585231222003 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1585231230846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arria5_tst1.vo C:/Work_murmansk/Quartus/FPGA_072/project_072_z/simulation/modelsim/ simulation " "Generated file arria5_tst1.vo in folder \"C:/Work_murmansk/Quartus/FPGA_072/project_072_z/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1585231257040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1286 " "Peak virtual memory: 1286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585231264106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 26 17:01:04 2020 " "Processing ended: Thu Mar 26 17:01:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585231264106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585231264106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585231264106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1585231264106 ""}
