[2025-09-17 23:58:56] START suite=cs trace=streaming_phase1_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2737008 heartbeat IPC: 3.654 cumulative IPC: 3.654 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5246503 heartbeat IPC: 3.985 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 11 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5246503 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5246503 cumulative IPC: 3.812 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18754681 heartbeat IPC: 0.7403 cumulative IPC: 0.7403 (Simulation time: 00 hr 02 min 39 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 33670716 heartbeat IPC: 0.6704 cumulative IPC: 0.7036 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 49617108 heartbeat IPC: 0.6271 cumulative IPC: 0.6761 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 66713998 heartbeat IPC: 0.5849 cumulative IPC: 0.6508 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 82801742 heartbeat IPC: 0.6216 cumulative IPC: 0.6447 (Simulation time: 00 hr 08 min 46 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 100665617 heartbeat IPC: 0.5598 cumulative IPC: 0.6288 (Simulation time: 00 hr 10 min 31 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 119250527 heartbeat IPC: 0.5381 cumulative IPC: 0.614 (Simulation time: 00 hr 12 min 14 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000016 cycles: 138346470 heartbeat IPC: 0.5237 cumulative IPC: 0.6011 (Simulation time: 00 hr 14 min 01 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 157134623 heartbeat IPC: 0.5323 cumulative IPC: 0.5925 (Simulation time: 00 hr 15 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 170424686 cumulative IPC: 0.5868 (Simulation time: 00 hr 17 min 35 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 170424686 cumulative IPC: 0.5868 (Simulation time: 00 hr 17 min 35 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase1_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5868 instructions: 100000001 cycles: 170424686
CPU 0 Branch Prediction Accuracy: 99.62% MPKI: 0.06831 Average ROB Occupancy at Mispredict: 9469
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0058
BRANCH_INDIRECT: 0.04855
BRANCH_CONDITIONAL: 0.01396
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 335687
LQ_STALL: 53588
SQ_STALL: 45676


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 241.60751
REPLAY_LOAD: 116.117966
NON_REPLAY_LOAD: 52.784245

== Total ==
ADDR_TRANS: 115730
REPLAY_LOAD: 86624
NON_REPLAY_LOAD: 133333

== Counts ==
ADDR_TRANS: 479
REPLAY_LOAD: 746
NON_REPLAY_LOAD: 2526

cpu0->cpu0_STLB TOTAL        ACCESS:    1606639 HIT:    1582613 MISS:      24026 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:    1606639 HIT:    1582613 MISS:      24026 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 443 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5742372 HIT:    4878247 MISS:     864125 MSHR_MERGE:     301641
cpu0->cpu0_L2C LOAD         ACCESS:    4472408 HIT:    4274773 MISS:     197635 MSHR_MERGE:      35571
cpu0->cpu0_L2C RFO          ACCESS:     247582 HIT:      83815 MISS:     163767 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     613854 HIT:     161848 MISS:     452006 MSHR_MERGE:     266068
cpu0->cpu0_L2C WRITE        ACCESS:     356132 HIT:     354210 MISS:       1922 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      52396 HIT:       3601 MISS:      48795 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     454027 ISSUED:     454027 USEFUL:      87716 USELESS:      50116
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12993194 HIT:    8233066 MISS:    4760128 MSHR_MERGE:     760925
cpu0->cpu0_L1I LOAD         ACCESS:   12993194 HIT:    8233066 MISS:    4760128 MSHR_MERGE:     760925
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.64 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   25928354 HIT:   23345246 MISS:    2583108 MSHR_MERGE:    1650038
cpu0->cpu0_L1D LOAD         ACCESS:   14265151 HIT:   13479237 MISS:     785914 MSHR_MERGE:     312708
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2833458 HIT:    2328364 MISS:     505094 MSHR_MERGE:     345226
cpu0->cpu0_L1D WRITE        ACCESS:    8771862 HIT:    7532706 MISS:    1239156 MSHR_MERGE:     991556
cpu0->cpu0_L1D TRANSLATION  ACCESS:      57883 HIT:       4939 MISS:      52944 MSHR_MERGE:        548
cpu0->cpu0_L1D PREFETCH REQUESTED:    2911760 ISSUED:    2833463 USEFUL:      89864 USELESS:      27375
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 56.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10658968 HIT:    9811378 MISS:     847590 MSHR_MERGE:     312299
cpu0->cpu0_ITLB LOAD         ACCESS:   10658968 HIT:    9811378 MISS:     847590 MSHR_MERGE:     312299
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.486 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22319008 HIT:   20955736 MISS:    1363272 MSHR_MERGE:     291924
cpu0->cpu0_DTLB LOAD         ACCESS:   22319008 HIT:   20955736 MISS:    1363272 MSHR_MERGE:     291924
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.65 cycles
cpu0->LLC TOTAL        ACCESS:     764895 HIT:     389487 MISS:     375408 MSHR_MERGE:       8987
cpu0->LLC LOAD         ACCESS:     162064 HIT:      64582 MISS:      97482 MSHR_MERGE:         75
cpu0->LLC RFO          ACCESS:     163764 HIT:      87045 MISS:      76719 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     185937 HIT:      24849 MISS:     161088 MSHR_MERGE:       8912
cpu0->LLC WRITE        ACCESS:     204335 HIT:     203404 MISS:        931 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48795 HIT:       9607 MISS:      39188 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11842
  ROW_BUFFER_MISS:     353646
  AVG DBUS CONGESTED CYCLE: 4.888
Channel 0 WQ ROW_BUFFER_HIT:      14541
  ROW_BUFFER_MISS:      83324
  FULL:          0
Channel 0 REFRESHES ISSUED:      14202

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       942319       128566        20612        19773
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          171          683         7344
  STLB miss resolved @ L2C                0           36          290         1298         4128
  STLB miss resolved @ LLC                0           60          550         3553         7135
  STLB miss resolved @ MEM                0           34         1884         7535        30036

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             146033        27347       566385         4003         1281
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            5           40          140          248
  STLB miss resolved @ L2C                1            5           43           97           89
  STLB miss resolved @ LLC                2            7           87          418          226
  STLB miss resolved @ MEM                4            5          144          623          998
[2025-09-18 00:16:32] END   suite=cs trace=streaming_phase1_core1 (rc=0)
