/*
 * Copyright 2024-2025 NXP
 * SPDX-License-Identifier: Apache-2.0
 */

#include <nxp/nxp_imx/rt/MIMXRT798SGFOA-pinctrl.h>

&pinctrl {
	pinmux_flexcomm0_lpuart: pinmux_flexcomm0_lpuart {
		group0 {
			pinmux = <LP_FLEXCOMM0_P0_PIO0_31>;
			input-enable;
			slew-rate = "normal";
			drive-strength = "normal";
		};
		group1 {
			pinmux = <LP_FLEXCOMM0_P1_PIO1_0>;
			slew-rate = "normal";
			drive-strength = "normal";
		};
	};

	pinmux_flexcomm19_lpuart: pinmux_flexcomm19_lpuart {
		group0 {
			pinmux = <LP_FLEXCOMM19_P0_PIO8_14>;
			input-enable;
			slew-rate = "normal";
			drive-strength = "normal";
		};
		group1 {
			pinmux = <LP_FLEXCOMM19_P1_PIO8_15>;
			slew-rate = "normal";
			drive-strength = "normal";
		};
	};

	pinmux_lpspi14: pinmux_lpspi14 {
		group0 {
			pinmux = <LPSPI14_SOUT_PIO3_0>,
				<LPSPI14_SCK_PIO3_1>,
				<LPSPI14_SIN_PIO3_2>,
				<LPSPI14_PCS0_PIO3_3>;
			slew-rate = "normal";
			drive-strength = "normal";
			input-enable;
		};
	};
};
