* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Sep 12 2019 21:12:19

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: /media/external/iCEcube2/sbt_backend/bin/linux/opt/packer  /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev  /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B  --package  CM81  --outdir  /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer  --translator  /media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --src_sdc_file  /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc  --dst_sdc_file  /home/letrend/workspace/bldc_motorboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc  --devicename  iCE40LP8K  

***** Device Info *****
Chip: iCE40LP8K
Package: CM81
Size: 32 X 32

***** Design Utilization Info *****
Design: TinyFPGA_B
Used Logic Cell: 1378/7680
Used Logic Tile: 269/960
Used IO Cell:    15/256
Used Bram Cell For iCE40: 0/32
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK_c
Clock Source: CLK_pad_gb_input 
Clock Driver: CLK_pad_gb (ICE_GB)
Driver Position: (0, 17, 0)
Fanout to FF: 566
Fanout to Tile: 229


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . . . . 3 . . . . 
   --------------------------------------------------------------------
33|                                                                     
32|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
31|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
30|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
29|   0 0 1 1 0 1 2 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 1 0 1 0 0 0 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 1 2 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
23|   0 0 0 0 2 8 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
22|   0 0 0 0 0 8 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
21|   0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 1 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
17|   0 0 1 0 0 0 0 0 2 3 2 7 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
16|   0 1 1 1 1 1 1 0 4 5 7 6 1 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
15|   1 1 1 1 1 1 8 0 3 6 8 8 5 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
14|   1 1 1 8 1 7 6 0 5 8 5 7 4 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
13|   1 8 1 8 8 8 8 0 8 7 7 8 4 4 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
12|   1 8 8 8 6 8 8 0 4 7 7 6 5 8 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
11|   1 5 8 8 7 8 7 0 8 8 7 8 8 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
10|   1 1 8 8 8 8 8 0 8 7 7 7 4 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 9|   8 1 7 8 8 8 8 0 5 7 8 6 5 8 3 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 8|   1 1 6 8 8 8 8 0 8 7 6 8 8 8 6 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 7|   1 1 8 7 8 8 8 0 1 7 8 5 8 8 6 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 6|   1 8 8 8 8 7 7 0 8 4 7 8 8 8 8 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   8 8 8 8 8 8 8 0 8 8 7 8 8 8 8 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   1 1 7 1 8 8 8 0 8 8 8 8 8 8 8 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   1 1 1 8 1 1 8 0 8 8 8 8 8 7 7 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   1 1 1 1 1 2 8 0 6 8 6 7 8 6 6 6 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   1 1 1 1 1 1 1 0 6 6 8 8 7 7 8 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.12

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  2  4  0  2  5  0  0  2  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  3  0  3  0  0  0  9  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  3  3  0  0  2  4  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  3  4  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  4 16  0  0 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0 16  0  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  4  0  0  0  0  0  2  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  2  0  0  0  0  0  6  7  5 13  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  2  2  2  2  2  2  0  7 13 18 18  4  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     2  2  2  2  2  2 16  0  9 17 18 18 15  2  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     2  2  2 25  2 22 17  0 13 21 17 18 13  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     2 11  2 25 10 16 20  0 21 19 22 22 13 12  3  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     2 12 12 25  9 17 21  0 14 20 17 19 12 24  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     2 20 16 25 11 14 18  0 19 18 22 22 19 24  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     2  2 12 10 17 22 16  0 19 19 11 16  8 24  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    20  2 19 20 16 21 20  0 11 18 20 18 17 23  9  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     2  2 10 17 22 22 18  0 16 15 12 19 18 16 20 10  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     2  2 20 22 20 22 18  0  2 21 16 15 22 16 20 22  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     2 14 16 22 21 22 21  0 16  9 17 17 18 16 21 15  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|    16 11 11 18 22 19 20  0 21 18 14 17 16 16 22 21  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     2  2 22  2 19 22 22  0 16 22 19 19 18 18 21 22  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     2  2  2 13  2  4 17  0 21 22 21 18 21 21 22 21  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     2  2  2  2  2  5 16  0 20 22 20 22 22 21 21 17  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     2  2  2  2  2  4  4  0 20 20 17 22 21 18 21 20  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input nets per logic tile: 25
Average number of input nets per logic tile: 12.71

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  .  .  .  .  3  .  .  .  . 
   ------------------------------------------------------------------------------------------------------
33|                                                                                                       
32|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
31|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
30|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
29|     0  0  2  4  0  2  6  0  0  2  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  3  0  3  0  0  0 11  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  3  3  0  0  2  4  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  3  4  0  0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
23|     0  0  0  0  8 16  0  0 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
22|     0  0  0  0  0 16  0  0  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
21|     0  0  0  0  0 16  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  4  0  0  0  0  0  2  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
17|     0  0  2  0  0  0  0  0  6  9  7 20  2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
16|     0  2  2  2  2  2  2  0 14 16 23 21  4  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
15|     2  2  2  2  2  2 16  0 10 20 26 25 15  2  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
14|     2  2  2 32  2 24 21  0 13 30 19 22 15  6  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
13|     2 30  2 32 18 16 26  0 27 23 23 27 13 13  4  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
12|     2 30 28 32 13 27 26  0 15 25 23 21 15 24  4  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
11|     2 20 28 32 25 24 24  0 26 27 27 28 28 24  7  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
10|     2  2 27 22 26 28 23  0 24 25 24 20 11 24  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 9|    27  2 25 29 22 29 26  0 11 28 29 20 17 23 10  8  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 8|     2  2 14 21 24 26 27  0 16 22 12 25 25 16 24 12  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 7|     2  2 25 25 25 25 25  0  2 22 16 18 27 16 24 28  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 6|     2 32 30 28 25 24 27  0 16 12 22 24 25 16 25 17  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|    27 30 30 30 31 30 27  0 32 27 21 24 24 16 27 26  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     2  2 24  2 24 29 29  0 30 31 25 25 25 25 25 26  9  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     2  2  2 20  2  4 24  0 30 26 27 24 26 21 24 23  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     2  2  2  2  2  5 27  0 24 25 21 22 24 22 22 19  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     2  2  2  2  2  4  4  0 24 24 26 27 23 25 28 24  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                                                       

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 16.28

***** Run Time Info *****
Run Time:  0
