============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Tue Jul  2 00:26:20 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1002 : start command "open_project SD_HDMI_DAFENQI.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../RTL/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file ../../../RTL/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(92)
HDL-1007 : analyze verilog file ../../al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file ../../../RTL/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../RTL/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../RTL/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file ../../../RTL/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file '../../../RTL/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in ../../../RTL/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file ../../../RTL/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file ../../../RTL/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file ../../../RTL/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in ../../../RTL/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file ../../../RTL/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file ../../../RTL/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file ../../../RTL/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file ../../../RTL/sd_ctrl_top/sd_write.v
HDL-1007 : analyze VHDL file ../../../RTL/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../RTL/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../RTL/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../RTL/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../RTL/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file ../../../RTL/DDR3-rtl/sdram_para.v in ../../../RTL/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file '../../../RTL/DDR3-rtl/sdram_cmd.v' in ../../../RTL/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file ../../../RTL/DDR3-rtl/sdram_para.v in ../../../RTL/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../RTL/DDR3-rtl/sdram_ctrl.v' in ../../../RTL/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file ../../../RTL/DDR3-rtl/sdram_para.v in ../../../RTL/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file '../../../RTL/DDR3-rtl/sdram_data.v' in ../../../RTL/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../RTL/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file ../../../RTL/read_rawdata.v
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SD_HDMI_DAFENQI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc -ip SOFTFIFO ../../../RTL/ddr3-al_ip/SOFTFIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 11063835754496"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 17514876633088"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 9663676416000"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../sd_HDMI.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0000100110010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir F:/ARMChina/cw/ -file SD_HDMI_DAFENQI_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_det.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\bus_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\cwc_top.sv
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\detect_non_bus.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\emb_ctrl.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\register.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\tap.v
HDL-1007 : analyze verilog file F:/ARMChina/cw\trigger.sv
HDL-1007 : analyze verilog file SD_HDMI_DAFENQI_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in SD_HDMI_DAFENQI_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=130) in F:/ARMChina/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=130) in F:/ARMChina/cw\register.v(21)
HDL-1007 : elaborate module tap in F:/ARMChina/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000}) in F:/ARMChina/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in F:/ARMChina/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in F:/ARMChina/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "sd_bmp_hdmi"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=130)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=40,BUS_CTRL_NUM=108,BUS_WIDTH='{32'sb01,32'sb01,32'sb01,32'sb01,32'sb010000,32'sb010000,32'sb0100},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011,32'sb0100,32'sb010100,32'sb0100100},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb010010,32'sb011000,32'sb0111100,32'sb01100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model sd_bmp_hdmi
SYN-1032 : 4145/29 useful/useless nets, 2895/18 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 3814/8 useful/useless nets, 3332/8 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 3798/16 useful/useless nets, 3320/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 434 better
SYN-1014 : Optimize round 2
SYN-1032 : 3472/45 useful/useless nets, 2994/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
RUN-1002 : start command "update_pll_param -module sd_bmp_hdmi"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3476/79 useful/useless nets, 3006/43 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 125 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 36 instances.
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 3960/3 useful/useless nets, 3490/2 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 14405, tnet num: 3960, tinst num: 3489, tnode num: 18765, tedge num: 22201.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3960 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 234 (3.47), #lev = 7 (1.84)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 226 (3.55), #lev = 7 (1.82)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 564 instances into 226 LUTs, name keeping = 75%.
SYN-1001 : Packing model "sd_bmp_hdmi" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 399 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 120 adder to BLE ...
SYN-4008 : Packed 120 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.833704s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (83.5%)

RUN-1004 : used memory is 155 MB, reserved memory is 123 MB, peak memory is 179 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model sd_bmp_hdmi
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (271 clock/control pins, 1 other pins).
SYN-4016 : Net u_clk_wiz_1/clk0_out driven by BUFG (58 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (277 clock/control pins, 0 other pins).
SYN-4027 : Net u_ddr3_top/clk_sdram is clkc1 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw is clkc3 of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg is clkc4 of pll u_clk_wiz_0/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_0/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_0/pll_inst.
SYN-4027 : Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr is clkc1 of pll u_clk_wiz_1/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll u_clk_wiz_1/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll u_clk_wiz_1/pll_inst.
SYN-4024 : Net "u_sd_ctrl_top/u_sd_init/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_clk_wiz_1/clk0_out as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/clk_sdram as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr as clock net
SYN-4025 : Tag rtl::Net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_init/div_clk as clock net
SYN-4025 : Tag rtl::Net u_sd_ctrl_top/u_sd_read/clk_ref_180deg as clock net
SYN-4026 : Tagged 9 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_sd_ctrl_top/u_sd_init/div_clk to drive 101 clock pins.
PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 2837 instances
RUN-0007 : 1081 luts, 1290 seqs, 243 mslices, 132 lslices, 71 pads, 11 brams, 0 dsps
RUN-1001 : There are total 3307 nets
RUN-1001 : 2091 nets have 2 pins
RUN-1001 : 975 nets have [3 - 5] pins
RUN-1001 : 127 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     108     
RUN-1001 :   No   |  No   |  Yes  |     548     
RUN-1001 :   No   |  Yes  |  No   |     53      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  21   |     14     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 43
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2835 instances, 1081 luts, 1290 seqs, 375 slices, 77 macros(375 instances: 243 mslices 132 lslices)
PHY-0007 : Cell area utilization is 9%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 12968, tnet num: 3305, tinst num: 2835, tnode num: 17407, tedge num: 20945.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.474255s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (72.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 714260
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 2835.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 553012, overlap = 29.25
PHY-3002 : Step(2): len = 396461, overlap = 29.25
PHY-3002 : Step(3): len = 301941, overlap = 29.25
PHY-3002 : Step(4): len = 242703, overlap = 24.75
PHY-3002 : Step(5): len = 209661, overlap = 24.75
PHY-3002 : Step(6): len = 182745, overlap = 24.75
PHY-3002 : Step(7): len = 158918, overlap = 20.25
PHY-3002 : Step(8): len = 144756, overlap = 20.25
PHY-3002 : Step(9): len = 128265, overlap = 22.5
PHY-3002 : Step(10): len = 113539, overlap = 27
PHY-3002 : Step(11): len = 105097, overlap = 24.75
PHY-3002 : Step(12): len = 98472.3, overlap = 24.75
PHY-3002 : Step(13): len = 93400.5, overlap = 24.75
PHY-3002 : Step(14): len = 89042.2, overlap = 24.75
PHY-3002 : Step(15): len = 86831, overlap = 24.75
PHY-3002 : Step(16): len = 82826, overlap = 24.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.51206e-05
PHY-3002 : Step(17): len = 84729.3, overlap = 13.5
PHY-3002 : Step(18): len = 83754.8, overlap = 13.5
PHY-3002 : Step(19): len = 83295.2, overlap = 11.25
PHY-3002 : Step(20): len = 82458.2, overlap = 11.25
PHY-3002 : Step(21): len = 81969.6, overlap = 11.25
PHY-3002 : Step(22): len = 78980.9, overlap = 15.75
PHY-3002 : Step(23): len = 78024.3, overlap = 15.75
PHY-3002 : Step(24): len = 77020.5, overlap = 15.75
PHY-3002 : Step(25): len = 76830.1, overlap = 15.75
PHY-3002 : Step(26): len = 76695.3, overlap = 15.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.02412e-05
PHY-3002 : Step(27): len = 77055.6, overlap = 15.75
PHY-3002 : Step(28): len = 77049.7, overlap = 15.75
PHY-3002 : Step(29): len = 77022.8, overlap = 15.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000180482
PHY-3002 : Step(30): len = 77134.5, overlap = 15.75
PHY-3002 : Step(31): len = 77108.1, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.063693s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(32): len = 81521.5, overlap = 10.9375
PHY-3002 : Step(33): len = 81539, overlap = 10.9688
PHY-3002 : Step(34): len = 79230.7, overlap = 11.3125
PHY-3002 : Step(35): len = 78895.5, overlap = 11.4375
PHY-3002 : Step(36): len = 77097.6, overlap = 12.2188
PHY-3002 : Step(37): len = 76983.6, overlap = 12.8438
PHY-3002 : Step(38): len = 74455.8, overlap = 14.625
PHY-3002 : Step(39): len = 74541, overlap = 14.75
PHY-3002 : Step(40): len = 74986.1, overlap = 14.8438
PHY-3002 : Step(41): len = 75021.8, overlap = 16.0938
PHY-3002 : Step(42): len = 74812.7, overlap = 17.6875
PHY-3002 : Step(43): len = 74155.4, overlap = 23.125
PHY-3002 : Step(44): len = 71059.5, overlap = 23.4688
PHY-3002 : Step(45): len = 71075.7, overlap = 23.4062
PHY-3002 : Step(46): len = 70196.8, overlap = 23.3125
PHY-3002 : Step(47): len = 70162.7, overlap = 23.4688
PHY-3002 : Step(48): len = 69976.7, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000210594
PHY-3002 : Step(49): len = 69301.1, overlap = 22.625
PHY-3002 : Step(50): len = 69301.1, overlap = 22.625
PHY-3002 : Step(51): len = 69159.7, overlap = 21.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000421188
PHY-3002 : Step(52): len = 69187.8, overlap = 21.1875
PHY-3002 : Step(53): len = 69205.8, overlap = 21.5938
PHY-3002 : Step(54): len = 69843.7, overlap = 24.6875
PHY-3002 : Step(55): len = 70099.1, overlap = 26.2188
PHY-3002 : Step(56): len = 70373.6, overlap = 31.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 12%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064414s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (72.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.07679e-05
PHY-3002 : Step(57): len = 70999.7, overlap = 88.5938
PHY-3002 : Step(58): len = 71387.2, overlap = 87.625
PHY-3002 : Step(59): len = 73415.6, overlap = 76.3438
PHY-3002 : Step(60): len = 71951.3, overlap = 77.375
PHY-3002 : Step(61): len = 71745.3, overlap = 77.8438
PHY-3002 : Step(62): len = 71645.5, overlap = 78.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.15359e-05
PHY-3002 : Step(63): len = 72125.2, overlap = 79.6562
PHY-3002 : Step(64): len = 72236, overlap = 77.8125
PHY-3002 : Step(65): len = 72869.3, overlap = 74.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000163072
PHY-3002 : Step(66): len = 72538.8, overlap = 68.8438
PHY-3002 : Step(67): len = 72547.8, overlap = 68.375
PHY-3002 : Step(68): len = 72889.6, overlap = 64.5625
PHY-3002 : Step(69): len = 73549.6, overlap = 55.0938
PHY-3002 : Step(70): len = 73024.2, overlap = 52.5625
PHY-3002 : Step(71): len = 72965.7, overlap = 52.375
PHY-3002 : Step(72): len = 72800.4, overlap = 53.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000326143
PHY-3002 : Step(73): len = 72391, overlap = 52.5
PHY-3002 : Step(74): len = 72334.8, overlap = 52.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000652287
PHY-3002 : Step(75): len = 72765.5, overlap = 49.1562
PHY-3002 : Step(76): len = 72942.9, overlap = 49
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00130457
PHY-3002 : Step(77): len = 73009.7, overlap = 49.4062
PHY-3002 : Step(78): len = 73139, overlap = 49.125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 12968, tnet num: 3305, tinst num: 2835, tnode num: 17407, tedge num: 20945.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 179.53 peak overflow 4.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83536, over cnt = 282(0%), over = 976, worst = 14
PHY-1001 : End global iterations;  0.131402s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.9%)

PHY-1001 : Congestion index: top1 = 35.02, top5 = 22.43, top10 = 16.73, top15 = 13.48.
PHY-1001 : End incremental global routing;  0.200702s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.075178s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (83.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.330209s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (52.1%)

OPT-1001 : Current memory(MB): used = 223, reserve = 188, peak = 223.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2069/3307.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83536, over cnt = 282(0%), over = 976, worst = 14
PHY-1002 : len = 88952, over cnt = 196(0%), over = 473, worst = 14
PHY-1002 : len = 93720, over cnt = 67(0%), over = 115, worst = 8
PHY-1002 : len = 94880, over cnt = 19(0%), over = 23, worst = 4
PHY-1002 : len = 95336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.130274s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.0%)

PHY-1001 : Congestion index: top1 = 30.56, top5 = 22.48, top10 = 17.46, top15 = 14.53.
OPT-1001 : End congestion update;  0.200618s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (31.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3305 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.058911s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.6%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.259767s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.1%)

OPT-1001 : Current memory(MB): used = 226, reserve = 191, peak = 226.
OPT-1001 : End physical optimization;  1.065544s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (64.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1081 LUT to BLE ...
SYN-4008 : Packed 1081 LUT and 541 SEQ to BLE.
SYN-4003 : Packing 749 remaining SEQ's ...
SYN-4005 : Packed 353 SEQ with LUT/SLICE
SYN-4006 : 255 single LUT's are left
SYN-4006 : 396 single SEQ's are left
SYN-4011 : Packing model "sd_bmp_hdmi" (AL_USER_NORMAL) with 1477/2103 primitive instances ...
PHY-3001 : End packing;  0.092349s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.5%)

PHY-1001 : Populate physical database on model sd_bmp_hdmi.
RUN-1001 : There are total 1250 instances
RUN-1001 : 579 mslices, 580 lslices, 71 pads, 11 brams, 0 dsps
RUN-1001 : There are total 2844 nets
RUN-1001 : 1694 nets have 2 pins
RUN-1001 : 908 nets have [3 - 5] pins
RUN-1001 : 141 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 1248 instances, 1159 slices, 77 macros(375 instances: 243 mslices 132 lslices)
PHY-3001 : Cell area utilization is 15%
PHY-3001 : After packing: Len = 75671.6, Over = 75.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 15%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10643, tnet num: 2842, tinst num: 1248, tnode num: 13756, tedge num: 17967.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.518878s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.85293e-05
PHY-3002 : Step(79): len = 74953.8, overlap = 75.25
PHY-3002 : Step(80): len = 74881.9, overlap = 73.75
PHY-3002 : Step(81): len = 75024.4, overlap = 71
PHY-3002 : Step(82): len = 74302.9, overlap = 74.5
PHY-3002 : Step(83): len = 73982.4, overlap = 76.5
PHY-3002 : Step(84): len = 73831.9, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.70586e-05
PHY-3002 : Step(85): len = 74401.2, overlap = 70.75
PHY-3002 : Step(86): len = 74401.2, overlap = 70.75
PHY-3002 : Step(87): len = 74471.8, overlap = 68.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107619
PHY-3002 : Step(88): len = 76616.6, overlap = 62.75
PHY-3002 : Step(89): len = 77335.6, overlap = 61
PHY-3002 : Step(90): len = 77759.3, overlap = 56.75
PHY-3002 : Step(91): len = 77791.5, overlap = 56
PHY-3002 : Step(92): len = 77890.7, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.461315s wall, 0.015625s user + 0.140625s system = 0.156250s CPU (33.9%)

PHY-3001 : Trial Legalized: Len = 100931
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 14%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.048523s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00274872
PHY-3002 : Step(93): len = 97334.8, overlap = 4
PHY-3002 : Step(94): len = 95136.6, overlap = 9
PHY-3002 : Step(95): len = 90703.6, overlap = 14.5
PHY-3002 : Step(96): len = 88478.4, overlap = 20.5
PHY-3002 : Step(97): len = 86567.1, overlap = 23.75
PHY-3002 : Step(98): len = 85786, overlap = 25
PHY-3002 : Step(99): len = 84766.9, overlap = 28.5
PHY-3002 : Step(100): len = 84027.4, overlap = 29.25
PHY-3002 : Step(101): len = 83617.5, overlap = 30.5
PHY-3002 : Step(102): len = 83136.9, overlap = 31.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00549745
PHY-3002 : Step(103): len = 83135, overlap = 32.25
PHY-3002 : Step(104): len = 82874.8, overlap = 32.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0109949
PHY-3002 : Step(105): len = 82887.1, overlap = 32.5
PHY-3002 : Step(106): len = 82776.4, overlap = 32.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005717s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 93165.4, Over = 0
PHY-3001 : Spreading special nets. 45 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013898s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 61 instances has been re-located, deltaX = 35, deltaY = 36, maxDist = 2.
PHY-3001 : Final: Len = 95401.4, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10643, tnet num: 2842, tinst num: 1249, tnode num: 13756, tedge num: 17967.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 125/2844.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 110256, over cnt = 250(0%), over = 442, worst = 6
PHY-1002 : len = 112416, over cnt = 123(0%), over = 181, worst = 5
PHY-1002 : len = 114472, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 114624, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 114768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.272377s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (22.9%)

PHY-1001 : Congestion index: top1 = 28.84, top5 = 23.20, top10 = 19.73, top15 = 16.94.
PHY-1001 : End incremental global routing;  0.356659s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (35.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.070413s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.473687s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (52.8%)

OPT-1001 : Current memory(MB): used = 233, reserve = 198, peak = 233.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2363/2844.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 114768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008928s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (175.0%)

PHY-1001 : Congestion index: top1 = 28.84, top5 = 23.20, top10 = 19.73, top15 = 16.94.
OPT-1001 : End congestion update;  0.083161s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.053130s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (88.2%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.136479s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (91.6%)

OPT-1001 : Current memory(MB): used = 235, reserve = 200, peak = 235.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050123s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2363/2844.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 114768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007951s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.84, top5 = 23.20, top10 = 19.73, top15 = 16.94.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.059134s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.332952s wall, 0.953125s user + 0.031250s system = 0.984375s CPU (73.8%)

RUN-1003 : finish command "place" in  8.121998s wall, 4.078125s user + 1.484375s system = 5.562500s CPU (68.5%)

RUN-1004 : used memory is 210 MB, reserved memory is 177 MB, peak memory is 235 MB
RUN-1002 : start command "export_db SD_HDMI_DAFENQI_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/ARMChina/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1251 instances
RUN-1001 : 579 mslices, 580 lslices, 71 pads, 11 brams, 0 dsps
RUN-1001 : There are total 2844 nets
RUN-1001 : 1694 nets have 2 pins
RUN-1001 : 908 nets have [3 - 5] pins
RUN-1001 : 141 nets have [6 - 10] pins
RUN-1001 : 71 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10643, tnet num: 2842, tinst num: 1249, tnode num: 13756, tedge num: 17967.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 579 mslices, 580 lslices, 71 pads, 11 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 109216, over cnt = 250(0%), over = 450, worst = 6
PHY-1002 : len = 111440, over cnt = 129(0%), over = 185, worst = 5
PHY-1002 : len = 113600, over cnt = 16(0%), over = 25, worst = 3
PHY-1002 : len = 113960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.268912s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.4%)

PHY-1001 : Congestion index: top1 = 28.08, top5 = 23.14, top10 = 19.65, top15 = 16.85.
PHY-1001 : End global routing;  0.349081s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (31.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 254, reserve = 219, peak = 269.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr will be routed on clock mesh
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 520, reserve = 490, peak = 520.
PHY-1001 : End build detailed router design. 3.464801s wall, 2.531250s user + 0.000000s system = 2.531250s CPU (73.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 44000, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.856434s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (91.9%)

PHY-1001 : Current memory(MB): used = 552, reserve = 524, peak = 552.
PHY-1001 : End phase 1; 2.861074s wall, 2.625000s user + 0.000000s system = 2.625000s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 69% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 315296, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 553, reserve = 524, peak = 553.
PHY-1001 : End initial routed; 5.442368s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (77.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2532(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.599677s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.0%)

PHY-1001 : Current memory(MB): used = 557, reserve = 528, peak = 557.
PHY-1001 : End phase 2; 6.042188s wall, 4.828125s user + 0.000000s system = 4.828125s CPU (79.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 315296, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.012145s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 311832, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.200932s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (85.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 311488, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.076762s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 311528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.027459s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2532(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.546    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.606096s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (82.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 33 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.272206s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 574, reserve = 545, peak = 574.
PHY-1001 : End phase 3; 1.319925s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (84.0%)

PHY-1003 : Routed, final wirelength = 311528
PHY-1001 : Current memory(MB): used = 575, reserve = 546, peak = 575.
PHY-1001 : End export database. 0.012856s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (121.5%)

PHY-1001 : End detail routing;  13.929478s wall, 11.281250s user + 0.015625s system = 11.296875s CPU (81.1%)

RUN-1003 : finish command "route" in  14.882945s wall, 11.984375s user + 0.015625s system = 12.000000s CPU (80.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 493 MB, peak memory is 575 MB
RUN-1002 : start command "report_area -io_info -file SD_HDMI_DAFENQI_phy.area"
RUN-1001 : standard
***Report Model: sd_bmp_hdmi Device: EG4S20BG256***

IO Statistics
#IO                        12
  #input                    5
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1832   out of  19600    9.35%
#reg                     1299   out of  19600    6.63%
#le                      2228
  #lut only               929   out of   2228   41.70%
  #reg only               396   out of   2228   17.77%
  #lut&reg                903   out of   2228   40.53%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    2   out of     16   12.50%
#pad                       16   out of    188    8.51%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                                    Type               DriverType         Driver                                               Fanout
#1        u_clk_wiz_0/clk0_buf                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc0                           173
#2        config_inst_syn_9                           GCLK               config             config_inst.jtck                                     153
#3        u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw    GCLK               pll                u_clk_wiz_0/pll_inst.clkc3                           153
#4        u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr    GCLK               pll                u_clk_wiz_1/pll_inst.clkc1                           122
#5        sys_clk_dup_1                               GCLK               io                 sys_clk_syn_2.di                                     78
#6        u_sd_ctrl_top/u_sd_init/div_clk             GCLK               lslice             u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/rst_syn_17.q0    62
#7        u_clk_wiz_1/clk0_buf                        GCLK               pll                u_clk_wiz_1/pll_inst.clkc0                           34
#8        u_sd_ctrl_top/u_sd_read/clk_ref_180deg      GCLK               pll                u_clk_wiz_0/pll_inst.clkc4                           24
#9        u_ddr3_top/clk_sdram                        GCLK               pll                u_clk_wiz_0/pll_inst.clkc1                           0


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
       sd_miso           INPUT        D14        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[1]       INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   switch_video[0]       INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
       sys_clk           INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
      sys_rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
       sd_clk           OUTPUT        F15        LVCMOS33           8            NONE       NONE    
        sd_cs           OUTPUT        F13        LVCMOS33           8            NONE       NONE    
       sd_mosi          OUTPUT        F14        LVCMOS33           8            NONE       NONE    
     tmds_clk_p         OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
    tmds_clk_p(n)       OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[2]       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[2](n)     OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[1]       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[1](n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
   tmds_data_p[0]       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  tmds_data_p[0](n)     OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
       dq[23]            INPUT        S31        LVCMOS25           8           PULLUP      NONE    
       dq[22]            INPUT        S32        LVCMOS25           8           PULLUP      NONE    
       dq[21]            INPUT        S35        LVCMOS25           8           PULLUP      NONE    
       dq[20]            INPUT        S36        LVCMOS25           8           PULLUP      NONE    
       dq[19]            INPUT        S37        LVCMOS25           8           PULLUP      NONE    
       dq[18]            INPUT        S38        LVCMOS25           8           PULLUP      NONE    
       dq[17]            INPUT        S41        LVCMOS25           8           PULLUP      NONE    
       dq[16]            INPUT        S42        LVCMOS25           8           PULLUP      NONE    
       dq[31]            INPUT        S48        LVCMOS25           8           PULLUP      NONE    
       dq[30]            INPUT        S49        LVCMOS25           8           PULLUP      NONE    
       dq[29]            INPUT        S52        LVCMOS25           8           PULLUP      NONE    
       dq[28]            INPUT        S53        LVCMOS25           8           PULLUP      NONE    
       dq[27]            INPUT        S54        LVCMOS25           8           PULLUP      NONE    
       dq[26]            INPUT        S55        LVCMOS25           8           PULLUP      NONE    
       dq[25]            INPUT        S58        LVCMOS25           8           PULLUP      NONE    
       dq[24]            INPUT        S59        LVCMOS25           8           PULLUP      NONE    
         dm0            OUTPUT        S14        LVCMOS25           8            NONE       NONE    
         cke            OUTPUT        S18        LVCMOS25           8            NONE       OREG    
        we_n            OUTPUT        S19        LVCMOS25           8            NONE       OREG    
        cas_n           OUTPUT        S20        LVCMOS25           8            NONE       OREG    
        ras_n           OUTPUT        S21        LVCMOS25           8            NONE       OREG    
        cs_n            OUTPUT        S22        LVCMOS25           8            NONE       OREG    
       addr[9]          OUTPUT        S23        LVCMOS25           8            NONE       OREG    
       addr[8]          OUTPUT        S24        LVCMOS25           8            NONE       OREG    
       addr[7]          OUTPUT        S25        LVCMOS25           8            NONE       OREG    
       addr[6]          OUTPUT        S26        LVCMOS25           8            NONE       OREG    
       addr[5]          OUTPUT        S27        LVCMOS25           8            NONE       OREG    
       addr[4]          OUTPUT        S28        LVCMOS25           8            NONE       OREG    
         dm2            OUTPUT        S29        LVCMOS25           8            NONE       NONE    
         dm3            OUTPUT        S61        LVCMOS25           8            NONE       NONE    
       addr[3]          OUTPUT        S64        LVCMOS25           8            NONE       OREG    
       addr[2]          OUTPUT        S65        LVCMOS25           8            NONE       OREG    
       addr[1]          OUTPUT        S66        LVCMOS25           8            NONE       OREG    
       addr[0]          OUTPUT        S67        LVCMOS25           8            NONE       OREG    
      addr[10]          OUTPUT        S68        LVCMOS25           8            NONE       OREG    
        ba[0]           OUTPUT        S69        LVCMOS25           8            NONE       OREG    
        ba[1]           OUTPUT        S70        LVCMOS25           8            NONE       OREG    
         clk            OUTPUT        S73        LVCMOS25           8            NONE       NONE    
         dm1            OUTPUT        S76        LVCMOS25           8            NONE       NONE    
        dq[0]            INOUT         S1        LVCMOS25           8           PULLUP      IREG    
        dq[6]            INOUT        S11        LVCMOS25           8           PULLUP      IREG    
        dq[7]            INOUT        S12        LVCMOS25           8           PULLUP      IREG    
        dq[1]            INOUT         S2        LVCMOS25           8           PULLUP      IREG    
        dq[2]            INOUT         S5        LVCMOS25           8           PULLUP      IREG    
        dq[3]            INOUT         S6        LVCMOS25           8           PULLUP      IREG    
        dq[4]            INOUT         S7        LVCMOS25           8           PULLUP      IREG    
        dq[8]            INOUT        S78        LVCMOS25           8           PULLUP      IREG    
        dq[9]            INOUT        S79        LVCMOS25           8           PULLUP      IREG    
        dq[5]            INOUT         S8        LVCMOS25           8           PULLUP      IREG    
       dq[10]            INOUT        S82        LVCMOS25           8           PULLUP      IREG    
       dq[11]            INOUT        S83        LVCMOS25           8           PULLUP      IREG    
       dq[12]            INOUT        S84        LVCMOS25           8           PULLUP      IREG    
       dq[13]            INOUT        S85        LVCMOS25           8           PULLUP      IREG    
       dq[14]            INOUT        S88        LVCMOS25           8           PULLUP      IREG    
       dq[15]            INOUT        S89        LVCMOS25           8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |sd_bmp_hdmi                                |2228   |1457    |375     |1303    |11      |0       |
|  u_clk_wiz_0                       |PLL                                        |0      |0       |0       |0       |0       |0       |
|  u_clk_wiz_1                       |PLL_hdmi                                   |0      |0       |0       |0       |0       |0       |
|  u_ddr3_top                        |ddr3_top1                                  |594    |358     |100     |353     |2       |0       |
|    physica_sdram                   |SDRAM                                      |0      |0       |0       |0       |0       |0       |
|    u_sdram_controller              |sdram_controller                           |226    |164     |40      |91      |0       |0       |
|      u_sdram_cmd                   |sdram_cmd                                  |46     |46      |0       |15      |0       |0       |
|      u_sdram_ctrl                  |sdram_ctrl                                 |163    |117     |40      |59      |0       |0       |
|      u_sdram_data                  |sdram_data                                 |17     |1       |0       |17      |0       |0       |
|    u_sdram_fifo_ctrl               |sdram_fifo_ctrl                            |368    |194     |60      |262     |2       |0       |
|      rdfifo                        |SOFTFIFO                                   |144    |74      |18      |115     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |12     |0       |0       |12      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |37     |23      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |31     |23      |0       |31      |0       |0       |
|      wrfifo                        |SOFTFIFO                                   |145    |66      |18      |118     |1       |0       |
|        ram_inst                    |ram_infer_SOFTFIFO                         |14     |6       |0       |14      |1       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |40     |18      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_SOFTFIFO |32     |18      |0       |32      |0       |0       |
|  u_hdmi_top                        |hdmi_top1                                  |463    |324     |97      |187     |0       |0       |
|    u3_hdmi_tx                      |hdmi_tx                                    |312    |234     |36      |162     |0       |0       |
|      Inst_DVITransmitter           |DVITransmitter                             |312    |234     |36      |162     |0       |0       |
|        Inst_TMDSEncoder_blue       |TMDSEncoder                                |85     |67      |12      |38      |0       |0       |
|        Inst_TMDSEncoder_green      |TMDSEncoder                                |87     |69      |12      |34      |0       |0       |
|        Inst_TMDSEncoder_red        |TMDSEncoder                                |85     |68      |12      |35      |0       |0       |
|        Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                        |20     |10      |0       |20      |0       |0       |
|        Inst_clk_serializer_10_1    |Serial_N_1_lvds                            |7      |2       |0       |7       |0       |0       |
|        Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                        |15     |10      |0       |15      |0       |0       |
|        Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                        |13     |8       |0       |13      |0       |0       |
|    u_video_driver                  |video_driver                               |151    |90      |61      |25      |0       |0       |
|  u_sd_ctrl_top                     |sd_ctrl_top                                |360    |265     |47      |214     |0       |0       |
|    u_sd_init                       |sd_init                                    |211    |157     |32      |111     |0       |0       |
|    u_sd_read                       |sd_read                                    |149    |108     |15      |103     |0       |0       |
|  u_sd_read_photo                   |read_rawdata                               |221    |175     |32      |146     |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                             |586    |331     |99      |398     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                    |586    |331     |99      |398     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                |260    |126     |0       |260     |0       |0       |
|        reg_inst                    |register                                   |258    |124     |0       |258     |0       |0       |
|        tap_inst                    |tap                                        |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                    |326    |205     |99      |138     |0       |0       |
|        bus_inst                    |bus_top                                    |127    |77      |42      |51      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                    |2      |0       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                    |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                    |54     |33      |18      |21      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                    |51     |30      |18      |18      |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                    |16     |10      |6       |6       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                   |110    |81      |29      |55      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1681  
    #2          2       492   
    #3          3       290   
    #4          4       126   
    #5        5-10      151   
    #6        11-50      75   
    #7       51-100      3    
    #8       101-500     3    
  Average     2.48            

RUN-1002 : start command "export_db SD_HDMI_DAFENQI_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model sd_bmp_hdmi.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 10643, tnet num: 2842, tinst num: 1249, tnode num: 13756, tedge num: 17967.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SD_HDMI_DAFENQI_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 2842 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 9 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
		config_inst_syn_10
		sys_clk_dup_1
		u_clk_wiz_1/clk0_out
		u_ddr3_top/clk_sdram
		u_ddr3_top/u_sdram_fifo_ctrl/clk_ref
		u_ddr3_top/u_sdram_fifo_ctrl/rdfifo/clkr
		u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw
		u_sd_ctrl_top/u_sd_init/div_clk_syn_4
		u_sd_ctrl_top/u_sd_read/clk_ref_180deg
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_0/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL u_clk_wiz_1/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SD_HDMI_DAFENQI_phy.timing, timing summary in SD_HDMI_DAFENQI_phy.tsm.
RUN-1002 : start command "export_bid SD_HDMI_DAFENQI_inst.bid"
PRG-1000 : <!-- HMAC is: 8524cf4ac99c4767269fe885a8c430a93ab916dc563577d4fa6ed4367054d7be -->
RUN-1002 : start command "bitgen -bit SD_HDMI_DAFENQI.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1249
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 2844, pip num: 24306
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 33
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1994 valid insts, and 69608 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010110000000100110010011
BIT-1004 : PLL setting string = 0110
BIT-1004 : Generate bits file SD_HDMI_DAFENQI.bit.
RUN-1003 : finish command "bitgen -bit SD_HDMI_DAFENQI.bit" in  3.086639s wall, 15.031250s user + 0.125000s system = 15.156250s CPU (491.0%)

RUN-1004 : used memory is 546 MB, reserved memory is 518 MB, peak memory is 721 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240702_002620.log"
RUN-1001 : Backing up run's log file succeed.
