# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do single_cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal {C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:31:48 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal" C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 05:31:48 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/testbenches {C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/testbenches/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:31:48 on May 03,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/testbenches" C:/Users/kevii/OneDrive/Escritorio/GitHub/earce_computer_architecture_1_2023_grupal/testbenches/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 05:31:48 on May 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 05:31:48 on May 03,2023
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# =============SUMADOR=============
# exito para A = 0001, B = 0001
# exito para A = 1111, B = 1110
# exito para A = 0000, B = 1110
# exito para A = 1111, B = 1111
# =============RESTADOR=============
# exito para A = 0001, B = 0001
# exito para A = 1111, B = 1110
# exito para A = 0000, B = 1110
# exito para A = 1111, B = 1111
# =============MODULO=============
# exito para A = 0000, B = 1100
# exito para A = 0011, B = 0010
# exito para A = 0100, B = 1000
# exito para A = 0111, B = 0110
# exito para A = 1101, B = 1010
# =============AND=============
# exito para A = 0011, B = 0000
# exito para A = 0110, B = 1001
# exito para A = 1100, B = 1110
# exito para A = 1111, B = 0001
# =============SHIFT-R=============
# exito para A = 0101
# exito para A = 1100
# exito para A = 0100
# exito para A = 0110
# =============MULTIPLICADOR=============
# exito para A = 0011, B = 0010
# exito para A = 0010, B = 0001
# exito para A = 0010, B = 0010
# exito para A = 0010, B = 1000
# End time: 05:31:57 on May 03,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
