
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.60000000000000000000;
2.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25  117449.4      0.91     159.7   17943.1                          
    0:00:25  117449.4      0.91     159.7   17943.1                          
    0:00:25  117494.1      0.91     159.7   17943.1                          
    0:00:25  117538.7      0.91     159.7   17943.1                          
    0:00:25  117583.4      0.91     159.7   17943.1                          
    0:00:25  117620.9      0.91     159.7   17900.5                          
    0:00:26  118073.1      0.91     159.7    7865.7                          
    0:00:38  120202.5      0.56      95.6       0.0                          
    0:00:38  120189.7      0.56      95.6       0.0                          
    0:00:38  120189.7      0.56      95.6       0.0                          
    0:00:38  120190.2      0.56      95.6       0.0                          
    0:00:39  120190.2      0.56      95.6       0.0                          
    0:00:48  107319.6      0.58      88.4       0.0                          
    0:00:49  107325.9      0.56      84.9       0.0                          
    0:00:51  107337.1      0.54      84.0       0.0                          
    0:00:53  107343.0      0.52      83.1       0.0                          
    0:00:54  107349.6      0.53      82.9       0.0                          
    0:00:55  107357.9      0.51      82.3       0.0                          
    0:00:55  107370.4      0.52      82.0       0.0                          
    0:00:56  107375.7      0.50      81.4       0.0                          
    0:00:57  107387.9      0.51      80.6       0.0                          
    0:00:57  107397.5      0.50      78.9       0.0                          
    0:00:58  107416.7      0.50      77.1       0.0                          
    0:00:58  107432.3      0.49      75.3       0.0                          
    0:00:59  107443.3      0.49      74.5       0.0                          
    0:00:59  107452.0      0.49      73.9       0.0                          
    0:00:59  107459.7      0.48      73.4       0.0                          
    0:01:00  107467.2      0.48      72.8       0.0                          
    0:01:00  107475.2      0.47      72.4       0.0                          
    0:01:00  107483.4      0.47      72.1       0.0                          
    0:01:01  107489.0      0.46      72.0       0.0                          
    0:01:01  107352.5      0.46      72.0       0.0                          
    0:01:01  107352.5      0.46      72.0       0.0                          
    0:01:01  107352.5      0.46      72.0       0.0                          
    0:01:01  107352.5      0.46      72.0       0.0                          
    0:01:01  107352.5      0.46      72.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:02  107352.5      0.46      72.0       0.0                          
    0:01:02  107373.8      0.46      71.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  107397.5      0.46      70.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:02  107412.9      0.45      70.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:02  107432.1      0.45      69.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:02  107439.0      0.45      69.6       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:02  107462.1      0.45      69.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:02  107470.1      0.45      68.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02  107481.0      0.44      68.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:02  107503.6      0.43      68.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107520.7      0.43      68.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107548.9      0.42      67.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  107567.2      0.42      66.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107580.8      0.42      66.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107605.8      0.41      66.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107625.5      0.41      65.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107646.5      0.41      65.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03  107701.5      0.41      63.5      72.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  107740.1      0.41      62.4     121.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  107749.4      0.40      62.0     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:03  107807.4      0.40      59.3     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107833.7      0.40      58.6     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107850.8      0.40      58.3     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107868.1      0.40      58.0     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107896.2      0.39      57.5     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107914.6      0.39      57.2     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107936.9      0.39      56.7     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107949.4      0.38      56.5     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107965.4      0.38      56.1     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107989.6      0.38      55.1     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107997.1      0.38      54.9     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  108021.5      0.38      54.1     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  108064.1      0.37      52.9     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:05  108090.7      0.37      52.0     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:05  108121.3      0.37      51.0     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  108146.8      0.37      50.5     121.1 path/path/path/genblk1.add_in_reg[31]/D
    0:01:05  108164.6      0.36      50.1     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  108185.4      0.36      49.6     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:05  108198.2      0.36      49.4     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:05  108221.6      0.35      48.8     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:05  108239.7      0.35      48.2     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  108260.1      0.35      47.5     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  108280.9      0.35      46.8     121.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108305.9      0.35      46.1     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108322.9      0.34      45.6     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108347.9      0.34      45.2     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108362.5      0.34      45.0     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108380.4      0.33      44.6     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108397.9      0.33      44.4     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108407.8      0.33      44.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108416.3      0.33      43.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:06  108422.4      0.33      43.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108437.8      0.33      43.1     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108452.5      0.33      42.7     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108458.6      0.33      42.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108471.3      0.33      42.4     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108471.3      0.32      42.4     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108487.0      0.32      42.1     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108492.6      0.32      41.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108512.8      0.32      41.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108512.6      0.32      41.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108515.0      0.32      41.3     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108526.9      0.32      41.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108538.1      0.32      40.7     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108560.5      0.31      39.9     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108564.2      0.31      39.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108567.9      0.31      39.7     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108576.1      0.31      39.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108578.5      0.31      39.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108599.0      0.31      39.0     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108613.4      0.31      38.6     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108624.0      0.30      38.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108639.2      0.30      38.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108650.1      0.30      37.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108665.5      0.30      37.5     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108675.1      0.30      37.2     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108683.6      0.30      37.1     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:08  108694.8      0.30      36.8     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108715.5      0.30      36.3     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108732.0      0.30      36.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108734.9      0.30      36.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108745.9      0.30      35.8     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108754.6      0.29      35.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108760.0      0.29      35.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108764.5      0.29      35.4     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108792.9      0.29      34.8     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108792.9      0.29      34.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108798.8      0.29      34.6     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108802.2      0.29      34.5     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108815.8      0.29      34.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:10  108823.5      0.28      34.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108823.5      0.28      34.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108836.6      0.28      33.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108850.4      0.28      33.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108854.1      0.28      33.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108856.2      0.28      33.3     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108859.7      0.28      33.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108866.9      0.28      32.9     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108869.0      0.28      32.9     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108891.4      0.28      32.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108900.4      0.28      32.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108900.4      0.28      32.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108900.4      0.28      32.4     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108902.5      0.27      32.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108912.6      0.27      32.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108933.4      0.27      31.6     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108954.7      0.27      31.2     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108956.5      0.27      31.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108974.9      0.27      30.7     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108984.2      0.27      30.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108994.3      0.27      30.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109022.5      0.26      29.7     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109029.7      0.26      29.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109041.6      0.26      29.3     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109059.2      0.26      29.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109073.3      0.26      28.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109090.1      0.26      28.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109103.4      0.26      28.3     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109111.6      0.25      28.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109130.0      0.25      27.7     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109147.0      0.25      27.5     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109149.1      0.25      27.4     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109153.9      0.25      27.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109153.9      0.25      27.2     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109158.7      0.25      27.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109186.3      0.25      26.7     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:13  109196.5      0.25      26.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109209.2      0.25      26.5     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109219.3      0.25      26.3     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109220.7      0.24      26.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109241.7      0.24      25.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109262.4      0.24      25.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:13  109269.1      0.24      25.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109280.5      0.24      25.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109290.4      0.24      25.2     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109293.5      0.23      25.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109305.0      0.23      24.9     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109321.2      0.23      24.7     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109323.6      0.23      24.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109336.6      0.23      24.4     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109347.8      0.23      24.3     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109350.7      0.23      24.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109360.3      0.23      24.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109374.7      0.23      23.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109384.8      0.23      23.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109404.7      0.23      23.6     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109418.0      0.22      23.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109427.9      0.22      23.0     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109449.7      0.22      22.6     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109460.1      0.22      22.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109476.8      0.22      22.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109485.1      0.22      22.3     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109496.8      0.22      22.1     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109502.9      0.21      22.0     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109514.1      0.21      21.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109524.2      0.21      21.6     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109534.0      0.21      21.3     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109542.0      0.21      21.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109546.2      0.20      21.2     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109548.1      0.20      21.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109552.9      0.20      21.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109554.0      0.20      21.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109554.8      0.20      21.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109558.5      0.20      20.9     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109564.6      0.20      20.7     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109566.2      0.20      20.7     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109584.6      0.20      20.3     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109585.3      0.20      20.2     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109598.4      0.20      20.1     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109605.3      0.20      19.9     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109605.6      0.20      19.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109611.2      0.20      19.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109614.6      0.20      19.7     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109619.7      0.19      19.5     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109620.5      0.19      19.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109631.1      0.19      19.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109631.9      0.19      19.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109633.2      0.19      19.1     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109635.6      0.19      19.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109641.2      0.19      19.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109658.2      0.19      18.7     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109663.3      0.19      18.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109668.3      0.19      18.6     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109668.3      0.19      18.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109668.3      0.19      18.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:17  109668.3      0.19      18.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109669.4      0.19      18.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109682.2      0.19      18.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109696.8      0.19      18.3     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109697.9      0.19      18.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109700.5      0.19      18.3     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109702.9      0.19      18.2     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109709.3      0.19      18.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109719.1      0.19      18.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109732.4      0.19      17.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109732.2      0.19      17.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:18  109741.8      0.18      17.6     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109760.4      0.18      17.2     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  109764.9      0.18      17.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109775.5      0.18      17.0     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109780.6      0.18      16.9     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109780.6      0.18      16.8     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109781.7      0.18      16.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109788.6      0.18      16.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109794.4      0.18      16.5     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109806.7      0.18      16.3     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109809.1      0.18      16.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:19  109809.1      0.18      16.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109809.1      0.18      16.2     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109809.1      0.18      16.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109811.4      0.17      16.2     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109812.2      0.17      16.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109812.2      0.17      16.1     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109820.2      0.17      16.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109833.3      0.17      15.8     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109838.6      0.17      15.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109843.9      0.17      15.6     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109857.2      0.17      15.5     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109858.0      0.17      15.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109859.6      0.17      15.4     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109860.9      0.17      15.4     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109861.7      0.17      15.4     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:20  109871.8      0.17      15.2     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109879.5      0.17      15.0     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109891.2      0.17      14.9     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109895.8      0.17      14.8     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109895.8      0.17      14.8     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109899.5      0.17      14.8     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109918.4      0.17      14.4     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109917.8      0.17      14.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109918.1      0.17      14.4     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:21  109918.1      0.17      14.4     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109918.1      0.17      14.4     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109925.6      0.16      14.3     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109925.3      0.16      14.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  109923.7      0.16      14.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109923.7      0.16      14.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109937.3      0.16      13.9     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  109940.5      0.16      13.9     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109945.0      0.16      13.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109945.0      0.16      13.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109947.9      0.16      13.8     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109947.9      0.16      13.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109949.8      0.16      13.7     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109956.4      0.16      13.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109962.3      0.16      13.6     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  109962.0      0.16      13.6     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:23  109960.9      0.16      13.5     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109964.1      0.16      13.5     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109974.5      0.15      13.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:23  109989.4      0.15      13.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110002.2      0.15      13.1     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110009.4      0.15      13.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110017.6      0.15      13.0     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110028.0      0.15      12.8     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110038.6      0.15      12.7     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110047.4      0.14      12.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110056.7      0.14      12.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110069.2      0.14      12.3     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110080.6      0.14      12.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110091.5      0.14      12.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110104.0      0.14      11.9     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110115.8      0.14      11.7     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110124.3      0.13      11.5     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110130.1      0.13      11.5     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110138.9      0.13      11.4     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110151.4      0.13      11.2     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110163.4      0.13      11.1     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:24  110174.5      0.13      11.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110189.7      0.13      10.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110203.8      0.13      10.7     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110213.6      0.12      10.6     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110225.6      0.12      10.4     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:25  110230.4      0.12      10.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110236.5      0.12      10.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110244.0      0.12      10.1     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110250.1      0.12      10.1     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110258.1      0.12      10.0     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110270.3      0.12       9.8     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110281.2      0.12       9.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110287.1      0.12       9.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110296.4      0.11       9.6     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110298.8      0.11       9.6     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:26  110309.7      0.11       9.5     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110320.8      0.11       9.3     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110326.4      0.11       9.3     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110334.4      0.11       9.2     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110341.6      0.11       9.1     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110346.6      0.11       9.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110354.9      0.11       8.9     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110363.9      0.11       8.8     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110372.2      0.11       8.7     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110373.8      0.11       8.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110380.4      0.11       8.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110390.0      0.10       8.5     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  110401.4      0.10       8.4     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110409.2      0.10       8.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110422.2      0.10       8.1     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110431.0      0.10       8.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110440.5      0.10       7.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110450.4      0.10       7.8     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110468.7      0.10       7.6     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110479.6      0.10       7.5     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110488.7      0.09       7.3     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110493.7      0.09       7.3     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110501.7      0.09       7.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:27  110505.4      0.09       7.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110516.9      0.09       6.9     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110525.1      0.09       6.8     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110531.0      0.09       6.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110533.6      0.09       6.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110541.9      0.09       6.6     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110545.9      0.09       6.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:28  110549.6      0.09       6.5     193.7 path/genblk1[9].path/path/add_out_reg[31]/D
    0:01:28  110557.0      0.09       6.5     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110565.0      0.08       6.4     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110573.8      0.08       6.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110583.6      0.08       6.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110590.3      0.08       6.2     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110599.1      0.08       6.1     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110606.5      0.08       6.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110615.3      0.08       5.9     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110624.1      0.08       5.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110632.9      0.08       5.8     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110637.1      0.08       5.7     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110652.5      0.07       5.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110657.6      0.07       5.6     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110660.0      0.07       5.5     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110665.0      0.07       5.5     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110668.5      0.07       5.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110670.9      0.07       5.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110677.8      0.07       5.4     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110687.1      0.07       5.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110690.8      0.07       5.2     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110693.0      0.07       5.2     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110699.9      0.07       5.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110705.2      0.07       5.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110714.5      0.07       4.9     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110716.1      0.07       4.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110720.6      0.07       4.8     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110723.8      0.07       4.8     193.7                          
    0:01:31  110713.2      0.07       4.8     193.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  110713.2      0.07       4.8     193.7                          
    0:01:31  110672.8      0.07       4.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110672.8      0.07       4.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110675.2      0.07       4.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110675.2      0.07       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110679.9      0.07       4.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110683.4      0.07       4.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110683.4      0.07       4.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:32  110682.6      0.07       4.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110694.3      0.06       4.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110706.5      0.06       4.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110708.9      0.06       4.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110709.5      0.06       4.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110712.4      0.06       4.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110716.1      0.06       4.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110722.0      0.06       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110722.0      0.06       4.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110722.8      0.06       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110723.6      0.06       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110725.4      0.06       4.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110728.6      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110728.6      0.06       4.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110728.6      0.06       3.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110730.2      0.06       3.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110731.0      0.06       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110735.5      0.06       3.8       0.0 path/genblk1[9].path/path/add_out_reg[31]/D
    0:01:33  110735.8      0.06       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110737.9      0.06       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110743.2      0.06       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110743.2      0.06       3.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110743.5      0.06       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110742.2      0.06       3.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:34  110748.6      0.06       3.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110749.6      0.06       3.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110753.6      0.06       3.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110757.9      0.06       3.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110757.6      0.06       3.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110759.2      0.06       3.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110758.7      0.06       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110758.7      0.06       3.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110759.5      0.06       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110760.3      0.06       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110763.2      0.06       3.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110768.0      0.06       3.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110768.8      0.06       3.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110771.2      0.06       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110770.6      0.06       3.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:35  110770.6      0.06       3.4       0.0                          
    0:01:36  110770.6      0.06       3.4       0.0                          
    0:01:38  110378.0      0.09       3.4       0.0                          
    0:01:39  110340.3      0.09       3.5       0.0                          
    0:01:39  110317.6      0.09       3.5       0.0                          
    0:01:40  110298.5      0.09       3.5       0.0                          
    0:01:40  110279.9      0.09       3.5       0.0                          
    0:01:40  110261.3      0.09       3.5       0.0                          
    0:01:41  110243.7      0.09       3.5       0.0                          
    0:01:41  110226.1      0.09       3.5       0.0                          
    0:01:41  110217.1      0.09       3.5       0.0                          
    0:01:42  110200.6      0.09       3.5       0.0                          
    0:01:42  110192.1      0.09       3.5       0.0                          
    0:01:42  110183.6      0.09       3.5       0.0                          
    0:01:42  110175.1      0.09       3.5       0.0                          
    0:01:42  110166.6      0.09       3.5       0.0                          
    0:01:42  110158.0      0.09       3.5       0.0                          
    0:01:43  110149.5      0.09       3.5       0.0                          
    0:01:43  110149.5      0.09       3.5       0.0                          
    0:01:43  110151.4      0.06       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:43  110153.8      0.06       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:44  110183.3      0.06       3.1       0.0                          
    0:01:44  110117.6      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:44  110114.4      0.06       3.3       0.0                          
    0:01:45  110116.0      0.06       3.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110120.3      0.06       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110126.7      0.05       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110128.3      0.05       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110129.9      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:45  110130.1      0.05       3.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110133.6      0.05       3.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110140.8      0.05       3.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110140.8      0.05       3.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110141.0      0.05       3.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110141.3      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110141.3      0.05       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110143.9      0.05       3.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110144.5      0.05       3.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110151.7      0.05       3.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110151.7      0.05       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110155.7      0.05       2.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110148.2      0.05       2.9       0.0                          
    0:01:48  110070.8      0.05       2.9       0.0                          
    0:01:49  110039.1      0.05       2.9       0.0                          
    0:01:49  110024.0      0.05       2.9       0.0                          
    0:01:49  110005.9      0.05       2.9       0.0                          
    0:01:49  109992.1      0.05       2.9       0.0                          
    0:01:50  109973.7      0.05       2.9       0.0                          
    0:01:50  109955.4      0.05       2.9       0.0                          
    0:01:51  109846.8      0.05       2.9       0.0                          
    0:01:51  109748.7      0.05       2.9       0.0                          
    0:01:52  109721.5      0.05       2.9       0.0                          
    0:01:53  109666.5      0.05       2.9       0.0                          
    0:01:53  109613.3      0.05       2.9       0.0                          
    0:01:54  109566.2      0.05       2.9       0.0                          
    0:01:55  109563.0      0.05       2.9       0.0                          
    0:01:55  109561.4      0.05       2.9       0.0                          
    0:01:55  109560.3      0.05       2.9       0.0                          
    0:01:56  109558.5      0.05       2.9       0.0                          
    0:01:57  109558.5      0.05       2.9       0.0                          
    0:01:57  109548.4      0.05       2.9       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109547.6      0.05       3.0       0.0                          
    0:01:58  109550.8      0.05       2.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:58  109555.6      0.05       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:58  109564.3      0.05       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109564.6      0.05       2.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  109565.4      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109572.0      0.05       2.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109572.8      0.05       2.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  109573.6      0.05       2.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109582.2      0.05       2.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:59  109582.4      0.05       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109582.4      0.05       2.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109593.1      0.05       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:59  109597.3      0.05       2.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  109600.5      0.05       2.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109605.0      0.05       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109606.9      0.05       2.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  109611.7      0.05       2.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  109612.2      0.05       2.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  109614.6      0.04       2.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109615.4      0.04       2.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109616.2      0.04       2.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109616.7      0.04       2.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  109616.7      0.04       2.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:00  109618.9      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109618.9      0.04       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109620.5      0.04       2.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109623.7      0.04       2.1       0.0                          
    0:02:01  109629.0      0.04       2.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109629.5      0.04       2.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109629.5      0.04       2.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:01  109631.1      0.04       2.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  109631.9      0.04       2.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:02  109634.3      0.04       2.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109650.5      0.04       2.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  109652.4      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:02  109655.8      0.04       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109655.8      0.04       1.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:02  109658.2      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:02  109658.2      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109660.1      0.04       1.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109660.1      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109660.1      0.04       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109660.1      0.04       1.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  109661.7      0.04       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109661.7      0.04       1.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109666.2      0.04       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:03  109666.7      0.04       1.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:03  109667.3      0.04       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109669.1      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:04  109679.8      0.04       1.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109679.8      0.04       1.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109689.6      0.04       1.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109692.0      0.04       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109699.7      0.04       1.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109700.5      0.04       1.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109709.3      0.04       1.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  109713.6      0.03       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:02:04  109716.0      0.03       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:02:05  109723.9      0.03       1.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:02:05  109723.9      0.03       1.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:16:24 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52688.216226
Buf/Inv area:                     2494.015987
Noncombinational area:           57035.718038
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109723.934264
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:16:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.7308 mW   (88%)
  Net Switching Power  =   3.2202 mW   (12%)
                         ---------
Total Dynamic Power    =  26.9511 mW  (100%)

Cell Leakage Power     =   2.2524 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.2101e+04          514.8104        9.5660e+05        2.3573e+04  (  80.72%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6295e+03        2.7054e+03        1.2958e+06        5.6307e+03  (  19.28%)
--------------------------------------------------------------------------------------------------
Total          2.3731e+04 uW     3.2202e+03 uW     2.2524e+06 nW     2.9204e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:16:30 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[15].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE16_LOGSIZE4_2)
                                                          0.00       0.22 f
  path/genblk1[15].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE16_2)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/in0[1] (mac_b16_g1_1)        0.00       0.22 f
  path/genblk1[15].path/path/mult_21/a[1] (mac_b16_g1_1_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[15].path/path/mult_21/U871/ZN (INV_X1)     0.03       0.25 r
  path/genblk1[15].path/path/mult_21/U720/Z (XOR2_X1)     0.07       0.32 r
  path/genblk1[15].path/path/mult_21/U630/Z (BUF_X1)      0.04       0.36 r
  path/genblk1[15].path/path/mult_21/U909/ZN (OAI22_X1)
                                                          0.04       0.39 f
  path/genblk1[15].path/path/mult_21/U187/S (HA_X1)       0.08       0.47 f
  path/genblk1[15].path/path/mult_21/U700/ZN (NAND2_X1)
                                                          0.04       0.52 r
  path/genblk1[15].path/path/mult_21/U627/ZN (NAND3_X1)
                                                          0.04       0.55 f
  path/genblk1[15].path/path/mult_21/U706/ZN (NAND2_X1)
                                                          0.04       0.59 r
  path/genblk1[15].path/path/mult_21/U708/ZN (NAND3_X1)
                                                          0.04       0.63 f
  path/genblk1[15].path/path/mult_21/U858/ZN (NAND2_X1)
                                                          0.04       0.66 r
  path/genblk1[15].path/path/mult_21/U859/ZN (NAND3_X1)
                                                          0.04       0.70 f
  path/genblk1[15].path/path/mult_21/U820/ZN (NAND2_X1)
                                                          0.04       0.74 r
  path/genblk1[15].path/path/mult_21/U823/ZN (NAND3_X1)
                                                          0.04       0.78 f
  path/genblk1[15].path/path/mult_21/U558/ZN (NAND2_X1)
                                                          0.03       0.81 r
  path/genblk1[15].path/path/mult_21/U548/ZN (NAND3_X1)
                                                          0.04       0.85 f
  path/genblk1[15].path/path/mult_21/U645/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[15].path/path/mult_21/U601/ZN (NAND3_X1)
                                                          0.04       0.92 f
  path/genblk1[15].path/path/mult_21/U736/ZN (NAND2_X1)
                                                          0.04       0.96 r
  path/genblk1[15].path/path/mult_21/U685/ZN (NAND3_X1)
                                                          0.04       0.99 f
  path/genblk1[15].path/path/mult_21/U841/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[15].path/path/mult_21/U781/ZN (NAND3_X1)
                                                          0.04       1.07 f
  path/genblk1[15].path/path/mult_21/U847/ZN (NAND2_X1)
                                                          0.03       1.10 r
  path/genblk1[15].path/path/mult_21/U850/ZN (NAND3_X1)
                                                          0.03       1.13 f
  path/genblk1[15].path/path/mult_21/U70/CO (FA_X1)       0.10       1.23 f
  path/genblk1[15].path/path/mult_21/U729/ZN (NAND2_X1)
                                                          0.04       1.26 r
  path/genblk1[15].path/path/mult_21/U632/ZN (NAND3_X1)
                                                          0.04       1.30 f
  path/genblk1[15].path/path/mult_21/U759/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[15].path/path/mult_21/U762/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[15].path/path/mult_21/U742/ZN (NAND2_X1)
                                                          0.03       1.41 r
  path/genblk1[15].path/path/mult_21/U683/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[15].path/path/mult_21/U765/ZN (NAND2_X1)
                                                          0.03       1.48 r
  path/genblk1[15].path/path/mult_21/U768/ZN (NAND3_X1)
                                                          0.03       1.51 f
  path/genblk1[15].path/path/mult_21/U65/CO (FA_X1)       0.10       1.61 f
  path/genblk1[15].path/path/mult_21/U692/ZN (NAND2_X1)
                                                          0.03       1.64 r
  path/genblk1[15].path/path/mult_21/U694/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[15].path/path/mult_21/U63/CO (FA_X1)       0.10       1.78 f
  path/genblk1[15].path/path/mult_21/U723/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[15].path/path/mult_21/U602/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[15].path/path/mult_21/U753/ZN (NAND2_X1)
                                                          0.04       1.89 r
  path/genblk1[15].path/path/mult_21/U604/ZN (NAND3_X1)
                                                          0.04       1.93 f
  path/genblk1[15].path/path/mult_21/U598/ZN (NAND2_X1)
                                                          0.04       1.97 r
  path/genblk1[15].path/path/mult_21/U615/ZN (NAND3_X1)
                                                          0.03       2.00 f
  path/genblk1[15].path/path/mult_21/U679/ZN (NAND2_X1)
                                                          0.03       2.03 r
  path/genblk1[15].path/path/mult_21/U605/ZN (NAND3_X1)
                                                          0.04       2.07 f
  path/genblk1[15].path/path/mult_21/U772/ZN (NAND2_X1)
                                                          0.04       2.11 r
  path/genblk1[15].path/path/mult_21/U774/ZN (NAND3_X1)
                                                          0.04       2.15 f
  path/genblk1[15].path/path/mult_21/U827/ZN (NAND2_X1)
                                                          0.04       2.18 r
  path/genblk1[15].path/path/mult_21/U825/ZN (NAND3_X1)
                                                          0.04       2.22 f
  path/genblk1[15].path/path/mult_21/U831/ZN (NAND2_X1)
                                                          0.04       2.26 r
  path/genblk1[15].path/path/mult_21/U782/ZN (NAND3_X1)
                                                          0.04       2.29 f
  path/genblk1[15].path/path/mult_21/U835/ZN (NAND2_X1)
                                                          0.04       2.33 r
  path/genblk1[15].path/path/mult_21/U745/ZN (NAND3_X1)
                                                          0.04       2.37 f
  path/genblk1[15].path/path/mult_21/U778/ZN (NAND2_X1)
                                                          0.03       2.40 r
  path/genblk1[15].path/path/mult_21/U749/ZN (NAND3_X1)
                                                          0.04       2.44 f
  path/genblk1[15].path/path/mult_21/U863/ZN (NAND2_X1)
                                                          0.04       2.48 r
  path/genblk1[15].path/path/mult_21/U865/ZN (NAND3_X1)
                                                          0.04       2.52 f
  path/genblk1[15].path/path/mult_21/U868/ZN (NAND2_X1)
                                                          0.03       2.54 r
  path/genblk1[15].path/path/mult_21/U795/ZN (AND3_X1)
                                                          0.05       2.59 r
  path/genblk1[15].path/path/mult_21/product[31] (mac_b16_g1_1_DW_mult_tc_0)
                                                          0.00       2.59 r
  path/genblk1[15].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  path/genblk1[15].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.03


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
