/dts-v1/;

#include "lump1a.dtsi"

/ {
	model = "tester";

	aliases {
		serial0 = &usart1;
	};

	co-boot {
		compatible = "eax,tester,a";
		boot-flags = <0>;
		enter-shell = <0>;
		linux-img-start = <0x100000>;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs = "loglevel=3 clk_ignore_unused earlyprintk console=ttySTM0,115200n8 debug_boot_weak_hash ubi.mtd=4 ubi.block=0,rfs rdinit=/etc/initrc";
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		retram: retram@0x38000000 {
			compatible = "shared-dma-pool";
			reg = <0x38000000 0x10000>;
			no-map;
		};

		mcuram: mcuram@0x30000000 {
			compatible = "shared-dma-pool";
			reg = <0x30000000 0x40000>;
			no-map;
		};

		mcuram2: mcuram2@0x10000000 {
			compatible = "shared-dma-pool";
			reg = <0x10000000 0x40000>;
			no-map;
		};

		vdev0vring0: vdev0vring0@10040000 {
			compatible = "shared-dma-pool";
			reg = <0x10040000 0x2000>;
			no-map;
		};

		vdev0vring1: vdev0vring1@10042000 {
			compatible = "shared-dma-pool";
			reg = <0x10042000 0x2000>;
			no-map;
		};

		vdev0buffer: vdev0buffer@10044000 {
			compatible = "shared-dma-pool";
			reg = <0x10044000 0x4000>;
			no-map;
		};
		fb_reserved: fb@c7000000 {
			reg = <0xc7000000 0x100000>;
			no-map;
		};

		gpu_reserved: gpu@d4000000 {
			reg = <0xd4000000 0x1000000>;
			no-map;
		};
	};

	sram: sram@10050000 {
		compatible = "mmio-sram";
		reg = <0x10050000 0x10000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x10050000 0x10000>;

		dma_pool: dma_pool@0 {
			reg = <0x0 0x10000>;
			pool;
		};
	};

	led {
		compatible = "gpio-leds";
		green {
			label = "heartbeat";
			gpios = <&gpioa 13 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "heartbeat";
			default-state = "off";
		};
	};

	usb_phy_tuning: usb-phy-tuning {
		st,hs-dc-level = <2>;
		st,fs-rftime-tuning;
		st,hs-rftime-reduction;
		st,hs-current-trim = <15>;
		st,hs-impedance-trim = <1>;
		st,squelch-level = <3>;
		st,hs-rx-offset = <2>;
		st,no-lsfs-sc;
	};

	m4@0 {
		/delete-node/m4_system_resources;
	};
};

&qspi {
	flash@0 {
//		compatible = "jedec,spi-nor";
	};
};

&pinctrl {
	uart4_pins_c: uart4c-0 {
		pins1 {
			pinmux = <STM32_PINMUX('D', 0, AF8)>; /* TX */
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('D', 1, AF8)>; /* RX */
			bias-disable;
		};
	};
	uart7_pins_b: uart7b-0 {
		pins1 {
			pinmux = <STM32_PINMUX('A', 15, AF13)>; /* TX */
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('E', 7, AF7)>; /* RX */
			bias-disable;
		};
	};
	spi2_pins_a: spi2-0 {
		pins1 {
			pinmux = <STM32_PINMUX('D', 3, AF5)>, /* SPI2_SCK */
				 <STM32_PINMUX('B', 15, AF5)>; /* SPI2_MOSI */

			bias-disable;
			drive-push-pull;
			slew-rate = <1>;
		};

		pins2 {
			pinmux = <STM32_PINMUX('B', 14, AF5)>; /* SPI2_MISO */
			bias-disable;
		};
	};

	ethernet0_rmii_pins_a: rmii-0 {
		pins1 {
			pinmux = <STM32_PINMUX('G', 8, AF2)>, /* ETH_RMII_CLK */
				 <STM32_PINMUX('G', 13, AF11)>, /* ETH_RMII_TXD0 */
				 <STM32_PINMUX('B', 13, AF11)>, /* ETH_RMII_TXD1 */
				 <STM32_PINMUX('G', 11, AF11)>; /* ETH_RMII_TX_CTL */
			bias-disable;
			drive-push-pull;
			slew-rate = <2>;
		};
		pins3 {
			pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RMII_RXD0 */
				 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RMII_RXD1 */
				 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RMII_RX_CLK */
				 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RMII_RX_CTL */
			bias-disable;
		};
		/*
		pins4 {
			pinmux = <STM32_PINMUX('G', 7, AF11)>; // ETH_RST 
			bias-disable;
			drive-push-pull;
			slew-rate = <0>;
		};*/
	};
	ethernet0_rgmii_pins_b: rgmii-1 {
		pins1 {
			pinmux = 
			 <STM32_PINMUX('G', 4, AF11)>, /* ETH_RGMII_GTX_CLK */
			 <STM32_PINMUX('B', 12, AF11)>, /* ETH_RMII_TXD0 */
			 <STM32_PINMUX('B', 13, AF11)>, /* ETH_RMII_TXD1 */
			 <STM32_PINMUX('C',  2, AF11)>, /* ETH_RMII_TXD2 */
			 <STM32_PINMUX('E',  2, AF11)>, /* ETH_RMII_TXD3 */
			 <STM32_PINMUX('G', 11, AF11)>; /* ETH_RMII_TX_CTL */
			drive-push-pull;
			slew-rate = <2>;
		};
		pins2 {
			pinmux = <STM32_PINMUX('C', 4, AF11)>, /* ETH_RXD0 */
			 <STM32_PINMUX('C', 5, AF11)>, /* ETH_RMII_RXD1 */
			 <STM32_PINMUX('H', 6, AF11)>, /* ETH_RMII_RXD2 */
			 <STM32_PINMUX('H', 7, AF11)>, /* ETH_RMII_RXD3 */
			 <STM32_PINMUX('A', 1, AF11)>, /* ETH_RMII_RX_CLK */
			 <STM32_PINMUX('A', 7, AF11)>; /* ETH_RMII_RX_CTL */
			bias-disable;
		};
	};
	i2c2_pins_b: i2c2-1 {
		pins {
			pinmux = <STM32_PINMUX('D', 7, AF4)>, /* I2C2_SCL */
				 <STM32_PINMUX('B',11, AF4)>; /* I2C2_SDA */
			bias-disable;
			drive-open-drain;
			slew-rate = <0>;
		};
	};
};

&i2c2 {
	pinctrl-names = "default";
	pinctrl-0 = <&i2c2_pins_b>;
	i2c-scl-rising-time-ns = <185>;
	i2c-scl-falling-time-ns = <20>;
	//status = "okay";
	/delete-property/dmas;
	/delete-property/dma-names;

};

&usbotg_hs {
//	pinctrl-names = "default";
//	pinctrl-0 = <&usbotg_hs_pins_a>;
	phys = <&usbphyc_port1 0>;
	phy-names = "usb2-phy";
	dr_mode = "peripheral";
	status = "okay";
};

&usbphyc {
	status = "okay";
};

&usbphyc_port1 {
	st,phy-tuning = <&usb_phy_tuning>;
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart7_pins_b>;
//	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart4_pins_c>;
	st,swap;
	rx-tx-swap;
//	status = "okay";
};
