$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb_SS_detect_start $end
   $var wire 1 # i_clk $end
   $var wire 1 $ i_rst_n $end
   $var wire 1 % i_start $end
   $var wire 1 & i_done $end
   $var wire 1 ' o_w_start $end
   $scope module DUT $end
    $var wire 1 # i_clk $end
    $var wire 1 $ i_rst_n $end
    $var wire 1 % i_start $end
    $var wire 1 & i_done $end
    $var wire 1 ' o_w_start $end
    $var wire 1 ( w_next_start $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
0(
#10000
1#
#20000
0#
#30000
1#
1$
#40000
0#
#50000
1#
1%
1&
1(
#60000
0#
#70000
1#
0&
1'
#80000
0#
#90000
1#
#100000
0#
#110000
1#
#120000
0#
#130000
1#
0%
1&
0'
0(
#140000
0#
#150000
1#
1%
0&
1'
1(
#160000
0#
#170000
1#
#180000
0#
#190000
1#
#200000
0#
#210000
1#
1&
0'
#220000
0#
#230000
1#
#240000
0#
#250000
1#
#260000
0#
#270000
1#
0&
1'
#280000
0#
#290000
1#
0%
#300000
0#
#310000
1#
#320000
0#
#330000
1#
#340000
0#
#350000
1#
1&
0'
0(
#360000
0#
#370000
1#
0&
#380000
0#
#390000
1#
1%
1'
1(
#400000
0#
#410000
1#
#420000
0#
#430000
1#
#440000
0#
#450000
1#
#460000
0#
#470000
1#
#480000
0#
#490000
1#
