/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Apr 22 17:35:57 2010
 *                 MD5 Checksum         e645cb91be669b614b9400e5da71f4fa
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_BVNF_INTR2_5_H__
#define BCHP_BVNF_INTR2_5_H__

/***************************************************************************
 *BVNF_INTR2_5 - BVN Front Interrupt Controller 5 (BVN Errors and LBOX INTR to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_5_R5F_STATUS             0x00783500 /* R5f interrupt Status Register */
#define BCHP_BVNF_INTR2_5_R5F_SET                0x00783504 /* R5f interrupt Set Register */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR              0x00783508 /* R5f interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        0x0078350c /* R5f interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET           0x00783510 /* R5f interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR         0x00783514 /* R5f interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_STATUS             0x00783518 /* PCI interrupt Status Register */
#define BCHP_BVNF_INTR2_5_PCI_SET                0x0078351c /* PCI interrupt Set Register */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR              0x00783520 /* PCI interrupt Clear Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        0x00783524 /* PCI interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET           0x00783528 /* PCI interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR         0x0078352c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_STATUS :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_HD_DVI_IDLE_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_HD_DVI_IDLE_INTR_SHIFT        31

/* BVNF_INTR2_5 :: R5F_STATUS :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_HSCL_INTR_MASK                0x40000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_HSCL_INTR_SHIFT               30

/* BVNF_INTR2_5 :: R5F_STATUS :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCTF_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCTF_INTR_SHIFT               29

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_MASK                0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved0_SHIFT               25

/* BVNF_INTR2_5 :: R5F_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_DNR_0_ERR_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_DNR_0_ERR_INTR_SHIFT          24

/* BVNF_INTR2_5 :: R5F_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RGR_ERR_INTR_SHIFT            23

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: R5F_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_RDC_ERR_INTR_SHIFT            21

/* BVNF_INTR2_5 :: R5F_STATUS :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCDI_BVB_IN_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCDI_BVB_IN_INTR_SHIFT        20

/* BVNF_INTR2_5 :: R5F_STATUS :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCDI_IT_READY_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MCDI_IT_READY_INTR_SHIFT      19

/* BVNF_INTR2_5 :: R5F_STATUS :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_MASK                0x00040000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_reserved1_SHIFT               18

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_MASK               0x00020000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_3_INTR_SHIFT              17

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_MASK               0x00010000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_2_INTR_SHIFT              16

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_1_INTR_SHIFT              15

/* BVNF_INTR2_5 :: R5F_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_VFD_0_INTR_SHIFT              14

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_MASK               0x00002000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_1_INTR_SHIFT              13

/* BVNF_INTR2_5 :: R5F_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_R5F_STATUS_MFD_0_INTR_SHIFT              12

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_RIGHT_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_RIGHT_INTR_SHIFT       11

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_LEFT_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_LEFT_INTR_SHIFT        10

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_BOTTOM_INTR_MASK       0x00000200
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_BOTTOM_INTR_SHIFT      9

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_TOP_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_1_TOP_INTR_SHIFT         8

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_RIGHT_INTR_SHIFT       7

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000040
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_LEFT_INTR_SHIFT        6

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000020
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      5

/* BVNF_INTR2_5 :: R5F_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_TOP_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_R5F_STATUS_LBOX_0_TOP_INTR_SHIFT         4

/* BVNF_INTR2_5 :: R5F_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_3_ERR_INTR_SHIFT          3

/* BVNF_INTR2_5 :: R5F_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_2_ERR_INTR_SHIFT          2

/* BVNF_INTR2_5 :: R5F_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_1_ERR_INTR_SHIFT          1

/* BVNF_INTR2_5 :: R5F_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_R5F_STATUS_SCL_0_ERR_INTR_SHIFT          0

/***************************************************************************
 *R5F_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_SET :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_SET_HD_DVI_IDLE_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_5_R5F_SET_HD_DVI_IDLE_INTR_SHIFT           31

/* BVNF_INTR2_5 :: R5F_SET :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_SET_HSCL_INTR_MASK                   0x40000000
#define BCHP_BVNF_INTR2_5_R5F_SET_HSCL_INTR_SHIFT                  30

/* BVNF_INTR2_5 :: R5F_SET :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MCTF_INTR_MASK                   0x20000000
#define BCHP_BVNF_INTR2_5_R5F_SET_MCTF_INTR_SHIFT                  29

/* BVNF_INTR2_5 :: R5F_SET :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_MASK                   0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved0_SHIFT                  25

/* BVNF_INTR2_5 :: R5F_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_SET_DNR_0_ERR_INTR_MASK              0x01000000
#define BCHP_BVNF_INTR2_5_R5F_SET_DNR_0_ERR_INTR_SHIFT             24

/* BVNF_INTR2_5 :: R5F_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_R5F_SET_RGR_ERR_INTR_SHIFT               23

/* BVNF_INTR2_5 :: R5F_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    22

/* BVNF_INTR2_5 :: R5F_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_R5F_SET_RDC_ERR_INTR_SHIFT               21

/* BVNF_INTR2_5 :: R5F_SET :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MCDI_BVB_IN_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_5_R5F_SET_MCDI_BVB_IN_INTR_SHIFT           20

/* BVNF_INTR2_5 :: R5F_SET :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MCDI_IT_READY_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_5_R5F_SET_MCDI_IT_READY_INTR_SHIFT         19

/* BVNF_INTR2_5 :: R5F_SET :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_MASK                   0x00040000
#define BCHP_BVNF_INTR2_5_R5F_SET_reserved1_SHIFT                  18

/* BVNF_INTR2_5 :: R5F_SET :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_MASK                  0x00020000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_3_INTR_SHIFT                 17

/* BVNF_INTR2_5 :: R5F_SET :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_MASK                  0x00010000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_2_INTR_SHIFT                 16

/* BVNF_INTR2_5 :: R5F_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_1_INTR_SHIFT                 15

/* BVNF_INTR2_5 :: R5F_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_R5F_SET_VFD_0_INTR_SHIFT                 14

/* BVNF_INTR2_5 :: R5F_SET :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_MASK                  0x00002000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_1_INTR_SHIFT                 13

/* BVNF_INTR2_5 :: R5F_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_R5F_SET_MFD_0_INTR_SHIFT                 12

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_RIGHT_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_RIGHT_INTR_SHIFT          11

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_LEFT_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_LEFT_INTR_SHIFT           10

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_BOTTOM_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_BOTTOM_INTR_SHIFT         9

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_TOP_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_1_TOP_INTR_SHIFT            8

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_RIGHT_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_RIGHT_INTR_SHIFT          7

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_LEFT_INTR_MASK            0x00000040
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_LEFT_INTR_SHIFT           6

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_BOTTOM_INTR_SHIFT         5

/* BVNF_INTR2_5 :: R5F_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_TOP_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_R5F_SET_LBOX_0_TOP_INTR_SHIFT            4

/* BVNF_INTR2_5 :: R5F_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_3_ERR_INTR_SHIFT             3

/* BVNF_INTR2_5 :: R5F_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_2_ERR_INTR_SHIFT             2

/* BVNF_INTR2_5 :: R5F_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_1_ERR_INTR_SHIFT             1

/* BVNF_INTR2_5 :: R5F_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNF_INTR2_5_R5F_SET_SCL_0_ERR_INTR_SHIFT             0

/***************************************************************************
 *R5F_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_CLEAR :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_HD_DVI_IDLE_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_HD_DVI_IDLE_INTR_SHIFT         31

/* BVNF_INTR2_5 :: R5F_CLEAR :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_HSCL_INTR_MASK                 0x40000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_HSCL_INTR_SHIFT                30

/* BVNF_INTR2_5 :: R5F_CLEAR :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCTF_INTR_MASK                 0x20000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCTF_INTR_SHIFT                29

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_MASK                 0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved0_SHIFT                25

/* BVNF_INTR2_5 :: R5F_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_DNR_0_ERR_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_DNR_0_ERR_INTR_SHIFT           24

/* BVNF_INTR2_5 :: R5F_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_MASK              0x00800000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RGR_ERR_INTR_SHIFT             23

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  22

/* BVNF_INTR2_5 :: R5F_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_MASK              0x00200000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_RDC_ERR_INTR_SHIFT             21

/* BVNF_INTR2_5 :: R5F_CLEAR :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCDI_BVB_IN_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCDI_BVB_IN_INTR_SHIFT         20

/* BVNF_INTR2_5 :: R5F_CLEAR :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCDI_IT_READY_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MCDI_IT_READY_INTR_SHIFT       19

/* BVNF_INTR2_5 :: R5F_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_MASK                 0x00040000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_reserved1_SHIFT                18

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_MASK                0x00020000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_3_INTR_SHIFT               17

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_MASK                0x00010000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_2_INTR_SHIFT               16

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_1_INTR_SHIFT               15

/* BVNF_INTR2_5 :: R5F_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_VFD_0_INTR_SHIFT               14

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_1_INTR_SHIFT               13

/* BVNF_INTR2_5 :: R5F_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_MFD_0_INTR_SHIFT               12

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_RIGHT_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_RIGHT_INTR_SHIFT        11

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_LEFT_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_LEFT_INTR_SHIFT         10

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_BOTTOM_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT       9

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_TOP_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_1_TOP_INTR_SHIFT          8

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000080
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        7

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_LEFT_INTR_SHIFT         6

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       5

/* BVNF_INTR2_5 :: R5F_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_LBOX_0_TOP_INTR_SHIFT          4

/* BVNF_INTR2_5 :: R5F_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_3_ERR_INTR_SHIFT           3

/* BVNF_INTR2_5 :: R5F_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_2_ERR_INTR_SHIFT           2

/* BVNF_INTR2_5 :: R5F_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_1_ERR_INTR_SHIFT           1

/* BVNF_INTR2_5 :: R5F_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNF_INTR2_5_R5F_CLEAR_SCL_0_ERR_INTR_SHIFT           0

/***************************************************************************
 *R5F_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_HD_DVI_IDLE_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_HD_DVI_IDLE_INTR_SHIFT   31

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_HSCL_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_HSCL_INTR_SHIFT          30

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCTF_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCTF_INTR_SHIFT          29

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_MASK           0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved0_SHIFT          25

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     24

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RGR_ERR_INTR_SHIFT       23

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_RDC_ERR_INTR_SHIFT       21

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCDI_BVB_IN_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCDI_BVB_IN_INTR_SHIFT   20

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCDI_IT_READY_INTR_MASK  0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MCDI_IT_READY_INTR_SHIFT 19

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_MASK           0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_reserved1_SHIFT          18

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_3_INTR_SHIFT         17

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_2_INTR_SHIFT         16

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_1_INTR_SHIFT         15

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_VFD_0_INTR_SHIFT         14

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_1_INTR_SHIFT         13

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_MFD_0_INTR_SHIFT         12

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_RIGHT_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_RIGHT_INTR_SHIFT  11

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_LEFT_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_LEFT_INTR_SHIFT   10

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_BOTTOM_INTR_MASK  0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_BOTTOM_INTR_SHIFT 9

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_TOP_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_1_TOP_INTR_SHIFT    8

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  7

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   6

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 5

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    4

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1

/* BVNF_INTR2_5 :: R5F_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0

/***************************************************************************
 *R5F_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_SET :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_HD_DVI_IDLE_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_HD_DVI_IDLE_INTR_SHIFT      31

/* BVNF_INTR2_5 :: R5F_MASK_SET :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_HSCL_INTR_MASK              0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_HSCL_INTR_SHIFT             30

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCTF_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCTF_INTR_SHIFT             29

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_MASK              0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved0_SHIFT             25

/* BVNF_INTR2_5 :: R5F_MASK_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_DNR_0_ERR_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_DNR_0_ERR_INTR_SHIFT        24

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RGR_ERR_INTR_SHIFT          23

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: R5F_MASK_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_RDC_ERR_INTR_SHIFT          21

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCDI_BVB_IN_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCDI_BVB_IN_INTR_SHIFT      20

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCDI_IT_READY_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MCDI_IT_READY_INTR_SHIFT    19

/* BVNF_INTR2_5 :: R5F_MASK_SET :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_MASK              0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_reserved1_SHIFT             18

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_MASK             0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_3_INTR_SHIFT            17

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_MASK             0x00010000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_2_INTR_SHIFT            16

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_1_INTR_SHIFT            15

/* BVNF_INTR2_5 :: R5F_MASK_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_VFD_0_INTR_SHIFT            14

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_MASK             0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_1_INTR_SHIFT            13

/* BVNF_INTR2_5 :: R5F_MASK_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_MFD_0_INTR_SHIFT            12

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_RIGHT_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_RIGHT_INTR_SHIFT     11

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_LEFT_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_LEFT_INTR_SHIFT      10

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_BOTTOM_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_BOTTOM_INTR_SHIFT    9

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_TOP_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_1_TOP_INTR_SHIFT       8

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     7

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      6

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    5

/* BVNF_INTR2_5 :: R5F_MASK_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_LBOX_0_TOP_INTR_SHIFT       4

/* BVNF_INTR2_5 :: R5F_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_3_ERR_INTR_SHIFT        3

/* BVNF_INTR2_5 :: R5F_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_2_ERR_INTR_SHIFT        2

/* BVNF_INTR2_5 :: R5F_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_1_ERR_INTR_SHIFT        1

/* BVNF_INTR2_5 :: R5F_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_SET_SCL_0_ERR_INTR_SHIFT        0

/***************************************************************************
 *R5F_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_HD_DVI_IDLE_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_HD_DVI_IDLE_INTR_SHIFT    31

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_HSCL_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_HSCL_INTR_SHIFT           30

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCTF_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCTF_INTR_SHIFT           29

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_MASK            0x1e000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved0_SHIFT           25

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      24

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RGR_ERR_INTR_SHIFT        23

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_RDC_ERR_INTR_SHIFT        21

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCDI_BVB_IN_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCDI_BVB_IN_INTR_SHIFT    20

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCDI_IT_READY_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MCDI_IT_READY_INTR_SHIFT  19

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_MASK            0x00040000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_reserved1_SHIFT           18

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_3_INTR_SHIFT          17

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_MASK           0x00010000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_2_INTR_SHIFT          16

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_1_INTR_SHIFT          15

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_VFD_0_INTR_SHIFT          14

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_1_INTR_SHIFT          13

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_MFD_0_INTR_SHIFT          12

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_RIGHT_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_RIGHT_INTR_SHIFT   11

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_LEFT_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_LEFT_INTR_SHIFT    10

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_BOTTOM_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT  9

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_TOP_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_1_TOP_INTR_SHIFT     8

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000080
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   7

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    6

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  5

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     4

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1

/* BVNF_INTR2_5 :: R5F_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNF_INTR2_5_R5F_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_STATUS :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_HD_DVI_IDLE_INTR_MASK         0x80000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_HD_DVI_IDLE_INTR_SHIFT        31

/* BVNF_INTR2_5 :: PCI_STATUS :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_HSCL_INTR_MASK                0x40000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_HSCL_INTR_SHIFT               30

/* BVNF_INTR2_5 :: PCI_STATUS :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCTF_INTR_MASK                0x20000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCTF_INTR_SHIFT               29

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_MASK                0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved0_SHIFT               25

/* BVNF_INTR2_5 :: PCI_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_DNR_0_ERR_INTR_MASK           0x01000000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_DNR_0_ERR_INTR_SHIFT          24

/* BVNF_INTR2_5 :: PCI_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_MASK             0x00800000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RGR_ERR_INTR_SHIFT            23

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK  0x00400000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: PCI_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_MASK             0x00200000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_RDC_ERR_INTR_SHIFT            21

/* BVNF_INTR2_5 :: PCI_STATUS :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCDI_BVB_IN_INTR_MASK         0x00100000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCDI_BVB_IN_INTR_SHIFT        20

/* BVNF_INTR2_5 :: PCI_STATUS :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCDI_IT_READY_INTR_MASK       0x00080000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MCDI_IT_READY_INTR_SHIFT      19

/* BVNF_INTR2_5 :: PCI_STATUS :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_MASK                0x00040000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_reserved1_SHIFT               18

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_MASK               0x00020000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_3_INTR_SHIFT              17

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_MASK               0x00010000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_2_INTR_SHIFT              16

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_MASK               0x00008000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_1_INTR_SHIFT              15

/* BVNF_INTR2_5 :: PCI_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_MASK               0x00004000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_VFD_0_INTR_SHIFT              14

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_MASK               0x00002000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_1_INTR_SHIFT              13

/* BVNF_INTR2_5 :: PCI_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_MASK               0x00001000
#define BCHP_BVNF_INTR2_5_PCI_STATUS_MFD_0_INTR_SHIFT              12

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_RIGHT_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_RIGHT_INTR_SHIFT       11

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_LEFT_INTR_MASK         0x00000400
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_LEFT_INTR_SHIFT        10

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_BOTTOM_INTR_MASK       0x00000200
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_BOTTOM_INTR_SHIFT      9

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_TOP_INTR_MASK          0x00000100
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_1_TOP_INTR_SHIFT         8

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_RIGHT_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_RIGHT_INTR_SHIFT       7

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_LEFT_INTR_MASK         0x00000040
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_LEFT_INTR_SHIFT        6

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_BOTTOM_INTR_MASK       0x00000020
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_BOTTOM_INTR_SHIFT      5

/* BVNF_INTR2_5 :: PCI_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_TOP_INTR_MASK          0x00000010
#define BCHP_BVNF_INTR2_5_PCI_STATUS_LBOX_0_TOP_INTR_SHIFT         4

/* BVNF_INTR2_5 :: PCI_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_3_ERR_INTR_MASK           0x00000008
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_3_ERR_INTR_SHIFT          3

/* BVNF_INTR2_5 :: PCI_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_2_ERR_INTR_MASK           0x00000004
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_2_ERR_INTR_SHIFT          2

/* BVNF_INTR2_5 :: PCI_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_1_ERR_INTR_MASK           0x00000002
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_1_ERR_INTR_SHIFT          1

/* BVNF_INTR2_5 :: PCI_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_0_ERR_INTR_MASK           0x00000001
#define BCHP_BVNF_INTR2_5_PCI_STATUS_SCL_0_ERR_INTR_SHIFT          0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_SET :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_SET_HD_DVI_IDLE_INTR_MASK            0x80000000
#define BCHP_BVNF_INTR2_5_PCI_SET_HD_DVI_IDLE_INTR_SHIFT           31

/* BVNF_INTR2_5 :: PCI_SET :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_SET_HSCL_INTR_MASK                   0x40000000
#define BCHP_BVNF_INTR2_5_PCI_SET_HSCL_INTR_SHIFT                  30

/* BVNF_INTR2_5 :: PCI_SET :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MCTF_INTR_MASK                   0x20000000
#define BCHP_BVNF_INTR2_5_PCI_SET_MCTF_INTR_SHIFT                  29

/* BVNF_INTR2_5 :: PCI_SET :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_MASK                   0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved0_SHIFT                  25

/* BVNF_INTR2_5 :: PCI_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_SET_DNR_0_ERR_INTR_MASK              0x01000000
#define BCHP_BVNF_INTR2_5_PCI_SET_DNR_0_ERR_INTR_SHIFT             24

/* BVNF_INTR2_5 :: PCI_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_MASK                0x00800000
#define BCHP_BVNF_INTR2_5_PCI_SET_RGR_ERR_INTR_SHIFT               23

/* BVNF_INTR2_5 :: PCI_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT    22

/* BVNF_INTR2_5 :: PCI_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_MASK                0x00200000
#define BCHP_BVNF_INTR2_5_PCI_SET_RDC_ERR_INTR_SHIFT               21

/* BVNF_INTR2_5 :: PCI_SET :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MCDI_BVB_IN_INTR_MASK            0x00100000
#define BCHP_BVNF_INTR2_5_PCI_SET_MCDI_BVB_IN_INTR_SHIFT           20

/* BVNF_INTR2_5 :: PCI_SET :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MCDI_IT_READY_INTR_MASK          0x00080000
#define BCHP_BVNF_INTR2_5_PCI_SET_MCDI_IT_READY_INTR_SHIFT         19

/* BVNF_INTR2_5 :: PCI_SET :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_MASK                   0x00040000
#define BCHP_BVNF_INTR2_5_PCI_SET_reserved1_SHIFT                  18

/* BVNF_INTR2_5 :: PCI_SET :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_MASK                  0x00020000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_3_INTR_SHIFT                 17

/* BVNF_INTR2_5 :: PCI_SET :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_MASK                  0x00010000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_2_INTR_SHIFT                 16

/* BVNF_INTR2_5 :: PCI_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_MASK                  0x00008000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_1_INTR_SHIFT                 15

/* BVNF_INTR2_5 :: PCI_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_MASK                  0x00004000
#define BCHP_BVNF_INTR2_5_PCI_SET_VFD_0_INTR_SHIFT                 14

/* BVNF_INTR2_5 :: PCI_SET :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_MASK                  0x00002000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_1_INTR_SHIFT                 13

/* BVNF_INTR2_5 :: PCI_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_MASK                  0x00001000
#define BCHP_BVNF_INTR2_5_PCI_SET_MFD_0_INTR_SHIFT                 12

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_RIGHT_INTR_MASK           0x00000800
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_RIGHT_INTR_SHIFT          11

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_LEFT_INTR_MASK            0x00000400
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_LEFT_INTR_SHIFT           10

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_BOTTOM_INTR_MASK          0x00000200
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_BOTTOM_INTR_SHIFT         9

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_TOP_INTR_MASK             0x00000100
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_1_TOP_INTR_SHIFT            8

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_RIGHT_INTR_MASK           0x00000080
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_RIGHT_INTR_SHIFT          7

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_LEFT_INTR_MASK            0x00000040
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_LEFT_INTR_SHIFT           6

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_BOTTOM_INTR_MASK          0x00000020
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_BOTTOM_INTR_SHIFT         5

/* BVNF_INTR2_5 :: PCI_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_TOP_INTR_MASK             0x00000010
#define BCHP_BVNF_INTR2_5_PCI_SET_LBOX_0_TOP_INTR_SHIFT            4

/* BVNF_INTR2_5 :: PCI_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_3_ERR_INTR_MASK              0x00000008
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_3_ERR_INTR_SHIFT             3

/* BVNF_INTR2_5 :: PCI_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_2_ERR_INTR_MASK              0x00000004
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_2_ERR_INTR_SHIFT             2

/* BVNF_INTR2_5 :: PCI_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_1_ERR_INTR_MASK              0x00000002
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_1_ERR_INTR_SHIFT             1

/* BVNF_INTR2_5 :: PCI_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_0_ERR_INTR_MASK              0x00000001
#define BCHP_BVNF_INTR2_5_PCI_SET_SCL_0_ERR_INTR_SHIFT             0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_CLEAR :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_HD_DVI_IDLE_INTR_MASK          0x80000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_HD_DVI_IDLE_INTR_SHIFT         31

/* BVNF_INTR2_5 :: PCI_CLEAR :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_HSCL_INTR_MASK                 0x40000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_HSCL_INTR_SHIFT                30

/* BVNF_INTR2_5 :: PCI_CLEAR :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCTF_INTR_MASK                 0x20000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCTF_INTR_SHIFT                29

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_MASK                 0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved0_SHIFT                25

/* BVNF_INTR2_5 :: PCI_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_DNR_0_ERR_INTR_MASK            0x01000000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_DNR_0_ERR_INTR_SHIFT           24

/* BVNF_INTR2_5 :: PCI_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_MASK              0x00800000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RGR_ERR_INTR_SHIFT             23

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT  22

/* BVNF_INTR2_5 :: PCI_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_MASK              0x00200000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_RDC_ERR_INTR_SHIFT             21

/* BVNF_INTR2_5 :: PCI_CLEAR :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCDI_BVB_IN_INTR_MASK          0x00100000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCDI_BVB_IN_INTR_SHIFT         20

/* BVNF_INTR2_5 :: PCI_CLEAR :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCDI_IT_READY_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MCDI_IT_READY_INTR_SHIFT       19

/* BVNF_INTR2_5 :: PCI_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_MASK                 0x00040000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_reserved1_SHIFT                18

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_MASK                0x00020000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_3_INTR_SHIFT               17

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_MASK                0x00010000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_2_INTR_SHIFT               16

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_MASK                0x00008000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_1_INTR_SHIFT               15

/* BVNF_INTR2_5 :: PCI_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_MASK                0x00004000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_VFD_0_INTR_SHIFT               14

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_MASK                0x00002000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_1_INTR_SHIFT               13

/* BVNF_INTR2_5 :: PCI_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_MASK                0x00001000
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_MFD_0_INTR_SHIFT               12

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_RIGHT_INTR_MASK         0x00000800
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_RIGHT_INTR_SHIFT        11

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_LEFT_INTR_MASK          0x00000400
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_LEFT_INTR_SHIFT         10

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_BOTTOM_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT       9

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_TOP_INTR_MASK           0x00000100
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_1_TOP_INTR_SHIFT          8

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_RIGHT_INTR_MASK         0x00000080
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_RIGHT_INTR_SHIFT        7

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_LEFT_INTR_MASK          0x00000040
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_LEFT_INTR_SHIFT         6

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_BOTTOM_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT       5

/* BVNF_INTR2_5 :: PCI_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_TOP_INTR_MASK           0x00000010
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_LBOX_0_TOP_INTR_SHIFT          4

/* BVNF_INTR2_5 :: PCI_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_3_ERR_INTR_MASK            0x00000008
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_3_ERR_INTR_SHIFT           3

/* BVNF_INTR2_5 :: PCI_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_2_ERR_INTR_MASK            0x00000004
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_2_ERR_INTR_SHIFT           2

/* BVNF_INTR2_5 :: PCI_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_1_ERR_INTR_MASK            0x00000002
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_1_ERR_INTR_SHIFT           1

/* BVNF_INTR2_5 :: PCI_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_0_ERR_INTR_MASK            0x00000001
#define BCHP_BVNF_INTR2_5_PCI_CLEAR_SCL_0_ERR_INTR_SHIFT           0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_HD_DVI_IDLE_INTR_MASK    0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_HD_DVI_IDLE_INTR_SHIFT   31

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_HSCL_INTR_MASK           0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_HSCL_INTR_SHIFT          30

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCTF_INTR_MASK           0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCTF_INTR_SHIFT          29

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_MASK           0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved0_SHIFT          25

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_DNR_0_ERR_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_DNR_0_ERR_INTR_SHIFT     24

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RGR_ERR_INTR_SHIFT       23

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_RDC_ERR_INTR_SHIFT       21

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCDI_BVB_IN_INTR_MASK    0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCDI_BVB_IN_INTR_SHIFT   20

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCDI_IT_READY_INTR_MASK  0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MCDI_IT_READY_INTR_SHIFT 19

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_MASK           0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_reserved1_SHIFT          18

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_MASK          0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_3_INTR_SHIFT         17

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_MASK          0x00010000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_2_INTR_SHIFT         16

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_MASK          0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_1_INTR_SHIFT         15

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_MASK          0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_VFD_0_INTR_SHIFT         14

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_MASK          0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_1_INTR_SHIFT         13

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_MASK          0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_MFD_0_INTR_SHIFT         12

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_RIGHT_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_RIGHT_INTR_SHIFT  11

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_LEFT_INTR_MASK    0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_LEFT_INTR_SHIFT   10

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_BOTTOM_INTR_MASK  0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_BOTTOM_INTR_SHIFT 9

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_TOP_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_1_TOP_INTR_SHIFT    8

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_RIGHT_INTR_SHIFT  7

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_MASK    0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_LEFT_INTR_SHIFT   6

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_MASK  0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_BOTTOM_INTR_SHIFT 5

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_TOP_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_LBOX_0_TOP_INTR_SHIFT    4

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_3_ERR_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_3_ERR_INTR_SHIFT     3

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_2_ERR_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_2_ERR_INTR_SHIFT     2

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_1_ERR_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_1_ERR_INTR_SHIFT     1

/* BVNF_INTR2_5 :: PCI_MASK_STATUS :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_0_ERR_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_STATUS_SCL_0_ERR_INTR_SHIFT     0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_SET :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_HD_DVI_IDLE_INTR_MASK       0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_HD_DVI_IDLE_INTR_SHIFT      31

/* BVNF_INTR2_5 :: PCI_MASK_SET :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_HSCL_INTR_MASK              0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_HSCL_INTR_SHIFT             30

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCTF_INTR_MASK              0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCTF_INTR_SHIFT             29

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_MASK              0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved0_SHIFT             25

/* BVNF_INTR2_5 :: PCI_MASK_SET :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_DNR_0_ERR_INTR_MASK         0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_DNR_0_ERR_INTR_SHIFT        24

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_MASK           0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RGR_ERR_INTR_SHIFT          23

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: PCI_MASK_SET :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_MASK           0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_RDC_ERR_INTR_SHIFT          21

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCDI_BVB_IN_INTR_MASK       0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCDI_BVB_IN_INTR_SHIFT      20

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCDI_IT_READY_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MCDI_IT_READY_INTR_SHIFT    19

/* BVNF_INTR2_5 :: PCI_MASK_SET :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_MASK              0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_reserved1_SHIFT             18

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_MASK             0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_3_INTR_SHIFT            17

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_MASK             0x00010000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_2_INTR_SHIFT            16

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_MASK             0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_1_INTR_SHIFT            15

/* BVNF_INTR2_5 :: PCI_MASK_SET :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_MASK             0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_VFD_0_INTR_SHIFT            14

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_MASK             0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_1_INTR_SHIFT            13

/* BVNF_INTR2_5 :: PCI_MASK_SET :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_MASK             0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_MFD_0_INTR_SHIFT            12

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_RIGHT_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_RIGHT_INTR_SHIFT     11

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_LEFT_INTR_MASK       0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_LEFT_INTR_SHIFT      10

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_BOTTOM_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_BOTTOM_INTR_SHIFT    9

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_TOP_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_1_TOP_INTR_SHIFT       8

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_RIGHT_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_RIGHT_INTR_SHIFT     7

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_LEFT_INTR_MASK       0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_LEFT_INTR_SHIFT      6

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_BOTTOM_INTR_SHIFT    5

/* BVNF_INTR2_5 :: PCI_MASK_SET :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_TOP_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_LBOX_0_TOP_INTR_SHIFT       4

/* BVNF_INTR2_5 :: PCI_MASK_SET :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_3_ERR_INTR_MASK         0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_3_ERR_INTR_SHIFT        3

/* BVNF_INTR2_5 :: PCI_MASK_SET :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_2_ERR_INTR_MASK         0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_2_ERR_INTR_SHIFT        2

/* BVNF_INTR2_5 :: PCI_MASK_SET :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_1_ERR_INTR_MASK         0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_1_ERR_INTR_SHIFT        1

/* BVNF_INTR2_5 :: PCI_MASK_SET :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_0_ERR_INTR_MASK         0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_SET_SCL_0_ERR_INTR_SHIFT        0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: HD_DVI_IDLE_INTR [31:31] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_HD_DVI_IDLE_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_HD_DVI_IDLE_INTR_SHIFT    31

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: HSCL_INTR [30:30] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_HSCL_INTR_MASK            0x40000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_HSCL_INTR_SHIFT           30

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MCTF_INTR [29:29] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCTF_INTR_MASK            0x20000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCTF_INTR_SHIFT           29

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved0 [28:25] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_MASK            0x1e000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved0_SHIFT           25

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: DNR_0_ERR_INTR [24:24] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_DNR_0_ERR_INTR_MASK       0x01000000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_DNR_0_ERR_INTR_SHIFT      24

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RGR_ERR_INTR [23:23] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_MASK         0x00800000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RGR_ERR_INTR_SHIFT        23

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_WATCHDOG_TIMER_INTR [22:22] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_WATCHDOG_TIMER_INTR_SHIFT 22

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: RDC_ERR_INTR [21:21] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_MASK         0x00200000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_RDC_ERR_INTR_SHIFT        21

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MCDI_BVB_IN_INTR [20:20] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCDI_BVB_IN_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCDI_BVB_IN_INTR_SHIFT    20

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MCDI_IT_READY_INTR [19:19] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCDI_IT_READY_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MCDI_IT_READY_INTR_SHIFT  19

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: reserved1 [18:18] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_MASK            0x00040000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_reserved1_SHIFT           18

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_3_INTR [17:17] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_MASK           0x00020000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_3_INTR_SHIFT          17

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_2_INTR [16:16] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_MASK           0x00010000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_2_INTR_SHIFT          16

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_1_INTR [15:15] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_MASK           0x00008000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_1_INTR_SHIFT          15

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: VFD_0_INTR [14:14] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_MASK           0x00004000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_VFD_0_INTR_SHIFT          14

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_1_INTR [13:13] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_MASK           0x00002000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_1_INTR_SHIFT          13

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: MFD_0_INTR [12:12] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_MASK           0x00001000
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_MFD_0_INTR_SHIFT          12

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_1_RIGHT_INTR [11:11] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_RIGHT_INTR_MASK    0x00000800
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_RIGHT_INTR_SHIFT   11

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_1_LEFT_INTR [10:10] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_LEFT_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_LEFT_INTR_SHIFT    10

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_1_BOTTOM_INTR [09:09] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_BOTTOM_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_BOTTOM_INTR_SHIFT  9

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_1_TOP_INTR [08:08] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_TOP_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_1_TOP_INTR_SHIFT     8

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_0_RIGHT_INTR [07:07] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_MASK    0x00000080
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_RIGHT_INTR_SHIFT   7

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_0_LEFT_INTR [06:06] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_LEFT_INTR_SHIFT    6

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_0_BOTTOM_INTR [05:05] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_BOTTOM_INTR_SHIFT  5

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: LBOX_0_TOP_INTR [04:04] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_LBOX_0_TOP_INTR_SHIFT     4

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: SCL_3_ERR_INTR [03:03] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_3_ERR_INTR_MASK       0x00000008
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_3_ERR_INTR_SHIFT      3

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: SCL_2_ERR_INTR [02:02] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_2_ERR_INTR_MASK       0x00000004
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_2_ERR_INTR_SHIFT      2

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: SCL_1_ERR_INTR [01:01] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_1_ERR_INTR_MASK       0x00000002
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_1_ERR_INTR_SHIFT      1

/* BVNF_INTR2_5 :: PCI_MASK_CLEAR :: SCL_0_ERR_INTR [00:00] */
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_0_ERR_INTR_MASK       0x00000001
#define BCHP_BVNF_INTR2_5_PCI_MASK_CLEAR_SCL_0_ERR_INTR_SHIFT      0

#endif /* #ifndef BCHP_BVNF_INTR2_5_H__ */

/* End of File */
