@W: MT453 :"c:/users/javos/workspace/dualcore/impl_1/dualcore_impl_1_cpe.ldc":5:0:5:0|clock period is too long for clock osc0_inst_lf_clk_out_o, changing period from 31250.0 to 15625.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 15625.0 ns to 7812.5 ns. 
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[2] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[3] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[4] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[5] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[6] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[7] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[10] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[8] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1312:12:1312:17|Removing sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.wr_addr_r[9] because it is equivalent to instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.rd_prev_r[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\uart0\1.3.0\rtl\uart0.v":2491:16:2491:21|Removing sequential instance uart0_inst.lscc_uart_inst.u_txmitt.nfifo_thrrdy.thr_ready because it is equivalent to instance uart0_inst.lscc_uart_inst.u_txmitt.genblk4.thr_empty. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Sequential instance sysmem1_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Sequential instance sysmem1_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Sequential instance sysmem1_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1249:12:1249:17|Sequential instance sysmem0_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1249:12:1249:17|Sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\dualport\2.1.0\rtl\dualport.v":1249:12:1249:17|Sequential instance dualport_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1249:12:1249:17|Sequential instance sysmem1_inst.lscc_sys_mem_inst.bridge_s1.genblk1.bridge_s1.genblk5.ahbl_hsize_p_r[2] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[8] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[6] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[5] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[2] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[1] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\module\ahbl2abp1\1.1.0\rtl\ahbl2abp1.v":363:4:363:9|Removing FSM register cs_ahbl_sm[8] (in view view:work.ahbl2abp1_ipgen_lscc_ahbl2apb_Z15_layer0(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1337:12:1337:17|Removing FSM register genblk5\.err_sm_r[0] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1337:12:1337:17|Removing FSM register genblk5\.err_sm_r[0] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1325:12:1325:17|Removing FSM register genblk5\.bridge_sm_r[7] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem0\2.1.0\rtl\sysmem0.v":1337:12:1337:17|Removing FSM register genblk5\.err_sm_r[1] (in view view:work.sysmem0_ipgen_lscc_ahblmem_subordinate_Z39_layer0_1(verilog)) because its output is a constant.
@W: MO197 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\ip\sysmem1\2.1.0\rtl\sysmem1.v":1337:12:1337:17|Removing FSM register genblk5\.err_sm_r[1] (in view view:work.sysmem1_ipgen_lscc_ahblmem_subordinate_Z61_layer0_1(verilog)) because its output is a constant.
@W: MT530 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\module\ahbl2abp1\1.1.0\rtl\ahbl2abp1.v":640:16:640:21|Found inferred clock pll0_ipgen_lscc_pll_Z37_layer0|clkos_o_inferred_clock which controls 562 sequential elements including ahbl2abp1_inst.lscc_ahbl2apb_inst.dual_clk\.cs_apb_sm[1]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\javos\workspace\dualcore\dualcore\lib\latticesemi.com\module\ahbl0\1.3.0\rtl\ahbl0.v":5263:4:5263:9|Found inferred clock pll0_ipgen_lscc_pll_Z37_layer0|clkop_o_inferred_clock which controls 3744 sequential elements including ahbl0_inst.lscc_ahbl_interconnect_inst.ahb_lite_bus\.u_lscc_ahbl_bus.u_lscc_ahbl_multiplexor.active_tx_r. This clock has no specified timing constraint which may adversely impact design performance. 
