{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 04 13:11:33 2021 " "Info: Processing started: Sun Jul 04 13:11:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDCPU -c HDCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(35) " "Warning (10268): Verilog HDL information at HDCPU.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "HDCPU.v(47) " "Warning (10268): Verilog HDL information at HDCPU.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdcpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hdcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDCPU " "Info: Found entity 1: HDCPU" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HDCPU " "Info: Elaborating entity \"HDCPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(56) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(56): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(57) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(57): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(58) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(58): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(66) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(66): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(67) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(67): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(68) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(68): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(69) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(69): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(70) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(70): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(89) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(89): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(90) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(90): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ST0 HDCPU.v(92) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(92): variable \"ST0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C HDCPU.v(147) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(147): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Z HDCPU.v(149) " "Warning (10235): Verilog HDL Always Construct warning at HDCPU.v(149): variable \"Z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "HDCPU.v(54) " "Warning (10270): Verilog HDL Case Statement warning at HDCPU.v(54): incomplete case statement has no default case item" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SST0 HDCPU.v(47) " "Warning (10240): Verilog HDL Always Construct warning at HDCPU.v(47): inferring latch(es) for variable \"SST0\", which holds its previous value in one or more paths through the always construct" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SST0 HDCPU.v(47) " "Info (10041): Inferred latch for \"SST0\" at HDCPU.v(47)" {  } { { "HDCPU.v" "" { Text "D:/Code/Github/HD-CPU/nopipe/HDCPU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "CLR " "Info: Promoted clear signal driven by pin \"CLR\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0 "" 0 -1} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "T3 " "Info: Promoted clock signal driven by pin \"T3\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0 "" 0 -1}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Info: Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "35 " "Info: Implemented 35 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "3 " "Info: Implemented 3 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg " "Info: Generated suppressed messages file D:/Code/Github/HD-CPU/nopipe/HDCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 04 13:11:36 2021 " "Info: Processing ended: Sun Jul 04 13:11:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
