// Seed: 3148000785
module module_0 (
    input tri0 id_0,
    input wand id_1
    , id_3
);
  id_4(
      .id_0(id_3), .id_1(|id_0), .id_2(1 | 1'h0), .id_3(1)
  );
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply1 id_9
);
  wire id_11;
  wire id_12;
  assign id_4 = id_5;
  wire id_13;
  initial assert (id_5 || id_3 == 1);
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_3
  );
endmodule
