Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 83778ba32b1548e3b40adc1d39e9b9b0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topsim_behav xil_defaultlib.topsim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_in [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:86]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port MemToReg_in [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_out [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:92]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port MemToReg_out [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:94]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_in [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port MemToReg_in [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:141]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_out [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:145]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port MemToReg_out [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port DMAdr [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:155]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_in [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:164]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port RegDst_out [E:/Vivado/single_cpu/single_cpu.srcs/sources_1/new/Top.v:167]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.IM_unit
Compiling module xil_defaultlib.IF_ID_Reg
Compiling module xil_defaultlib.ctr
Compiling module xil_defaultlib.aluctr
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.ID_EX_Reg
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EX_MEM_Reg
Compiling module xil_defaultlib.DM_unit
Compiling module xil_defaultlib.MEM_WB_Reg
Compiling module xil_defaultlib.RegFile_default
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topsim
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_behav
