INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector_paridad'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/detector_flancos.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'detector_flancos'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/interfaz_ps2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interfaz_ps2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contador_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Detector_paridad.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector_paridad'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/reg_desplazamiento.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_desplazamiento'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Unidad_Operativa.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unidad_Operativa'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sources_1/new/Maquina_estados.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/diego/Escritorio/CEP/Practica2/PS2/PS2.srcs/sim_1/new/Interfaz_ps2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Interfaz_ps2_TB'
