[2025-09-18 08:07:10] START suite=qualcomm_srv trace=srv303_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2581787 heartbeat IPC: 3.873 cumulative IPC: 3.873 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5001255 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5001255 cumulative IPC: 3.999 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5001256 heartbeat IPC: 4.133 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13281068 heartbeat IPC: 1.208 cumulative IPC: 1.208 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 21496198 heartbeat IPC: 1.217 cumulative IPC: 1.212 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 29686790 heartbeat IPC: 1.221 cumulative IPC: 1.215 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 37858647 heartbeat IPC: 1.224 cumulative IPC: 1.217 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 46012402 heartbeat IPC: 1.226 cumulative IPC: 1.219 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 54166008 heartbeat IPC: 1.226 cumulative IPC: 1.22 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 62479947 heartbeat IPC: 1.203 cumulative IPC: 1.218 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70789251 heartbeat IPC: 1.203 cumulative IPC: 1.216 (Simulation time: 00 hr 10 min 11 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79071977 heartbeat IPC: 1.207 cumulative IPC: 1.215 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 82329723 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 82329723 cumulative IPC: 1.215 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv303_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.215 instructions: 100000000 cycles: 82329723
CPU 0 Branch Prediction Accuracy: 92.55% MPKI: 13.24 Average ROB Occupancy at Mispredict: 27.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08526
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.41
BRANCH_DIRECT_CALL: 0.4196
BRANCH_INDIRECT_CALL: 0.543
BRANCH_RETURN: 0.4049


====Backend Stall Breakdown====
ROB_STALL: 3611
LQ_STALL: 0
SQ_STALL: 31468


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 320
REPLAY_LOAD: 123
NON_REPLAY_LOAD: 8.934426

== Total ==
ADDR_TRANS: 640
REPLAY_LOAD: 246
NON_REPLAY_LOAD: 2725

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 305

cpu0->cpu0_STLB TOTAL        ACCESS:    2108142 HIT:    2107417 MISS:        725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2108142 HIT:    2107417 MISS:        725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 142.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9588609 HIT:    8842503 MISS:     746106 MSHR_MERGE:      36334
cpu0->cpu0_L2C LOAD         ACCESS:    7698941 HIT:    7104704 MISS:     594237 MSHR_MERGE:        481
cpu0->cpu0_L2C RFO          ACCESS:     579137 HIT:     509537 MISS:      69600 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     164260 HIT:     111319 MISS:      52941 MSHR_MERGE:      35853
cpu0->cpu0_L2C WRITE        ACCESS:    1144973 HIT:    1116494 MISS:      28479 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1298 HIT:        449 MISS:        849 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     113553 ISSUED:     106529 USEFUL:       1413 USELESS:       5024
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.18 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15869265 HIT:    7789524 MISS:    8079741 MSHR_MERGE:    2004657
cpu0->cpu0_L1I LOAD         ACCESS:   15869265 HIT:    7789524 MISS:    8079741 MSHR_MERGE:    2004657
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30946200 HIT:   26987310 MISS:    3958890 MSHR_MERGE:    1696731
cpu0->cpu0_L1D LOAD         ACCESS:   16744307 HIT:   14638220 MISS:    2106087 MSHR_MERGE:     482227
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     333236 HIT:     237742 MISS:      95494 MSHR_MERGE:      37634
cpu0->cpu0_L1D WRITE        ACCESS:   13867192 HIT:   12111215 MISS:    1755977 MSHR_MERGE:    1176836
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1465 HIT:        133 MISS:       1332 MSHR_MERGE:         34
cpu0->cpu0_L1D PREFETCH REQUESTED:     492389 ISSUED:     333236 USEFUL:      12972 USELESS:      36328
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13011922 HIT:   10733140 MISS:    2278782 MSHR_MERGE:    1152606
cpu0->cpu0_ITLB LOAD         ACCESS:   13011922 HIT:   10733140 MISS:    2278782 MSHR_MERGE:    1152606
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.019 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29108742 HIT:   27808752 MISS:    1299990 MSHR_MERGE:     318024
cpu0->cpu0_DTLB LOAD         ACCESS:   29108742 HIT:   27808752 MISS:    1299990 MSHR_MERGE:     318024
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.1 cycles
cpu0->LLC TOTAL        ACCESS:     803299 HIT:     791953 MISS:      11346 MSHR_MERGE:        303
cpu0->LLC LOAD         ACCESS:     593756 HIT:     585599 MISS:       8157 MSHR_MERGE:         49
cpu0->LLC RFO          ACCESS:      69600 HIT:      69565 MISS:         35 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      17088 HIT:      14196 MISS:       2892 MSHR_MERGE:        254
cpu0->LLC WRITE        ACCESS:     122006 HIT:     121992 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        849 HIT:        601 MISS:        248 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        105
  ROW_BUFFER_MISS:      10924
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         31
  FULL:          0
Channel 0 REFRESHES ISSUED:       6861

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       528258       531705        63771          619
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           65           40           22
  STLB miss resolved @ L2C                0           37          315          165           26
  STLB miss resolved @ LLC                0           36          267          324           55
  STLB miss resolved @ MEM                0            2           77          125          115

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194961        51323      1555401       108768           16
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            2            9           10
  STLB miss resolved @ L2C                0            2            0            2            0
  STLB miss resolved @ LLC                0            8           12           41           10
  STLB miss resolved @ MEM                0            1            6           26           20
[2025-09-18 08:19:37] END   suite=qualcomm_srv trace=srv303_ap (rc=0)
