# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/pr_region_dbg_bridge.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==pr_region_dbg_bridge || ORIG_REF_NAME==pr_region_dbg_bridge}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/bd_f33b.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b || ORIG_REF_NAME==bd_f33b}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/bd_f33b_xsdbm_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b_xsdbm_0 || ORIG_REF_NAME==bd_f33b_xsdbm_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/bd_f33b_lut_buffer_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b_lut_buffer_0 || ORIG_REF_NAME==bd_f33b_lut_buffer_0}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd || ORIG_REF_NAME==rp_bd}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/rp_bd_axi_bram_ctrl_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_bram_ctrl_0_0 || ORIG_REF_NAME==rp_bd_axi_bram_ctrl_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/rp_bd_axi_bram_ctrl_0_bram_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_bram_ctrl_0_bram_0 || ORIG_REF_NAME==rp_bd_axi_bram_ctrl_0_bram_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_interconnect_1_0/rp_bd_axi_interconnect_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_interconnect_1_0 || ORIG_REF_NAME==rp_bd_axi_interconnect_1_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/rp_bd_xbar_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_xbar_0 || ORIG_REF_NAME==rp_bd_xbar_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/rp_bd_axislave_cu_apctrl_v1_0_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0 || ORIG_REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/rp_bd_example_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_example_0_0 || ORIG_REF_NAME==rp_bd_example_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/rp_bd_system_ila2_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_system_ila2_0 || ORIG_REF_NAME==rp_bd_system_ila2_0}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/bd_9d42.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_9d42 || ORIG_REF_NAME==bd_9d42}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/bd_9d42_ila_lib_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_9d42_ila_lib_0 || ORIG_REF_NAME==bd_9d42_ila_lib_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/rp_bd_usr_counter_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_usr_counter_0_0 || ORIG_REF_NAME==rp_bd_usr_counter_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/rp_bd_util_vector_logic_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_util_vector_logic_0_0 || ORIG_REF_NAME==rp_bd_util_vector_logic_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/rp_bd_s00_regslice_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_s00_regslice_0 || ORIG_REF_NAME==rp_bd_s00_regslice_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/rp_bd_s01_regslice_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_s01_regslice_0 || ORIG_REF_NAME==rp_bd_s01_regslice_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/rp_bd_m00_data_fifo_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_m00_data_fifo_0 || ORIG_REF_NAME==rp_bd_m00_data_fifo_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/rp_bd_m00_regslice_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_m00_regslice_0 || ORIG_REF_NAME==rp_bd_m00_regslice_0}]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/constraints/xsdbm.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/bd_f33b_xsdbm_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/bd_f33b_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/rp_bd_axi_bram_ctrl_0_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/rp_bd_axi_bram_ctrl_0_bram_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/rp_bd_xbar_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0 || ORIG_REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0}] {/inst }]/inst ]]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/constraints/example_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_9d42_ila_lib_0 || ORIG_REF_NAME==bd_9d42_ila_lib_0}] {/inst }]/inst ]]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/bd_9d42_ila_lib_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/bd_9d42_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/rp_bd_s00_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/rp_bd_s01_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/rp_bd_m00_data_fifo_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/rp_bd_m00_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/pr_region_dbg_bridge.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==pr_region_dbg_bridge || ORIG_REF_NAME==pr_region_dbg_bridge}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/bd_f33b.bd
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b || ORIG_REF_NAME==bd_f33b}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/bd_f33b_xsdbm_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b_xsdbm_0 || ORIG_REF_NAME==bd_f33b_xsdbm_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_1/bd_f33b_lut_buffer_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_f33b_lut_buffer_0 || ORIG_REF_NAME==bd_f33b_lut_buffer_0}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd.bd
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd || ORIG_REF_NAME==rp_bd}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/rp_bd_axi_bram_ctrl_0_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_bram_ctrl_0_0 || ORIG_REF_NAME==rp_bd_axi_bram_ctrl_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/rp_bd_axi_bram_ctrl_0_bram_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_bram_ctrl_0_bram_0 || ORIG_REF_NAME==rp_bd_axi_bram_ctrl_0_bram_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_interconnect_1_0/rp_bd_axi_interconnect_1_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axi_interconnect_1_0 || ORIG_REF_NAME==rp_bd_axi_interconnect_1_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/rp_bd_xbar_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_xbar_0 || ORIG_REF_NAME==rp_bd_xbar_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/rp_bd_axislave_cu_apctrl_v1_0_0_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0 || ORIG_REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/rp_bd_example_0_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_example_0_0 || ORIG_REF_NAME==rp_bd_example_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/rp_bd_system_ila2_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_system_ila2_0 || ORIG_REF_NAME==rp_bd_system_ila2_0}]

# Block Designs: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/bd_9d42.bd
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_9d42 || ORIG_REF_NAME==bd_9d42}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/bd_9d42_ila_lib_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==bd_9d42_ila_lib_0 || ORIG_REF_NAME==bd_9d42_ila_lib_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_usr_counter_0_0/rp_bd_usr_counter_0_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_usr_counter_0_0 || ORIG_REF_NAME==rp_bd_usr_counter_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_util_vector_logic_0_0/rp_bd_util_vector_logic_0_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_util_vector_logic_0_0 || ORIG_REF_NAME==rp_bd_util_vector_logic_0_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/rp_bd_s00_regslice_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_s00_regslice_0 || ORIG_REF_NAME==rp_bd_s00_regslice_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/rp_bd_s01_regslice_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_s01_regslice_0 || ORIG_REF_NAME==rp_bd_s01_regslice_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/rp_bd_m00_data_fifo_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_m00_data_fifo_0 || ORIG_REF_NAME==rp_bd_m00_data_fifo_0}]

# IP: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/rp_bd_m00_regslice_0.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==rp_bd_m00_regslice_0 || ORIG_REF_NAME==rp_bd_m00_regslice_0}]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/constraints/xsdbm.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/ip/ip_0/bd_f33b_xsdbm_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/ip/pr_region_dbg_bridge/bd_0/bd_f33b_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_0/rp_bd_axi_bram_ctrl_0_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axi_bram_ctrl_0_bram_0/rp_bd_axi_bram_ctrl_0_bram_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_xbar_0/rp_bd_xbar_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_axislave_cu_apctrl_v1_0_0_0/axislave_cu_apctrl.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0 || ORIG_REF_NAME==rp_bd_axislave_cu_apctrl_v1_0_0_0}] {/inst }]/inst ]]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_example_0_0/constraints/example_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==bd_9d42_ila_lib_0 || ORIG_REF_NAME==bd_9d42_ila_lib_0}] {/inst }]/inst ]]

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/ip/ip_0/bd_9d42_ila_lib_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_system_ila2_0/bd_0/bd_9d42_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s00_regslice_0/rp_bd_s00_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_s01_regslice_0/rp_bd_s01_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_data_fifo_0/rp_bd_m00_data_fifo_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/ip/rp_bd_m00_regslice_0/rp_bd_m00_regslice_0_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/build/projDir/myProj.srcs/sources_1/bd/rp_bd/rp_bd_ooc.xdc

# XDC: /home/ruanyuan/CLOUD/fpga_cloud/0509/fpga-cloud/baidu_hw_design_toolkit/common_files/constraints/rp_bd_wrapper_ooc.xdc
