// Seed: 2865500429
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3,
    output id_4
);
  logic id_5;
  type_13(
      1 & 1, id_3[1] & id_2, id_0, id_4
  );
  logic id_6;
  logic id_7 (
      id_5,
      1
  );
  logic id_8 = id_8;
  logic id_9;
  logic id_10;
endmodule
