+==============+===============+============================================================+
| Launch Clock | Capture Clock | Pin                                                        |
+==============+===============+============================================================+
| clk_fpga_0   | clk_div_out   | top_i/selectio_wiz_0/inst/pins[0].iserdese2_master/BITSLIP |
| clk_fpga_0   | clk_div_out   | top_i/selectio_wiz_0/inst/pins[0].iserdese2_slave/BITSLIP  |
+--------------+---------------+------------------------------------------------------------+
