<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/include/libchip/open_eth.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5d1ab919b2bc2a88d122acf1f2df3693.html">include</a></li><li class="navelem"><a class="el" href="dir_1fdb27e2be6180d7cdab1227ae86282b.html">libchip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">open_eth.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Opencores ethernet MAC driver */</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/* adapted from linux driver by Jiri Gaisler */</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#ifndef _OPEN_ETH_</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#define _OPEN_ETH_</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/* Configuration Information */</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="structopen__eth__configuration__t.html">   10</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;  <span class="keywordtype">void</span>                   *base_address;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;  uint32_t                vector;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;  uint32_t                txd_count;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;  uint32_t                rxd_count;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;  uint32_t                en100MHz;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;} <a class="code" href="structopen__eth__configuration__t.html">open_eth_configuration_t</a>;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Ethernet buffer descriptor */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="struct__oeth__rxtxdesc.html">   21</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__oeth__rxtxdesc.html">_oeth_rxtxdesc</a> {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    <span class="keyword">volatile</span> uint32_t   len_status; <span class="comment">/* Length and status */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="keyword">volatile</span> uint32_t   *addr;      <span class="comment">/* Buffer pointer */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;} <a class="code" href="struct__oeth__rxtxdesc.html">oeth_rxtxdesc</a>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Ethernet configuration registers */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="struct__oeth__regs.html">   28</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__oeth__regs.html">_oeth_regs</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keyword">volatile</span> uint32_t   moder;       <span class="comment">/* Mode Register */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <span class="keyword">volatile</span> uint32_t   int_src;     <span class="comment">/* Interrupt Source Register */</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="keyword">volatile</span> uint32_t   int_mask;    <span class="comment">/* Interrupt Mask Register */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <span class="keyword">volatile</span> uint32_t   ipgt;        <span class="comment">/* Back to Bak Inter Packet Gap Register */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keyword">volatile</span> uint32_t   ipgr1;       <span class="comment">/* Non Back to Back Inter Packet Gap Register 1 */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <span class="keyword">volatile</span> uint32_t   ipgr2;       <span class="comment">/* Non Back to Back Inter Packet Gap Register 2 */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keyword">volatile</span> uint32_t   packet_len;  <span class="comment">/* Packet Length Register (min. and max.) */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keyword">volatile</span> uint32_t   collconf;    <span class="comment">/* Collision and Retry Configuration Register */</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    <span class="keyword">volatile</span> uint32_t   tx_bd_num;   <span class="comment">/* Transmit Buffer Descriptor Number Register */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keyword">volatile</span> uint32_t   ctrlmoder;   <span class="comment">/* Control Module Mode Register */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keyword">volatile</span> uint32_t   miimoder;    <span class="comment">/* MII Mode Register */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <span class="keyword">volatile</span> uint32_t   miicommand;  <span class="comment">/* MII Command Register */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keyword">volatile</span> uint32_t   miiaddress;  <span class="comment">/* MII Address Register */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keyword">volatile</span> uint32_t   miitx_data;  <span class="comment">/* MII Transmit Data Register */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keyword">volatile</span> uint32_t   miirx_data;  <span class="comment">/* MII Receive Data Register */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">volatile</span> uint32_t   miistatus;   <span class="comment">/* MII Status Register */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">volatile</span> uint32_t   mac_addr0;   <span class="comment">/* MAC Individual Address Register 0 */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">volatile</span> uint32_t   mac_addr1;   <span class="comment">/* MAC Individual Address Register 1 */</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keyword">volatile</span> uint32_t   hash_addr0;  <span class="comment">/* Hash Register 0 */</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">volatile</span> uint32_t   hash_addr1;  <span class="comment">/* Hash Register 1 */</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keyword">volatile</span> uint32_t   txctrl;      <span class="comment">/* Transmitter control register */</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    uint32_t   empty[235];       <span class="comment">/* Unused space */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <a class="code" href="struct__oeth__rxtxdesc.html">oeth_rxtxdesc</a> xd[128];       <span class="comment">/* TX &amp; RX descriptors */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;} <a class="code" href="struct__oeth__regs.html">oeth_regs</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define OETH_TOTAL_BD           128</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define OETH_MAXBUF_LEN         0x610</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Tx BD */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define OETH_TX_BD_READY        0x8000 </span><span class="comment">/* Tx BD Ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define OETH_TX_BD_IRQ          0x4000 </span><span class="comment">/* Tx BD IRQ Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define OETH_TX_BD_WRAP         0x2000 </span><span class="comment">/* Tx BD Wrap (last BD) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define OETH_TX_BD_PAD          0x1000 </span><span class="comment">/* Tx BD Pad Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define OETH_TX_BD_CRC          0x0800 </span><span class="comment">/* Tx BD CRC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define OETH_TX_BD_UNDERRUN     0x0100 </span><span class="comment">/* Tx BD Underrun Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define OETH_TX_BD_RETRY        0x00F0 </span><span class="comment">/* Tx BD Retry Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define OETH_TX_BD_RETLIM       0x0008 </span><span class="comment">/* Tx BD Retransmission Limit Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define OETH_TX_BD_LATECOL      0x0004 </span><span class="comment">/* Tx BD Late Collision Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define OETH_TX_BD_DEFER        0x0002 </span><span class="comment">/* Tx BD Defer Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define OETH_TX_BD_CARRIER      0x0001 </span><span class="comment">/* Tx BD Carrier Sense Lost Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define OETH_TX_BD_STATS        (OETH_TX_BD_UNDERRUN            | \</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">                                OETH_TX_BD_RETRY                | \</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">                                OETH_TX_BD_RETLIM               | \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">                                OETH_TX_BD_LATECOL              | \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                                OETH_TX_BD_DEFER                | \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">                                OETH_TX_BD_CARRIER)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Rx BD */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define OETH_RX_BD_EMPTY        0x8000 </span><span class="comment">/* Rx BD Empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define OETH_RX_BD_IRQ          0x4000 </span><span class="comment">/* Rx BD IRQ Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define OETH_RX_BD_WRAP         0x2000 </span><span class="comment">/* Rx BD Wrap (last BD) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define OETH_RX_BD_MISS         0x0080 </span><span class="comment">/* Rx BD Miss Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define OETH_RX_BD_OVERRUN      0x0040 </span><span class="comment">/* Rx BD Overrun Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define OETH_RX_BD_INVSIMB      0x0020 </span><span class="comment">/* Rx BD Invalid Symbol Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define OETH_RX_BD_DRIBBLE      0x0010 </span><span class="comment">/* Rx BD Dribble Nibble Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define OETH_RX_BD_TOOLONG      0x0008 </span><span class="comment">/* Rx BD Too Long Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define OETH_RX_BD_SHORT        0x0004 </span><span class="comment">/* Rx BD Too Short Frame Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define OETH_RX_BD_CRCERR       0x0002 </span><span class="comment">/* Rx BD CRC Error Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define OETH_RX_BD_LATECOL      0x0001 </span><span class="comment">/* Rx BD Late Collision Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define OETH_RX_BD_STATS        (OETH_RX_BD_MISS                | \</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">                                OETH_RX_BD_OVERRUN              | \</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">                                OETH_RX_BD_INVSIMB              | \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                OETH_RX_BD_DRIBBLE              | \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">                                OETH_RX_BD_TOOLONG              | \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">                                OETH_RX_BD_SHORT                | \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                OETH_RX_BD_CRCERR               | \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                OETH_RX_BD_LATECOL)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* MODER Register */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define OETH_MODER_RXEN         0x00000001 </span><span class="comment">/* Receive Enable  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define OETH_MODER_TXEN         0x00000002 </span><span class="comment">/* Transmit Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define OETH_MODER_NOPRE        0x00000004 </span><span class="comment">/* No Preamble  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define OETH_MODER_BRO          0x00000008 </span><span class="comment">/* Reject Broadcast */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define OETH_MODER_IAM          0x00000010 </span><span class="comment">/* Use Individual Hash */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define OETH_MODER_PRO          0x00000020 </span><span class="comment">/* Promiscuous (receive all) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define OETH_MODER_IFG          0x00000040 </span><span class="comment">/* Min. IFG not required */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define OETH_MODER_LOOPBCK      0x00000080 </span><span class="comment">/* Loop Back */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define OETH_MODER_NOBCKOF      0x00000100 </span><span class="comment">/* No Backoff */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define OETH_MODER_EXDFREN      0x00000200 </span><span class="comment">/* Excess Defer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define OETH_MODER_FULLD        0x00000400 </span><span class="comment">/* Full Duplex */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define OETH_MODER_RST          0x00000800 </span><span class="comment">/* Reset MAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define OETH_MODER_DLYCRCEN     0x00001000 </span><span class="comment">/* Delayed CRC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define OETH_MODER_CRCEN        0x00002000 </span><span class="comment">/* CRC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define OETH_MODER_HUGEN        0x00004000 </span><span class="comment">/* Huge Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define OETH_MODER_PAD          0x00008000 </span><span class="comment">/* Pad Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define OETH_MODER_RECSMALL     0x00010000 </span><span class="comment">/* Receive Small */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/* Interrupt Source Register */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define OETH_INT_TXB            0x00000001 </span><span class="comment">/* Transmit Buffer IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define OETH_INT_TXE            0x00000002 </span><span class="comment">/* Transmit Error IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define OETH_INT_RXF            0x00000004 </span><span class="comment">/* Receive Frame IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define OETH_INT_RXE            0x00000008 </span><span class="comment">/* Receive Error IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define OETH_INT_BUSY           0x00000010 </span><span class="comment">/* Busy IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define OETH_INT_TXC            0x00000020 </span><span class="comment">/* Transmit Control Frame IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define OETH_INT_RXC            0x00000040 </span><span class="comment">/* Received Control Frame IRQ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Interrupt Mask Register */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_TXB       0x00000001 </span><span class="comment">/* Transmit Buffer IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_TXE       0x00000002 </span><span class="comment">/* Transmit Error IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_RXF       0x00000004 </span><span class="comment">/* Receive Frame IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_RXE       0x00000008 </span><span class="comment">/* Receive Error IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_BUSY      0x00000010 </span><span class="comment">/* Busy IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_TXC       0x00000020 </span><span class="comment">/* Transmit Control Frame IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define OETH_INT_MASK_RXC       0x00000040 </span><span class="comment">/* Received Control Frame IRQ Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Control Module Mode Register */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define OETH_CTRLMODER_PASSALL  0x00000001 </span><span class="comment">/* Pass Control Frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define OETH_CTRLMODER_RXFLOW   0x00000002 </span><span class="comment">/* Receive Control Flow Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define OETH_CTRLMODER_TXFLOW   0x00000004 </span><span class="comment">/* Transmit Control Flow Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* MII Mode Register */</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define OETH_MIIMODER_CLKDIV    0x000000FF </span><span class="comment">/* Clock Divider */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define OETH_MIIMODER_NOPRE     0x00000100 </span><span class="comment">/* No Preamble */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define OETH_MIIMODER_RST       0x00000200 </span><span class="comment">/* MIIM Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/* MII Command Register */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define OETH_MIICOMMAND_SCANSTAT  0x00000001 </span><span class="comment">/* Scan Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define OETH_MIICOMMAND_RSTAT     0x00000002 </span><span class="comment">/* Read Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define OETH_MIICOMMAND_WCTRLDATA 0x00000004 </span><span class="comment">/* Write Control Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* MII Address Register */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OETH_MIIADDRESS_FIAD    0x0000001F </span><span class="comment">/* PHY Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define OETH_MIIADDRESS_RGAD    0x00001F00 </span><span class="comment">/* RGAD Address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* MII Status Register */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define OETH_MIISTATUS_LINKFAIL 0x00000001 </span><span class="comment">/* Link Fail */</span><span class="preprocessor"></span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define OETH_MIISTATUS_BUSY     0x00000002 </span><span class="comment">/* MII Busy */</span><span class="preprocessor"></span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define OETH_MIISTATUS_NVALID   0x00000004 </span><span class="comment">/* Data in MII Status Register is invalid */</span><span class="preprocessor"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* Attatch routine */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">int</span> rtems_open_eth_driver_attach (</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keyword">struct</span> rtems_bsdnet_ifconfig *<a class="code" href="structconfig__s.html">config</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="structopen__eth__configuration__t.html">open_eth_configuration_t</a> *chip</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;);</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">#ifdef CPU_U32_FIX</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">void ipalign(struct mbuf *m);</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">#endif</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _OPEN_ETH_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structconfig__s_html"><div class="ttname"><a href="structconfig__s.html">config_s</a></div><div class="ttdef"><b>Definition:</b> deflate.c:115</div></div>
<div class="ttc" id="struct__oeth__rxtxdesc_html"><div class="ttname"><a href="struct__oeth__rxtxdesc.html">_oeth_rxtxdesc</a></div><div class="ttdef"><b>Definition:</b> open_eth.h:21</div></div>
<div class="ttc" id="struct__oeth__regs_html"><div class="ttname"><a href="struct__oeth__regs.html">_oeth_regs</a></div><div class="ttdef"><b>Definition:</b> open_eth.h:28</div></div>
<div class="ttc" id="structopen__eth__configuration__t_html"><div class="ttname"><a href="structopen__eth__configuration__t.html">open_eth_configuration_t</a></div><div class="ttdef"><b>Definition:</b> open_eth.h:10</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
