redundancies:0.0294352419407
implication:0.0202526047002
circuit:0.0191940199425
redundancy:0.0150203215645
implications:0.0132344606609
net:0.0132010455052
nets:0.0117602880643
circuits:0.0107517382637
omega:0.0106222535951
combinational:0.0104885430094
label:0.00873483609064
replacement:0.0084736436886
removal:0.00841381039897
latches:0.00793339864987
labelled:0.00723710034724
learning:0.00703554454071
stuck:0.00696370080527
unobservability:0.00696031010228
sequential:0.0063741300196
labels:0.00633446950438
gate:0.00627288272226
compatible:0.00599385137107
labelling:0.00582967686178
1i:0.0057151500421
0i:0.00520183208527
overwritten:0.00508013337075
overwriting:0.00497884662776
inverters:0.0048923469522
latch:0.00485086829403
unjustified:0.00473770413479
recursive:0.00457613082374
gates:0.00454484202798
redundant:0.00445853730584
hn:0.00440297699951
learnt:0.00439084312769
optimisation:0.0041072430615
unobservable:0.00365903593974
lr:0.00323870936766
propagate:0.00303995131531
offset:0.00300506915175
delay:0.00296436755188
implying:0.00290751706073
a2:0.00289621407032
c6:0.00284262248088
ha:0.00278794894663
bdd:0.00251598685686
vertex:0.00247537721723
cares:0.0024461734761
learn:0.00243261640923
delayed:0.0023716297207
propagating:0.00235203472826
s35952:0.00234559178384
untestability:0.00234559178384
safe:0.00231499819975
optimised:0.00230509333958
compatibility:0.00228337767365
script:0.00219988584105
constants:0.0021373677976
s953:0.00212045466289
red:0.00208566609248
hm:0.00205362153075
berkeley:0.00205260288498
reset:0.00204213162541
observability:0.00196345261429
o1:0.00196345261429
indicators:0.00192377770058
propagation:0.00190655833758
contradicted:0.00189508165392
a1:0.00188162778261
fanout:0.00185269102357
rules:0.00183816055446
mapped:0.00183477395887
transduction:0.00182244357484
implied:0.00180877181976
area:0.00173290877979
n2:0.00172174362613
synchronizing:0.00170905845498
split:0.00170149808969
inputs:0.00169588154855
rugged:0.00166923532336
inconsistent:0.00163370530033
n1:0.00153945216374
notion:0.00151531533391
2v:0.00151052059678
iyer:0.00151052059678
logic:0.00144093488211
cpu:0.00139329290807
inferred:0.00138341583494
invoking:0.00133791462193
permissible:0.00132301669173
sibling:0.00128251846705
backward:0.0012779383703
remove:0.0012301245835
po:0.00121370583669
removed:0.00119554070234
identification:0.00119455000279
austin:0.00119355353199
symbolic:0.00118269378838
existed:0.00117452517282
6317:0.00117279589192
odc:0.00117279589192
7035:0.00117279589192
miron:0.00117279589192
ruggedand:0.00117279589192
9380:0.00117279589192
mcnc91:0.00117279589192
hn8:0.00117279589192
ruggedwere:0.00117279589192
unobservability0a:0.00117279589192
unobservabilities:0.00117279589192
3775:0.00117279589192
s15850:0.00117279589192
isola:0.00117279589192
9245:0.00117279589192
dundancy:0.00117279589192
initialisability:0.00117279589192
belled:0.00117279589192
31943:0.00117279589192
33055:0.00117279589192
29718:0.00117279589192
infer:0.00115788669089
wires:0.00115649907781
primary:0.00115399512912
assumptions:0.00114956462005
o2:0.00113111819565
sis:0.00112305698326
outgoing:0.00112260404653
10000:0.00109994292053
compositional:0.00107827249844
identifying:0.00106494159466
na:0.0010645396547
child:0.00106159518299
vigyan:0.00106022733144
entrena:0.00106022733144
1ig:0.00106022733144
ploiting:0.00106022733144
94704:0.00106022733144
pixley:0.00106022733144
1139:0.00106022733144
1129:0.00106022733144
redundan:0.00106022733144
died:0.00106022733144
1763:0.00106022733144
f0:0.00105009721389
parent:0.00099561118107
optimi:0.000994330014611
dancy:0.000994330014611
combinationally:0.000994330014611
abramovici:0.000994330014611
rightly:0.000994330014611
1464:0.000994330014611
compat:0.000994330014611
don:0.000971716684884
claim:0.000955119130094
powers:0.000950450088951
c2c:0.000947540826959
optimising:0.000947540826959
qadeer:0.000947540826959
s38417:0.000947540826959
shaz:0.000947540826959
labellings:0.000947540826959
ve:0.000940813891305
rule:0.00091232426166
redun:0.000911221787422
cordic:0.000911221787422
ible:0.000911221787422
incorrect:0.000904924214912
c1:0.000904637543405
vergence:0.000881525308818
sation:0.000881525308818
unvisited:0.000881525308818
94720:0.000881525308818
aziz:0.000881525308818
s5378:0.000881525308818
successively:0.000867792349486
safer:0.000856398970914
cadence:0.000856398970914
brayton:0.000856398970914
ondly:0.000856398970914
valued:0.000855378712631
labeling:0.000848798547219
cycle:0.000847838602917
benchmark:0.000846996673393
faults:0.000845112623533
300mhz:0.000834617661682
justifications:0.000834617661682
falsify:0.000834617661682
fanins:0.000834617661682
returned:0.000830529796585
optimisations:0.0008153911587
887:0.0008153911587
forall:0.0008153911587
733:0.0008153911587
compositionality:0.0008153911587
adnan:0.0008153911587
graph:0.000809718261497
edges:0.000808017672662
cies:0.000798179903606
formalise:0.000798179903606
c5:0.000798179903606
implication graph:0.0304976408928
recursive learning:0.0228733011247
redundancy removal:0.0221427425681
the circuit:0.0207217334203
circuit graph:0.0140758342582
an implication:0.0131977131835
sequential redundancies:0.0128551412854
net n:0.011933896239
delay replacement:0.0115696271569
7 1i:0.0102841130284
n i:0.0100774414745
stuck at:0.00999035856387
area reduction:0.00996423415564
a net:0.00989262681138
constant v:0.00938388950549
7 0i:0.00899859889981
current implication:0.00899859889981
a omega:0.00856537929046
assumption a:0.00790333560204
an assumption:0.0078142188247
labelled with:0.00775454079687
the redundancies:0.00774995989883
combinational redundancies:0.00771308477126
circuit obtained:0.00771308477126
is labelled:0.00733971116665
sequential circuits:0.00711300204184
of nets:0.00678594101779
graph for:0.00665249504879
time offset:0.00664282277043
redundancies we:0.00642757064272
safe replacement:0.00642757064272
learn implications:0.00642757064272
hn 7:0.00642757064272
of implications:0.00637958748721
case split:0.00636239617493
omega at:0.00636239617493
and gate:0.00604306276717
input gates:0.00581652087239
of labels:0.0056910337013
omega omega:0.00564683982151
the implication:0.0054446826259
original circuit:0.00530199681244
the net:0.00514750492935
for implying:0.00514205651418
consistent assumption:0.00514205651418
propagate implications:0.00514205651418
v redundant:0.00514205651418
implications from:0.00512066753947
the implications:0.00498627877069
a circuit:0.00494131103653
split on:0.00484710072699
at v:0.00470916509105
label n:0.00469194475275
new circuit:0.00469194475275
1 redundant:0.00469194475275
nets in:0.00464262143728
circuit c:0.00464262143728
a label:0.00455829431441
large circuits:0.00455684820515
with recursive:0.00455684820515
circuit the:0.0044249170451
is unobservable:0.00424159744995
power up:0.00424159744995
an and:0.00413291555345
replacement of:0.00410790949717
redundancy identification:0.00409653403158
compatibility of:0.00403345701536
removal algorithm:0.00397796541299
is overwritten:0.00387768058159
global reset:0.00385654238563
mapped area:0.00385654238563
single net:0.00385654238563
from ha:0.00385654238563
sequential optimisation:0.00385654238563
removal without:0.00385654238563
delayed safe:0.00385654238563
other nets:0.00385654238563
delayed replacement:0.00385654238563
redundancies from:0.00385654238563
setting net:0.00385654238563
gate implies:0.00385654238563
unobservability indicators:0.00385654238563
sequential redundancy:0.00385654238563
ha 7:0.00385654238563
net n2:0.00385654238563
with unobservability:0.00385654238563
symbolic time:0.00385654238563
redundancy remove:0.00385654238563
combinational redundancy:0.00385654238563
redundancies without:0.00385654238563
k delayed:0.00385654238563
hm 7:0.00385654238563
cycle stuck:0.00385654238563
implication propagation:0.00385654238563
the redundancy:0.00380903041537
for sequential:0.00372270638639
the nets:0.00371409714982
our algorithm:0.00365755401491
for combinational:0.00352667337566
labelling procedure:0.00351895856456
redundancies by:0.00351895856456
inferred at:0.00351895856456
implied at:0.00351895856456
net m:0.00351895856456
area after:0.00351895856456
removal with:0.00351895856456
sequential optimization:0.00351895856456
global symbolic:0.00351895856456
implication graphs:0.00351895856456
propagating implications:0.00351895856456
in area:0.00342615171619
a current:0.00332620861804
inverters and:0.00332141138521
of redundancies:0.00332141138521
some net:0.00332141138521
c delay:0.00332141138521
with 0:0.00330036418731
net is:0.00329942829588
notion of:0.00327958310032
and n:0.00325834078533
the compatibility:0.00319323766077
new implication:0.00318119808746
n2 is:0.00318119808746
with omega:0.00318119808746
label is:0.00310181631875
replacement for:0.00310181631875
overwritten with:0.00307240052368
all labels:0.00307240052368
a constant:0.00302896269831
circuit in:0.00299679916919
t cares:0.00298347405974
constants with:0.00298347405974
net we:0.00298347405974
circuits for:0.00292770371995
0 at:0.00292529706918
a latch:0.00290826043619
redundant for:0.00290826043619
rules for:0.00290434722842
i gamma1:0.00288080920702
is stuck:0.00284308372093
net of:0.00284308372093
of latches:0.00284308372093
redundant we:0.00284308372093
the circuits:0.00280794270895
the notion:0.00278916551732
the label:0.00275967211048
by setting:0.00274049780569
logic optimization:0.00273410892309
cpu time:0.00273186421385
the replacement:0.00267579156564
the assumption:0.002665915188
state space:0.00262067141288
lemma 2:0.00261983446371
is compatible:0.00261836160192
from assumption:0.00260586499852
0i implies:0.00257102825709
across latches:0.00257102825709
one label:0.00257102825709
identify redundancies:0.00257102825709
circuits through:0.00257102825709
untestability in:0.00257102825709
unobservability conditions:0.00257102825709
optimisation it:0.00257102825709
assumption hn:0.00257102825709
rules c1:0.00257102825709
learning implications:0.00257102825709
implications across:0.00257102825709
15 time:0.00257102825709
labels returned:0.00257102825709
2v i:0.00257102825709
redundancies identified:0.00257102825709
c lr:0.00257102825709
compatible redundancies:0.00257102825709
fanout net:0.00257102825709
transduction method:0.00257102825709
do redundancy:0.00257102825709
lr a1:0.00257102825709
every implication:0.00257102825709
current labels:0.00257102825709
and untestability:0.00257102825709
implications over:0.00257102825709
implying constants:0.00257102825709
similar rules:0.00257102825709
the transduction:0.00257102825709
faults reported:0.00257102825709
i redundant:0.00257102825709
identifying sequential:0.00257102825709
learnt implications:0.00257102825709
rule c6:0.00257102825709
it powers:0.00257102825709
functions don:0.00257102825709
compatible implications:0.00257102825709
implications learnt:0.00257102825709
net value:0.00257102825709
red c:0.00257102825709
latch redundancy:0.00257102825709
propagation scheme:0.00257102825709
at nets:0.00257102825709
up delay:0.00257102825709
red lr:0.00257102825709
an implication graph:0.0173462332828
implication graph for:0.0148681999567
stuck at v:0.00946080273324
the circuit graph:0.00946080273324
circuit obtained by:0.00810925948564
the circuit obtained:0.00675771623803
a omega at:0.00675771623803
set of labels:0.00663493859163
in the circuit:0.00652524648131
the implication graph:0.00619508331528
with recursive learning:0.00619508331528
of the circuit:0.00618580066264
an and gate:0.00577204990564
n i gamma1:0.00563225418295
the original circuit:0.00563225418295
rules for implying:0.00540617299042
at v redundant:0.00540617299042
a current implication:0.00540617299042
an assumption a:0.00540617299042
delay replacement for:0.00540617299042
a circuit graph:0.00540617299042
a consistent assumption:0.00540617299042
and n i:0.00534676045633
redundancy removal algorithm:0.00495606665222
the circuit c:0.00495606665222
the new circuit:0.00495606665222
reduction in area:0.00495606665222
is labelled with:0.00488757513223
omega omega omega:0.00481004158803
use the notion:0.00473924185116
an assumption on:0.00469270618487
assumption a is:0.00436079499839
be a consistent:0.00405522576343
combinational redundancy removal:0.00405462974282
the circuit we:0.00405462974282
constants with unobservability:0.00405462974282
a single net:0.00405462974282
sequential redundancies without:0.00405462974282
cycle stuck at:0.00405462974282
if a label:0.00405462974282
from assumption a:0.00405462974282
net n with:0.00405462974282
on other nets:0.00405462974282
mapped area after:0.00405462974282
with constant v:0.00405462974282
delayed safe replacement:0.00405462974282
redundancy removal with:0.00405462974282
safe replacement of:0.00405462974282
hn 7 0i:0.00405462974282
net n2 is:0.00405462974282
at 1 redundant:0.00405462974282
global symbolic time:0.00405462974282
recursive learning we:0.00405462974282
the redundancy identification:0.00405462974282
removal with recursive:0.00405462974282
from ha 7:0.00405462974282
v redundant we:0.00405462974282
redundancy removal without:0.00405462974282
the compatibility of:0.00397861097699
replacement of the:0.00391006010578
n i 1:0.00384803327042
of n i:0.00373927729457
is stuck at:0.00371704998917
graph for n:0.00371704998917
then the circuit:0.00371704998917
from an assumption:0.00371704998917
at a net:0.00371704998917
be inferred at:0.00371704998917
case split on:0.00371704998917
obtained by setting:0.00364607017051
c with 0:0.00351952963865
2 input gates:0.00351952963865
two input gates:0.00351952963865
number of latches:0.00351952963865
the notion of:0.00350228131373
in which n:0.00337935250977
net n is:0.00337935250977
by the algorithm:0.0033083823917
in the implication:0.00327059624879
consider the circuit:0.00327059624879
n i are:0.00327059624879
for large circuits:0.00327059624879
circuit is a:0.00327059624879
a net n:0.00327059624879
don t cares:0.00318171434811
labelled with a:0.00318171434811
is a current:0.00318171434811
a constant is:0.00310654754891
of an and:0.00310654754891
stuck at 1:0.00293254507934
the circuit in:0.00288602495282
for the circuit:0.00288602495282
reported by the:0.00280445797093
is a child:0.00280445797093
let a be:0.00280193710143
current set of:0.00276826015775
from the assumption:0.00276826015775
the environment of:0.00273455262788
the set of:0.00272643157954
the function redundancy:0.00270308649521
delay safe replacement:0.00270308649521
power up delay:0.00270308649521
combinational circuits and:0.00270308649521
first time or:0.00270308649521
1 and offset:0.00270308649521
assumption then the:0.00270308649521
most one label:0.00270308649521
with a omega:0.00270308649521
child of n:0.00270308649521
the transduction method:0.00270308649521
assumption hn 7:0.00270308649521
1 redundant however:0.00270308649521
implication graph from:0.00270308649521
was labelled with:0.00270308649521
sibling of n:0.00270308649521
contradicted in the:0.00270308649521
illustrates the rules:0.00270308649521
circuit graph is:0.00270308649521
i redundant for:0.00270308649521
sequential redundancies by:0.00270308649521
for some net:0.00270308649521
from synchronous sequential:0.00270308649521
labels returned by:0.00270308649521
constant v is:0.00270308649521
hn 7 1i:0.00270308649521
the net value:0.00270308649521
a gate implies:0.00270308649521
we split on:0.00270308649521
a net we:0.00270308649521
exists an implication:0.00270308649521
c delay replacement:0.00270308649521
is unjustified during:0.00270308649521
gate implies a:0.00270308649521
to propagate implications:0.00270308649521
net with at:0.00270308649521
labels then for:0.00270308649521
with unobservability indicators:0.00270308649521
0i implies that:0.00270308649521
for all labels:0.00270308649521
a net can:0.00270308649521
fanout net of:0.00270308649521
logic networks based:0.00270308649521
case split is:0.00270308649521
the time offset:0.00270308649521
omega at every:0.00270308649521
redundant faults reported:0.00270308649521
consistent assumption if:0.00270308649521
with synchronizing sequences:0.00270308649521
circuit by propagating:0.00270308649521
learn implications g:0.00270308649521
permissible functions don:0.00270308649521
n is stuck:0.00270308649521
input gates note:0.00270308649521
ha 7 1i:0.00270308649521
a delay replacement:0.00270308649521
the path n:0.00270308649521
value the net:0.00270308649521
design of logic:0.00270308649521
p of nets:0.00270308649521
7 0i implies:0.00270308649521
guaranteed on the:0.00270308649521
sequential redundancy removal:0.00270308649521
us to propagate:0.00270308649521
all current labels:0.00270308649521
some net m:0.00270308649521
constant is contradicted:0.00270308649521
notion of replacement:0.00270308649521
our labelling procedure:0.00270308649521
for redundancy removal:0.00270308649521
implications g hn:0.00270308649521
delayed replacement which:0.00270308649521
assumption a on:0.00270308649521
do redundancy removal:0.00270308649521
k cycle stuck:0.00270308649521
v 2v i:0.00270308649521
the constant v:0.00270308649521
of recursive learning:0.00270308649521
the assumption hn:0.00270308649521
for learning implications:0.00270308649521
current implication and:0.00270308649521
recursive learning name:0.00270308649521
net of a:0.00270308649521
without recursive learning:0.00270308649521
inverters and 2:0.00270308649521
identifying sequential redundancies:0.00270308649521
after redundancy removal:0.00270308649521
current implication or:0.00270308649521
g hn 7:0.00270308649521
s learn implications:0.00270308649521
functions don t:0.00270308649521
latch redundancy removal:0.00270308649521
implication propagation scheme:0.00270308649521
a n 7:0.00270308649521
the nets in:0.00270308649521
transduction method design:0.00270308649521
the simple implication:0.00270308649521
cares in multi:0.00270308649521
algorithm is compatible:0.00270308649521
implications across latches:0.00270308649521
implication graph existed:0.00270308649521
