Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  1 21:20:05 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_methodology -file riscv_top_methodology_drc_routed.rpt -pb riscv_top_methodology_drc_routed.pb -rpx riscv_top_methodology_drc_routed.rpx
| Design       : riscv_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert               | 4          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 4          |
| TIMING-18 | Warning  | Missing input or output delay              | 4          |
| TIMING-20 | Warning  | Non-clocked latch                          | 37         |
| ULMTCS-2  | Warning  | Control Sets use limits require reduction  | 1          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell cpu0/ex_mem0/stallreq_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cpu0/mem0/stallreq_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell cpu0/id_ex0/flush_id_reg_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) cpu0/ctrl0/flush_id_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell cpu0/if_id0/flush_if_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) cpu0/ctrl0/flush_if_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell cpu0/mem_ctrl0/rw_reg_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) cpu0/if0/rw_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ram0/ram_bram/ram_reg_1_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ram0/ram_bram/ram_reg_3_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ram0/ram_bram/ram_reg_3_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ram0/ram_bram/ram_reg_3_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Rx relative to clock(s) EXCLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btnC relative to clock(s) EXCLK
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Tx relative to clock(s) EXCLK
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led relative to clock(s) EXCLK
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch cpu0/ctrl0/flush_id_reg cannot be properly analyzed as its control pin cpu0/ctrl0/flush_id_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch cpu0/ctrl0/flush_if_reg cannot be properly analyzed as its control pin cpu0/ctrl0/flush_if_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch cpu0/ex0/jmp_enable_reg cannot be properly analyzed as its control pin cpu0/ex0/jmp_enable_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[0] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[10] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[11] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[12] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[13] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[14] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[15] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[16] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[17] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[18] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[19] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[1] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[20] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[21] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[22] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[23] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[24] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[25] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[26] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[27] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[28] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[29] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[2] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[30] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[31] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[3] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[4] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[5] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[6] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[7] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[8] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch cpu0/if0/inst_reg[9] cannot be properly analyzed as its control pin cpu0/if0/inst_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch cpu0/if0/rw_reg cannot be properly analyzed as its control pin cpu0/if0/rw_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch cpu0/mem0/stallreq_reg cannot be properly analyzed as its control pin cpu0/mem0/stallreq_reg/G is not reached by a timing clock
Related violations: <none>

ULMTCS-2#1 Warning
Control Sets use limits require reduction  
This design uses 6013 control sets (vs. available limit of 8150, determined by 1 control set per CLB). This exceeds the control set use guideline of 15 percent. This is at a level where reduction is REQUIRED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


