INFO: [HD-Application 1] Opened log file C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile/planAhead_run_2/planAhead.log
INFO: [HD-Application 2] Opened journal file C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
# PlanAhead v12.1
# Build 61553 by hdbuild on Fri Apr 23 10:13:54 PDT 2010
# Start of session at: 11/28/11 4:11:02 PM
# Process ID: 1836
#-----------------------------------------------------------
source {C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile/pa.fromNetlist.tcl}
# create_project -name RegisterFile -dir "C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile/planAhead_run_2" -part xc5vlx110tff1136-1
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile/RegisterFile.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/Andres/Desktop/Entrega Arquitectura/RegisterFile} }
# set_param project.pinAheadLayout  yes
# set_param project.paUcfFile  "RegisterFile.ucf"
# add_files "RegisterFile.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
INFO: Run is defaulting to constrset part: xc5vlx110tff1136-1
INFO: [HD-EDIFIN 0] Parsing Edif File '.\.HDI-PlanAhead-1836-Andres-PC\ngc2edif\RegisterFile.edif'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File '.\.HDI-PlanAhead-1836-Andres-PC\ngc2edif\RegisterFile.edif'
INFO: [HD-ArchReader 18] Reading macro library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn
INFO: [HD-EDIFIN 0] Parsing Edif File 'C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn'
INFO: [HD-EDIFIN 1] Finished Parsing Edif File 'C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5lx/hd_int_macros.edn'
INFO: [HD-ArchReader 15] Reading bus macro file C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/pr_bus_macros.xml
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ClockBuffers.xml
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/IOStandards.xml
INFO: [HD-ArchReader 5] Loading pkg sso from C:/Xilinx/12.1/ISE_DS/PlanAhead/parts/xilinx/virtex5/virtex5lxt/xc5vlx110t/ff1136/SSORules.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/drc.xml
INFO: [HD-UCFReader 0] Parsing UCF File : .\RegisterFile.ucf
INFO: [HD-UCFReader 1] Finished Parsing UCF File : .\RegisterFile.ucf

DESIGN RULE CHECK VIOLATION REPORT
   Build: PlanAhead v12.1 by hdbuild
          on  Fri Apr 23 10:13:54 PDT 2010
  Report: by Andres on host Andres-PC, pid 1836
          on Mon Nov 28 16:11:22 2011

REPORT SUMMARY
            Netlist: synth_results
          Floorplan: <none>
      Design limits: <entire design considered>
             Checks: Mismatching Block
                     Mismatching Pin
                     Mismatching Attribute
           Max vios: <unlimited>
         Vios found: 0

REPORT DETAILS
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/12.1/ISE_DS/PlanAhead/./parts/xilinx/virtex5/virtex5.lib .
constrs_1
#-----------------------------------------------------------
# End of session at: 11/28/11 4:14:55 PM
# Process ID: 1836
#-----------------------------------------------------------
