dif	,	V_37
qed_dev	,	V_1
qed_ptp_hw_read_tx_ts	,	F_6
rule_mask	,	V_23
div_s64	,	F_10
NIG_REG_TSGEN_SYNC_TIME_LSB	,	V_20
DP_INFO	,	F_4
NIG_REG_LLH_PTP_PARAM_MASK	,	V_29
p_hwfn	,	V_5
qed_rd	,	F_3
qed_ptp_hw_read_cc	,	F_7
s32	,	T_3
best_val	,	V_33
best_approx_dev	,	V_43
NIG_REG_TSGEN_RST_DRIFT_CNTR	,	V_47
u32	,	T_2
QED_LEADING_HWFN	,	F_2
phc_cycles	,	V_18
qed_ptp_hw_adjfreq	,	F_9
qed_ptp_hw_disable	,	F_13
qed_ptp_hw_read_rx_ts	,	F_1
val	,	V_9
QED_PTP_FILTER_L2	,	V_26
NIG_REG_LLH_PTP_RULE_MASK	,	V_30
period	,	V_35
qed_ptt	,	V_6
NIG_REG_LLH_PTP_HOST_BUF_SEQID	,	V_10
NIG_REG_TX_LLH_PTP_BUF_TS_MSB	,	V_17
NIG_REG_TX_LLH_PTP_RULE_MASK	,	V_50
qed_ptp_filter_type	,	V_22
QED_DRIFT_CNTR_TIME_QUANTA_SHIFT	,	V_44
NIG_REG_TSGEN_FREE_CNT_VALUE_MSB	,	V_56
NIG_REG_LLH_PTP_HOST_BUF_TS_MSB	,	V_14
drift_state	,	V_40
qed_wr	,	F_5
NIG_REG_LLH_PTP_TO_HOST	,	V_31
"Invalid Tx timestamp, buf_seqid = %d\n"	,	L_2
"Drift counter is not reset\n"	,	L_4
NIG_REG_TX_LLH_PTP_BUF_SEQID	,	V_15
NIG_REG_TIMESYNC_GEN_REG_BB	,	V_54
QED_DRIFT_CNTR_DIRECTION_SHIFT	,	V_46
NIG_REG_TSGEN_SYNC_TIME_MSB	,	V_21
p_ptp_ptt	,	V_8
NIG_REG_TX_LLH_PTP_PARAM_MASK	,	V_49
qed_ptp_hw_enable	,	F_11
qed_ptp_hw_hwtstamp_tx_on	,	F_12
QED_PTP_FILTER_IPV4	,	V_28
timestamp	,	V_3
QED_TIMESTAMP_MASK	,	V_11
NIG_REG_RX_PTP_EN	,	V_52
temp	,	V_19
ppb	,	V_32
best_period	,	V_34
NIG_REG_TX_PTP_EN	,	V_51
NIG_REG_TSGEN_DRIFT_CNTR_CONF	,	V_48
parm_mask	,	V_24
"Invalid PTP filter type %d\n"	,	L_3
drift_ctr_cfg	,	V_39
NIG_REG_TX_LLH_PTP_BUF_TS_LSB	,	V_16
qed_hwfn	,	V_4
"Invalid Rx timestamp, buf_seqid = %d\n"	,	L_1
NIG_REG_TSGEN_FREE_CNT_VALUE_LSB	,	V_55
QED_PTP_FILTER_L2_IPV4_IPV6	,	V_25
EINVAL	,	V_12
NIG_REG_LLH_PTP_HOST_BUF_TS_LSB	,	V_13
s64	,	T_4
approx_dev	,	V_36
QED_DRIFT_CNTR_ADJUSTMENT_SHIFT	,	V_45
u64	,	T_1
best_dif	,	V_42
p_ptt	,	V_7
NIG_REG_TS_OUTPUT_ENABLE_PDA	,	V_53
drift_dir	,	V_41
cdev	,	V_2
QED_PTP_FILTER_IPV4_IPV6	,	V_27
dif2	,	V_38
qed_ptp_hw_cfg_rx_filters	,	F_8
