// Seed: 2573064481
module module_0 (
    output tri id_0,
    input  tri id_1
);
  wire  id_3;
  uwire id_5;
  assign id_0 = 1 - id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input wand id_3,
    input wire id_4,
    input wire id_5,
    input wor id_6,
    input supply1 id_7
    , id_26,
    output tri id_8
    , id_27, id_28,
    input tri0 id_9,
    output wor id_10,
    output tri1 id_11,
    input uwire id_12,
    output wand id_13,
    input supply0 id_14,
    output uwire id_15,
    input wire id_16
    , id_29,
    input tri1 id_17,
    input tri1 id_18,
    input tri1 id_19,
    input tri id_20,
    inout tri0 id_21,
    output supply0 id_22,
    input wand id_23,
    output uwire id_24
);
  wire id_30;
  assign #1 id_28 = id_18(id_0(1'd0));
  wire id_31;
  module_0(
      id_8, id_1
  );
  initial id_29 = 1'b0;
  assign id_15 = id_9;
endmodule
