User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/Area/RRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...

=============
CONFIGURATION
=============
Bank Organization: 2 x 4
 - Row Activation   : 1 / 2
 - Column Activation: 4 / 4
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 512 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 132.257um x 447.527um = 59188.627um^2
 |--- Mat Area      = 66.129um x 111.882um = 7398.578um^2   (27.438%)
 |--- Subarray Area = 33.064um x 51.568um = 1705.059um^2   (29.765%)
 - Area Efficiency = 27.438%
Timing:
 -  Read Latency = 3.099ns
 |--- H-Tree Latency = 87.274ps
 |--- Mat Latency    = 3.011ns
    |--- Predecoder Latency = 196.505ps
    |--- Subarray Latency   = 2.815ns
       |--- Row Decoder Latency = 209.015ps
       |--- Bitline Latency     = 35.803ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 38.734ps
       |--- Precharge Latency   = 1.410ns
 - Write Latency = 21.720ns
 |--- H-Tree Latency = 43.637ps
 |--- Mat Latency    = 21.677ns
    |--- Predecoder Latency = 196.505ps
    |--- Subarray Latency   = 21.480ns
       |--- Row Decoder Latency = 209.015ps
       |--- Charge Latency      = 96.881ps
 - Read Bandwidth  = 3.984GB/s
 - Write Bandwidth = 744.879MB/s
Power:
 -  Read Dynamic Energy = 60.872pJ
 |--- H-Tree Dynamic Energy = 10.430pJ
 |--- Mat Dynamic Energy    = 12.610pJ per mat
    |--- Predecoder Dynamic Energy = 0.047pJ
    |--- Subarray Dynamic Energy   = 3.141pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 1.678pJ
       |--- Bitline & Cell Read Energy = 0.004pJ
       |--- Senseamp Dynamic Energy    = 1.203pJ
       |--- Mux Dynamic Energy         = 0.025pJ
       |--- Precharge Dynamic Energy   = 0.186pJ
 - Write Dynamic Energy = 145.370pJ
 |--- H-Tree Dynamic Energy = 10.430pJ
 |--- Mat Dynamic Energy    = 33.735pJ per mat
    |--- Predecoder Dynamic Energy = 0.047pJ
    |--- Subarray Dynamic Energy   = 8.422pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.045pJ
       |--- Mux Decoder Dynamic Energy = 1.678pJ
       |--- Mux Dynamic Energy         = 0.025pJ
 - Leakage Power = 48.417uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 6.052uW per mat

Finished!
