Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/software/vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b3782a6035c1493eb160f967c903a8cf --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_tdc_top_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_tdc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_tdc_top_time_impl.sdf", for root module "tb_tdc_top/tdc_top_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_tdc_top_time_impl.sdf", for root module "tb_tdc_top/tdc_top_inst".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFR_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.bubble_fix
Compiling module xil_defaultlib.bubble_fix_0
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.SRL16E_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.latch2bin
Compiling module xil_defaultlib.latch2bin_1
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.line_tdc
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.tdc_top
Compiling module xil_defaultlib.tb_tdc_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tdc_top_time_impl
