=N:[UsageMeter (2024-05-30 20:50:47 -0600)] Using /etc/ssl/certs as location of CA certificates to verify license server.
=N:[UsageMeter (2024-05-30 20:50:47 -0600)] usage server initial connection
=N:[License] 
Licensed for Metrics Design Automation.
=N:[License] New lease granted.
Analyzing...
Elaborating...
  Top-level modules:
    $unit
    tb_top
=W:[SlicePartOOB]:
    Array size expression is partially out of bounds:    

                                                     Declared bounds    Expression bounds    

    ./../testbench/mt48lc8m8a2.v:755:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:756:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:757:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:758:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:762:53              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:763:53              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:764:53              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:765:53              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:779:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:780:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:781:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:782:32              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:786:13              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

    ./../testbench/mt48lc8m8a2.v:786:36              [7:0]              [15:0]               
    Included from ../testbench/testbench.sv:14:10                                            

=W:[PortWidthMismatch]:
    The packed-array signals of the following differ in width:    

                                                     module:port           formal    actual    

    ./../testbench/tb_top.sv:141:27                  sdrc_top:wb_addr_i    26        32        
    Included from ../testbench/testbench.sv:10:10                                              

  Found 18 unique specialization(s) of 16 design element(s).
=W:[MissingTimescale]:
    It is illegal for some design elements to have time specifications    
    while others don't.  A complete time specification includes           
    both a time unit and time precision.                                  

        Have complete time spec    Have no/incomplete time spec    

        mt48lc8m8a2                async_fifo                      
        tb_top                     interface_bus_master            
        testcase                   sdrc_bank_ctl                   
                                   sdrc_bank_fsm                   
                                   sdrc_bs_convert                 
                                   sdrc_core                       
                                   sdrc_req_gen                    
                                   sdrc_top                        
                                   sdrc_xfr_ctl                    
                                   wb2sdrc                         

Optimizing...
Building models...
PLI/VPI access: +b 
Simulation time precision is 1ps.
Linking image.so...
Using default typical min/typ/max.
=S:Begin run-time elaboration and static initialization...
############################################################
############################################################
-------------------Creating environment---------------------
############################################################
=N:[dumpMXD] preparing MXD dump to 'waves.mxd'.
=N:[dump] Dump started at time 0
=N:Starting event scheduler...
############################################################
Comenzando el test1
=W:[Randc] ./../testbench/stimulus.sv:4: Variable writte exceeds maximum size of 16 bits for randc.
    included from ../testbench/testbench.sv:4
at time     10132 ns PRE  : Bank = ALL
at time     10212 ns AREF : Auto Refresh
at time     10392 ns AREF : Auto Refresh
at time     10572 ns AREF : Auto Refresh
at time     10752 ns AREF : Auto Refresh
at time     10932 ns AREF : Auto Refresh
at time     11112 ns AREF : Auto Refresh
at time     11292 ns AREF : Auto Refresh
at time     11472 ns AREF : Auto Refresh
at time     11652 ns AREF : Auto Refresh
at time     11832 ns AREF : Auto Refresh
at time     12012 ns AREF : Auto Refresh
at time     12192 ns AREF : Auto Refresh
at time     12372 ns AREF : Auto Refresh
at time     12552 ns AREF : Auto Refresh
at time     12732 ns AREF : Auto Refresh
at time     12912 ns LMR  : Load Mode Register
                            CAS Latency      = 3
                            Burst Length     = 8
                            Burst Type       = Sequential
                            Write Burst Mode = Programmed Burst Length
############################################################
Se aplico el RESET
############################################################
############################################################
Inicio de la tarea burst_write
Activadas las señales del bus.
=W:[Randc] ./../testbench/stimulus.sv:4: Variable writte exceeds maximum size of 16 bits for randc.
    included from ../testbench/testbench.sv:4
Escritura del dato a la SDRM.
Adding Entry - ID beea0b00:          Address: beea0b00, Data: 0000f29b, Write Enable: 0
Estado: Número de ráfaga:            0, Dirección de escritura: beea0b00, Dato escrito: 0000f29b
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
No entry found for ID beea0b04:
Adding Entry - ID beea0b04:          Address: beea0b04, Data: 000039c7, Write Enable: 0
Estado: Número de ráfaga:            1, Dirección de escritura: beea0b04, Dato escrito: 000039c7
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b08:          Address: beea0b08, Data: 0000824f, Write Enable: 0
Estado: Número de ráfaga:            2, Dirección de escritura: beea0b08, Dato escrito: 0000824f
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
at time     14192 ns PRE  : Bank = 3
No entry found for ID beea0b0c:
Adding Entry - ID beea0b0c:          Address: beea0b0c, Data: 00001c1d, Write Enable: 0
Estado: Número de ráfaga:            3, Dirección de escritura: beea0b0c, Dato escrito: 00001c1d
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b10:          Address: beea0b10, Data: 0000a18a, Write Enable: 0
Entry found - ID beea0b10:          Address: beea0b10, Data: 0000a18a, Write Enable: 0
Estado: Número de ráfaga:            4, Dirección de escritura: beea0b10, Dato escrito: 0000a18a
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b14:          Address: beea0b14, Data: 00006e26, Write Enable: 0
at time     14252 ns ACT  : Bank = 3 Row = 2690
at time     14312 ns WRITE: Bank = 3 Row = 2690, Col =   0, Data = 9b, Dqm = 0
at time     14332 ns WRITE: Bank = 3 Row = 2690, Col =   1, Data = f2, Dqm = 0
at time     14352 ns WRITE: Bank = 3 Row = 2690, Col =   2, Data = 00, Dqm = 0
at time     14372 ns WRITE: Bank = 3 Row = 2690, Col =   3, Data = 00, Dqm = 0
Entry found - ID beea0b14:          Address: beea0b14, Data: 00006e26, Write Enable: 0
Estado: Número de ráfaga:            5, Dirección de escritura: beea0b14, Dato escrito: 00006e26
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b18:          Address: beea0b18, Data: 00004d1f, Write Enable: 0
at time     14392 ns WRITE: Bank = 3 Row = 2690, Col =   4, Data = c7, Dqm = 0
at time     14412 ns WRITE: Bank = 3 Row = 2690, Col =   5, Data = 39, Dqm = 0
at time     14432 ns WRITE: Bank = 3 Row = 2690, Col =   6, Data = 00, Dqm = 0
at time     14452 ns WRITE: Bank = 3 Row = 2690, Col =   7, Data = 00, Dqm = 0
Entry found - ID beea0b18:          Address: beea0b18, Data: 00004d1f, Write Enable: 0
Estado: Número de ráfaga:            6, Dirección de escritura: beea0b18, Dato escrito: 00004d1f
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b1c:          Address: beea0b1c, Data: 0000ee26, Write Enable: 0
at time     14472 ns WRITE: Bank = 3 Row = 2690, Col =   8, Data = 4f, Dqm = 0
at time     14492 ns WRITE: Bank = 3 Row = 2690, Col =   9, Data = 82, Dqm = 0
at time     14512 ns WRITE: Bank = 3 Row = 2690, Col =  10, Data = 00, Dqm = 0
at time     14532 ns WRITE: Bank = 3 Row = 2690, Col =  11, Data = 00, Dqm = 0
Entry found - ID beea0b1c:          Address: beea0b1c, Data: 0000ee26, Write Enable: 0
Estado: Número de ráfaga:            7, Dirección de escritura: beea0b1c, Dato escrito: 0000ee26
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b20:          Address: beea0b20, Data: 000050d1, Write Enable: 0
at time     14552 ns WRITE: Bank = 3 Row = 2690, Col =  12, Data = 1d, Dqm = 0
at time     14572 ns WRITE: Bank = 3 Row = 2690, Col =  13, Data = 1c, Dqm = 0
at time     14592 ns WRITE: Bank = 3 Row = 2690, Col =  14, Data = 00, Dqm = 0
at time     14612 ns WRITE: Bank = 3 Row = 2690, Col =  15, Data = 00, Dqm = 0
Entry found - ID beea0b20:          Address: beea0b20, Data: 000050d1, Write Enable: 0
Estado: Número de ráfaga:            8, Dirección de escritura: beea0b20, Dato escrito: 000050d1
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b24:          Address: beea0b24, Data: 0000fe27, Write Enable: 0
at time     14632 ns WRITE: Bank = 3 Row = 2690, Col =  16, Data = 8a, Dqm = 0
at time     14652 ns WRITE: Bank = 3 Row = 2690, Col =  17, Data = a1, Dqm = 0
at time     14672 ns WRITE: Bank = 3 Row = 2690, Col =  18, Data = 00, Dqm = 0
at time     14692 ns WRITE: Bank = 3 Row = 2690, Col =  19, Data = 00, Dqm = 0
Entry found - ID beea0b24:          Address: beea0b24, Data: 0000fe27, Write Enable: 0
Estado: Número de ráfaga:            9, Dirección de escritura: beea0b24, Dato escrito: 0000fe27
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b28:          Address: beea0b28, Data: 00002a14, Write Enable: 0
at time     14712 ns WRITE: Bank = 3 Row = 2690, Col =  20, Data = 26, Dqm = 0
at time     14732 ns WRITE: Bank = 3 Row = 2690, Col =  21, Data = 6e, Dqm = 0
at time     14752 ns WRITE: Bank = 3 Row = 2690, Col =  22, Data = 00, Dqm = 0
at time     14772 ns WRITE: Bank = 3 Row = 2690, Col =  23, Data = 00, Dqm = 0
Entry found - ID beea0b28:          Address: beea0b28, Data: 00002a14, Write Enable: 0
Estado: Número de ráfaga:           10, Dirección de escritura: beea0b28, Dato escrito: 00002a14
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b2c:          Address: beea0b2c, Data: 000022b1, Write Enable: 0
at time     14792 ns WRITE: Bank = 3 Row = 2690, Col =  24, Data = 1f, Dqm = 0
at time     14812 ns WRITE: Bank = 3 Row = 2690, Col =  25, Data = 4d, Dqm = 0
at time     14832 ns WRITE: Bank = 3 Row = 2690, Col =  26, Data = 00, Dqm = 0
at time     14852 ns WRITE: Bank = 3 Row = 2690, Col =  27, Data = 00, Dqm = 0
Entry found - ID beea0b2c:          Address: beea0b2c, Data: 000022b1, Write Enable: 0
Estado: Número de ráfaga:           11, Dirección de escritura: beea0b2c, Dato escrito: 000022b1
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b30:          Address: beea0b30, Data: 0000619f, Write Enable: 0
at time     14872 ns WRITE: Bank = 3 Row = 2690, Col =  28, Data = 26, Dqm = 0
at time     14892 ns WRITE: Bank = 3 Row = 2690, Col =  29, Data = ee, Dqm = 0
at time     14912 ns WRITE: Bank = 3 Row = 2690, Col =  30, Data = 00, Dqm = 0
at time     14932 ns WRITE: Bank = 3 Row = 2690, Col =  31, Data = 00, Dqm = 0
Entry found - ID beea0b30:          Address: beea0b30, Data: 0000619f, Write Enable: 0
Estado: Número de ráfaga:           12, Dirección de escritura: beea0b30, Dato escrito: 0000619f
############################################################
Activadas las señales del bus.
Escritura del dato a la SDRM.
Adding Entry - ID beea0b34:          Address: beea0b34, Data: 00003367, Write Enable: 0
at time     14952 ns WRITE: Bank = 3 Row = 2690, Col =  32, Data = d1, Dqm = 0
at time     14972 ns WRITE: Bank = 3 Row = 2690, Col =  33, Data = 50, Dqm = 0
at time     14992 ns WRITE: Bank = 3 Row = 2690, Col =  34, Data = 00, Dqm = 0
at time     15012 ns WRITE: Bank = 3 Row = 2690, Col =  35, Data = 00, Dqm = 0
Entry found - ID beea0b34:          Address: beea0b34, Data: 00003367, Write Enable: 0
Estado: Número de ráfaga:           13, Dirección de escritura: beea0b34, Dato escrito: 00003367
############################################################
############################################################
Finalizado el proceso de escritura y desactivadas las señales del bus.
############################################################
at time     15032 ns WRITE: Bank = 3 Row = 2690, Col =  36, Data = 27, Dqm = 0
at time     15052 ns WRITE: Bank = 3 Row = 2690, Col =  37, Data = fe, Dqm = 0
at time     15072 ns WRITE: Bank = 3 Row = 2690, Col =  38, Data = 00, Dqm = 0
at time     15092 ns WRITE: Bank = 3 Row = 2690, Col =  39, Data = 00, Dqm = 0
at time     15112 ns WRITE: Bank = 3 Row = 2690, Col =  40, Data = 14, Dqm = 0
at time     15132 ns WRITE: Bank = 3 Row = 2690, Col =  41, Data = 2a, Dqm = 0
at time     15152 ns WRITE: Bank = 3 Row = 2690, Col =  42, Data = 00, Dqm = 0
at time     15172 ns WRITE: Bank = 3 Row = 2690, Col =  43, Data = 00, Dqm = 0
at time     15192 ns WRITE: Bank = 3 Row = 2690, Col =  44, Data = b1, Dqm = 0
at time     15212 ns WRITE: Bank = 3 Row = 2690, Col =  45, Data = 22, Dqm = 0
at time     15232 ns WRITE: Bank = 3 Row = 2690, Col =  46, Data = 00, Dqm = 0
at time     15252 ns WRITE: Bank = 3 Row = 2690, Col =  47, Data = 00, Dqm = 0
at time     15272 ns WRITE: Bank = 3 Row = 2690, Col =  48, Data = 9f, Dqm = 0
at time     15292 ns WRITE: Bank = 3 Row = 2690, Col =  49, Data = 61, Dqm = 0
at time     15312 ns WRITE: Bank = 3 Row = 2690, Col =  50, Data = 00, Dqm = 0
at time     15332 ns WRITE: Bank = 3 Row = 2690, Col =  51, Data = 00, Dqm = 0
at time     15352 ns WRITE: Bank = 3 Row = 2690, Col =  52, Data = 67, Dqm = 0
at time     15372 ns WRITE: Bank = 3 Row = 2690, Col =  53, Data = 33, Dqm = 0
at time     15392 ns WRITE: Bank = 3 Row = 2690, Col =  54, Data = 00, Dqm = 0
at time     15412 ns WRITE: Bank = 3 Row = 2690, Col =  55, Data = 00, Dqm = 0
at time     15432 ns BST  : Burst Terminate
############################################################
Inicio de la tarea burst_read.
Activadas las señales del bus.
at time     16178 ns READ : Bank = 3 Row = 2690, Col =   0, Data = 9b, Dqm = 0
at time     16198 ns READ : Bank = 3 Row = 2690, Col =   1, Data = f2, Dqm = 0
at time     16212 ns BST  : Burst Terminate
at time     16218 ns READ : Bank = 3 Row = 2690, Col =   2, Data = 00, Dqm = 0
at time     16238 ns READ : Bank = 3 Row = 2690, Col =   3, Data = 00, Dqm = 0
Estado: Número de ráfaga:           0, ACK recibido para dirección beea0b00, Dato recibido: 0000f29b
############################################################
Entry found - ID beea0b00:          Address: beea0b00, Data: 0000f29b, Write Enable: 0
Test:                               Expected SB value: f29b, DUT output: f29b
Test Estatus:                       * PASS * DUT data is f29b :: SB data is f29b
Activadas las señales del bus.
at time     16458 ns READ : Bank = 3 Row = 2690, Col =   4, Data = c7, Dqm = 0
at time     16478 ns READ : Bank = 3 Row = 2690, Col =   5, Data = 39, Dqm = 0
at time     16492 ns BST  : Burst Terminate
at time     16498 ns READ : Bank = 3 Row = 2690, Col =   6, Data = 00, Dqm = 0
at time     16518 ns READ : Bank = 3 Row = 2690, Col =   7, Data = 00, Dqm = 0
Estado: Número de ráfaga:           1, ACK recibido para dirección beea0b04, Dato recibido: 000039c7
############################################################
Entry found - ID beea0b04:          Address: beea0b04, Data: 000039c7, Write Enable: 0
Test:                               Expected SB value: 39c7, DUT output: 39c7
Test Estatus:                       * PASS * DUT data is 39c7 :: SB data is 39c7
Activadas las señales del bus.
at time     16738 ns READ : Bank = 3 Row = 2690, Col =   8, Data = 4f, Dqm = 0
at time     16758 ns READ : Bank = 3 Row = 2690, Col =   9, Data = 82, Dqm = 0
at time     16772 ns BST  : Burst Terminate
at time     16778 ns READ : Bank = 3 Row = 2690, Col =  10, Data = 00, Dqm = 0
at time     16798 ns READ : Bank = 3 Row = 2690, Col =  11, Data = 00, Dqm = 0
Estado: Número de ráfaga:           2, ACK recibido para dirección beea0b08, Dato recibido: 0000824f
############################################################
Entry found - ID beea0b08:          Address: beea0b08, Data: 0000824f, Write Enable: 0
Test:                               Expected SB value: 824f, DUT output: 824f
Test Estatus:                       * PASS * DUT data is 824f :: SB data is 824f
Activadas las señales del bus.
at time     17018 ns READ : Bank = 3 Row = 2690, Col =  12, Data = 1d, Dqm = 0
at time     17038 ns READ : Bank = 3 Row = 2690, Col =  13, Data = 1c, Dqm = 0
at time     17052 ns BST  : Burst Terminate
at time     17058 ns READ : Bank = 3 Row = 2690, Col =  14, Data = 00, Dqm = 0
at time     17078 ns READ : Bank = 3 Row = 2690, Col =  15, Data = 00, Dqm = 0
Estado: Número de ráfaga:           3, ACK recibido para dirección beea0b0c, Dato recibido: 00001c1d
############################################################
Entry found - ID beea0b0c:          Address: beea0b0c, Data: 00001c1d, Write Enable: 0
Test:                               Expected SB value: 1c1d, DUT output: 1c1d
Test Estatus:                       * PASS * DUT data is 1c1d :: SB data is 1c1d
Activadas las señales del bus.
at time     17298 ns READ : Bank = 3 Row = 2690, Col =  16, Data = 8a, Dqm = 0
at time     17318 ns READ : Bank = 3 Row = 2690, Col =  17, Data = a1, Dqm = 0
at time     17332 ns BST  : Burst Terminate
at time     17338 ns READ : Bank = 3 Row = 2690, Col =  18, Data = 00, Dqm = 0
at time     17358 ns READ : Bank = 3 Row = 2690, Col =  19, Data = 00, Dqm = 0
Estado: Número de ráfaga:           4, ACK recibido para dirección beea0b10, Dato recibido: 0000a18a
############################################################
Entry found - ID beea0b10:          Address: beea0b10, Data: 0000a18a, Write Enable: 0
Test:                               Expected SB value: a18a, DUT output: a18a
Test Estatus:                       * PASS * DUT data is a18a :: SB data is a18a
Activadas las señales del bus.
at time     17578 ns READ : Bank = 3 Row = 2690, Col =  20, Data = 26, Dqm = 0
at time     17598 ns READ : Bank = 3 Row = 2690, Col =  21, Data = 6e, Dqm = 0
at time     17612 ns BST  : Burst Terminate
at time     17618 ns READ : Bank = 3 Row = 2690, Col =  22, Data = 00, Dqm = 0
at time     17638 ns READ : Bank = 3 Row = 2690, Col =  23, Data = 00, Dqm = 0
Estado: Número de ráfaga:           5, ACK recibido para dirección beea0b14, Dato recibido: 00006e26
############################################################
Entry found - ID beea0b14:          Address: beea0b14, Data: 00006e26, Write Enable: 0
Test:                               Expected SB value: 6e26, DUT output: 6e26
Test Estatus:                       * PASS * DUT data is 6e26 :: SB data is 6e26
Activadas las señales del bus.
at time     17858 ns READ : Bank = 3 Row = 2690, Col =  24, Data = 1f, Dqm = 0
at time     17878 ns READ : Bank = 3 Row = 2690, Col =  25, Data = 4d, Dqm = 0
at time     17892 ns BST  : Burst Terminate
at time     17898 ns READ : Bank = 3 Row = 2690, Col =  26, Data = 00, Dqm = 0
at time     17918 ns READ : Bank = 3 Row = 2690, Col =  27, Data = 00, Dqm = 0
Estado: Número de ráfaga:           6, ACK recibido para dirección beea0b18, Dato recibido: 00004d1f
############################################################
Entry found - ID beea0b18:          Address: beea0b18, Data: 00004d1f, Write Enable: 0
Test:                               Expected SB value: 4d1f, DUT output: 4d1f
Test Estatus:                       * PASS * DUT data is 4d1f :: SB data is 4d1f
Activadas las señales del bus.
at time     18138 ns READ : Bank = 3 Row = 2690, Col =  28, Data = 26, Dqm = 0
at time     18158 ns READ : Bank = 3 Row = 2690, Col =  29, Data = ee, Dqm = 0
at time     18172 ns BST  : Burst Terminate
at time     18178 ns READ : Bank = 3 Row = 2690, Col =  30, Data = 00, Dqm = 0
at time     18198 ns READ : Bank = 3 Row = 2690, Col =  31, Data = 00, Dqm = 0
Estado: Número de ráfaga:           7, ACK recibido para dirección beea0b1c, Dato recibido: 0000ee26
############################################################
Entry found - ID beea0b1c:          Address: beea0b1c, Data: 0000ee26, Write Enable: 0
Test:                               Expected SB value: ee26, DUT output: ee26
Test Estatus:                       * PASS * DUT data is ee26 :: SB data is ee26
Activadas las señales del bus.
at time     18418 ns READ : Bank = 3 Row = 2690, Col =  32, Data = d1, Dqm = 0
at time     18438 ns READ : Bank = 3 Row = 2690, Col =  33, Data = 50, Dqm = 0
at time     18452 ns BST  : Burst Terminate
at time     18458 ns READ : Bank = 3 Row = 2690, Col =  34, Data = 00, Dqm = 0
at time     18478 ns READ : Bank = 3 Row = 2690, Col =  35, Data = 00, Dqm = 0
Estado: Número de ráfaga:           8, ACK recibido para dirección beea0b20, Dato recibido: 000050d1
############################################################
Entry found - ID beea0b20:          Address: beea0b20, Data: 000050d1, Write Enable: 0
Test:                               Expected SB value: 50d1, DUT output: 50d1
Test Estatus:                       * PASS * DUT data is 50d1 :: SB data is 50d1
Activadas las señales del bus.
at time     18698 ns READ : Bank = 3 Row = 2690, Col =  36, Data = 27, Dqm = 0
at time     18718 ns READ : Bank = 3 Row = 2690, Col =  37, Data = fe, Dqm = 0
at time     18732 ns BST  : Burst Terminate
at time     18738 ns READ : Bank = 3 Row = 2690, Col =  38, Data = 00, Dqm = 0
at time     18758 ns READ : Bank = 3 Row = 2690, Col =  39, Data = 00, Dqm = 0
Estado: Número de ráfaga:           9, ACK recibido para dirección beea0b24, Dato recibido: 0000fe27
############################################################
Entry found - ID beea0b24:          Address: beea0b24, Data: 0000fe27, Write Enable: 0
Test:                               Expected SB value: fe27, DUT output: fe27
Test Estatus:                       * PASS * DUT data is fe27 :: SB data is fe27
Activadas las señales del bus.
at time     18978 ns READ : Bank = 3 Row = 2690, Col =  40, Data = 14, Dqm = 0
at time     18998 ns READ : Bank = 3 Row = 2690, Col =  41, Data = 2a, Dqm = 0
at time     19012 ns BST  : Burst Terminate
at time     19018 ns READ : Bank = 3 Row = 2690, Col =  42, Data = 00, Dqm = 0
at time     19038 ns READ : Bank = 3 Row = 2690, Col =  43, Data = 00, Dqm = 0
Estado: Número de ráfaga:          10, ACK recibido para dirección beea0b28, Dato recibido: 00002a14
############################################################
Entry found - ID beea0b28:          Address: beea0b28, Data: 00002a14, Write Enable: 0
Test:                               Expected SB value: 2a14, DUT output: 2a14
Test Estatus:                       * PASS * DUT data is 2a14 :: SB data is 2a14
Activadas las señales del bus.
at time     19258 ns READ : Bank = 3 Row = 2690, Col =  44, Data = b1, Dqm = 0
at time     19278 ns READ : Bank = 3 Row = 2690, Col =  45, Data = 22, Dqm = 0
at time     19292 ns BST  : Burst Terminate
at time     19298 ns READ : Bank = 3 Row = 2690, Col =  46, Data = 00, Dqm = 0
at time     19318 ns READ : Bank = 3 Row = 2690, Col =  47, Data = 00, Dqm = 0
Estado: Número de ráfaga:          11, ACK recibido para dirección beea0b2c, Dato recibido: 000022b1
############################################################
Entry found - ID beea0b2c:          Address: beea0b2c, Data: 000022b1, Write Enable: 0
Test:                               Expected SB value: 22b1, DUT output: 22b1
Test Estatus:                       * PASS * DUT data is 22b1 :: SB data is 22b1
Activadas las señales del bus.
at time     19538 ns READ : Bank = 3 Row = 2690, Col =  48, Data = 9f, Dqm = 0
at time     19558 ns READ : Bank = 3 Row = 2690, Col =  49, Data = 61, Dqm = 0
at time     19572 ns BST  : Burst Terminate
at time     19578 ns READ : Bank = 3 Row = 2690, Col =  50, Data = 00, Dqm = 0
at time     19598 ns READ : Bank = 3 Row = 2690, Col =  51, Data = 00, Dqm = 0
Estado: Número de ráfaga:          12, ACK recibido para dirección beea0b30, Dato recibido: 0000619f
############################################################
Entry found - ID beea0b30:          Address: beea0b30, Data: 0000619f, Write Enable: 0
Test:                               Expected SB value: 619f, DUT output: 619f
Test Estatus:                       * PASS * DUT data is 619f :: SB data is 619f
Activadas las señales del bus.
at time     19818 ns READ : Bank = 3 Row = 2690, Col =  52, Data = 67, Dqm = 0
at time     19838 ns READ : Bank = 3 Row = 2690, Col =  53, Data = 33, Dqm = 0
at time     19852 ns BST  : Burst Terminate
at time     19858 ns READ : Bank = 3 Row = 2690, Col =  54, Data = 00, Dqm = 0
at time     19878 ns READ : Bank = 3 Row = 2690, Col =  55, Data = 00, Dqm = 0
Estado: Número de ráfaga:          13, ACK recibido para dirección beea0b34, Dato recibido: 00003367
############################################################
Entry found - ID beea0b34:          Address: beea0b34, Data: 00003367, Write Enable: 0
Test:                               Expected SB value: 3367, DUT output: 3367
Test Estatus:                       * PASS * DUT data is 3367 :: SB data is 3367
############################################################
Finalizado el proceso de lectura y desactivadas las señales del bus.
############################################################
=N:[dumpMXD] closing MXD dump
=T:Simulation terminated by $finish at time 29960000 (./../testbench/test1.sv:21);
Run directory: /home/ismael/Progra/Verificacion/ie0621/SystemVerilog/sim
  System timescale is 1ps / 1ps
  Metrics DSim version: 20240422.0.0 (b:R #c:0 h:d894f4c124 os:ubuntu_22.04)
  Random seed: (defaulted to 1)
