// Seed: 2617867608
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri id_10,
    output tri0 id_11
);
  wire id_13;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    input logic id_2,
    input wand id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    output wire id_7,
    input wor id_8,
    output logic id_9,
    input supply1 id_10,
    output wire id_11,
    input wor id_12,
    input supply0 id_13,
    output supply0 id_14,
    input supply1 id_15
);
  always_latch id_9 <= id_2;
  module_0(
      id_15, id_14, id_10, id_1, id_1, id_3, id_8, id_12, id_14, id_14, id_14, id_6
  );
endmodule
