// Seed: 2109648436
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge "") force id_2[1>1] = 1'h0;
  assign id_2 = 1'd0 - id_2;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1-1] = 1'b0 - 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
  wire id_6;
endmodule
