# VerilogDesign-chess-game
 Designed and modeled CPU architecture within a FPGA using Verilog to implement a modern digital chess game
