// SPDX-License-Identifier: GPL-2.0
/* Copyright(c) 2022 - 2026 Mucse Corporation. */

#include <linux/pci.h>
#include <linux/delay.h>
#include <linux/sched.h>

#include "rnpm.h"
#include "rnpm_phy.h"
#include "rnpm_mbx.h"
#include "rnpm_pcs.h"
#include "rnpm_mbx_fw.h"

#define RNPM_N10_MAX_TX_QUEUES 128
#define RNPM_N10_MAX_RX_QUEUES 128

#define RNPM_N400_MAX_TX_QUEUES 16
#define RNPM_N400_MAX_RX_QUEUES 16

#define RNPM_N10_NCSI_RAR_ENTRIES (hw->ncsi_rar_entries) /*4*/
#define RNPM_N10_RAR_ENTRIES (128 - RNPM_N10_NCSI_RAR_ENTRIES)
#define RNPM_N10_MC_TBL_SIZE 128
#define RNPM_N10_MC_TBL_SIZE_MAC 8
#define RNPM_N10_VFT_TBL_SIZE 128
#define RNPM_N10_VFT_TBL_SIZE_MAC 1
#define RNPM_N10_RX_PB_SIZE 512
#define RNPM_N10_MSIX_VECTORS 64

static bool rnpm_mac_loopback(struct rnpm_hw *hw, bool en)
{
	struct rnpm_adapter *adapter = (struct rnpm_adapter *)hw->back;
	u32 val = 0, port = adapter->port;

	val = rd32(hw, RNPM_MAC_RX_CFG(port));
	if (en)
		val |= RNPM_LM;
	else
		val &= ~RNPM_LM;
	wr32(hw, RNPM_MAC_RX_CFG(port), val);

	return false;
}

static s32 rnpm_get_invariants_n10(struct rnpm_hw *hw)
{
	struct rnpm_mac_info *mac = &hw->mac;

	switch (hw->mode) {
	case MODE_NIC_MODE_1PORT_40G:
	case MODE_NIC_MODE_1PORT:
		mac->mc_location = rnpm_mc_location_nic;
		mac->mcft_size = RNPM_N10_MC_TBL_SIZE;
		mac->mc_filter_type = rnpm_mc_filter_type0;
		mac->vlan_location = rnpm_vlan_location_nic;
		mac->vft_size = RNPM_N10_VFT_TBL_SIZE;
		break;
	case MODE_NIC_MODE_2PORT:
	case MODE_NIC_MODE_4PORT:
		mac->mc_filter_type = rnpm_mc_filter_type4;
		mac->mc_location = rnpm_mc_location_mac;
		mac->mcft_size = RNPM_N10_MC_TBL_SIZE_MAC;
		mac->vlan_location = rnpm_vlan_location_mac;
		mac->vft_size = RNPM_N10_VFT_TBL_SIZE_MAC;
		break;
	}

	hw->usecstocount = hw->axi_mhz;
	hw->dma_split_size = RNPM_RXBUFFER_1536;
	hw->ncsi_vf_cpu_shm_pf_base = RNPM_VF_CPU_SHM_BASE_NR62;
	hw->ncsi_mc_count = RNPM_NCSI_MC_COUNT;
	hw->ncsi_vlan_count = RNPM_NCSI_VLAN_COUNT;
	mac->num_rar_entries = RNPM_N10_RAR_ENTRIES;
	mac->max_rx_queues = RNPM_N10_MAX_RX_QUEUES;
	mac->max_tx_queues = RNPM_N10_MAX_TX_QUEUES;
	mac->max_msix_vectors = RNPM_N10_MSIX_VECTORS;
	hw->wol_supported = WAKE_MAGIC;
	hw->feature_flags |=
		RNPM_NET_FEATURE_SG | RNPM_NET_FEATURE_TX_CHECKSUM |
		RNPM_NET_FEATURE_RX_CHECKSUM | RNPM_NET_FEATURE_TSO |
		RNPM_NET_FEATURE_TX_UDP_TUNNEL |
		RNPM_NET_FEATURE_VLAN_FILTER |
		/*RNPM_NET_FEATURE_VLAN_OFFLOAD |*/ RNPM_NET_FEATURE_TCAM |
		RNPM_NET_FEATURE_RX_HASH | RNPM_NET_FEATURE_RX_FCS;
	if (!hw->ncsi_en)
		hw->feature_flags |= RNPM_NET_FEATURE_VLAN_OFFLOAD;
	return 0;
}

static s32 rnpm_get_invariants_n400(struct rnpm_hw *hw)
{
	struct rnpm_mac_info *mac = &hw->mac;

	switch (hw->mode) {
	case MODE_NIC_MODE_1PORT_40G:
	case MODE_NIC_MODE_1PORT:
		mac->mc_location = rnpm_mc_location_nic;
		mac->mcft_size = RNPM_N10_MC_TBL_SIZE;
		mac->mc_filter_type = rnpm_mc_filter_type0;
		mac->vlan_location = rnpm_vlan_location_nic;
		mac->vft_size = RNPM_N10_VFT_TBL_SIZE;
		break;
	case MODE_NIC_MODE_2PORT:
	case MODE_NIC_MODE_4PORT:
		mac->mc_filter_type = rnpm_mc_filter_type4;
		mac->mc_location = rnpm_mc_location_mac;
		mac->mcft_size = RNPM_N10_MC_TBL_SIZE_MAC;
		mac->vlan_location = rnpm_vlan_location_mac;
		mac->vft_size = RNPM_N10_VFT_TBL_SIZE_MAC;

		break;
	}

	hw->usecstocount = hw->axi_mhz;
	hw->dma_split_size = RNPM_RXBUFFER_1536;
	hw->ncsi_vf_cpu_shm_pf_base = RNPM_VF_CPU_SHM_BASE_NR62;
	hw->ncsi_mc_count = RNPM_NCSI_MC_COUNT;
	hw->ncsi_vlan_count = RNPM_NCSI_VLAN_COUNT;
	mac->num_rar_entries = RNPM_N10_RAR_ENTRIES;
	mac->max_rx_queues = RNPM_N400_MAX_RX_QUEUES;
	mac->max_tx_queues = RNPM_N400_MAX_TX_QUEUES;
	mac->max_msix_vectors = RNPM_N10_MSIX_VECTORS;
	hw->wol_supported = WAKE_MAGIC;
	hw->feature_flags |=
		RNPM_NET_FEATURE_SG | RNPM_NET_FEATURE_TX_CHECKSUM |
		RNPM_NET_FEATURE_RX_CHECKSUM | RNPM_NET_FEATURE_TSO |
		RNPM_NET_FEATURE_TX_UDP_TUNNEL |
		RNPM_NET_FEATURE_VLAN_FILTER |
		/*RNPM_NET_FEATURE_VLAN_OFFLOAD |*/ RNPM_NET_FEATURE_TCAM |
		RNPM_NET_FEATURE_RX_HASH | RNPM_NET_FEATURE_RX_FCS;
	if (!hw->ncsi_en)
		hw->feature_flags |= RNPM_NET_FEATURE_VLAN_OFFLOAD;
	return 0;
}

/**
 *  rnpm_init_phy_ops_n10 - PHY/SFP specific init
 *  @hw: pointer to hardware structure
 *
 *  Initialize any function pointers that were not able to be
 *  set during get_invariants because the PHY/SFP type was
 *  not known.  Perform the SFP init if necessary.
 *
 **/
static s32 rnpm_init_phy_ops_n10(struct rnpm_hw *hw)
{
	s32 ret_val = 0;

	hw->phy.sfp_setup_needed = true;
	return ret_val;
}

/**
 *  rnpm_reinit_fdir_tables_n10 - Reinitialize Flow Director tables.
 *  @hw: pointer to hardware structure
 **/
s32 rnpm_reinit_fdir_tables_n10(struct rnpm_hw *hw)
{
	return 0;
}

/**
 *  rnpm_fdir_enable_n10 - Initialize Flow Director control registers
 *  @hw: pointer to hardware structure
 *  @fdirctrl: value to write to flow director control register
 **/
__maybe_unused static void rnpm_fdir_enable_n10(struct rnpm_hw *hw,
						u32 fdirctrl)
{
}

/*
 * These defines allow us to quickly generate all of the necessary instructions
 * in the function below by simply calling out RNPM_COMPUTE_SIG_HASH_ITERATION
 * for values 0 through 15
 */
#define RNPM_ATR_COMMON_HASH_KEY \
	(RNPM_ATR_BUCKET_HASH_KEY & RNPM_ATR_SIGNATURE_HASH_KEY)
#define RNPM_COMPUTE_SIG_HASH_ITERATION(_n) \
	do {                                \
	} while (0)

#define RNPM_COMPUTE_BKT_HASH_ITERATION(_n)                        \
	do {                                                       \
		u32 n = (_n);                                      \
		if (RNPM_ATR_BUCKET_HASH_KEY & (0x01 << n))        \
			bucket_hash ^= lo_hash_dword >> n;         \
		if (RNPM_ATR_BUCKET_HASH_KEY & (0x01 << (n + 16))) \
			bucket_hash ^= hi_hash_dword >> n;         \
	} while (0)

/*
 * These two macros are meant to address the fact that we have registers
 * that are either all or in part big-endian.  As a result on big-endian
 * systems we will end up byte swapping the value to little-endian before
 * it is byte swapped again and written to the hardware in the original
 * big-endian format.
 */
#define RNPM_STORE_AS_BE32(_value)                                     \
	(((u32)(_value) >> 24) | (((u32)(_value) & 0x00FF0000) >> 8) | \
	 (((u32)(_value) & 0x0000FF00) << 8) | ((u32)(_value) << 24))

#define RNPM_WRITE_REG_BE32(a, reg, value) \
	RNPM_WRITE_REG((a), (reg), RNPM_STORE_AS_BE32(ntohl(value)))

#define RNPM_STORE_AS_BE16(_value) \
	ntohs(((u16)(_value) >> 8) | ((u16)(_value) << 8))

/**
 *  rnpm_identify_phy_n10 - Get physical layer module
 *  @hw: pointer to hardware structure
 *
 *  Determines the physical layer module found on the current adapter.
 *  If PHY already detected, maintains current PHY type in hw struct,
 *  otherwise executes the PHY detection routine.
 **/
static s32 rnpm_identify_phy_n10(struct rnpm_hw *hw)
{
	hw->phy.type = rnpm_phy_sfp;
	return 0;
}

static s32 rnpm_identify_sfp_module_n10(struct rnpm_hw *hw)
{
	hw->phy.sfp_type = rnpm_sfp_type_da_cu;
	return 0;
}

/**
 *  rnpm_reset_hw_n10 - Perform hardware reset
 *  @hw: pointer to hardware structure
 *
 *  Resets the hardware by resetting the transmit and receive units, masks
 *  and clears all interrupts, perform a PHY reset, and perform a link (MAC)
 *  reset.
 **/
static s32 rnpm_reset_hw_n10(struct rnpm_hw *hw)
{
	s32 status = 0;

	/* Identify PHY and related function pointers */
	status = hw->phy.ops.init(hw);
	/* Setup SFP module if there is one present. */
	if (hw->phy.sfp_setup_needed)
		hw->phy.sfp_setup_needed = false;

	/* Reset PHY */
	if (!hw->phy.reset_disable && hw->phy.ops.reset)
		hw->phy.ops.reset(hw);
	if (!(hw->mac.mac_flags & RNPM_FLAGS_INIT_MAC_ADDRESS)) {
		rnpm_get_permtion_mac_addr(hw, hw->mac.perm_addr);
		memcpy(hw->mac.addr, hw->mac.perm_addr, ETH_ALEN);
	}

	hw->mac.num_rar_entries = RNPM_N10_RAR_ENTRIES;
	hw->mac.ops.init_rx_addrs(hw);
	return 0;
}

/**
 *  rnpm_start_hw_n10 - Prepare hardware for Tx/Rx
 *  @hw: pointer to hardware structure
 *
 *  Starts the hardware using the generic start_hw function
 *  and the generation start_hw function.
 *  Then performs revision-specific operations, if any.
 **/
static s32 rnpm_start_hw_n10(struct rnpm_hw *hw)
{
	s32 ret_val = 0;

	ret_val = rnpm_start_hw_generic(hw);
	if (ret_val != 0)
		goto out;
	wr32(hw, RNPM_ETH_ERR_MASK_VECTOR,
	     INNER_L4_BIT /* | PKT_LEN_ERR | HDR_LEN_ERR */);
	wr32(hw, RNPM_ETH_BYPASS, 0);
	wr32(hw, RNPM_ETH_DEFAULT_RX_RING, 0);
	/* DMA common Registers */
	wr32(hw, RNPM_DMA_CONFIG, DMA_VEB_BYPASS);

	// enable-dma-axi
	//wr32(hw, RNPM_DMA_AXI_EN, (RX_AXI_RW_EN | TX_AXI_RW_EN));

out:
	return ret_val;
}

/**
 *  rnpm_get_media_type_n10 - Get media type
 *  @hw: pointer to hardware structure
 *
 *  Returns the media type (fiber, copper, backplane)
 **/
static enum rnpm_media_type rnpm_get_media_type_n10(struct rnpm_hw *hw)
{
	enum rnpm_media_type media_type = rnpm_media_type_fiber;

	return media_type;
}

static struct rnpm_phy_operations phy_ops_n10 = {
	.identify = &rnpm_identify_phy_n10,
	.identify_sfp = &rnpm_identify_sfp_module_n10,
	.init = &rnpm_init_phy_ops_n10,
	.reset = &rnpm_reset_phy_generic,
	.read_reg = &rnpm_read_phy_reg_generic,
	.write_reg = &rnpm_write_phy_reg_generic,
	.setup_link = &rnpm_setup_phy_link_generic,
	.setup_link_speed = &rnpm_setup_phy_link_speed_generic,
	.get_mdix_cap = &rnpm_get_mdix_cap_generic,
};

static struct rnpm_mac_operations mac_ops_n10 = {
	.init_hw = &rnpm_init_hw_generic,
	.reset_hw = &rnpm_reset_hw_n10,
	.start_hw = &rnpm_start_hw_n10,
	.clear_hw_cntrs = &rnpm_clear_hw_cntrs_generic,
	.get_media_type = &rnpm_get_media_type_n10,
	.get_mac_addr = &rnpm_get_mac_addr_generic,
	.setup_link = &rnpm_setup_phy_link_speed_generic,
	.power_down = &rnpm_power_down_phy_generic,
	.sfp_tx_dis = &rnpm_sfp_tx_dis_generic,
	.check_link = &rnpm_check_mac_link_generic,
	.set_rar = &rnpm_set_rar_generic,
	.set_rar_mac = &rnpm_set_rar_mac,
	.clear_rar = &rnpm_clear_rar_generic,
	.clear_rar_mac = &rnpm_clear_rar_mac,
	.set_vmdq = &rnpm_set_vmdq_generic,
	.clear_vmdq = &rnpm_clear_vmdq_generic,
	.init_rx_addrs = &rnpm_init_rx_addrs_generic,
	.update_mc_addr_list = &rnpm_update_mutiport_mc_addr_list_generic,
	.enable_mc = &rnpm_enable_mc_generic,
	.disable_mc = &rnpm_disable_mc_generic,
	.clear_vfta = &rnpm_clear_vfta_generic,
	.set_vfta = &rnpm_set_vfta_generic,
	.set_vfta_mac = &rnpm_set_vfta_mac_generic,
	.init_uta_tables = &rnpm_init_uta_tables_generic,
	.fc_enable = &rnpm_fc_enable_generic,
	.setup_fc = &rnpm_setup_fc,
	.get_thermal_sensor_data = &rnpm_get_thermal_sensor_data_generic,
	.init_thermal_sensor_thresh =
		&rnpm_init_thermal_sensor_thresh_generic,
	.mac_loopback = &rnpm_mac_loopback,
};

/* n10 */
struct rnpm_info rnpm_n10_info = {
	.one_pf_with_two_dma = false,
	.total_queue_pair_cnts = RNPM_N10_MAX_TX_QUEUES,
	.queue_depth = RNPM_DEFAULT_TXD,
	.total_msix_table = 64,
	.coalesce.tx_work_limit = RNPM_DEFAULT_TX_WORK,
	.coalesce.rx_usecs = RNPM_DEFAULT_LOW_RX_USEC,
	.coalesce.rx_frames = 1,
	.coalesce.tx_usecs = 100,
	.coalesce.tx_frames = RNPM_TX_PKT_POLL_BUDGET,
	.total_layer2_count = RNPM_MAX_LAYER2_FILTERS,
	.total_tuple5_count = RNPM_MAX_TCAM_FILTERS,
#ifdef RNPM_FIX_MAC_PADDING
	.mac_padding = true,
#endif
	.adapter_cnt = 4,
	.rss_type = rnpm_rss_n10,
	.get_invariants = &rnpm_get_invariants_n10,
	.mac_ops = &mac_ops_n10,
	.phy_ops = &phy_ops_n10,
	.mbx_ops = &mbx_ops_generic,
	.pcs_ops = &pcs_ops_generic,
};

/* n10 */
struct rnpm_info rnpm_n400_4x1G_info = {
	.one_pf_with_two_dma = false,
	.total_queue_pair_cnts = RNPM_N400_MAX_TX_QUEUES,
	.queue_depth = RNPM_N400_DEFAULT_TXD,
	.total_msix_table = 17,
	.coalesce.tx_work_limit = RNPM_DEFAULT_TX_WORK,
	.coalesce.rx_usecs = RNPM_DEFAULT_LOW_RX_USEC,
	.coalesce.rx_frames = 1,
	.coalesce.tx_usecs = 200,
	.coalesce.tx_frames = RNPM_TX_PKT_POLL_BUDGET,
	.total_layer2_count = RNPM_MAX_LAYER2_FILTERS,
	.total_tuple5_count = RNPM_MAX_TCAM_FILTERS,
#ifdef RNPM_FIX_MAC_PADDING
	.mac_padding = false,
#endif
	.adapter_cnt = 2,
	.rss_type = rnpm_rss_n10,
	.get_invariants = &rnpm_get_invariants_n400,
	.mac_ops = &mac_ops_n10,
	.phy_ops = &phy_ops_n10,
	.mbx_ops = &mbx_ops_generic,
	.pcs_ops = &pcs_ops_generic,
};
