<stg><name>convolution_3</name>


<trans_list>

<trans id="3759" from="1" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5294" from="2" to="768">
<condition id="821">
<or_exp><and_exp><literal name="exitcond_flatten5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5295" from="2" to="3">
<condition id="1587">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="4529" from="3" to="4">
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4530" from="4" to="5">
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4531" from="5" to="6">
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4532" from="6" to="7">
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4533" from="7" to="8">
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4534" from="8" to="9">
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4535" from="9" to="10">
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4536" from="10" to="11">
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="11" to="12">
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="12" to="13">
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4539" from="13" to="14">
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4540" from="14" to="15">
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4541" from="15" to="16">
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4542" from="16" to="17">
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4543" from="17" to="18">
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4544" from="18" to="19">
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4545" from="19" to="20">
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4546" from="20" to="21">
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4547" from="21" to="22">
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4548" from="22" to="23">
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4549" from="23" to="24">
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4550" from="24" to="25">
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4551" from="25" to="26">
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4552" from="26" to="27">
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4553" from="27" to="28">
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4554" from="28" to="29">
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="29" to="30">
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="30" to="31">
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4557" from="31" to="32">
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4558" from="32" to="33">
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4559" from="33" to="34">
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4560" from="34" to="35">
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4561" from="35" to="36">
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4562" from="36" to="37">
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4563" from="37" to="38">
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4564" from="38" to="39">
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4565" from="39" to="40">
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4566" from="40" to="41">
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4567" from="41" to="42">
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4568" from="42" to="43">
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4569" from="43" to="44">
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4570" from="44" to="45">
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4571" from="45" to="46">
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4572" from="46" to="47">
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4573" from="47" to="48">
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4574" from="48" to="49">
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4575" from="49" to="50">
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4576" from="50" to="51">
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4577" from="51" to="52">
<condition id="870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4578" from="52" to="53">
<condition id="871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4579" from="53" to="54">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4580" from="54" to="55">
<condition id="873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4581" from="55" to="56">
<condition id="874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4582" from="56" to="57">
<condition id="875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4583" from="57" to="58">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4584" from="58" to="59">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4585" from="59" to="60">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4586" from="60" to="61">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4587" from="61" to="62">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4588" from="62" to="63">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4589" from="63" to="64">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4590" from="64" to="65">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4591" from="65" to="66">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4592" from="66" to="67">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4593" from="67" to="68">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="68" to="69">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="69" to="70">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="70" to="71">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="71" to="72">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4598" from="72" to="73">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4599" from="73" to="74">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4600" from="74" to="75">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4601" from="75" to="76">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4602" from="76" to="77">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4603" from="77" to="78">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4604" from="78" to="79">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4605" from="79" to="80">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4606" from="80" to="81">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4607" from="81" to="82">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4608" from="82" to="83">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4609" from="83" to="84">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4610" from="84" to="85">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4611" from="85" to="86">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4612" from="86" to="87">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4613" from="87" to="88">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4614" from="88" to="89">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4615" from="89" to="90">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4616" from="90" to="91">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="91" to="92">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="92" to="93">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4619" from="93" to="94">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4620" from="94" to="95">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4621" from="95" to="96">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4622" from="96" to="97">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4623" from="97" to="98">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4624" from="98" to="99">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4625" from="99" to="100">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4626" from="100" to="101">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4627" from="101" to="102">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4628" from="102" to="103">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4629" from="103" to="104">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4630" from="104" to="105">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4631" from="105" to="106">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4632" from="106" to="107">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="107" to="108">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="108" to="109">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="109" to="110">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="110" to="111">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="111" to="112">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4638" from="112" to="113">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4639" from="113" to="114">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4640" from="114" to="115">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4641" from="115" to="116">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4642" from="116" to="117">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4643" from="117" to="118">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4644" from="118" to="119">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4645" from="119" to="120">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4646" from="120" to="121">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4647" from="121" to="122">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4648" from="122" to="123">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4649" from="123" to="124">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4650" from="124" to="125">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4651" from="125" to="126">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4652" from="126" to="127">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4653" from="127" to="128">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4654" from="128" to="129">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4655" from="129" to="130">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4656" from="130" to="131">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="131" to="132">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="132" to="133">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4659" from="133" to="134">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4660" from="134" to="135">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4661" from="135" to="136">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4662" from="136" to="137">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4663" from="137" to="138">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4664" from="138" to="139">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4665" from="139" to="140">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4666" from="140" to="141">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4667" from="141" to="142">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4668" from="142" to="143">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4669" from="143" to="144">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4670" from="144" to="145">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4671" from="145" to="146">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4672" from="146" to="147">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4673" from="147" to="148">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4674" from="148" to="149">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4675" from="149" to="150">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4676" from="150" to="151">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4677" from="151" to="152">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4678" from="152" to="153">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4679" from="153" to="154">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4680" from="154" to="155">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4681" from="155" to="156">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4682" from="156" to="157">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4683" from="157" to="158">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4684" from="158" to="159">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4685" from="159" to="160">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4686" from="160" to="161">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4687" from="161" to="162">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4688" from="162" to="163">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4689" from="163" to="164">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4690" from="164" to="165">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4691" from="165" to="166">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4692" from="166" to="167">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4693" from="167" to="168">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4694" from="168" to="169">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4695" from="169" to="170">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4696" from="170" to="171">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4697" from="171" to="172">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4698" from="172" to="173">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4699" from="173" to="174">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4700" from="174" to="175">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4701" from="175" to="176">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4702" from="176" to="177">
<condition id="995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4703" from="177" to="178">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4704" from="178" to="179">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4705" from="179" to="180">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4706" from="180" to="181">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4707" from="181" to="182">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4708" from="182" to="183">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4709" from="183" to="184">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4710" from="184" to="185">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4711" from="185" to="186">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4712" from="186" to="187">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4713" from="187" to="188">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4714" from="188" to="189">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="189" to="190">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="190" to="191">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="191" to="192">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4718" from="192" to="193">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4719" from="193" to="194">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4720" from="194" to="195">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4721" from="195" to="196">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4722" from="196" to="197">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4723" from="197" to="198">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4724" from="198" to="199">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4725" from="199" to="200">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4726" from="200" to="201">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4727" from="201" to="202">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4728" from="202" to="203">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4729" from="203" to="204">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4730" from="204" to="205">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4731" from="205" to="206">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4732" from="206" to="207">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4733" from="207" to="208">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4734" from="208" to="209">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4735" from="209" to="210">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4736" from="210" to="211">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4737" from="211" to="212">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4738" from="212" to="213">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4739" from="213" to="214">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4740" from="214" to="215">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4741" from="215" to="216">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4742" from="216" to="217">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4743" from="217" to="218">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4744" from="218" to="219">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4745" from="219" to="220">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4746" from="220" to="221">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4747" from="221" to="222">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4748" from="222" to="223">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4749" from="223" to="224">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4750" from="224" to="225">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4751" from="225" to="226">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4752" from="226" to="227">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4753" from="227" to="228">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4754" from="228" to="229">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4755" from="229" to="230">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4756" from="230" to="231">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4757" from="231" to="232">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4758" from="232" to="233">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4759" from="233" to="234">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4760" from="234" to="235">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4761" from="235" to="236">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4762" from="236" to="237">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4763" from="237" to="238">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4764" from="238" to="239">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4765" from="239" to="240">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4766" from="240" to="241">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4767" from="241" to="242">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4768" from="242" to="243">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4769" from="243" to="244">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4770" from="244" to="245">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4771" from="245" to="246">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4772" from="246" to="247">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4773" from="247" to="248">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4774" from="248" to="249">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4775" from="249" to="250">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4776" from="250" to="251">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4777" from="251" to="252">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4778" from="252" to="253">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4779" from="253" to="254">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4780" from="254" to="255">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4781" from="255" to="256">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4782" from="256" to="257">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4783" from="257" to="258">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4784" from="258" to="259">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4785" from="259" to="260">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4786" from="260" to="261">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4787" from="261" to="262">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4788" from="262" to="263">
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4789" from="263" to="264">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4790" from="264" to="265">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4791" from="265" to="266">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4792" from="266" to="267">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4793" from="267" to="268">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4794" from="268" to="269">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4795" from="269" to="270">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4796" from="270" to="271">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4797" from="271" to="272">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4798" from="272" to="273">
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4799" from="273" to="274">
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4800" from="274" to="275">
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4801" from="275" to="276">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4802" from="276" to="277">
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4803" from="277" to="278">
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4804" from="278" to="279">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4805" from="279" to="280">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4806" from="280" to="281">
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4807" from="281" to="282">
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4808" from="282" to="283">
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4809" from="283" to="284">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4810" from="284" to="285">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4811" from="285" to="286">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4812" from="286" to="287">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4813" from="287" to="288">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4814" from="288" to="289">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4815" from="289" to="290">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4816" from="290" to="291">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4817" from="291" to="292">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4818" from="292" to="293">
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4819" from="293" to="294">
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4820" from="294" to="295">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4821" from="295" to="296">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4822" from="296" to="297">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4823" from="297" to="298">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4824" from="298" to="299">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4825" from="299" to="300">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4826" from="300" to="301">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4827" from="301" to="302">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4828" from="302" to="303">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4829" from="303" to="304">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4830" from="304" to="305">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4831" from="305" to="306">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4832" from="306" to="307">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4833" from="307" to="308">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4834" from="308" to="309">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4835" from="309" to="310">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4836" from="310" to="311">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4837" from="311" to="312">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4838" from="312" to="313">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4839" from="313" to="314">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4840" from="314" to="315">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4841" from="315" to="316">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4842" from="316" to="317">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4843" from="317" to="318">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4844" from="318" to="319">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4845" from="319" to="320">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4846" from="320" to="321">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4847" from="321" to="322">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4848" from="322" to="323">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4849" from="323" to="324">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4850" from="324" to="325">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4851" from="325" to="326">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4852" from="326" to="327">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4853" from="327" to="328">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4854" from="328" to="329">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4855" from="329" to="330">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4856" from="330" to="331">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4857" from="331" to="332">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4858" from="332" to="333">
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4859" from="333" to="334">
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4860" from="334" to="335">
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4861" from="335" to="336">
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4862" from="336" to="337">
<condition id="1155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4863" from="337" to="338">
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4864" from="338" to="339">
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4865" from="339" to="340">
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4866" from="340" to="341">
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4867" from="341" to="342">
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4868" from="342" to="343">
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4869" from="343" to="344">
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4870" from="344" to="345">
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4871" from="345" to="346">
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4872" from="346" to="347">
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4873" from="347" to="348">
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4874" from="348" to="349">
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4875" from="349" to="350">
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4876" from="350" to="351">
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4877" from="351" to="352">
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4878" from="352" to="353">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4879" from="353" to="354">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4880" from="354" to="355">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4881" from="355" to="356">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4882" from="356" to="357">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4883" from="357" to="358">
<condition id="1176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4884" from="358" to="359">
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4885" from="359" to="360">
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4886" from="360" to="361">
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4887" from="361" to="362">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4888" from="362" to="363">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4889" from="363" to="364">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4890" from="364" to="365">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4891" from="365" to="366">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4892" from="366" to="367">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4893" from="367" to="368">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4894" from="368" to="369">
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4895" from="369" to="370">
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4896" from="370" to="371">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4897" from="371" to="372">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4898" from="372" to="373">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4899" from="373" to="374">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4900" from="374" to="375">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4901" from="375" to="376">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4902" from="376" to="377">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4903" from="377" to="378">
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4904" from="378" to="379">
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4905" from="379" to="380">
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4906" from="380" to="381">
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4907" from="381" to="382">
<condition id="1200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4908" from="382" to="383">
<condition id="1201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4909" from="383" to="384">
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4910" from="384" to="385">
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4911" from="385" to="386">
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4912" from="386" to="387">
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4913" from="387" to="388">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4914" from="388" to="389">
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4915" from="389" to="390">
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4916" from="390" to="391">
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4917" from="391" to="392">
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4918" from="392" to="393">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4919" from="393" to="394">
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4920" from="394" to="395">
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4921" from="395" to="396">
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4922" from="396" to="397">
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4923" from="397" to="398">
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4924" from="398" to="399">
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4925" from="399" to="400">
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4926" from="400" to="401">
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4927" from="401" to="402">
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4928" from="402" to="403">
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4929" from="403" to="404">
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4930" from="404" to="405">
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4931" from="405" to="406">
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4932" from="406" to="407">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4933" from="407" to="408">
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4934" from="408" to="409">
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4935" from="409" to="410">
<condition id="1228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4936" from="410" to="411">
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4937" from="411" to="412">
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4938" from="412" to="413">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4939" from="413" to="414">
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4940" from="414" to="415">
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4941" from="415" to="416">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4942" from="416" to="417">
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4943" from="417" to="418">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4944" from="418" to="419">
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4945" from="419" to="420">
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4946" from="420" to="421">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4947" from="421" to="422">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4948" from="422" to="423">
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4949" from="423" to="424">
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4950" from="424" to="425">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4951" from="425" to="426">
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4952" from="426" to="427">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4953" from="427" to="428">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4954" from="428" to="429">
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4955" from="429" to="430">
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4956" from="430" to="431">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4957" from="431" to="432">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4958" from="432" to="433">
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4959" from="433" to="434">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4960" from="434" to="435">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4961" from="435" to="436">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4962" from="436" to="437">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4963" from="437" to="438">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4964" from="438" to="439">
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4965" from="439" to="440">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4966" from="440" to="441">
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4967" from="441" to="442">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4968" from="442" to="443">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4969" from="443" to="444">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4970" from="444" to="445">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4971" from="445" to="446">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4972" from="446" to="447">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4973" from="447" to="448">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4974" from="448" to="449">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4975" from="449" to="450">
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4976" from="450" to="451">
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4977" from="451" to="452">
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4978" from="452" to="453">
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4979" from="453" to="454">
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4980" from="454" to="455">
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4981" from="455" to="456">
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4982" from="456" to="457">
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4983" from="457" to="458">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4984" from="458" to="459">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4985" from="459" to="460">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4986" from="460" to="461">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4987" from="461" to="462">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4988" from="462" to="463">
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4989" from="463" to="464">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4990" from="464" to="465">
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4991" from="465" to="466">
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4992" from="466" to="467">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4993" from="467" to="468">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="468" to="469">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="469" to="470">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="470" to="471">
<condition id="1289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="471" to="472">
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4998" from="472" to="473">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4999" from="473" to="474">
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5000" from="474" to="475">
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5001" from="475" to="476">
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5002" from="476" to="477">
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5003" from="477" to="478">
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5004" from="478" to="479">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5005" from="479" to="480">
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5006" from="480" to="481">
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5007" from="481" to="482">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5008" from="482" to="483">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5009" from="483" to="484">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5010" from="484" to="485">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5011" from="485" to="486">
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5012" from="486" to="487">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5013" from="487" to="488">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5014" from="488" to="489">
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5015" from="489" to="490">
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5016" from="490" to="491">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5017" from="491" to="492">
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5018" from="492" to="493">
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5019" from="493" to="494">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5020" from="494" to="495">
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5021" from="495" to="496">
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5022" from="496" to="497">
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5023" from="497" to="498">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5024" from="498" to="499">
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5025" from="499" to="500">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5026" from="500" to="501">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5027" from="501" to="502">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5028" from="502" to="503">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5029" from="503" to="504">
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5030" from="504" to="505">
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5031" from="505" to="506">
<condition id="1324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5032" from="506" to="507">
<condition id="1325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5033" from="507" to="508">
<condition id="1326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5034" from="508" to="509">
<condition id="1327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5035" from="509" to="510">
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5036" from="510" to="511">
<condition id="1329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5037" from="511" to="512">
<condition id="1330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5038" from="512" to="513">
<condition id="1331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5039" from="513" to="514">
<condition id="1332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5040" from="514" to="515">
<condition id="1333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5041" from="515" to="516">
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5042" from="516" to="517">
<condition id="1335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5043" from="517" to="518">
<condition id="1336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5044" from="518" to="519">
<condition id="1337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5045" from="519" to="520">
<condition id="1338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5046" from="520" to="521">
<condition id="1339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5047" from="521" to="522">
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5048" from="522" to="523">
<condition id="1341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5049" from="523" to="524">
<condition id="1342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5050" from="524" to="525">
<condition id="1343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5051" from="525" to="526">
<condition id="1344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5052" from="526" to="527">
<condition id="1345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5053" from="527" to="528">
<condition id="1346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5054" from="528" to="529">
<condition id="1347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5055" from="529" to="530">
<condition id="1348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5056" from="530" to="531">
<condition id="1349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5057" from="531" to="532">
<condition id="1350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5058" from="532" to="533">
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5059" from="533" to="534">
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5060" from="534" to="535">
<condition id="1353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5061" from="535" to="536">
<condition id="1354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5062" from="536" to="537">
<condition id="1355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5063" from="537" to="538">
<condition id="1356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5064" from="538" to="539">
<condition id="1357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5065" from="539" to="540">
<condition id="1358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5066" from="540" to="541">
<condition id="1359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5067" from="541" to="542">
<condition id="1360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5068" from="542" to="543">
<condition id="1361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5069" from="543" to="544">
<condition id="1362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5070" from="544" to="545">
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5071" from="545" to="546">
<condition id="1364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5072" from="546" to="547">
<condition id="1365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5073" from="547" to="548">
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5074" from="548" to="549">
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5075" from="549" to="550">
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="550" to="551">
<condition id="1369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="551" to="552">
<condition id="1370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5078" from="552" to="553">
<condition id="1371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5079" from="553" to="554">
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5080" from="554" to="555">
<condition id="1373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5081" from="555" to="556">
<condition id="1374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5082" from="556" to="557">
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5083" from="557" to="558">
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5084" from="558" to="559">
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5085" from="559" to="560">
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5086" from="560" to="561">
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5087" from="561" to="562">
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5088" from="562" to="563">
<condition id="1381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5089" from="563" to="564">
<condition id="1382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5090" from="564" to="565">
<condition id="1383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5091" from="565" to="566">
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5092" from="566" to="567">
<condition id="1385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5093" from="567" to="568">
<condition id="1386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5094" from="568" to="569">
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5095" from="569" to="570">
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5096" from="570" to="571">
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="571" to="572">
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="572" to="573">
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5099" from="573" to="574">
<condition id="1392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5100" from="574" to="575">
<condition id="1393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5101" from="575" to="576">
<condition id="1394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5102" from="576" to="577">
<condition id="1395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5103" from="577" to="578">
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5104" from="578" to="579">
<condition id="1397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5105" from="579" to="580">
<condition id="1398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5106" from="580" to="581">
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5107" from="581" to="582">
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5108" from="582" to="583">
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5109" from="583" to="584">
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5110" from="584" to="585">
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5111" from="585" to="586">
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5112" from="586" to="587">
<condition id="1405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="587" to="588">
<condition id="1406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="588" to="589">
<condition id="1407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="589" to="590">
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="590" to="591">
<condition id="1409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="591" to="592">
<condition id="1410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5118" from="592" to="593">
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5119" from="593" to="594">
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5120" from="594" to="595">
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5121" from="595" to="596">
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5122" from="596" to="597">
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5123" from="597" to="598">
<condition id="1416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5124" from="598" to="599">
<condition id="1417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5125" from="599" to="600">
<condition id="1418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5126" from="600" to="601">
<condition id="1419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5127" from="601" to="602">
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5128" from="602" to="603">
<condition id="1421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5129" from="603" to="604">
<condition id="1422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5130" from="604" to="605">
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5131" from="605" to="606">
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5132" from="606" to="607">
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5133" from="607" to="608">
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5134" from="608" to="609">
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5135" from="609" to="610">
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5136" from="610" to="611">
<condition id="1429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="611" to="612">
<condition id="1430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="612" to="613">
<condition id="1431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5139" from="613" to="614">
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5140" from="614" to="615">
<condition id="1433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5141" from="615" to="616">
<condition id="1434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5142" from="616" to="617">
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5143" from="617" to="618">
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5144" from="618" to="619">
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5145" from="619" to="620">
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5146" from="620" to="621">
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5147" from="621" to="622">
<condition id="1440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5148" from="622" to="623">
<condition id="1441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5149" from="623" to="624">
<condition id="1442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5150" from="624" to="625">
<condition id="1443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5151" from="625" to="626">
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5152" from="626" to="627">
<condition id="1445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="627" to="628">
<condition id="1446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="628" to="629">
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="629" to="630">
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="630" to="631">
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="631" to="632">
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5158" from="632" to="633">
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5159" from="633" to="634">
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5160" from="634" to="635">
<condition id="1453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5161" from="635" to="636">
<condition id="1454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5162" from="636" to="637">
<condition id="1455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5163" from="637" to="638">
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5164" from="638" to="639">
<condition id="1457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5165" from="639" to="640">
<condition id="1458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5166" from="640" to="641">
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5167" from="641" to="642">
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5168" from="642" to="643">
<condition id="1461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5169" from="643" to="644">
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5170" from="644" to="645">
<condition id="1463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5171" from="645" to="646">
<condition id="1464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5172" from="646" to="647">
<condition id="1465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5173" from="647" to="648">
<condition id="1466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5174" from="648" to="649">
<condition id="1467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5175" from="649" to="650">
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5176" from="650" to="651">
<condition id="1469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="651" to="652">
<condition id="1470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="652" to="653">
<condition id="1471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5179" from="653" to="654">
<condition id="1472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5180" from="654" to="655">
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5181" from="655" to="656">
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5182" from="656" to="657">
<condition id="1475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5183" from="657" to="658">
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5184" from="658" to="659">
<condition id="1477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5185" from="659" to="660">
<condition id="1478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5186" from="660" to="661">
<condition id="1479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5187" from="661" to="662">
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5188" from="662" to="663">
<condition id="1481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5189" from="663" to="664">
<condition id="1482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5190" from="664" to="665">
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5191" from="665" to="666">
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5192" from="666" to="667">
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="667" to="668">
<condition id="1486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="668" to="669">
<condition id="1487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="669" to="670">
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="670" to="671">
<condition id="1489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="671" to="672">
<condition id="1490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5198" from="672" to="673">
<condition id="1491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5199" from="673" to="674">
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5200" from="674" to="675">
<condition id="1493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5201" from="675" to="676">
<condition id="1494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5202" from="676" to="677">
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5203" from="677" to="678">
<condition id="1496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5204" from="678" to="679">
<condition id="1497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5205" from="679" to="680">
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5206" from="680" to="681">
<condition id="1499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5207" from="681" to="682">
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5208" from="682" to="683">
<condition id="1501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5209" from="683" to="684">
<condition id="1502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5210" from="684" to="685">
<condition id="1503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5211" from="685" to="686">
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5212" from="686" to="687">
<condition id="1505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5213" from="687" to="688">
<condition id="1506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5214" from="688" to="689">
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5215" from="689" to="690">
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5216" from="690" to="691">
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="691" to="692">
<condition id="1510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="692" to="693">
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5219" from="693" to="694">
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5220" from="694" to="695">
<condition id="1513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5221" from="695" to="696">
<condition id="1514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5222" from="696" to="697">
<condition id="1515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5223" from="697" to="698">
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5224" from="698" to="699">
<condition id="1517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5225" from="699" to="700">
<condition id="1518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5226" from="700" to="701">
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5227" from="701" to="702">
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5228" from="702" to="703">
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5229" from="703" to="704">
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5230" from="704" to="705">
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5231" from="705" to="706">
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5232" from="706" to="707">
<condition id="1525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5233" from="707" to="708">
<condition id="1526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5234" from="708" to="709">
<condition id="1527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5235" from="709" to="710">
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5236" from="710" to="711">
<condition id="1529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5237" from="711" to="712">
<condition id="1530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5238" from="712" to="713">
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5239" from="713" to="714">
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5240" from="714" to="715">
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5241" from="715" to="716">
<condition id="1534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5242" from="716" to="717">
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5243" from="717" to="718">
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5244" from="718" to="719">
<condition id="1537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5245" from="719" to="720">
<condition id="1538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5246" from="720" to="721">
<condition id="1539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5247" from="721" to="722">
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5248" from="722" to="723">
<condition id="1541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5249" from="723" to="724">
<condition id="1542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5250" from="724" to="725">
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5251" from="725" to="726">
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5252" from="726" to="727">
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5253" from="727" to="728">
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5254" from="728" to="729">
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5255" from="729" to="730">
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5256" from="730" to="731">
<condition id="1549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="731" to="732">
<condition id="1550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="732" to="733">
<condition id="1551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5259" from="733" to="734">
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5260" from="734" to="735">
<condition id="1553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5261" from="735" to="736">
<condition id="1554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5262" from="736" to="737">
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5263" from="737" to="738">
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5264" from="738" to="739">
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5265" from="739" to="740">
<condition id="1558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5266" from="740" to="741">
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5267" from="741" to="742">
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5268" from="742" to="743">
<condition id="1561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5269" from="743" to="744">
<condition id="1562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5270" from="744" to="745">
<condition id="1563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5271" from="745" to="746">
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5272" from="746" to="747">
<condition id="1565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5273" from="747" to="748">
<condition id="1566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="748" to="749">
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="749" to="750">
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="750" to="751">
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="751" to="752">
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5278" from="752" to="753">
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5279" from="753" to="754">
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5280" from="754" to="755">
<condition id="1573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5281" from="755" to="756">
<condition id="1574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5282" from="756" to="757">
<condition id="1575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5283" from="757" to="758">
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5284" from="758" to="759">
<condition id="1577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5285" from="759" to="760">
<condition id="1578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5286" from="760" to="761">
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5287" from="761" to="762">
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5288" from="762" to="763">
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5289" from="763" to="764">
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5290" from="764" to="765">
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5291" from="765" to="766">
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5292" from="766" to="767">
<condition id="1585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5293" from="767" to="2">
<condition id="1586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="769" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="770" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader7:0  %indvar_flatten5 = phi i11 [ 0, %0 ], [ %indvar_flatten_next5, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader7:1  %co = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader7:2  %indvar_flatten = phi i8 [ 0, %0 ], [ %indvar_flatten_next, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:3  %h = phi i4 [ 0, %0 ], [ %tmp_mid2_63, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader7:4  %w = phi i4 [ 0, %0 ], [ %w_4, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:5  %h_3 = add i4 %h, 1

]]></Node>
<StgValue><ssdm name="h_3"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:6  %tmp_49_2 = add i4 %h, 2

]]></Node>
<StgValue><ssdm name="tmp_49_2"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:7  %tmp_49_3 = add i4 %h, 3

]]></Node>
<StgValue><ssdm name="tmp_49_3"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:8  %tmp_49_4 = add i4 %h, 4

]]></Node>
<StgValue><ssdm name="tmp_49_4"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:9  %exitcond_flatten5 = icmp eq i11 %indvar_flatten5, -448

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:10  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader7:11  %indvar_flatten_next5 = add i11 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:12  br i1 %exitcond_flatten5, label %1, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8.preheader:0  %co_3 = add i5 1, %co

]]></Node>
<StgValue><ssdm name="co_3"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8.preheader:1  %exitcond_flatten = icmp eq i8 %indvar_flatten, 100

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:2  %h_mid = select i1 %exitcond_flatten, i4 0, i4 %h

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader8.preheader:3  %tmp_mid2_v = select i1 %exitcond_flatten, i5 %co_3, i5 %co

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="13" op_0_bw="5">
<![CDATA[
.preheader8.preheader:5  %tmp_mid2_cast = zext i5 %tmp_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:17  %tmp_169 = mul i13 150, %tmp_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:473  %tmp_50_1_mid = select i1 %exitcond_flatten, i4 1, i4 %h_3

]]></Node>
<StgValue><ssdm name="tmp_50_1_mid"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:474  %tmp_50_2_mid = select i1 %exitcond_flatten, i4 2, i4 %tmp_49_2

]]></Node>
<StgValue><ssdm name="tmp_50_2_mid"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:475  %tmp_50_3_mid = select i1 %exitcond_flatten, i4 3, i4 %tmp_49_3

]]></Node>
<StgValue><ssdm name="tmp_50_3_mid"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:476  %tmp_50_4_mid = select i1 %exitcond_flatten, i4 4, i4 %tmp_49_4

]]></Node>
<StgValue><ssdm name="tmp_50_4_mid"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8.preheader:477  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:478  %exitcond = icmp eq i4 %w, -6

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8.preheader:479  %exitcond3_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond3_mid"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:480  %h_4_dup = add i4 1, %h_mid

]]></Node>
<StgValue><ssdm name="h_4_dup"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader8.preheader:481  %tmp_322 = or i1 %exitcond3_mid, %exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:482  %w_mid2 = select i1 %tmp_322, i4 0, i4 %w

]]></Node>
<StgValue><ssdm name="w_mid2"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:483  %tmp_mid2_63 = select i1 %exitcond3_mid, i4 %h_4_dup, i4 %h_mid

]]></Node>
<StgValue><ssdm name="tmp_mid2_63"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:500  %h_4_mid1 = add i4 2, %h_mid

]]></Node>
<StgValue><ssdm name="h_4_mid1"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:501  %tmp_50_1_mid2 = select i1 %exitcond3_mid, i4 %h_4_mid1, i4 %tmp_50_1_mid

]]></Node>
<StgValue><ssdm name="tmp_50_1_mid2"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:512  %tmp_49_2_mid1 = add i4 3, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_49_2_mid1"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:513  %tmp_50_2_mid2 = select i1 %exitcond3_mid, i4 %tmp_49_2_mid1, i4 %tmp_50_2_mid

]]></Node>
<StgValue><ssdm name="tmp_50_2_mid2"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:524  %tmp_49_3_mid1 = add i4 4, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_49_3_mid1"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:525  %tmp_50_3_mid2 = select i1 %exitcond3_mid, i4 %tmp_49_3_mid1, i4 %tmp_50_3_mid

]]></Node>
<StgValue><ssdm name="tmp_50_3_mid2"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:536  %tmp_49_4_mid1 = add i4 5, %h_mid

]]></Node>
<StgValue><ssdm name="tmp_49_4_mid1"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:537  %tmp_50_4_mid2 = select i1 %exitcond3_mid, i4 %tmp_49_4_mid1, i4 %tmp_50_4_mid

]]></Node>
<StgValue><ssdm name="tmp_50_4_mid2"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8.preheader:1617  %indvar_flatten_op = add i8 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader8.preheader:1618  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="810" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader8.preheader:6  %tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_mid2_v, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="811" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
.preheader8.preheader:7  %p_shl17_cast = zext i8 %tmp to i9

]]></Node>
<StgValue><ssdm name="p_shl17_cast"/></StgValue>
</operation>

<operation id="812" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader8.preheader:8  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_mid2_v, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="813" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="6">
<![CDATA[
.preheader8.preheader:10  %p_shl18_cast = zext i6 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="p_shl18_cast"/></StgValue>
</operation>

<operation id="814" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8.preheader:11  %tmp_166 = sub i9 %p_shl17_cast, %p_shl18_cast

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="815" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="9">
<![CDATA[
.preheader8.preheader:12  %tmp_191_cast = sext i9 %tmp_166 to i13

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="816" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:18  %tmp_195_cast = sext i13 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_195_cast"/></StgValue>
</operation>

<operation id="817" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:19  %weights_addr = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_195_cast

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="818" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:20  %tmp_170 = or i13 %tmp_191_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="819" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:21  %tmp_171 = mul i13 25, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="820" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:24  %tmp_172 = add i13 50, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="821" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:25  %tmp_198_cast = sext i13 %tmp_172 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="822" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:26  %weights_addr_11 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="weights_addr_11"/></StgValue>
</operation>

<operation id="823" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8.preheader:472  %tmp_321 = add i9 %p_shl18_cast, %p_shl17_cast

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="824" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="4">
<![CDATA[
.preheader8.preheader:484  %tmp_mid2_cast_64 = zext i4 %tmp_mid2_63 to i9

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast_64"/></StgValue>
</operation>

<operation id="825" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:485  %tmp_323 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_mid2_63, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="826" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:486  %p_shl10_cast = zext i8 %tmp_323 to i12

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="827" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:487  %tmp_324 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_mid2_63, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="828" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="5">
<![CDATA[
.preheader8.preheader:488  %p_shl11_cast = zext i5 %tmp_324 to i12

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="829" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:489  %tmp_325 = sub i12 %p_shl10_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="830" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:490  %tmp_326 = add i12 196, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="831" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8.preheader:495  %tmp_331 = add i9 %tmp_321, %tmp_mid2_cast_64

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="832" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="4">
<![CDATA[
.preheader8.preheader:549  %tmp_21_cast = zext i4 %w_mid2 to i12

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="833" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:550  %tmp_366 = add i12 %tmp_325, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="834" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:551  %tmp_396_cast = zext i12 %tmp_366 to i64

]]></Node>
<StgValue><ssdm name="tmp_396_cast"/></StgValue>
</operation>

<operation id="835" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:552  %input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_396_cast

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="836" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:553  %tmp_367 = add i12 %tmp_326, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="837" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:554  %tmp_397_cast = zext i12 %tmp_367 to i64

]]></Node>
<StgValue><ssdm name="tmp_397_cast"/></StgValue>
</operation>

<operation id="838" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:555  %input_addr_1 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_397_cast

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="839" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:643  %weights_load = load float* %weights_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="840" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:644  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="841" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:648  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="842" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:651  %weights_load_2 = load float* %weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:22  %tmp_197_cast = zext i13 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_197_cast"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:23  %weights_addr_10 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_197_cast

]]></Node>
<StgValue><ssdm name="weights_addr_10"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:27  %tmp_173 = add i13 75, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:28  %tmp_199_cast = sext i13 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_199_cast"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:29  %weights_addr_12 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_199_cast

]]></Node>
<StgValue><ssdm name="weights_addr_12"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:491  %tmp_327 = add i12 392, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:492  %tmp_328 = add i12 588, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:556  %tmp_368 = add i12 %tmp_327, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:557  %tmp_398_cast = zext i12 %tmp_368 to i64

]]></Node>
<StgValue><ssdm name="tmp_398_cast"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:558  %input_addr_2 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_398_cast

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:559  %tmp_369 = add i12 %tmp_328, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:560  %tmp_399_cast = zext i12 %tmp_369 to i64

]]></Node>
<StgValue><ssdm name="tmp_399_cast"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:561  %input_addr_3 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_399_cast

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:643  %weights_load = load float* %weights_addr, align 4

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:644  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:647  %weights_load_1 = load float* %weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:648  %input_load_1 = load float* %input_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:651  %weights_load_2 = load float* %weights_addr_11, align 4

]]></Node>
<StgValue><ssdm name="weights_load_2"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:652  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:655  %weights_load_3 = load float* %weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:656  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="864" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:30  %tmp_174 = add i13 100, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:31  %tmp_200_cast = sext i13 %tmp_174 to i64

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:32  %weights_addr_13 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="weights_addr_13"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:33  %tmp_175 = add i13 125, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:34  %tmp_201_cast = sext i13 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_201_cast"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:35  %weights_addr_14 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_201_cast

]]></Node>
<StgValue><ssdm name="weights_addr_14"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:493  %tmp_329 = add i12 784, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:494  %tmp_330 = add i12 980, %tmp_325

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:562  %tmp_370 = add i12 %tmp_329, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:563  %tmp_400_cast = zext i12 %tmp_370 to i64

]]></Node>
<StgValue><ssdm name="tmp_400_cast"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:564  %input_addr_4 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_400_cast

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:565  %tmp_371 = add i12 %tmp_330, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:566  %tmp_401_cast = zext i12 %tmp_371 to i64

]]></Node>
<StgValue><ssdm name="tmp_401_cast"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:567  %input_addr_5 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_401_cast

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_39 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:647  %weights_load_1 = load float* %weights_addr_10, align 4

]]></Node>
<StgValue><ssdm name="weights_load_1"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:652  %input_load_2 = load float* %input_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:655  %weights_load_3 = load float* %weights_addr_12, align 4

]]></Node>
<StgValue><ssdm name="weights_load_3"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:656  %input_load_3 = load float* %input_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:659  %weights_load_4 = load float* %weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:660  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:663  %weights_load_5 = load float* %weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:664  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:36  %tmp_176 = or i13 %tmp_169, 1

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:37  %tmp_202_cast = zext i13 %tmp_176 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:38  %weights_addr_15 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="weights_addr_15"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:39  %tmp_177 = add i13 1, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:40  %tmp_203_cast = zext i13 %tmp_177 to i64

]]></Node>
<StgValue><ssdm name="tmp_203_cast"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:41  %weights_addr_16 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_203_cast

]]></Node>
<StgValue><ssdm name="weights_addr_16"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_39 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="894" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:649  %tmp_55_0_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_1"/></StgValue>
</operation>

<operation id="895" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_55_0_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_2"/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:659  %weights_load_4 = load float* %weights_addr_13, align 4

]]></Node>
<StgValue><ssdm name="weights_load_4"/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:660  %input_load_4 = load float* %input_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:663  %weights_load_5 = load float* %weights_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weights_load_5"/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:664  %input_load_5 = load float* %input_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:667  %w_4 = add i4 1, %w_mid2

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="12" op_0_bw="4">
<![CDATA[
.preheader8.preheader:668  %tmp_53_0_1_cast = zext i4 %w_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_53_0_1_cast"/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:669  %tmp_397 = add i12 %tmp_325, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:670  %tmp_427_cast = zext i12 %tmp_397 to i64

]]></Node>
<StgValue><ssdm name="tmp_427_cast"/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:671  %input_addr_6 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_427_cast

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="905" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:672  %tmp_398 = add i12 %tmp_326, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:673  %tmp_428_cast = zext i12 %tmp_398 to i64

]]></Node>
<StgValue><ssdm name="tmp_428_cast"/></StgValue>
</operation>

<operation id="907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:674  %input_addr_7 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_428_cast

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="908" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:759  %weights_load_6 = load float* %weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="909" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:760  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="910" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:763  %weights_load_7 = load float* %weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="911" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:764  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="912" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:42  %tmp_178 = or i13 %tmp_172, 1

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="913" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:43  %tmp_204_cast = zext i13 %tmp_178 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="914" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:44  %weights_addr_17 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="weights_addr_17"/></StgValue>
</operation>

<operation id="915" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:45  %tmp_179 = add i13 76, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="916" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:46  %tmp_205_cast = sext i13 %tmp_179 to i64

]]></Node>
<StgValue><ssdm name="tmp_205_cast"/></StgValue>
</operation>

<operation id="917" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:47  %weights_addr_18 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_205_cast

]]></Node>
<StgValue><ssdm name="weights_addr_18"/></StgValue>
</operation>

<operation id="918" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_39 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="919" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:649  %tmp_55_0_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_1"/></StgValue>
</operation>

<operation id="920" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_55_0_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_2"/></StgValue>
</operation>

<operation id="921" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %tmp_55_0_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_3"/></StgValue>
</operation>

<operation id="922" st_id="7" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_55_0_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_4"/></StgValue>
</operation>

<operation id="923" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:675  %tmp_399 = add i12 %tmp_327, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="924" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:676  %tmp_429_cast = zext i12 %tmp_399 to i64

]]></Node>
<StgValue><ssdm name="tmp_429_cast"/></StgValue>
</operation>

<operation id="925" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:677  %input_addr_8 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_429_cast

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="926" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:678  %tmp_400 = add i12 %tmp_328, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="927" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:679  %tmp_430_cast = zext i12 %tmp_400 to i64

]]></Node>
<StgValue><ssdm name="tmp_430_cast"/></StgValue>
</operation>

<operation id="928" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:680  %input_addr_9 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_430_cast

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="929" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:759  %weights_load_6 = load float* %weights_addr_15, align 4

]]></Node>
<StgValue><ssdm name="weights_load_6"/></StgValue>
</operation>

<operation id="930" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:760  %input_load_6 = load float* %input_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="931" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:763  %weights_load_7 = load float* %weights_addr_16, align 4

]]></Node>
<StgValue><ssdm name="weights_load_7"/></StgValue>
</operation>

<operation id="932" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:764  %input_load_7 = load float* %input_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="933" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:767  %weights_load_8 = load float* %weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="934" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:768  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="935" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:771  %weights_load_9 = load float* %weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="936" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:772  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="937" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:48  %tmp_180 = or i13 %tmp_174, 1

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="938" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:49  %tmp_206_cast = zext i13 %tmp_180 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="939" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:50  %weights_addr_19 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="weights_addr_19"/></StgValue>
</operation>

<operation id="940" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:51  %tmp_181 = add i13 126, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="941" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:52  %tmp_207_cast = sext i13 %tmp_181 to i64

]]></Node>
<StgValue><ssdm name="tmp_207_cast"/></StgValue>
</operation>

<operation id="942" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:53  %weights_addr_20 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_207_cast

]]></Node>
<StgValue><ssdm name="weights_addr_20"/></StgValue>
</operation>

<operation id="943" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:645  %tmp_39 = fmul float %weights_load, %input_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="944" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:649  %tmp_55_0_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_1"/></StgValue>
</operation>

<operation id="945" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_55_0_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_2"/></StgValue>
</operation>

<operation id="946" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %tmp_55_0_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_3"/></StgValue>
</operation>

<operation id="947" st_id="8" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_55_0_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_4"/></StgValue>
</operation>

<operation id="948" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %tmp_55_0_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_5"/></StgValue>
</operation>

<operation id="949" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:681  %tmp_401 = add i12 %tmp_329, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="950" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:682  %tmp_431_cast = zext i12 %tmp_401 to i64

]]></Node>
<StgValue><ssdm name="tmp_431_cast"/></StgValue>
</operation>

<operation id="951" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:683  %input_addr_10 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_431_cast

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="952" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:684  %tmp_402 = add i12 %tmp_330, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="953" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:685  %tmp_432_cast = zext i12 %tmp_402 to i64

]]></Node>
<StgValue><ssdm name="tmp_432_cast"/></StgValue>
</operation>

<operation id="954" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:686  %input_addr_11 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_432_cast

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="955" st_id="8" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_55_0_1 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="956" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:767  %weights_load_8 = load float* %weights_addr_17, align 4

]]></Node>
<StgValue><ssdm name="weights_load_8"/></StgValue>
</operation>

<operation id="957" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:768  %input_load_8 = load float* %input_addr_8, align 4

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="958" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:771  %weights_load_9 = load float* %weights_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weights_load_9"/></StgValue>
</operation>

<operation id="959" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:772  %input_load_9 = load float* %input_addr_9, align 4

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="960" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:775  %weights_load_10 = load float* %weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="961" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:776  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="962" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:779  %weights_load_11 = load float* %weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="963" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:780  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="964" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:54  %tmp_182 = add i13 2, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:55  %tmp_208_cast = sext i13 %tmp_182 to i64

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:56  %weights_addr_21 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="weights_addr_21"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:57  %tmp_183 = add i13 2, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:58  %tmp_209_cast = zext i13 %tmp_183 to i64

]]></Node>
<StgValue><ssdm name="tmp_209_cast"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:59  %weights_addr_22 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_209_cast

]]></Node>
<StgValue><ssdm name="weights_addr_22"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %sum_4 = fadd float %tmp_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:649  %tmp_55_0_0_1 = fmul float %weights_load_1, %input_load_1

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_1"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:653  %tmp_55_0_0_2 = fmul float %weights_load_2, %input_load_2

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_2"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %tmp_55_0_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_3"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_55_0_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_4"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %tmp_55_0_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_5"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_55_0_1 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp_55_0_1_1 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_1"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %tmp_55_0_1_2 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_2"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:775  %weights_load_10 = load float* %weights_addr_19, align 4

]]></Node>
<StgValue><ssdm name="weights_load_10"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:776  %input_load_10 = load float* %input_addr_10, align 4

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:779  %weights_load_11 = load float* %weights_addr_20, align 4

]]></Node>
<StgValue><ssdm name="weights_load_11"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:780  %input_load_11 = load float* %input_addr_11, align 4

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="983" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:783  %tmp_52_0_2 = add i4 2, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="984" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="12" op_0_bw="4">
<![CDATA[
.preheader8.preheader:784  %tmp_53_0_2_cast = zext i4 %tmp_52_0_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_53_0_2_cast"/></StgValue>
</operation>

<operation id="985" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:785  %tmp_427 = add i12 %tmp_325, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:786  %tmp_457_cast = zext i12 %tmp_427 to i64

]]></Node>
<StgValue><ssdm name="tmp_457_cast"/></StgValue>
</operation>

<operation id="987" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:787  %input_addr_12 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_457_cast

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="988" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:788  %tmp_428 = add i12 %tmp_326, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="989" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:789  %tmp_458_cast = zext i12 %tmp_428 to i64

]]></Node>
<StgValue><ssdm name="tmp_458_cast"/></StgValue>
</operation>

<operation id="990" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:790  %input_addr_13 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_458_cast

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="991" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:875  %weights_load_12 = load float* %weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="992" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:876  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="993" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:879  %weights_load_13 = load float* %weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="994" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:880  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="995" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:60  %tmp_184 = add i13 52, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:61  %tmp_210_cast = sext i13 %tmp_184 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:62  %weights_addr_23 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="weights_addr_23"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:63  %tmp_185 = add i13 77, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:64  %tmp_211_cast = sext i13 %tmp_185 to i64

]]></Node>
<StgValue><ssdm name="tmp_211_cast"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:65  %weights_addr_24 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_211_cast

]]></Node>
<StgValue><ssdm name="weights_addr_24"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %sum_4 = fadd float %tmp_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:657  %tmp_55_0_0_3 = fmul float %weights_load_3, %input_load_3

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_3"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:661  %tmp_55_0_0_4 = fmul float %weights_load_4, %input_load_4

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_4"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %tmp_55_0_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_5"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_55_0_1 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp_55_0_1_1 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_1"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %tmp_55_0_1_2 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_2"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_55_0_1_3 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_3"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_55_0_1_4 = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_4"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:791  %tmp_429 = add i12 %tmp_327, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:792  %tmp_459_cast = zext i12 %tmp_429 to i64

]]></Node>
<StgValue><ssdm name="tmp_459_cast"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:793  %input_addr_14 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_459_cast

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:794  %tmp_430 = add i12 %tmp_328, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:795  %tmp_460_cast = zext i12 %tmp_430 to i64

]]></Node>
<StgValue><ssdm name="tmp_460_cast"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:796  %input_addr_15 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_460_cast

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:875  %weights_load_12 = load float* %weights_addr_21, align 4

]]></Node>
<StgValue><ssdm name="weights_load_12"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:876  %input_load_12 = load float* %input_addr_12, align 4

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:879  %weights_load_13 = load float* %weights_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weights_load_13"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:880  %input_load_13 = load float* %input_addr_13, align 4

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:883  %weights_load_14 = load float* %weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:884  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:887  %weights_load_15 = load float* %weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:888  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1024" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:66  %tmp_186 = add i13 102, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1025" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:67  %tmp_212_cast = sext i13 %tmp_186 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="1026" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:68  %weights_addr_25 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="weights_addr_25"/></StgValue>
</operation>

<operation id="1027" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:69  %tmp_187 = add i13 127, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1028" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:70  %tmp_213_cast = sext i13 %tmp_187 to i64

]]></Node>
<StgValue><ssdm name="tmp_213_cast"/></StgValue>
</operation>

<operation id="1029" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:71  %weights_addr_26 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_213_cast

]]></Node>
<StgValue><ssdm name="weights_addr_26"/></StgValue>
</operation>

<operation id="1030" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %sum_4 = fadd float %tmp_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1031" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:665  %tmp_55_0_0_5 = fmul float %weights_load_5, %input_load_5

]]></Node>
<StgValue><ssdm name="tmp_55_0_0_5"/></StgValue>
</operation>

<operation id="1032" st_id="11" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:761  %tmp_55_0_1 = fmul float %weights_load_6, %input_load_6

]]></Node>
<StgValue><ssdm name="tmp_55_0_1"/></StgValue>
</operation>

<operation id="1033" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp_55_0_1_1 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_1"/></StgValue>
</operation>

<operation id="1034" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %tmp_55_0_1_2 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_2"/></StgValue>
</operation>

<operation id="1035" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_55_0_1_3 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_3"/></StgValue>
</operation>

<operation id="1036" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_55_0_1_4 = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_4"/></StgValue>
</operation>

<operation id="1037" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp_55_0_1_5 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_5"/></StgValue>
</operation>

<operation id="1038" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:797  %tmp_431 = add i12 %tmp_329, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="1039" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:798  %tmp_461_cast = zext i12 %tmp_431 to i64

]]></Node>
<StgValue><ssdm name="tmp_461_cast"/></StgValue>
</operation>

<operation id="1040" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:799  %input_addr_16 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_461_cast

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="1041" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:800  %tmp_432 = add i12 %tmp_330, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="1042" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:801  %tmp_462_cast = zext i12 %tmp_432 to i64

]]></Node>
<StgValue><ssdm name="tmp_462_cast"/></StgValue>
</operation>

<operation id="1043" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:802  %input_addr_17 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_462_cast

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="1044" st_id="11" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_55_0_2 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="1045" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:883  %weights_load_14 = load float* %weights_addr_23, align 4

]]></Node>
<StgValue><ssdm name="weights_load_14"/></StgValue>
</operation>

<operation id="1046" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:884  %input_load_14 = load float* %input_addr_14, align 4

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="1047" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:887  %weights_load_15 = load float* %weights_addr_24, align 4

]]></Node>
<StgValue><ssdm name="weights_load_15"/></StgValue>
</operation>

<operation id="1048" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:888  %input_load_15 = load float* %input_addr_15, align 4

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="1049" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:891  %weights_load_16 = load float* %weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="1050" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:892  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="1051" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:895  %weights_load_17 = load float* %weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="1052" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:896  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1053" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:72  %tmp_188 = add i13 3, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:73  %tmp_214_cast = sext i13 %tmp_188 to i64

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:74  %weights_addr_27 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="weights_addr_27"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:75  %tmp_189 = add i13 3, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:76  %tmp_215_cast = zext i13 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_215_cast"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:77  %weights_addr_28 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_215_cast

]]></Node>
<StgValue><ssdm name="weights_addr_28"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %sum_4 = fadd float %tmp_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:765  %tmp_55_0_1_1 = fmul float %weights_load_7, %input_load_7

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_1"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:769  %tmp_55_0_1_2 = fmul float %weights_load_8, %input_load_8

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_2"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_55_0_1_3 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_3"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_55_0_1_4 = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_4"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp_55_0_1_5 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_5"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_55_0_2 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_55_0_2_1 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_1"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp_55_0_2_2 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_2"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:891  %weights_load_16 = load float* %weights_addr_25, align 4

]]></Node>
<StgValue><ssdm name="weights_load_16"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:892  %input_load_16 = load float* %input_addr_16, align 4

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:895  %weights_load_17 = load float* %weights_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weights_load_17"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:896  %input_load_17 = load float* %input_addr_17, align 4

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:899  %tmp_52_0_3 = add i4 3, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_52_0_3"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="4">
<![CDATA[
.preheader8.preheader:900  %tmp_53_0_3_cast = zext i4 %tmp_52_0_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_53_0_3_cast"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:901  %tmp_457 = add i12 %tmp_325, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:902  %tmp_487_cast = zext i12 %tmp_457 to i64

]]></Node>
<StgValue><ssdm name="tmp_487_cast"/></StgValue>
</operation>

<operation id="1076" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:903  %input_addr_18 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_487_cast

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="1077" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:904  %tmp_458 = add i12 %tmp_326, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="1078" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:905  %tmp_488_cast = zext i12 %tmp_458 to i64

]]></Node>
<StgValue><ssdm name="tmp_488_cast"/></StgValue>
</operation>

<operation id="1079" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:906  %input_addr_19 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_488_cast

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="1080" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:991  %weights_load_18 = load float* %weights_addr_27, align 4

]]></Node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="1081" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:992  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="1082" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:995  %weights_load_19 = load float* %weights_addr_28, align 4

]]></Node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>

<operation id="1083" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:996  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1084" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:78  %tmp_190 = add i13 53, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:79  %tmp_216_cast = sext i13 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:80  %weights_addr_29 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="weights_addr_29"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:81  %tmp_191 = add i13 78, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:82  %tmp_217_cast = sext i13 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_217_cast"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:83  %weights_addr_30 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_217_cast

]]></Node>
<StgValue><ssdm name="weights_addr_30"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:646  %sum_4 = fadd float %tmp_39, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:773  %tmp_55_0_1_3 = fmul float %weights_load_9, %input_load_9

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_3"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:777  %tmp_55_0_1_4 = fmul float %weights_load_10, %input_load_10

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_4"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp_55_0_1_5 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_5"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_55_0_2 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_55_0_2_1 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_1"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp_55_0_2_2 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_2"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_55_0_2_3 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_3"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp_55_0_2_4 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_4"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:907  %tmp_459 = add i12 %tmp_327, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:908  %tmp_489_cast = zext i12 %tmp_459 to i64

]]></Node>
<StgValue><ssdm name="tmp_489_cast"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:909  %input_addr_20 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_489_cast

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:910  %tmp_460 = add i12 %tmp_328, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:911  %tmp_490_cast = zext i12 %tmp_460 to i64

]]></Node>
<StgValue><ssdm name="tmp_490_cast"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:912  %input_addr_21 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_490_cast

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:991  %weights_load_18 = load float* %weights_addr_27, align 4

]]></Node>
<StgValue><ssdm name="weights_load_18"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:992  %input_load_18 = load float* %input_addr_18, align 4

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:995  %weights_load_19 = load float* %weights_addr_28, align 4

]]></Node>
<StgValue><ssdm name="weights_load_19"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:996  %input_load_19 = load float* %input_addr_19, align 4

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:999  %weights_load_20 = load float* %weights_addr_29, align 4

]]></Node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1000  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1003  %weights_load_21 = load float* %weights_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1004  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1113" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:84  %tmp_192 = add i13 103, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:85  %tmp_218_cast = sext i13 %tmp_192 to i64

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="1115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:86  %weights_addr_31 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="weights_addr_31"/></StgValue>
</operation>

<operation id="1116" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:87  %tmp_193 = add i13 128, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:88  %tmp_219_cast = sext i13 %tmp_193 to i64

]]></Node>
<StgValue><ssdm name="tmp_219_cast"/></StgValue>
</operation>

<operation id="1118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:89  %weights_addr_32 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_219_cast

]]></Node>
<StgValue><ssdm name="weights_addr_32"/></StgValue>
</operation>

<operation id="1119" st_id="14" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %sum_4_0_0_1 = fadd float %sum_4, %tmp_55_0_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1120" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:781  %tmp_55_0_1_5 = fmul float %weights_load_11, %input_load_11

]]></Node>
<StgValue><ssdm name="tmp_55_0_1_5"/></StgValue>
</operation>

<operation id="1121" st_id="14" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:877  %tmp_55_0_2 = fmul float %weights_load_12, %input_load_12

]]></Node>
<StgValue><ssdm name="tmp_55_0_2"/></StgValue>
</operation>

<operation id="1122" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_55_0_2_1 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_1"/></StgValue>
</operation>

<operation id="1123" st_id="14" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp_55_0_2_2 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_2"/></StgValue>
</operation>

<operation id="1124" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_55_0_2_3 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_3"/></StgValue>
</operation>

<operation id="1125" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp_55_0_2_4 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_4"/></StgValue>
</operation>

<operation id="1126" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:897  %tmp_55_0_2_5 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_5"/></StgValue>
</operation>

<operation id="1127" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:913  %tmp_461 = add i12 %tmp_329, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="1128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:914  %tmp_491_cast = zext i12 %tmp_461 to i64

]]></Node>
<StgValue><ssdm name="tmp_491_cast"/></StgValue>
</operation>

<operation id="1129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:915  %input_addr_22 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_491_cast

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="1130" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:916  %tmp_462 = add i12 %tmp_330, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="1131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:917  %tmp_492_cast = zext i12 %tmp_462 to i64

]]></Node>
<StgValue><ssdm name="tmp_492_cast"/></StgValue>
</operation>

<operation id="1132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:918  %input_addr_23 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_492_cast

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="1133" st_id="14" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp_55_0_3 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_55_0_3"/></StgValue>
</operation>

<operation id="1134" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:999  %weights_load_20 = load float* %weights_addr_29, align 4

]]></Node>
<StgValue><ssdm name="weights_load_20"/></StgValue>
</operation>

<operation id="1135" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1000  %input_load_20 = load float* %input_addr_20, align 4

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="1136" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1003  %weights_load_21 = load float* %weights_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weights_load_21"/></StgValue>
</operation>

<operation id="1137" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1004  %input_load_21 = load float* %input_addr_21, align 4

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="1138" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1007  %weights_load_22 = load float* %weights_addr_31, align 4

]]></Node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="1139" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1008  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="1140" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1011  %weights_load_23 = load float* %weights_addr_32, align 4

]]></Node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>

<operation id="1141" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1012  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1142" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:90  %tmp_194 = add i13 4, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:91  %tmp_220_cast = sext i13 %tmp_194 to i64

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="1144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:92  %weights_addr_33 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="weights_addr_33"/></StgValue>
</operation>

<operation id="1145" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:93  %tmp_195 = add i13 4, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:94  %tmp_221_cast = zext i13 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_221_cast"/></StgValue>
</operation>

<operation id="1147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:95  %weights_addr_34 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_221_cast

]]></Node>
<StgValue><ssdm name="weights_addr_34"/></StgValue>
</operation>

<operation id="1148" st_id="15" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %sum_4_0_0_1 = fadd float %sum_4, %tmp_55_0_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1149" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:881  %tmp_55_0_2_1 = fmul float %weights_load_13, %input_load_13

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_1"/></StgValue>
</operation>

<operation id="1150" st_id="15" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:885  %tmp_55_0_2_2 = fmul float %weights_load_14, %input_load_14

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_2"/></StgValue>
</operation>

<operation id="1151" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_55_0_2_3 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_3"/></StgValue>
</operation>

<operation id="1152" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp_55_0_2_4 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_4"/></StgValue>
</operation>

<operation id="1153" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:897  %tmp_55_0_2_5 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_5"/></StgValue>
</operation>

<operation id="1154" st_id="15" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp_55_0_3 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_55_0_3"/></StgValue>
</operation>

<operation id="1155" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_55_0_3_1 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_1"/></StgValue>
</operation>

<operation id="1156" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp_55_0_3_2 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_2"/></StgValue>
</operation>

<operation id="1157" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1007  %weights_load_22 = load float* %weights_addr_31, align 4

]]></Node>
<StgValue><ssdm name="weights_load_22"/></StgValue>
</operation>

<operation id="1158" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1008  %input_load_22 = load float* %input_addr_22, align 4

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="1159" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1011  %weights_load_23 = load float* %weights_addr_32, align 4

]]></Node>
<StgValue><ssdm name="weights_load_23"/></StgValue>
</operation>

<operation id="1160" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1012  %input_load_23 = load float* %input_addr_23, align 4

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="1161" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8.preheader:1015  %tmp_52_0_4 = add i4 4, %w_mid2

]]></Node>
<StgValue><ssdm name="tmp_52_0_4"/></StgValue>
</operation>

<operation id="1162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="4">
<![CDATA[
.preheader8.preheader:1016  %tmp_53_0_4_cast = zext i4 %tmp_52_0_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_53_0_4_cast"/></StgValue>
</operation>

<operation id="1163" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1017  %tmp_487 = add i12 %tmp_325, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="1164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1018  %tmp_517_cast = zext i12 %tmp_487 to i64

]]></Node>
<StgValue><ssdm name="tmp_517_cast"/></StgValue>
</operation>

<operation id="1165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1019  %input_addr_24 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_517_cast

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="1166" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1020  %tmp_488 = add i12 %tmp_326, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="1167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1021  %tmp_518_cast = zext i12 %tmp_488 to i64

]]></Node>
<StgValue><ssdm name="tmp_518_cast"/></StgValue>
</operation>

<operation id="1168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1022  %input_addr_25 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_518_cast

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="1169" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1107  %weights_load_24 = load float* %weights_addr_33, align 4

]]></Node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>

<operation id="1170" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1108  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="1171" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1111  %weights_load_25 = load float* %weights_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weights_load_25"/></StgValue>
</operation>

<operation id="1172" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1112  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1173" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:96  %tmp_196 = add i13 54, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:97  %tmp_222_cast = sext i13 %tmp_196 to i64

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="1175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:98  %weights_addr_35 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="weights_addr_35"/></StgValue>
</operation>

<operation id="1176" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:99  %tmp_197 = add i13 79, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:100  %tmp_223_cast = sext i13 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_223_cast"/></StgValue>
</operation>

<operation id="1178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:101  %weights_addr_36 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_223_cast

]]></Node>
<StgValue><ssdm name="weights_addr_36"/></StgValue>
</operation>

<operation id="1179" st_id="16" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %sum_4_0_0_1 = fadd float %sum_4, %tmp_55_0_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1180" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:889  %tmp_55_0_2_3 = fmul float %weights_load_15, %input_load_15

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_3"/></StgValue>
</operation>

<operation id="1181" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:893  %tmp_55_0_2_4 = fmul float %weights_load_16, %input_load_16

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_4"/></StgValue>
</operation>

<operation id="1182" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:897  %tmp_55_0_2_5 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_5"/></StgValue>
</operation>

<operation id="1183" st_id="16" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp_55_0_3 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_55_0_3"/></StgValue>
</operation>

<operation id="1184" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_55_0_3_1 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_1"/></StgValue>
</operation>

<operation id="1185" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp_55_0_3_2 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_2"/></StgValue>
</operation>

<operation id="1186" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1005  %tmp_55_0_3_3 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_3"/></StgValue>
</operation>

<operation id="1187" st_id="16" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_55_0_3_4 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_4"/></StgValue>
</operation>

<operation id="1188" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1023  %tmp_489 = add i12 %tmp_327, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="1189" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1024  %tmp_519_cast = zext i12 %tmp_489 to i64

]]></Node>
<StgValue><ssdm name="tmp_519_cast"/></StgValue>
</operation>

<operation id="1190" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1025  %input_addr_26 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_519_cast

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="1191" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1026  %tmp_490 = add i12 %tmp_328, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="1192" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1027  %tmp_520_cast = zext i12 %tmp_490 to i64

]]></Node>
<StgValue><ssdm name="tmp_520_cast"/></StgValue>
</operation>

<operation id="1193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1028  %input_addr_27 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_520_cast

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="1194" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1107  %weights_load_24 = load float* %weights_addr_33, align 4

]]></Node>
<StgValue><ssdm name="weights_load_24"/></StgValue>
</operation>

<operation id="1195" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1108  %input_load_24 = load float* %input_addr_24, align 4

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="1196" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1111  %weights_load_25 = load float* %weights_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weights_load_25"/></StgValue>
</operation>

<operation id="1197" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1112  %input_load_25 = load float* %input_addr_25, align 4

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="1198" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1115  %weights_load_26 = load float* %weights_addr_35, align 4

]]></Node>
<StgValue><ssdm name="weights_load_26"/></StgValue>
</operation>

<operation id="1199" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1116  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="1200" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1119  %weights_load_27 = load float* %weights_addr_36, align 4

]]></Node>
<StgValue><ssdm name="weights_load_27"/></StgValue>
</operation>

<operation id="1201" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1120  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1202" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:102  %tmp_198 = add i13 104, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:103  %tmp_224_cast = sext i13 %tmp_198 to i64

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="1204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:104  %weights_addr_37 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="weights_addr_37"/></StgValue>
</operation>

<operation id="1205" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:105  %tmp_199 = add i13 129, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:106  %tmp_225_cast = sext i13 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_225_cast"/></StgValue>
</operation>

<operation id="1207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:107  %weights_addr_38 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_225_cast

]]></Node>
<StgValue><ssdm name="weights_addr_38"/></StgValue>
</operation>

<operation id="1208" st_id="17" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %sum_4_0_0_1 = fadd float %sum_4, %tmp_55_0_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1209" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:897  %tmp_55_0_2_5 = fmul float %weights_load_17, %input_load_17

]]></Node>
<StgValue><ssdm name="tmp_55_0_2_5"/></StgValue>
</operation>

<operation id="1210" st_id="17" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:993  %tmp_55_0_3 = fmul float %weights_load_18, %input_load_18

]]></Node>
<StgValue><ssdm name="tmp_55_0_3"/></StgValue>
</operation>

<operation id="1211" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_55_0_3_1 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_1"/></StgValue>
</operation>

<operation id="1212" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp_55_0_3_2 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_2"/></StgValue>
</operation>

<operation id="1213" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1005  %tmp_55_0_3_3 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_3"/></StgValue>
</operation>

<operation id="1214" st_id="17" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_55_0_3_4 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_4"/></StgValue>
</operation>

<operation id="1215" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_55_0_3_5 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_5"/></StgValue>
</operation>

<operation id="1216" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1029  %tmp_491 = add i12 %tmp_329, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="1217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1030  %tmp_521_cast = zext i12 %tmp_491 to i64

]]></Node>
<StgValue><ssdm name="tmp_521_cast"/></StgValue>
</operation>

<operation id="1218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1031  %input_addr_28 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_521_cast

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="1219" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1032  %tmp_492 = add i12 %tmp_330, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="1220" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1033  %tmp_522_cast = zext i12 %tmp_492 to i64

]]></Node>
<StgValue><ssdm name="tmp_522_cast"/></StgValue>
</operation>

<operation id="1221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1034  %input_addr_29 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_522_cast

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="1222" st_id="17" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1109  %tmp_55_0_4 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_55_0_4"/></StgValue>
</operation>

<operation id="1223" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1115  %weights_load_26 = load float* %weights_addr_35, align 4

]]></Node>
<StgValue><ssdm name="weights_load_26"/></StgValue>
</operation>

<operation id="1224" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1116  %input_load_26 = load float* %input_addr_26, align 4

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="1225" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1119  %weights_load_27 = load float* %weights_addr_36, align 4

]]></Node>
<StgValue><ssdm name="weights_load_27"/></StgValue>
</operation>

<operation id="1226" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1120  %input_load_27 = load float* %input_addr_27, align 4

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>

<operation id="1227" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1123  %weights_load_28 = load float* %weights_addr_37, align 4

]]></Node>
<StgValue><ssdm name="weights_load_28"/></StgValue>
</operation>

<operation id="1228" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1124  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="1229" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1127  %weights_load_29 = load float* %weights_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weights_load_29"/></StgValue>
</operation>

<operation id="1230" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1128  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="6">
<![CDATA[
.preheader8.preheader:9  %p_shl18_cast1 = zext i6 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl18_cast1"/></StgValue>
</operation>

<operation id="1232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader8.preheader:13  %tmp_167 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_mid2_v, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="10">
<![CDATA[
.preheader8.preheader:14  %p_shl15_cast = zext i10 %tmp_167 to i11

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1234" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader8.preheader:15  %tmp_168 = sub i11 %p_shl15_cast, %p_shl18_cast1

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="11">
<![CDATA[
.preheader8.preheader:16  %tmp_194_cast = sext i11 %tmp_168 to i64

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="1236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader8.preheader:108  %tmp_200 = or i64 %tmp_194_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="64">
<![CDATA[
.preheader8.preheader:109  %tmp_164 = trunc i64 %tmp_200 to i13

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="64">
<![CDATA[
.preheader8.preheader:110  %tmp_165 = trunc i64 %tmp_200 to i11

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader8.preheader:111  %p_shl14_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_165, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="1240" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:112  %tmp_201 = add i13 %tmp_164, %p_shl14_cast

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:113  %tmp_228_cast = zext i13 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="1242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:114  %weights_addr_39 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="weights_addr_39"/></StgValue>
</operation>

<operation id="1243" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:115  %tmp_202 = add i13 5, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:116  %tmp_229_cast = zext i13 %tmp_202 to i64

]]></Node>
<StgValue><ssdm name="tmp_229_cast"/></StgValue>
</operation>

<operation id="1245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:117  %weights_addr_40 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_229_cast

]]></Node>
<StgValue><ssdm name="weights_addr_40"/></StgValue>
</operation>

<operation id="1246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:502  %tmp_334 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_50_1_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:503  %p_shl6_cast = zext i8 %tmp_334 to i12

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:504  %tmp_335 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_50_1_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="12" op_0_bw="5">
<![CDATA[
.preheader8.preheader:505  %p_shl7_cast = zext i5 %tmp_335 to i12

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:506  %tmp_336 = sub i12 %p_shl6_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:507  %tmp_337 = add i12 196, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:568  %tmp_372 = add i12 %tmp_336, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:569  %tmp_402_cast = zext i12 %tmp_372 to i64

]]></Node>
<StgValue><ssdm name="tmp_402_cast"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:570  %input_addr_30 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_402_cast

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:571  %tmp_373 = add i12 %tmp_337, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:572  %tmp_403_cast = zext i12 %tmp_373 to i64

]]></Node>
<StgValue><ssdm name="tmp_403_cast"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:573  %input_addr_31 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_403_cast

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:650  %sum_4_0_0_1 = fadd float %sum_4, %tmp_55_0_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_0_1"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:997  %tmp_55_0_3_1 = fmul float %weights_load_19, %input_load_19

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_1"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1001  %tmp_55_0_3_2 = fmul float %weights_load_20, %input_load_20

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_2"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1005  %tmp_55_0_3_3 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_3"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_55_0_3_4 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_4"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_55_0_3_5 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_5"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1109  %tmp_55_0_4 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_55_0_4"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %tmp_55_0_4_1 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_1"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1117  %tmp_55_0_4_2 = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_2"/></StgValue>
</operation>

<operation id="1267" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1123  %weights_load_28 = load float* %weights_addr_37, align 4

]]></Node>
<StgValue><ssdm name="weights_load_28"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1124  %input_load_28 = load float* %input_addr_28, align 4

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="1269" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1127  %weights_load_29 = load float* %weights_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weights_load_29"/></StgValue>
</operation>

<operation id="1270" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1128  %input_load_29 = load float* %input_addr_29, align 4

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="1271" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1131  %weights_load_30 = load float* %weights_addr_39, align 4

]]></Node>
<StgValue><ssdm name="weights_load_30"/></StgValue>
</operation>

<operation id="1272" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1132  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="1273" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1135  %weights_load_31 = load float* %weights_addr_40, align 4

]]></Node>
<StgValue><ssdm name="weights_load_31"/></StgValue>
</operation>

<operation id="1274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1136  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1275" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:118  %tmp_203 = add i13 55, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:119  %tmp_230_cast = sext i13 %tmp_203 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="1277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:120  %weights_addr_41 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="weights_addr_41"/></StgValue>
</operation>

<operation id="1278" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:121  %tmp_204 = add i13 80, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:122  %tmp_231_cast = sext i13 %tmp_204 to i64

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="1280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:123  %weights_addr_42 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_231_cast

]]></Node>
<StgValue><ssdm name="weights_addr_42"/></StgValue>
</operation>

<operation id="1281" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:508  %tmp_338 = add i12 392, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1282" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:509  %tmp_339 = add i12 588, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1283" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:574  %tmp_374 = add i12 %tmp_338, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:575  %tmp_404_cast = zext i12 %tmp_374 to i64

]]></Node>
<StgValue><ssdm name="tmp_404_cast"/></StgValue>
</operation>

<operation id="1285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:576  %input_addr_32 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_404_cast

]]></Node>
<StgValue><ssdm name="input_addr_32"/></StgValue>
</operation>

<operation id="1286" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:577  %tmp_375 = add i12 %tmp_339, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:578  %tmp_405_cast = zext i12 %tmp_375 to i64

]]></Node>
<StgValue><ssdm name="tmp_405_cast"/></StgValue>
</operation>

<operation id="1288" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:579  %input_addr_33 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_405_cast

]]></Node>
<StgValue><ssdm name="input_addr_33"/></StgValue>
</operation>

<operation id="1289" st_id="19" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %sum_4_0_0_2 = fadd float %sum_4_0_0_1, %tmp_55_0_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1290" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1005  %tmp_55_0_3_3 = fmul float %weights_load_21, %input_load_21

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_3"/></StgValue>
</operation>

<operation id="1291" st_id="19" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1009  %tmp_55_0_3_4 = fmul float %weights_load_22, %input_load_22

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_4"/></StgValue>
</operation>

<operation id="1292" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_55_0_3_5 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_5"/></StgValue>
</operation>

<operation id="1293" st_id="19" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1109  %tmp_55_0_4 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_55_0_4"/></StgValue>
</operation>

<operation id="1294" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %tmp_55_0_4_1 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_1"/></StgValue>
</operation>

<operation id="1295" st_id="19" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1117  %tmp_55_0_4_2 = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_2"/></StgValue>
</operation>

<operation id="1296" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1121  %tmp_55_0_4_3 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_3"/></StgValue>
</operation>

<operation id="1297" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %tmp_55_0_4_4 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_4"/></StgValue>
</operation>

<operation id="1298" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1131  %weights_load_30 = load float* %weights_addr_39, align 4

]]></Node>
<StgValue><ssdm name="weights_load_30"/></StgValue>
</operation>

<operation id="1299" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1132  %input_load_30 = load float* %input_addr_30, align 4

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="1300" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1135  %weights_load_31 = load float* %weights_addr_40, align 4

]]></Node>
<StgValue><ssdm name="weights_load_31"/></StgValue>
</operation>

<operation id="1301" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1136  %input_load_31 = load float* %input_addr_31, align 4

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="1302" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1139  %weights_load_32 = load float* %weights_addr_41, align 4

]]></Node>
<StgValue><ssdm name="weights_load_32"/></StgValue>
</operation>

<operation id="1303" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1140  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="1304" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1143  %weights_load_33 = load float* %weights_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weights_load_33"/></StgValue>
</operation>

<operation id="1305" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1144  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1306" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:124  %tmp_205 = add i13 105, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1307" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:125  %tmp_232_cast = sext i13 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="1308" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:126  %weights_addr_43 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="weights_addr_43"/></StgValue>
</operation>

<operation id="1309" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:127  %tmp_206 = add i13 130, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1310" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:128  %tmp_233_cast = sext i13 %tmp_206 to i64

]]></Node>
<StgValue><ssdm name="tmp_233_cast"/></StgValue>
</operation>

<operation id="1311" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:129  %weights_addr_44 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_233_cast

]]></Node>
<StgValue><ssdm name="weights_addr_44"/></StgValue>
</operation>

<operation id="1312" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:510  %tmp_340 = add i12 784, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1313" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:511  %tmp_341 = add i12 980, %tmp_336

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1314" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:580  %tmp_376 = add i12 %tmp_340, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:581  %tmp_406_cast = zext i12 %tmp_376 to i64

]]></Node>
<StgValue><ssdm name="tmp_406_cast"/></StgValue>
</operation>

<operation id="1316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:582  %input_addr_34 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_406_cast

]]></Node>
<StgValue><ssdm name="input_addr_34"/></StgValue>
</operation>

<operation id="1317" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:583  %tmp_377 = add i12 %tmp_341, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:584  %tmp_407_cast = zext i12 %tmp_377 to i64

]]></Node>
<StgValue><ssdm name="tmp_407_cast"/></StgValue>
</operation>

<operation id="1319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:585  %input_addr_35 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_407_cast

]]></Node>
<StgValue><ssdm name="input_addr_35"/></StgValue>
</operation>

<operation id="1320" st_id="20" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %sum_4_0_0_2 = fadd float %sum_4_0_0_1, %tmp_55_0_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1321" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1013  %tmp_55_0_3_5 = fmul float %weights_load_23, %input_load_23

]]></Node>
<StgValue><ssdm name="tmp_55_0_3_5"/></StgValue>
</operation>

<operation id="1322" st_id="20" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1109  %tmp_55_0_4 = fmul float %weights_load_24, %input_load_24

]]></Node>
<StgValue><ssdm name="tmp_55_0_4"/></StgValue>
</operation>

<operation id="1323" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %tmp_55_0_4_1 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_1"/></StgValue>
</operation>

<operation id="1324" st_id="20" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1117  %tmp_55_0_4_2 = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_2"/></StgValue>
</operation>

<operation id="1325" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1121  %tmp_55_0_4_3 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_3"/></StgValue>
</operation>

<operation id="1326" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %tmp_55_0_4_4 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_4"/></StgValue>
</operation>

<operation id="1327" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1129  %tmp_55_0_4_5 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_5"/></StgValue>
</operation>

<operation id="1328" st_id="20" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1133  %tmp_55_1 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="1329" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1139  %weights_load_32 = load float* %weights_addr_41, align 4

]]></Node>
<StgValue><ssdm name="weights_load_32"/></StgValue>
</operation>

<operation id="1330" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1140  %input_load_32 = load float* %input_addr_32, align 4

]]></Node>
<StgValue><ssdm name="input_load_32"/></StgValue>
</operation>

<operation id="1331" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1143  %weights_load_33 = load float* %weights_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weights_load_33"/></StgValue>
</operation>

<operation id="1332" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1144  %input_load_33 = load float* %input_addr_33, align 4

]]></Node>
<StgValue><ssdm name="input_load_33"/></StgValue>
</operation>

<operation id="1333" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1147  %weights_load_34 = load float* %weights_addr_43, align 4

]]></Node>
<StgValue><ssdm name="weights_load_34"/></StgValue>
</operation>

<operation id="1334" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1148  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>

<operation id="1335" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1151  %weights_load_35 = load float* %weights_addr_44, align 4

]]></Node>
<StgValue><ssdm name="weights_load_35"/></StgValue>
</operation>

<operation id="1336" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1152  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1337" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:130  %tmp_207 = add i13 1, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1338" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:131  %tmp_234_cast = zext i13 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="1339" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:132  %weights_addr_45 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="weights_addr_45"/></StgValue>
</operation>

<operation id="1340" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:133  %tmp_208 = add i13 6, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:134  %tmp_235_cast = zext i13 %tmp_208 to i64

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="1342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:135  %weights_addr_46 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_235_cast

]]></Node>
<StgValue><ssdm name="weights_addr_46"/></StgValue>
</operation>

<operation id="1343" st_id="21" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %sum_4_0_0_2 = fadd float %sum_4_0_0_1, %tmp_55_0_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1344" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:687  %tmp_403 = add i12 %tmp_336, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:688  %tmp_433_cast = zext i12 %tmp_403 to i64

]]></Node>
<StgValue><ssdm name="tmp_433_cast"/></StgValue>
</operation>

<operation id="1346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:689  %input_addr_36 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_433_cast

]]></Node>
<StgValue><ssdm name="input_addr_36"/></StgValue>
</operation>

<operation id="1347" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:690  %tmp_404 = add i12 %tmp_337, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:691  %tmp_434_cast = zext i12 %tmp_404 to i64

]]></Node>
<StgValue><ssdm name="tmp_434_cast"/></StgValue>
</operation>

<operation id="1349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:692  %input_addr_37 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_434_cast

]]></Node>
<StgValue><ssdm name="input_addr_37"/></StgValue>
</operation>

<operation id="1350" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1113  %tmp_55_0_4_1 = fmul float %weights_load_25, %input_load_25

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_1"/></StgValue>
</operation>

<operation id="1351" st_id="21" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1117  %tmp_55_0_4_2 = fmul float %weights_load_26, %input_load_26

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_2"/></StgValue>
</operation>

<operation id="1352" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1121  %tmp_55_0_4_3 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_3"/></StgValue>
</operation>

<operation id="1353" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %tmp_55_0_4_4 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_4"/></StgValue>
</operation>

<operation id="1354" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1129  %tmp_55_0_4_5 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_5"/></StgValue>
</operation>

<operation id="1355" st_id="21" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1133  %tmp_55_1 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="1356" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %tmp_55_1_0_1 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_1"/></StgValue>
</operation>

<operation id="1357" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_55_1_0_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_2"/></StgValue>
</operation>

<operation id="1358" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1147  %weights_load_34 = load float* %weights_addr_43, align 4

]]></Node>
<StgValue><ssdm name="weights_load_34"/></StgValue>
</operation>

<operation id="1359" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1148  %input_load_34 = load float* %input_addr_34, align 4

]]></Node>
<StgValue><ssdm name="input_load_34"/></StgValue>
</operation>

<operation id="1360" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1151  %weights_load_35 = load float* %weights_addr_44, align 4

]]></Node>
<StgValue><ssdm name="weights_load_35"/></StgValue>
</operation>

<operation id="1361" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1152  %input_load_35 = load float* %input_addr_35, align 4

]]></Node>
<StgValue><ssdm name="input_load_35"/></StgValue>
</operation>

<operation id="1362" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1155  %weights_load_36 = load float* %weights_addr_45, align 4

]]></Node>
<StgValue><ssdm name="weights_load_36"/></StgValue>
</operation>

<operation id="1363" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1156  %input_load_36 = load float* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="1364" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1159  %weights_load_37 = load float* %weights_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weights_load_37"/></StgValue>
</operation>

<operation id="1365" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1160  %input_load_37 = load float* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1366" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:136  %tmp_209 = add i13 56, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:137  %tmp_236_cast = sext i13 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="1368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:138  %weights_addr_47 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="weights_addr_47"/></StgValue>
</operation>

<operation id="1369" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:139  %tmp_210 = add i13 81, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:140  %tmp_237_cast = sext i13 %tmp_210 to i64

]]></Node>
<StgValue><ssdm name="tmp_237_cast"/></StgValue>
</operation>

<operation id="1371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:141  %weights_addr_48 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_237_cast

]]></Node>
<StgValue><ssdm name="weights_addr_48"/></StgValue>
</operation>

<operation id="1372" st_id="22" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %sum_4_0_0_2 = fadd float %sum_4_0_0_1, %tmp_55_0_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1373" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:693  %tmp_405 = add i12 %tmp_338, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:694  %tmp_435_cast = zext i12 %tmp_405 to i64

]]></Node>
<StgValue><ssdm name="tmp_435_cast"/></StgValue>
</operation>

<operation id="1375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:695  %input_addr_38 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_435_cast

]]></Node>
<StgValue><ssdm name="input_addr_38"/></StgValue>
</operation>

<operation id="1376" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:696  %tmp_406 = add i12 %tmp_339, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1377" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:697  %tmp_436_cast = zext i12 %tmp_406 to i64

]]></Node>
<StgValue><ssdm name="tmp_436_cast"/></StgValue>
</operation>

<operation id="1378" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:698  %input_addr_39 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_436_cast

]]></Node>
<StgValue><ssdm name="input_addr_39"/></StgValue>
</operation>

<operation id="1379" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1121  %tmp_55_0_4_3 = fmul float %weights_load_27, %input_load_27

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_3"/></StgValue>
</operation>

<operation id="1380" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1125  %tmp_55_0_4_4 = fmul float %weights_load_28, %input_load_28

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_4"/></StgValue>
</operation>

<operation id="1381" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1129  %tmp_55_0_4_5 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_5"/></StgValue>
</operation>

<operation id="1382" st_id="22" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1133  %tmp_55_1 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="1383" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %tmp_55_1_0_1 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_1"/></StgValue>
</operation>

<operation id="1384" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_55_1_0_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_2"/></StgValue>
</operation>

<operation id="1385" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1145  %tmp_55_1_0_3 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_3"/></StgValue>
</operation>

<operation id="1386" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1149  %tmp_55_1_0_4 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_4"/></StgValue>
</operation>

<operation id="1387" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1155  %weights_load_36 = load float* %weights_addr_45, align 4

]]></Node>
<StgValue><ssdm name="weights_load_36"/></StgValue>
</operation>

<operation id="1388" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1156  %input_load_36 = load float* %input_addr_36, align 4

]]></Node>
<StgValue><ssdm name="input_load_36"/></StgValue>
</operation>

<operation id="1389" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1159  %weights_load_37 = load float* %weights_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weights_load_37"/></StgValue>
</operation>

<operation id="1390" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1160  %input_load_37 = load float* %input_addr_37, align 4

]]></Node>
<StgValue><ssdm name="input_load_37"/></StgValue>
</operation>

<operation id="1391" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1163  %weights_load_38 = load float* %weights_addr_47, align 4

]]></Node>
<StgValue><ssdm name="weights_load_38"/></StgValue>
</operation>

<operation id="1392" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1164  %input_load_38 = load float* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="1393" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1167  %weights_load_39 = load float* %weights_addr_48, align 4

]]></Node>
<StgValue><ssdm name="weights_load_39"/></StgValue>
</operation>

<operation id="1394" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1168  %input_load_39 = load float* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1395" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:142  %tmp_211 = add i13 106, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:143  %tmp_238_cast = sext i13 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="1397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:144  %weights_addr_49 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="weights_addr_49"/></StgValue>
</operation>

<operation id="1398" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:145  %tmp_212 = add i13 131, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:146  %tmp_239_cast = sext i13 %tmp_212 to i64

]]></Node>
<StgValue><ssdm name="tmp_239_cast"/></StgValue>
</operation>

<operation id="1400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:147  %weights_addr_50 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_239_cast

]]></Node>
<StgValue><ssdm name="weights_addr_50"/></StgValue>
</operation>

<operation id="1401" st_id="23" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:654  %sum_4_0_0_2 = fadd float %sum_4_0_0_1, %tmp_55_0_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_0_2"/></StgValue>
</operation>

<operation id="1402" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:699  %tmp_407 = add i12 %tmp_340, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:700  %tmp_437_cast = zext i12 %tmp_407 to i64

]]></Node>
<StgValue><ssdm name="tmp_437_cast"/></StgValue>
</operation>

<operation id="1404" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:701  %input_addr_40 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_437_cast

]]></Node>
<StgValue><ssdm name="input_addr_40"/></StgValue>
</operation>

<operation id="1405" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:702  %tmp_408 = add i12 %tmp_341, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:703  %tmp_438_cast = zext i12 %tmp_408 to i64

]]></Node>
<StgValue><ssdm name="tmp_438_cast"/></StgValue>
</operation>

<operation id="1407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:704  %input_addr_41 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_438_cast

]]></Node>
<StgValue><ssdm name="input_addr_41"/></StgValue>
</operation>

<operation id="1408" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1129  %tmp_55_0_4_5 = fmul float %weights_load_29, %input_load_29

]]></Node>
<StgValue><ssdm name="tmp_55_0_4_5"/></StgValue>
</operation>

<operation id="1409" st_id="23" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1133  %tmp_55_1 = fmul float %weights_load_30, %input_load_30

]]></Node>
<StgValue><ssdm name="tmp_55_1"/></StgValue>
</operation>

<operation id="1410" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %tmp_55_1_0_1 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_1"/></StgValue>
</operation>

<operation id="1411" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_55_1_0_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_2"/></StgValue>
</operation>

<operation id="1412" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1145  %tmp_55_1_0_3 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_3"/></StgValue>
</operation>

<operation id="1413" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1149  %tmp_55_1_0_4 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_4"/></StgValue>
</operation>

<operation id="1414" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_55_1_0_5 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_5"/></StgValue>
</operation>

<operation id="1415" st_id="23" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_55_1_1 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_55_1_1"/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1163  %weights_load_38 = load float* %weights_addr_47, align 4

]]></Node>
<StgValue><ssdm name="weights_load_38"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1164  %input_load_38 = load float* %input_addr_38, align 4

]]></Node>
<StgValue><ssdm name="input_load_38"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1167  %weights_load_39 = load float* %weights_addr_48, align 4

]]></Node>
<StgValue><ssdm name="weights_load_39"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1168  %input_load_39 = load float* %input_addr_39, align 4

]]></Node>
<StgValue><ssdm name="input_load_39"/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1171  %weights_load_40 = load float* %weights_addr_49, align 4

]]></Node>
<StgValue><ssdm name="weights_load_40"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1172  %input_load_40 = load float* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1175  %weights_load_41 = load float* %weights_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weights_load_41"/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1176  %input_load_41 = load float* %input_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1424" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:148  %tmp_213 = add i13 2, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1425" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:149  %tmp_240_cast = zext i13 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="1426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:150  %weights_addr_51 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="weights_addr_51"/></StgValue>
</operation>

<operation id="1427" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:151  %tmp_214 = add i13 7, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:152  %tmp_241_cast = zext i13 %tmp_214 to i64

]]></Node>
<StgValue><ssdm name="tmp_241_cast"/></StgValue>
</operation>

<operation id="1429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:153  %weights_addr_52 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_241_cast

]]></Node>
<StgValue><ssdm name="weights_addr_52"/></StgValue>
</operation>

<operation id="1430" st_id="24" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %sum_4_0_0_3 = fadd float %sum_4_0_0_2, %tmp_55_0_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_0_3"/></StgValue>
</operation>

<operation id="1431" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:803  %tmp_433 = add i12 %tmp_336, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="1432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:804  %tmp_463_cast = zext i12 %tmp_433 to i64

]]></Node>
<StgValue><ssdm name="tmp_463_cast"/></StgValue>
</operation>

<operation id="1433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:805  %input_addr_42 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_463_cast

]]></Node>
<StgValue><ssdm name="input_addr_42"/></StgValue>
</operation>

<operation id="1434" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:806  %tmp_434 = add i12 %tmp_337, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="1435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:807  %tmp_464_cast = zext i12 %tmp_434 to i64

]]></Node>
<StgValue><ssdm name="tmp_464_cast"/></StgValue>
</operation>

<operation id="1436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:808  %input_addr_43 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_464_cast

]]></Node>
<StgValue><ssdm name="input_addr_43"/></StgValue>
</operation>

<operation id="1437" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1137  %tmp_55_1_0_1 = fmul float %weights_load_31, %input_load_31

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_1"/></StgValue>
</operation>

<operation id="1438" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1141  %tmp_55_1_0_2 = fmul float %weights_load_32, %input_load_32

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_2"/></StgValue>
</operation>

<operation id="1439" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1145  %tmp_55_1_0_3 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_3"/></StgValue>
</operation>

<operation id="1440" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1149  %tmp_55_1_0_4 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_4"/></StgValue>
</operation>

<operation id="1441" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_55_1_0_5 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_5"/></StgValue>
</operation>

<operation id="1442" st_id="24" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_55_1_1 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_55_1_1"/></StgValue>
</operation>

<operation id="1443" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1161  %tmp_55_1_1_1 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_1"/></StgValue>
</operation>

<operation id="1444" st_id="24" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1165  %tmp_55_1_1_2 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_2"/></StgValue>
</operation>

<operation id="1445" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1171  %weights_load_40 = load float* %weights_addr_49, align 4

]]></Node>
<StgValue><ssdm name="weights_load_40"/></StgValue>
</operation>

<operation id="1446" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1172  %input_load_40 = load float* %input_addr_40, align 4

]]></Node>
<StgValue><ssdm name="input_load_40"/></StgValue>
</operation>

<operation id="1447" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1175  %weights_load_41 = load float* %weights_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weights_load_41"/></StgValue>
</operation>

<operation id="1448" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1176  %input_load_41 = load float* %input_addr_41, align 4

]]></Node>
<StgValue><ssdm name="input_load_41"/></StgValue>
</operation>

<operation id="1449" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1179  %weights_load_42 = load float* %weights_addr_51, align 4

]]></Node>
<StgValue><ssdm name="weights_load_42"/></StgValue>
</operation>

<operation id="1450" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1180  %input_load_42 = load float* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="1451" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1183  %weights_load_43 = load float* %weights_addr_52, align 4

]]></Node>
<StgValue><ssdm name="weights_load_43"/></StgValue>
</operation>

<operation id="1452" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1184  %input_load_43 = load float* %input_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1453" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:154  %tmp_215 = add i13 57, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:155  %tmp_242_cast = sext i13 %tmp_215 to i64

]]></Node>
<StgValue><ssdm name="tmp_242_cast"/></StgValue>
</operation>

<operation id="1455" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:156  %weights_addr_53 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_242_cast

]]></Node>
<StgValue><ssdm name="weights_addr_53"/></StgValue>
</operation>

<operation id="1456" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:157  %tmp_216 = add i13 82, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:158  %tmp_243_cast = sext i13 %tmp_216 to i64

]]></Node>
<StgValue><ssdm name="tmp_243_cast"/></StgValue>
</operation>

<operation id="1458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:159  %weights_addr_54 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_243_cast

]]></Node>
<StgValue><ssdm name="weights_addr_54"/></StgValue>
</operation>

<operation id="1459" st_id="25" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %sum_4_0_0_3 = fadd float %sum_4_0_0_2, %tmp_55_0_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_0_3"/></StgValue>
</operation>

<operation id="1460" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:809  %tmp_435 = add i12 %tmp_338, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:810  %tmp_465_cast = zext i12 %tmp_435 to i64

]]></Node>
<StgValue><ssdm name="tmp_465_cast"/></StgValue>
</operation>

<operation id="1462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:811  %input_addr_44 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_465_cast

]]></Node>
<StgValue><ssdm name="input_addr_44"/></StgValue>
</operation>

<operation id="1463" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:812  %tmp_436 = add i12 %tmp_339, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:813  %tmp_466_cast = zext i12 %tmp_436 to i64

]]></Node>
<StgValue><ssdm name="tmp_466_cast"/></StgValue>
</operation>

<operation id="1465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:814  %input_addr_45 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_466_cast

]]></Node>
<StgValue><ssdm name="input_addr_45"/></StgValue>
</operation>

<operation id="1466" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1145  %tmp_55_1_0_3 = fmul float %weights_load_33, %input_load_33

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_3"/></StgValue>
</operation>

<operation id="1467" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1149  %tmp_55_1_0_4 = fmul float %weights_load_34, %input_load_34

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_4"/></StgValue>
</operation>

<operation id="1468" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_55_1_0_5 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_5"/></StgValue>
</operation>

<operation id="1469" st_id="25" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_55_1_1 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_55_1_1"/></StgValue>
</operation>

<operation id="1470" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1161  %tmp_55_1_1_1 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_1"/></StgValue>
</operation>

<operation id="1471" st_id="25" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1165  %tmp_55_1_1_2 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_2"/></StgValue>
</operation>

<operation id="1472" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1169  %tmp_55_1_1_3 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_3"/></StgValue>
</operation>

<operation id="1473" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_55_1_1_4 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_4"/></StgValue>
</operation>

<operation id="1474" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1179  %weights_load_42 = load float* %weights_addr_51, align 4

]]></Node>
<StgValue><ssdm name="weights_load_42"/></StgValue>
</operation>

<operation id="1475" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1180  %input_load_42 = load float* %input_addr_42, align 4

]]></Node>
<StgValue><ssdm name="input_load_42"/></StgValue>
</operation>

<operation id="1476" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1183  %weights_load_43 = load float* %weights_addr_52, align 4

]]></Node>
<StgValue><ssdm name="weights_load_43"/></StgValue>
</operation>

<operation id="1477" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1184  %input_load_43 = load float* %input_addr_43, align 4

]]></Node>
<StgValue><ssdm name="input_load_43"/></StgValue>
</operation>

<operation id="1478" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1187  %weights_load_44 = load float* %weights_addr_53, align 4

]]></Node>
<StgValue><ssdm name="weights_load_44"/></StgValue>
</operation>

<operation id="1479" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1188  %input_load_44 = load float* %input_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>

<operation id="1480" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1191  %weights_load_45 = load float* %weights_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weights_load_45"/></StgValue>
</operation>

<operation id="1481" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1192  %input_load_45 = load float* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1482" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:160  %tmp_217 = add i13 107, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1483" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:161  %tmp_244_cast = sext i13 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_244_cast"/></StgValue>
</operation>

<operation id="1484" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:162  %weights_addr_55 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_244_cast

]]></Node>
<StgValue><ssdm name="weights_addr_55"/></StgValue>
</operation>

<operation id="1485" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:163  %tmp_218 = add i13 132, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1486" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:164  %tmp_245_cast = sext i13 %tmp_218 to i64

]]></Node>
<StgValue><ssdm name="tmp_245_cast"/></StgValue>
</operation>

<operation id="1487" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:165  %weights_addr_56 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_245_cast

]]></Node>
<StgValue><ssdm name="weights_addr_56"/></StgValue>
</operation>

<operation id="1488" st_id="26" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %sum_4_0_0_3 = fadd float %sum_4_0_0_2, %tmp_55_0_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_0_3"/></StgValue>
</operation>

<operation id="1489" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:815  %tmp_437 = add i12 %tmp_340, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:816  %tmp_467_cast = zext i12 %tmp_437 to i64

]]></Node>
<StgValue><ssdm name="tmp_467_cast"/></StgValue>
</operation>

<operation id="1491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:817  %input_addr_46 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_467_cast

]]></Node>
<StgValue><ssdm name="input_addr_46"/></StgValue>
</operation>

<operation id="1492" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:818  %tmp_438 = add i12 %tmp_341, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:819  %tmp_468_cast = zext i12 %tmp_438 to i64

]]></Node>
<StgValue><ssdm name="tmp_468_cast"/></StgValue>
</operation>

<operation id="1494" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:820  %input_addr_47 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_468_cast

]]></Node>
<StgValue><ssdm name="input_addr_47"/></StgValue>
</operation>

<operation id="1495" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1153  %tmp_55_1_0_5 = fmul float %weights_load_35, %input_load_35

]]></Node>
<StgValue><ssdm name="tmp_55_1_0_5"/></StgValue>
</operation>

<operation id="1496" st_id="26" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1157  %tmp_55_1_1 = fmul float %weights_load_36, %input_load_36

]]></Node>
<StgValue><ssdm name="tmp_55_1_1"/></StgValue>
</operation>

<operation id="1497" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1161  %tmp_55_1_1_1 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_1"/></StgValue>
</operation>

<operation id="1498" st_id="26" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1165  %tmp_55_1_1_2 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_2"/></StgValue>
</operation>

<operation id="1499" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1169  %tmp_55_1_1_3 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_3"/></StgValue>
</operation>

<operation id="1500" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_55_1_1_4 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_4"/></StgValue>
</operation>

<operation id="1501" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1177  %tmp_55_1_1_5 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_5"/></StgValue>
</operation>

<operation id="1502" st_id="26" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_55_1_2 = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="1503" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1187  %weights_load_44 = load float* %weights_addr_53, align 4

]]></Node>
<StgValue><ssdm name="weights_load_44"/></StgValue>
</operation>

<operation id="1504" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1188  %input_load_44 = load float* %input_addr_44, align 4

]]></Node>
<StgValue><ssdm name="input_load_44"/></StgValue>
</operation>

<operation id="1505" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1191  %weights_load_45 = load float* %weights_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weights_load_45"/></StgValue>
</operation>

<operation id="1506" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1192  %input_load_45 = load float* %input_addr_45, align 4

]]></Node>
<StgValue><ssdm name="input_load_45"/></StgValue>
</operation>

<operation id="1507" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1195  %weights_load_46 = load float* %weights_addr_55, align 4

]]></Node>
<StgValue><ssdm name="weights_load_46"/></StgValue>
</operation>

<operation id="1508" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1196  %input_load_46 = load float* %input_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>

<operation id="1509" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1199  %weights_load_47 = load float* %weights_addr_56, align 4

]]></Node>
<StgValue><ssdm name="weights_load_47"/></StgValue>
</operation>

<operation id="1510" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1200  %input_load_47 = load float* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1511" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:166  %tmp_219 = add i13 3, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1512" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:167  %tmp_246_cast = zext i13 %tmp_219 to i64

]]></Node>
<StgValue><ssdm name="tmp_246_cast"/></StgValue>
</operation>

<operation id="1513" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:168  %weights_addr_57 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_246_cast

]]></Node>
<StgValue><ssdm name="weights_addr_57"/></StgValue>
</operation>

<operation id="1514" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:169  %tmp_220 = add i13 8, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1515" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:170  %tmp_247_cast = zext i13 %tmp_220 to i64

]]></Node>
<StgValue><ssdm name="tmp_247_cast"/></StgValue>
</operation>

<operation id="1516" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:171  %weights_addr_58 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_247_cast

]]></Node>
<StgValue><ssdm name="weights_addr_58"/></StgValue>
</operation>

<operation id="1517" st_id="27" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %sum_4_0_0_3 = fadd float %sum_4_0_0_2, %tmp_55_0_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_0_3"/></StgValue>
</operation>

<operation id="1518" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:919  %tmp_463 = add i12 %tmp_336, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="1519" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:920  %tmp_493_cast = zext i12 %tmp_463 to i64

]]></Node>
<StgValue><ssdm name="tmp_493_cast"/></StgValue>
</operation>

<operation id="1520" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:921  %input_addr_48 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_493_cast

]]></Node>
<StgValue><ssdm name="input_addr_48"/></StgValue>
</operation>

<operation id="1521" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:922  %tmp_464 = add i12 %tmp_337, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="1522" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:923  %tmp_494_cast = zext i12 %tmp_464 to i64

]]></Node>
<StgValue><ssdm name="tmp_494_cast"/></StgValue>
</operation>

<operation id="1523" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:924  %input_addr_49 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_494_cast

]]></Node>
<StgValue><ssdm name="input_addr_49"/></StgValue>
</operation>

<operation id="1524" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1161  %tmp_55_1_1_1 = fmul float %weights_load_37, %input_load_37

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_1"/></StgValue>
</operation>

<operation id="1525" st_id="27" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1165  %tmp_55_1_1_2 = fmul float %weights_load_38, %input_load_38

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_2"/></StgValue>
</operation>

<operation id="1526" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1169  %tmp_55_1_1_3 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_3"/></StgValue>
</operation>

<operation id="1527" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_55_1_1_4 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_4"/></StgValue>
</operation>

<operation id="1528" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1177  %tmp_55_1_1_5 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_5"/></StgValue>
</operation>

<operation id="1529" st_id="27" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_55_1_2 = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="1530" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_55_1_2_1 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_1"/></StgValue>
</operation>

<operation id="1531" st_id="27" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %tmp_55_1_2_2 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_2"/></StgValue>
</operation>

<operation id="1532" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1195  %weights_load_46 = load float* %weights_addr_55, align 4

]]></Node>
<StgValue><ssdm name="weights_load_46"/></StgValue>
</operation>

<operation id="1533" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1196  %input_load_46 = load float* %input_addr_46, align 4

]]></Node>
<StgValue><ssdm name="input_load_46"/></StgValue>
</operation>

<operation id="1534" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1199  %weights_load_47 = load float* %weights_addr_56, align 4

]]></Node>
<StgValue><ssdm name="weights_load_47"/></StgValue>
</operation>

<operation id="1535" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1200  %input_load_47 = load float* %input_addr_47, align 4

]]></Node>
<StgValue><ssdm name="input_load_47"/></StgValue>
</operation>

<operation id="1536" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1203  %weights_load_48 = load float* %weights_addr_57, align 4

]]></Node>
<StgValue><ssdm name="weights_load_48"/></StgValue>
</operation>

<operation id="1537" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1204  %input_load_48 = load float* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>

<operation id="1538" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1207  %weights_load_49 = load float* %weights_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weights_load_49"/></StgValue>
</operation>

<operation id="1539" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1208  %input_load_49 = load float* %input_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1540" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:172  %tmp_221 = add i13 58, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1541" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:173  %tmp_248_cast = sext i13 %tmp_221 to i64

]]></Node>
<StgValue><ssdm name="tmp_248_cast"/></StgValue>
</operation>

<operation id="1542" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:174  %weights_addr_59 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_248_cast

]]></Node>
<StgValue><ssdm name="weights_addr_59"/></StgValue>
</operation>

<operation id="1543" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:175  %tmp_222 = add i13 83, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1544" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:176  %tmp_249_cast = sext i13 %tmp_222 to i64

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="1545" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:177  %weights_addr_60 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_249_cast

]]></Node>
<StgValue><ssdm name="weights_addr_60"/></StgValue>
</operation>

<operation id="1546" st_id="28" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:658  %sum_4_0_0_3 = fadd float %sum_4_0_0_2, %tmp_55_0_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_0_3"/></StgValue>
</operation>

<operation id="1547" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:925  %tmp_465 = add i12 %tmp_338, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="1548" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:926  %tmp_495_cast = zext i12 %tmp_465 to i64

]]></Node>
<StgValue><ssdm name="tmp_495_cast"/></StgValue>
</operation>

<operation id="1549" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:927  %input_addr_50 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_495_cast

]]></Node>
<StgValue><ssdm name="input_addr_50"/></StgValue>
</operation>

<operation id="1550" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:928  %tmp_466 = add i12 %tmp_339, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="1551" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:929  %tmp_496_cast = zext i12 %tmp_466 to i64

]]></Node>
<StgValue><ssdm name="tmp_496_cast"/></StgValue>
</operation>

<operation id="1552" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:930  %input_addr_51 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_496_cast

]]></Node>
<StgValue><ssdm name="input_addr_51"/></StgValue>
</operation>

<operation id="1553" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1169  %tmp_55_1_1_3 = fmul float %weights_load_39, %input_load_39

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_3"/></StgValue>
</operation>

<operation id="1554" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1173  %tmp_55_1_1_4 = fmul float %weights_load_40, %input_load_40

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_4"/></StgValue>
</operation>

<operation id="1555" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1177  %tmp_55_1_1_5 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_5"/></StgValue>
</operation>

<operation id="1556" st_id="28" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_55_1_2 = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="1557" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_55_1_2_1 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_1"/></StgValue>
</operation>

<operation id="1558" st_id="28" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %tmp_55_1_2_2 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_2"/></StgValue>
</operation>

<operation id="1559" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1193  %tmp_55_1_2_3 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_3"/></StgValue>
</operation>

<operation id="1560" st_id="28" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1197  %tmp_55_1_2_4 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_4"/></StgValue>
</operation>

<operation id="1561" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1203  %weights_load_48 = load float* %weights_addr_57, align 4

]]></Node>
<StgValue><ssdm name="weights_load_48"/></StgValue>
</operation>

<operation id="1562" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1204  %input_load_48 = load float* %input_addr_48, align 4

]]></Node>
<StgValue><ssdm name="input_load_48"/></StgValue>
</operation>

<operation id="1563" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1207  %weights_load_49 = load float* %weights_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weights_load_49"/></StgValue>
</operation>

<operation id="1564" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1208  %input_load_49 = load float* %input_addr_49, align 4

]]></Node>
<StgValue><ssdm name="input_load_49"/></StgValue>
</operation>

<operation id="1565" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1211  %weights_load_50 = load float* %weights_addr_59, align 4

]]></Node>
<StgValue><ssdm name="weights_load_50"/></StgValue>
</operation>

<operation id="1566" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1212  %input_load_50 = load float* %input_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="1567" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1215  %weights_load_51 = load float* %weights_addr_60, align 4

]]></Node>
<StgValue><ssdm name="weights_load_51"/></StgValue>
</operation>

<operation id="1568" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1216  %input_load_51 = load float* %input_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1569" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:178  %tmp_223 = add i13 108, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1570" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:179  %tmp_250_cast = sext i13 %tmp_223 to i64

]]></Node>
<StgValue><ssdm name="tmp_250_cast"/></StgValue>
</operation>

<operation id="1571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:180  %weights_addr_61 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_250_cast

]]></Node>
<StgValue><ssdm name="weights_addr_61"/></StgValue>
</operation>

<operation id="1572" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:181  %tmp_224 = add i13 133, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:182  %tmp_251_cast = sext i13 %tmp_224 to i64

]]></Node>
<StgValue><ssdm name="tmp_251_cast"/></StgValue>
</operation>

<operation id="1574" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:183  %weights_addr_62 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_251_cast

]]></Node>
<StgValue><ssdm name="weights_addr_62"/></StgValue>
</operation>

<operation id="1575" st_id="29" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %sum_4_0_0_4 = fadd float %sum_4_0_0_3, %tmp_55_0_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_0_4"/></StgValue>
</operation>

<operation id="1576" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:931  %tmp_467 = add i12 %tmp_340, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="1577" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:932  %tmp_497_cast = zext i12 %tmp_467 to i64

]]></Node>
<StgValue><ssdm name="tmp_497_cast"/></StgValue>
</operation>

<operation id="1578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:933  %input_addr_52 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_497_cast

]]></Node>
<StgValue><ssdm name="input_addr_52"/></StgValue>
</operation>

<operation id="1579" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:934  %tmp_468 = add i12 %tmp_341, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="1580" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:935  %tmp_498_cast = zext i12 %tmp_468 to i64

]]></Node>
<StgValue><ssdm name="tmp_498_cast"/></StgValue>
</operation>

<operation id="1581" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:936  %input_addr_53 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_498_cast

]]></Node>
<StgValue><ssdm name="input_addr_53"/></StgValue>
</operation>

<operation id="1582" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1177  %tmp_55_1_1_5 = fmul float %weights_load_41, %input_load_41

]]></Node>
<StgValue><ssdm name="tmp_55_1_1_5"/></StgValue>
</operation>

<operation id="1583" st_id="29" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1181  %tmp_55_1_2 = fmul float %weights_load_42, %input_load_42

]]></Node>
<StgValue><ssdm name="tmp_55_1_2"/></StgValue>
</operation>

<operation id="1584" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_55_1_2_1 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_1"/></StgValue>
</operation>

<operation id="1585" st_id="29" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %tmp_55_1_2_2 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_2"/></StgValue>
</operation>

<operation id="1586" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1193  %tmp_55_1_2_3 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_3"/></StgValue>
</operation>

<operation id="1587" st_id="29" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1197  %tmp_55_1_2_4 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_4"/></StgValue>
</operation>

<operation id="1588" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_55_1_2_5 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_5"/></StgValue>
</operation>

<operation id="1589" st_id="29" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1205  %tmp_55_1_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_55_1_3"/></StgValue>
</operation>

<operation id="1590" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1211  %weights_load_50 = load float* %weights_addr_59, align 4

]]></Node>
<StgValue><ssdm name="weights_load_50"/></StgValue>
</operation>

<operation id="1591" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1212  %input_load_50 = load float* %input_addr_50, align 4

]]></Node>
<StgValue><ssdm name="input_load_50"/></StgValue>
</operation>

<operation id="1592" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1215  %weights_load_51 = load float* %weights_addr_60, align 4

]]></Node>
<StgValue><ssdm name="weights_load_51"/></StgValue>
</operation>

<operation id="1593" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1216  %input_load_51 = load float* %input_addr_51, align 4

]]></Node>
<StgValue><ssdm name="input_load_51"/></StgValue>
</operation>

<operation id="1594" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1219  %weights_load_52 = load float* %weights_addr_61, align 4

]]></Node>
<StgValue><ssdm name="weights_load_52"/></StgValue>
</operation>

<operation id="1595" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1220  %input_load_52 = load float* %input_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="1596" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1223  %weights_load_53 = load float* %weights_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weights_load_53"/></StgValue>
</operation>

<operation id="1597" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1224  %input_load_53 = load float* %input_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1598" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:184  %tmp_225 = add i13 4, %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1599" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:185  %tmp_252_cast = zext i13 %tmp_225 to i64

]]></Node>
<StgValue><ssdm name="tmp_252_cast"/></StgValue>
</operation>

<operation id="1600" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:186  %weights_addr_63 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_252_cast

]]></Node>
<StgValue><ssdm name="weights_addr_63"/></StgValue>
</operation>

<operation id="1601" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:187  %tmp_226 = add i13 9, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1602" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:188  %tmp_253_cast = zext i13 %tmp_226 to i64

]]></Node>
<StgValue><ssdm name="tmp_253_cast"/></StgValue>
</operation>

<operation id="1603" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:189  %weights_addr_64 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_253_cast

]]></Node>
<StgValue><ssdm name="weights_addr_64"/></StgValue>
</operation>

<operation id="1604" st_id="30" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %sum_4_0_0_4 = fadd float %sum_4_0_0_3, %tmp_55_0_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_0_4"/></StgValue>
</operation>

<operation id="1605" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1035  %tmp_493 = add i12 %tmp_336, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="1606" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1036  %tmp_523_cast = zext i12 %tmp_493 to i64

]]></Node>
<StgValue><ssdm name="tmp_523_cast"/></StgValue>
</operation>

<operation id="1607" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1037  %input_addr_54 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_523_cast

]]></Node>
<StgValue><ssdm name="input_addr_54"/></StgValue>
</operation>

<operation id="1608" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1038  %tmp_494 = add i12 %tmp_337, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="1609" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1039  %tmp_524_cast = zext i12 %tmp_494 to i64

]]></Node>
<StgValue><ssdm name="tmp_524_cast"/></StgValue>
</operation>

<operation id="1610" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1040  %input_addr_55 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_524_cast

]]></Node>
<StgValue><ssdm name="input_addr_55"/></StgValue>
</operation>

<operation id="1611" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1185  %tmp_55_1_2_1 = fmul float %weights_load_43, %input_load_43

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_1"/></StgValue>
</operation>

<operation id="1612" st_id="30" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1189  %tmp_55_1_2_2 = fmul float %weights_load_44, %input_load_44

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_2"/></StgValue>
</operation>

<operation id="1613" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1193  %tmp_55_1_2_3 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_3"/></StgValue>
</operation>

<operation id="1614" st_id="30" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1197  %tmp_55_1_2_4 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_4"/></StgValue>
</operation>

<operation id="1615" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_55_1_2_5 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_5"/></StgValue>
</operation>

<operation id="1616" st_id="30" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1205  %tmp_55_1_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_55_1_3"/></StgValue>
</operation>

<operation id="1617" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1209  %tmp_55_1_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_1"/></StgValue>
</operation>

<operation id="1618" st_id="30" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_55_1_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_2"/></StgValue>
</operation>

<operation id="1619" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1219  %weights_load_52 = load float* %weights_addr_61, align 4

]]></Node>
<StgValue><ssdm name="weights_load_52"/></StgValue>
</operation>

<operation id="1620" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1220  %input_load_52 = load float* %input_addr_52, align 4

]]></Node>
<StgValue><ssdm name="input_load_52"/></StgValue>
</operation>

<operation id="1621" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1223  %weights_load_53 = load float* %weights_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weights_load_53"/></StgValue>
</operation>

<operation id="1622" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1224  %input_load_53 = load float* %input_addr_53, align 4

]]></Node>
<StgValue><ssdm name="input_load_53"/></StgValue>
</operation>

<operation id="1623" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1227  %weights_load_54 = load float* %weights_addr_63, align 4

]]></Node>
<StgValue><ssdm name="weights_load_54"/></StgValue>
</operation>

<operation id="1624" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1228  %input_load_54 = load float* %input_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="1625" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1231  %weights_load_55 = load float* %weights_addr_64, align 4

]]></Node>
<StgValue><ssdm name="weights_load_55"/></StgValue>
</operation>

<operation id="1626" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1232  %input_load_55 = load float* %input_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1627" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:190  %tmp_227 = add i13 59, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:191  %tmp_254_cast = sext i13 %tmp_227 to i64

]]></Node>
<StgValue><ssdm name="tmp_254_cast"/></StgValue>
</operation>

<operation id="1629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:192  %weights_addr_65 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_254_cast

]]></Node>
<StgValue><ssdm name="weights_addr_65"/></StgValue>
</operation>

<operation id="1630" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:193  %tmp_228 = add i13 84, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1631" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:194  %tmp_255_cast = sext i13 %tmp_228 to i64

]]></Node>
<StgValue><ssdm name="tmp_255_cast"/></StgValue>
</operation>

<operation id="1632" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:195  %weights_addr_66 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_255_cast

]]></Node>
<StgValue><ssdm name="weights_addr_66"/></StgValue>
</operation>

<operation id="1633" st_id="31" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %sum_4_0_0_4 = fadd float %sum_4_0_0_3, %tmp_55_0_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_0_4"/></StgValue>
</operation>

<operation id="1634" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1041  %tmp_495 = add i12 %tmp_338, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="1635" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1042  %tmp_525_cast = zext i12 %tmp_495 to i64

]]></Node>
<StgValue><ssdm name="tmp_525_cast"/></StgValue>
</operation>

<operation id="1636" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1043  %input_addr_56 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_525_cast

]]></Node>
<StgValue><ssdm name="input_addr_56"/></StgValue>
</operation>

<operation id="1637" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1044  %tmp_496 = add i12 %tmp_339, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="1638" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1045  %tmp_526_cast = zext i12 %tmp_496 to i64

]]></Node>
<StgValue><ssdm name="tmp_526_cast"/></StgValue>
</operation>

<operation id="1639" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1046  %input_addr_57 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_526_cast

]]></Node>
<StgValue><ssdm name="input_addr_57"/></StgValue>
</operation>

<operation id="1640" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1193  %tmp_55_1_2_3 = fmul float %weights_load_45, %input_load_45

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_3"/></StgValue>
</operation>

<operation id="1641" st_id="31" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1197  %tmp_55_1_2_4 = fmul float %weights_load_46, %input_load_46

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_4"/></StgValue>
</operation>

<operation id="1642" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_55_1_2_5 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_5"/></StgValue>
</operation>

<operation id="1643" st_id="31" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1205  %tmp_55_1_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_55_1_3"/></StgValue>
</operation>

<operation id="1644" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1209  %tmp_55_1_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_1"/></StgValue>
</operation>

<operation id="1645" st_id="31" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_55_1_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_2"/></StgValue>
</operation>

<operation id="1646" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp_55_1_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_3"/></StgValue>
</operation>

<operation id="1647" st_id="31" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1221  %tmp_55_1_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_4"/></StgValue>
</operation>

<operation id="1648" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1227  %weights_load_54 = load float* %weights_addr_63, align 4

]]></Node>
<StgValue><ssdm name="weights_load_54"/></StgValue>
</operation>

<operation id="1649" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1228  %input_load_54 = load float* %input_addr_54, align 4

]]></Node>
<StgValue><ssdm name="input_load_54"/></StgValue>
</operation>

<operation id="1650" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1231  %weights_load_55 = load float* %weights_addr_64, align 4

]]></Node>
<StgValue><ssdm name="weights_load_55"/></StgValue>
</operation>

<operation id="1651" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1232  %input_load_55 = load float* %input_addr_55, align 4

]]></Node>
<StgValue><ssdm name="input_load_55"/></StgValue>
</operation>

<operation id="1652" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1235  %weights_load_56 = load float* %weights_addr_65, align 4

]]></Node>
<StgValue><ssdm name="weights_load_56"/></StgValue>
</operation>

<operation id="1653" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1236  %input_load_56 = load float* %input_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>

<operation id="1654" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1239  %weights_load_57 = load float* %weights_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weights_load_57"/></StgValue>
</operation>

<operation id="1655" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1240  %input_load_57 = load float* %input_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1656" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:196  %tmp_229 = add i13 109, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:197  %tmp_256_cast = sext i13 %tmp_229 to i64

]]></Node>
<StgValue><ssdm name="tmp_256_cast"/></StgValue>
</operation>

<operation id="1658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:198  %weights_addr_67 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_256_cast

]]></Node>
<StgValue><ssdm name="weights_addr_67"/></StgValue>
</operation>

<operation id="1659" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:199  %tmp_230 = add i13 134, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:200  %tmp_257_cast = sext i13 %tmp_230 to i64

]]></Node>
<StgValue><ssdm name="tmp_257_cast"/></StgValue>
</operation>

<operation id="1661" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:201  %weights_addr_68 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_257_cast

]]></Node>
<StgValue><ssdm name="weights_addr_68"/></StgValue>
</operation>

<operation id="1662" st_id="32" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %sum_4_0_0_4 = fadd float %sum_4_0_0_3, %tmp_55_0_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_0_4"/></StgValue>
</operation>

<operation id="1663" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1047  %tmp_497 = add i12 %tmp_340, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="1664" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1048  %tmp_527_cast = zext i12 %tmp_497 to i64

]]></Node>
<StgValue><ssdm name="tmp_527_cast"/></StgValue>
</operation>

<operation id="1665" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1049  %input_addr_58 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_527_cast

]]></Node>
<StgValue><ssdm name="input_addr_58"/></StgValue>
</operation>

<operation id="1666" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1050  %tmp_498 = add i12 %tmp_341, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="1667" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1051  %tmp_528_cast = zext i12 %tmp_498 to i64

]]></Node>
<StgValue><ssdm name="tmp_528_cast"/></StgValue>
</operation>

<operation id="1668" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1052  %input_addr_59 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_528_cast

]]></Node>
<StgValue><ssdm name="input_addr_59"/></StgValue>
</operation>

<operation id="1669" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1201  %tmp_55_1_2_5 = fmul float %weights_load_47, %input_load_47

]]></Node>
<StgValue><ssdm name="tmp_55_1_2_5"/></StgValue>
</operation>

<operation id="1670" st_id="32" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1205  %tmp_55_1_3 = fmul float %weights_load_48, %input_load_48

]]></Node>
<StgValue><ssdm name="tmp_55_1_3"/></StgValue>
</operation>

<operation id="1671" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1209  %tmp_55_1_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_1"/></StgValue>
</operation>

<operation id="1672" st_id="32" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_55_1_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_2"/></StgValue>
</operation>

<operation id="1673" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp_55_1_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_3"/></StgValue>
</operation>

<operation id="1674" st_id="32" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1221  %tmp_55_1_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_4"/></StgValue>
</operation>

<operation id="1675" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1225  %tmp_55_1_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_5"/></StgValue>
</operation>

<operation id="1676" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_55_1_4 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_55_1_4"/></StgValue>
</operation>

<operation id="1677" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1235  %weights_load_56 = load float* %weights_addr_65, align 4

]]></Node>
<StgValue><ssdm name="weights_load_56"/></StgValue>
</operation>

<operation id="1678" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1236  %input_load_56 = load float* %input_addr_56, align 4

]]></Node>
<StgValue><ssdm name="input_load_56"/></StgValue>
</operation>

<operation id="1679" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1239  %weights_load_57 = load float* %weights_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weights_load_57"/></StgValue>
</operation>

<operation id="1680" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1240  %input_load_57 = load float* %input_addr_57, align 4

]]></Node>
<StgValue><ssdm name="input_load_57"/></StgValue>
</operation>

<operation id="1681" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1243  %weights_load_58 = load float* %weights_addr_67, align 4

]]></Node>
<StgValue><ssdm name="weights_load_58"/></StgValue>
</operation>

<operation id="1682" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1244  %input_load_58 = load float* %input_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>

<operation id="1683" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1247  %weights_load_59 = load float* %weights_addr_68, align 4

]]></Node>
<StgValue><ssdm name="weights_load_59"/></StgValue>
</operation>

<operation id="1684" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1248  %input_load_59 = load float* %input_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1685" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:202  %tmp_231 = add i13 10, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:203  %tmp_258_cast = sext i13 %tmp_231 to i64

]]></Node>
<StgValue><ssdm name="tmp_258_cast"/></StgValue>
</operation>

<operation id="1687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:204  %weights_addr_69 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_258_cast

]]></Node>
<StgValue><ssdm name="weights_addr_69"/></StgValue>
</operation>

<operation id="1688" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:205  %tmp_232 = add i13 10, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:206  %tmp_259_cast = zext i13 %tmp_232 to i64

]]></Node>
<StgValue><ssdm name="tmp_259_cast"/></StgValue>
</operation>

<operation id="1690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:207  %weights_addr_70 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_259_cast

]]></Node>
<StgValue><ssdm name="weights_addr_70"/></StgValue>
</operation>

<operation id="1691" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:514  %tmp_342 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_50_2_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1692" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:515  %p_shl4_cast = zext i8 %tmp_342 to i12

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="1693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:516  %tmp_343 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_50_2_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1694" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="5">
<![CDATA[
.preheader8.preheader:517  %p_shl5_cast = zext i5 %tmp_343 to i12

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="1695" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:518  %tmp_344 = sub i12 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1696" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:519  %tmp_345 = add i12 196, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1697" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:586  %tmp_378 = add i12 %tmp_344, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:587  %tmp_408_cast = zext i12 %tmp_378 to i64

]]></Node>
<StgValue><ssdm name="tmp_408_cast"/></StgValue>
</operation>

<operation id="1699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:588  %input_addr_60 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_408_cast

]]></Node>
<StgValue><ssdm name="input_addr_60"/></StgValue>
</operation>

<operation id="1700" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:589  %tmp_379 = add i12 %tmp_345, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:590  %tmp_409_cast = zext i12 %tmp_379 to i64

]]></Node>
<StgValue><ssdm name="tmp_409_cast"/></StgValue>
</operation>

<operation id="1702" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:591  %input_addr_61 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_409_cast

]]></Node>
<StgValue><ssdm name="input_addr_61"/></StgValue>
</operation>

<operation id="1703" st_id="33" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:662  %sum_4_0_0_4 = fadd float %sum_4_0_0_3, %tmp_55_0_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_0_4"/></StgValue>
</operation>

<operation id="1704" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1209  %tmp_55_1_3_1 = fmul float %weights_load_49, %input_load_49

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_1"/></StgValue>
</operation>

<operation id="1705" st_id="33" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1213  %tmp_55_1_3_2 = fmul float %weights_load_50, %input_load_50

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_2"/></StgValue>
</operation>

<operation id="1706" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp_55_1_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_3"/></StgValue>
</operation>

<operation id="1707" st_id="33" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1221  %tmp_55_1_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_4"/></StgValue>
</operation>

<operation id="1708" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1225  %tmp_55_1_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_5"/></StgValue>
</operation>

<operation id="1709" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_55_1_4 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_55_1_4"/></StgValue>
</operation>

<operation id="1710" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %tmp_55_1_4_1 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_1"/></StgValue>
</operation>

<operation id="1711" st_id="33" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1237  %tmp_55_1_4_2 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_2"/></StgValue>
</operation>

<operation id="1712" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1243  %weights_load_58 = load float* %weights_addr_67, align 4

]]></Node>
<StgValue><ssdm name="weights_load_58"/></StgValue>
</operation>

<operation id="1713" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1244  %input_load_58 = load float* %input_addr_58, align 4

]]></Node>
<StgValue><ssdm name="input_load_58"/></StgValue>
</operation>

<operation id="1714" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1247  %weights_load_59 = load float* %weights_addr_68, align 4

]]></Node>
<StgValue><ssdm name="weights_load_59"/></StgValue>
</operation>

<operation id="1715" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1248  %input_load_59 = load float* %input_addr_59, align 4

]]></Node>
<StgValue><ssdm name="input_load_59"/></StgValue>
</operation>

<operation id="1716" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1251  %weights_load_60 = load float* %weights_addr_69, align 4

]]></Node>
<StgValue><ssdm name="weights_load_60"/></StgValue>
</operation>

<operation id="1717" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1252  %input_load_60 = load float* %input_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>

<operation id="1718" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1255  %weights_load_61 = load float* %weights_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weights_load_61"/></StgValue>
</operation>

<operation id="1719" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1256  %input_load_61 = load float* %input_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1720" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:208  %tmp_233 = add i13 60, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1721" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:209  %tmp_260_cast = sext i13 %tmp_233 to i64

]]></Node>
<StgValue><ssdm name="tmp_260_cast"/></StgValue>
</operation>

<operation id="1722" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:210  %weights_addr_71 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_260_cast

]]></Node>
<StgValue><ssdm name="weights_addr_71"/></StgValue>
</operation>

<operation id="1723" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:211  %tmp_234 = add i13 85, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1724" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:212  %tmp_261_cast = sext i13 %tmp_234 to i64

]]></Node>
<StgValue><ssdm name="tmp_261_cast"/></StgValue>
</operation>

<operation id="1725" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:213  %weights_addr_72 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_261_cast

]]></Node>
<StgValue><ssdm name="weights_addr_72"/></StgValue>
</operation>

<operation id="1726" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:520  %tmp_346 = add i12 392, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1727" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:521  %tmp_347 = add i12 588, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1728" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:592  %tmp_380 = add i12 %tmp_346, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1729" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:593  %tmp_410_cast = zext i12 %tmp_380 to i64

]]></Node>
<StgValue><ssdm name="tmp_410_cast"/></StgValue>
</operation>

<operation id="1730" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:594  %input_addr_62 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_410_cast

]]></Node>
<StgValue><ssdm name="input_addr_62"/></StgValue>
</operation>

<operation id="1731" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:595  %tmp_381 = add i12 %tmp_347, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1732" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:596  %tmp_411_cast = zext i12 %tmp_381 to i64

]]></Node>
<StgValue><ssdm name="tmp_411_cast"/></StgValue>
</operation>

<operation id="1733" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:597  %input_addr_63 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_411_cast

]]></Node>
<StgValue><ssdm name="input_addr_63"/></StgValue>
</operation>

<operation id="1734" st_id="34" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %sum_4_0_0_5 = fadd float %sum_4_0_0_4, %tmp_55_0_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_0_5"/></StgValue>
</operation>

<operation id="1735" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1217  %tmp_55_1_3_3 = fmul float %weights_load_51, %input_load_51

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_3"/></StgValue>
</operation>

<operation id="1736" st_id="34" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1221  %tmp_55_1_3_4 = fmul float %weights_load_52, %input_load_52

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_4"/></StgValue>
</operation>

<operation id="1737" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1225  %tmp_55_1_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_5"/></StgValue>
</operation>

<operation id="1738" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_55_1_4 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_55_1_4"/></StgValue>
</operation>

<operation id="1739" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %tmp_55_1_4_1 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_1"/></StgValue>
</operation>

<operation id="1740" st_id="34" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1237  %tmp_55_1_4_2 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_2"/></StgValue>
</operation>

<operation id="1741" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_55_1_4_3 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_3"/></StgValue>
</operation>

<operation id="1742" st_id="34" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp_55_1_4_4 = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_4"/></StgValue>
</operation>

<operation id="1743" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1251  %weights_load_60 = load float* %weights_addr_69, align 4

]]></Node>
<StgValue><ssdm name="weights_load_60"/></StgValue>
</operation>

<operation id="1744" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1252  %input_load_60 = load float* %input_addr_60, align 4

]]></Node>
<StgValue><ssdm name="input_load_60"/></StgValue>
</operation>

<operation id="1745" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1255  %weights_load_61 = load float* %weights_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weights_load_61"/></StgValue>
</operation>

<operation id="1746" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1256  %input_load_61 = load float* %input_addr_61, align 4

]]></Node>
<StgValue><ssdm name="input_load_61"/></StgValue>
</operation>

<operation id="1747" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1259  %weights_load_62 = load float* %weights_addr_71, align 4

]]></Node>
<StgValue><ssdm name="weights_load_62"/></StgValue>
</operation>

<operation id="1748" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1260  %input_load_62 = load float* %input_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>

<operation id="1749" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1263  %weights_load_63 = load float* %weights_addr_72, align 4

]]></Node>
<StgValue><ssdm name="weights_load_63"/></StgValue>
</operation>

<operation id="1750" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1264  %input_load_63 = load float* %input_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1751" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:214  %tmp_235 = add i13 110, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1752" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:215  %tmp_262_cast = sext i13 %tmp_235 to i64

]]></Node>
<StgValue><ssdm name="tmp_262_cast"/></StgValue>
</operation>

<operation id="1753" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:216  %weights_addr_73 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_262_cast

]]></Node>
<StgValue><ssdm name="weights_addr_73"/></StgValue>
</operation>

<operation id="1754" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:217  %tmp_236 = add i13 135, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1755" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:218  %tmp_263_cast = sext i13 %tmp_236 to i64

]]></Node>
<StgValue><ssdm name="tmp_263_cast"/></StgValue>
</operation>

<operation id="1756" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:219  %weights_addr_74 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_263_cast

]]></Node>
<StgValue><ssdm name="weights_addr_74"/></StgValue>
</operation>

<operation id="1757" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:522  %tmp_348 = add i12 784, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1758" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:523  %tmp_349 = add i12 980, %tmp_344

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1759" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:598  %tmp_382 = add i12 %tmp_348, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1760" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:599  %tmp_412_cast = zext i12 %tmp_382 to i64

]]></Node>
<StgValue><ssdm name="tmp_412_cast"/></StgValue>
</operation>

<operation id="1761" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:600  %input_addr_64 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_412_cast

]]></Node>
<StgValue><ssdm name="input_addr_64"/></StgValue>
</operation>

<operation id="1762" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:601  %tmp_383 = add i12 %tmp_349, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1763" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:602  %tmp_413_cast = zext i12 %tmp_383 to i64

]]></Node>
<StgValue><ssdm name="tmp_413_cast"/></StgValue>
</operation>

<operation id="1764" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:603  %input_addr_65 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_413_cast

]]></Node>
<StgValue><ssdm name="input_addr_65"/></StgValue>
</operation>

<operation id="1765" st_id="35" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %sum_4_0_0_5 = fadd float %sum_4_0_0_4, %tmp_55_0_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_0_5"/></StgValue>
</operation>

<operation id="1766" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1225  %tmp_55_1_3_5 = fmul float %weights_load_53, %input_load_53

]]></Node>
<StgValue><ssdm name="tmp_55_1_3_5"/></StgValue>
</operation>

<operation id="1767" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1229  %tmp_55_1_4 = fmul float %weights_load_54, %input_load_54

]]></Node>
<StgValue><ssdm name="tmp_55_1_4"/></StgValue>
</operation>

<operation id="1768" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %tmp_55_1_4_1 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_1"/></StgValue>
</operation>

<operation id="1769" st_id="35" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1237  %tmp_55_1_4_2 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_2"/></StgValue>
</operation>

<operation id="1770" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_55_1_4_3 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_3"/></StgValue>
</operation>

<operation id="1771" st_id="35" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp_55_1_4_4 = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_4"/></StgValue>
</operation>

<operation id="1772" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1249  %tmp_55_1_4_5 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_5"/></StgValue>
</operation>

<operation id="1773" st_id="35" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1253  %tmp_55_2 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="1774" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1259  %weights_load_62 = load float* %weights_addr_71, align 4

]]></Node>
<StgValue><ssdm name="weights_load_62"/></StgValue>
</operation>

<operation id="1775" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1260  %input_load_62 = load float* %input_addr_62, align 4

]]></Node>
<StgValue><ssdm name="input_load_62"/></StgValue>
</operation>

<operation id="1776" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1263  %weights_load_63 = load float* %weights_addr_72, align 4

]]></Node>
<StgValue><ssdm name="weights_load_63"/></StgValue>
</operation>

<operation id="1777" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1264  %input_load_63 = load float* %input_addr_63, align 4

]]></Node>
<StgValue><ssdm name="input_load_63"/></StgValue>
</operation>

<operation id="1778" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1267  %weights_load_64 = load float* %weights_addr_73, align 4

]]></Node>
<StgValue><ssdm name="weights_load_64"/></StgValue>
</operation>

<operation id="1779" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1268  %input_load_64 = load float* %input_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="1780" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1271  %weights_load_65 = load float* %weights_addr_74, align 4

]]></Node>
<StgValue><ssdm name="weights_load_65"/></StgValue>
</operation>

<operation id="1781" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1272  %input_load_65 = load float* %input_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1782" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:220  %tmp_237 = add i13 11, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1783" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:221  %tmp_264_cast = sext i13 %tmp_237 to i64

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="1784" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:222  %weights_addr_75 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_264_cast

]]></Node>
<StgValue><ssdm name="weights_addr_75"/></StgValue>
</operation>

<operation id="1785" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:223  %tmp_238 = add i13 11, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1786" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:224  %tmp_265_cast = zext i13 %tmp_238 to i64

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="1787" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:225  %weights_addr_76 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_265_cast

]]></Node>
<StgValue><ssdm name="weights_addr_76"/></StgValue>
</operation>

<operation id="1788" st_id="36" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %sum_4_0_0_5 = fadd float %sum_4_0_0_4, %tmp_55_0_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_0_5"/></StgValue>
</operation>

<operation id="1789" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:705  %tmp_409 = add i12 %tmp_344, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1790" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:706  %tmp_439_cast = zext i12 %tmp_409 to i64

]]></Node>
<StgValue><ssdm name="tmp_439_cast"/></StgValue>
</operation>

<operation id="1791" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:707  %input_addr_66 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_439_cast

]]></Node>
<StgValue><ssdm name="input_addr_66"/></StgValue>
</operation>

<operation id="1792" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:708  %tmp_410 = add i12 %tmp_345, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1793" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:709  %tmp_440_cast = zext i12 %tmp_410 to i64

]]></Node>
<StgValue><ssdm name="tmp_440_cast"/></StgValue>
</operation>

<operation id="1794" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:710  %input_addr_67 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_440_cast

]]></Node>
<StgValue><ssdm name="input_addr_67"/></StgValue>
</operation>

<operation id="1795" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1233  %tmp_55_1_4_1 = fmul float %weights_load_55, %input_load_55

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_1"/></StgValue>
</operation>

<operation id="1796" st_id="36" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1237  %tmp_55_1_4_2 = fmul float %weights_load_56, %input_load_56

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_2"/></StgValue>
</operation>

<operation id="1797" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_55_1_4_3 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_3"/></StgValue>
</operation>

<operation id="1798" st_id="36" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp_55_1_4_4 = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_4"/></StgValue>
</operation>

<operation id="1799" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1249  %tmp_55_1_4_5 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_5"/></StgValue>
</operation>

<operation id="1800" st_id="36" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1253  %tmp_55_2 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="1801" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_55_2_0_1 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_1"/></StgValue>
</operation>

<operation id="1802" st_id="36" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %tmp_55_2_0_2 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_2"/></StgValue>
</operation>

<operation id="1803" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1267  %weights_load_64 = load float* %weights_addr_73, align 4

]]></Node>
<StgValue><ssdm name="weights_load_64"/></StgValue>
</operation>

<operation id="1804" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1268  %input_load_64 = load float* %input_addr_64, align 4

]]></Node>
<StgValue><ssdm name="input_load_64"/></StgValue>
</operation>

<operation id="1805" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1271  %weights_load_65 = load float* %weights_addr_74, align 4

]]></Node>
<StgValue><ssdm name="weights_load_65"/></StgValue>
</operation>

<operation id="1806" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1272  %input_load_65 = load float* %input_addr_65, align 4

]]></Node>
<StgValue><ssdm name="input_load_65"/></StgValue>
</operation>

<operation id="1807" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1275  %weights_load_66 = load float* %weights_addr_75, align 4

]]></Node>
<StgValue><ssdm name="weights_load_66"/></StgValue>
</operation>

<operation id="1808" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1276  %input_load_66 = load float* %input_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="1809" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1279  %weights_load_67 = load float* %weights_addr_76, align 4

]]></Node>
<StgValue><ssdm name="weights_load_67"/></StgValue>
</operation>

<operation id="1810" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1280  %input_load_67 = load float* %input_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1811" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:226  %tmp_239 = add i13 61, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1812" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:227  %tmp_266_cast = sext i13 %tmp_239 to i64

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="1813" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:228  %weights_addr_77 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_266_cast

]]></Node>
<StgValue><ssdm name="weights_addr_77"/></StgValue>
</operation>

<operation id="1814" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:229  %tmp_240 = add i13 86, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1815" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:230  %tmp_267_cast = sext i13 %tmp_240 to i64

]]></Node>
<StgValue><ssdm name="tmp_267_cast"/></StgValue>
</operation>

<operation id="1816" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:231  %weights_addr_78 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_267_cast

]]></Node>
<StgValue><ssdm name="weights_addr_78"/></StgValue>
</operation>

<operation id="1817" st_id="37" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %sum_4_0_0_5 = fadd float %sum_4_0_0_4, %tmp_55_0_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_0_5"/></StgValue>
</operation>

<operation id="1818" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:711  %tmp_411 = add i12 %tmp_346, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1819" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:712  %tmp_441_cast = zext i12 %tmp_411 to i64

]]></Node>
<StgValue><ssdm name="tmp_441_cast"/></StgValue>
</operation>

<operation id="1820" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:713  %input_addr_68 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_441_cast

]]></Node>
<StgValue><ssdm name="input_addr_68"/></StgValue>
</operation>

<operation id="1821" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:714  %tmp_412 = add i12 %tmp_347, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1822" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:715  %tmp_442_cast = zext i12 %tmp_412 to i64

]]></Node>
<StgValue><ssdm name="tmp_442_cast"/></StgValue>
</operation>

<operation id="1823" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:716  %input_addr_69 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_442_cast

]]></Node>
<StgValue><ssdm name="input_addr_69"/></StgValue>
</operation>

<operation id="1824" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1241  %tmp_55_1_4_3 = fmul float %weights_load_57, %input_load_57

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_3"/></StgValue>
</operation>

<operation id="1825" st_id="37" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1245  %tmp_55_1_4_4 = fmul float %weights_load_58, %input_load_58

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_4"/></StgValue>
</operation>

<operation id="1826" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1249  %tmp_55_1_4_5 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_5"/></StgValue>
</operation>

<operation id="1827" st_id="37" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1253  %tmp_55_2 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="1828" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_55_2_0_1 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_1"/></StgValue>
</operation>

<operation id="1829" st_id="37" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %tmp_55_2_0_2 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_2"/></StgValue>
</operation>

<operation id="1830" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1265  %tmp_55_2_0_3 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_3"/></StgValue>
</operation>

<operation id="1831" st_id="37" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1269  %tmp_55_2_0_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_4"/></StgValue>
</operation>

<operation id="1832" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1275  %weights_load_66 = load float* %weights_addr_75, align 4

]]></Node>
<StgValue><ssdm name="weights_load_66"/></StgValue>
</operation>

<operation id="1833" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1276  %input_load_66 = load float* %input_addr_66, align 4

]]></Node>
<StgValue><ssdm name="input_load_66"/></StgValue>
</operation>

<operation id="1834" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1279  %weights_load_67 = load float* %weights_addr_76, align 4

]]></Node>
<StgValue><ssdm name="weights_load_67"/></StgValue>
</operation>

<operation id="1835" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1280  %input_load_67 = load float* %input_addr_67, align 4

]]></Node>
<StgValue><ssdm name="input_load_67"/></StgValue>
</operation>

<operation id="1836" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1283  %weights_load_68 = load float* %weights_addr_77, align 4

]]></Node>
<StgValue><ssdm name="weights_load_68"/></StgValue>
</operation>

<operation id="1837" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1284  %input_load_68 = load float* %input_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="1838" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1287  %weights_load_69 = load float* %weights_addr_78, align 4

]]></Node>
<StgValue><ssdm name="weights_load_69"/></StgValue>
</operation>

<operation id="1839" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1288  %input_load_69 = load float* %input_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1840" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:232  %tmp_241 = add i13 111, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1841" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:233  %tmp_268_cast = sext i13 %tmp_241 to i64

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="1842" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:234  %weights_addr_79 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_268_cast

]]></Node>
<StgValue><ssdm name="weights_addr_79"/></StgValue>
</operation>

<operation id="1843" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:235  %tmp_242 = add i13 136, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1844" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:236  %tmp_269_cast = sext i13 %tmp_242 to i64

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="1845" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:237  %weights_addr_80 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="weights_addr_80"/></StgValue>
</operation>

<operation id="1846" st_id="38" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:666  %sum_4_0_0_5 = fadd float %sum_4_0_0_4, %tmp_55_0_0_5

]]></Node>
<StgValue><ssdm name="sum_4_0_0_5"/></StgValue>
</operation>

<operation id="1847" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:717  %tmp_413 = add i12 %tmp_348, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="1848" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:718  %tmp_443_cast = zext i12 %tmp_413 to i64

]]></Node>
<StgValue><ssdm name="tmp_443_cast"/></StgValue>
</operation>

<operation id="1849" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:719  %input_addr_70 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_443_cast

]]></Node>
<StgValue><ssdm name="input_addr_70"/></StgValue>
</operation>

<operation id="1850" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:720  %tmp_414 = add i12 %tmp_349, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="1851" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:721  %tmp_444_cast = zext i12 %tmp_414 to i64

]]></Node>
<StgValue><ssdm name="tmp_444_cast"/></StgValue>
</operation>

<operation id="1852" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:722  %input_addr_71 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_444_cast

]]></Node>
<StgValue><ssdm name="input_addr_71"/></StgValue>
</operation>

<operation id="1853" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1249  %tmp_55_1_4_5 = fmul float %weights_load_59, %input_load_59

]]></Node>
<StgValue><ssdm name="tmp_55_1_4_5"/></StgValue>
</operation>

<operation id="1854" st_id="38" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1253  %tmp_55_2 = fmul float %weights_load_60, %input_load_60

]]></Node>
<StgValue><ssdm name="tmp_55_2"/></StgValue>
</operation>

<operation id="1855" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_55_2_0_1 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_1"/></StgValue>
</operation>

<operation id="1856" st_id="38" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %tmp_55_2_0_2 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_2"/></StgValue>
</operation>

<operation id="1857" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1265  %tmp_55_2_0_3 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_3"/></StgValue>
</operation>

<operation id="1858" st_id="38" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1269  %tmp_55_2_0_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_4"/></StgValue>
</operation>

<operation id="1859" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp_55_2_0_5 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_5"/></StgValue>
</operation>

<operation id="1860" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_55_2_1 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_55_2_1"/></StgValue>
</operation>

<operation id="1861" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1283  %weights_load_68 = load float* %weights_addr_77, align 4

]]></Node>
<StgValue><ssdm name="weights_load_68"/></StgValue>
</operation>

<operation id="1862" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1284  %input_load_68 = load float* %input_addr_68, align 4

]]></Node>
<StgValue><ssdm name="input_load_68"/></StgValue>
</operation>

<operation id="1863" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1287  %weights_load_69 = load float* %weights_addr_78, align 4

]]></Node>
<StgValue><ssdm name="weights_load_69"/></StgValue>
</operation>

<operation id="1864" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1288  %input_load_69 = load float* %input_addr_69, align 4

]]></Node>
<StgValue><ssdm name="input_load_69"/></StgValue>
</operation>

<operation id="1865" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1291  %weights_load_70 = load float* %weights_addr_79, align 4

]]></Node>
<StgValue><ssdm name="weights_load_70"/></StgValue>
</operation>

<operation id="1866" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1292  %input_load_70 = load float* %input_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="1867" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1295  %weights_load_71 = load float* %weights_addr_80, align 4

]]></Node>
<StgValue><ssdm name="weights_load_71"/></StgValue>
</operation>

<operation id="1868" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1296  %input_load_71 = load float* %input_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1869" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:238  %tmp_243 = add i13 12, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1870" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:239  %tmp_270_cast = sext i13 %tmp_243 to i64

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="1871" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:240  %weights_addr_81 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="weights_addr_81"/></StgValue>
</operation>

<operation id="1872" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:241  %tmp_244 = add i13 12, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1873" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:242  %tmp_271_cast = zext i13 %tmp_244 to i64

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="1874" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:243  %weights_addr_82 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="weights_addr_82"/></StgValue>
</operation>

<operation id="1875" st_id="39" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %sum_4_0_1 = fadd float %sum_4_0_0_5, %tmp_55_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1876" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:821  %tmp_439 = add i12 %tmp_344, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1877" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:822  %tmp_469_cast = zext i12 %tmp_439 to i64

]]></Node>
<StgValue><ssdm name="tmp_469_cast"/></StgValue>
</operation>

<operation id="1878" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:823  %input_addr_72 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_469_cast

]]></Node>
<StgValue><ssdm name="input_addr_72"/></StgValue>
</operation>

<operation id="1879" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:824  %tmp_440 = add i12 %tmp_345, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1880" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:825  %tmp_470_cast = zext i12 %tmp_440 to i64

]]></Node>
<StgValue><ssdm name="tmp_470_cast"/></StgValue>
</operation>

<operation id="1881" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:826  %input_addr_73 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_470_cast

]]></Node>
<StgValue><ssdm name="input_addr_73"/></StgValue>
</operation>

<operation id="1882" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1257  %tmp_55_2_0_1 = fmul float %weights_load_61, %input_load_61

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_1"/></StgValue>
</operation>

<operation id="1883" st_id="39" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1261  %tmp_55_2_0_2 = fmul float %weights_load_62, %input_load_62

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_2"/></StgValue>
</operation>

<operation id="1884" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1265  %tmp_55_2_0_3 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_3"/></StgValue>
</operation>

<operation id="1885" st_id="39" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1269  %tmp_55_2_0_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_4"/></StgValue>
</operation>

<operation id="1886" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp_55_2_0_5 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_5"/></StgValue>
</operation>

<operation id="1887" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_55_2_1 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_55_2_1"/></StgValue>
</operation>

<operation id="1888" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1281  %tmp_55_2_1_1 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_1"/></StgValue>
</operation>

<operation id="1889" st_id="39" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1285  %tmp_55_2_1_2 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_2"/></StgValue>
</operation>

<operation id="1890" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1291  %weights_load_70 = load float* %weights_addr_79, align 4

]]></Node>
<StgValue><ssdm name="weights_load_70"/></StgValue>
</operation>

<operation id="1891" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1292  %input_load_70 = load float* %input_addr_70, align 4

]]></Node>
<StgValue><ssdm name="input_load_70"/></StgValue>
</operation>

<operation id="1892" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1295  %weights_load_71 = load float* %weights_addr_80, align 4

]]></Node>
<StgValue><ssdm name="weights_load_71"/></StgValue>
</operation>

<operation id="1893" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1296  %input_load_71 = load float* %input_addr_71, align 4

]]></Node>
<StgValue><ssdm name="input_load_71"/></StgValue>
</operation>

<operation id="1894" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1299  %weights_load_72 = load float* %weights_addr_81, align 4

]]></Node>
<StgValue><ssdm name="weights_load_72"/></StgValue>
</operation>

<operation id="1895" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1300  %input_load_72 = load float* %input_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>

<operation id="1896" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1303  %weights_load_73 = load float* %weights_addr_82, align 4

]]></Node>
<StgValue><ssdm name="weights_load_73"/></StgValue>
</operation>

<operation id="1897" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1304  %input_load_73 = load float* %input_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1898" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:244  %tmp_245 = add i13 62, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1899" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:245  %tmp_272_cast = sext i13 %tmp_245 to i64

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="1900" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:246  %weights_addr_83 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="weights_addr_83"/></StgValue>
</operation>

<operation id="1901" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:247  %tmp_246 = add i13 87, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1902" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:248  %tmp_273_cast = sext i13 %tmp_246 to i64

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="1903" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:249  %weights_addr_84 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_273_cast

]]></Node>
<StgValue><ssdm name="weights_addr_84"/></StgValue>
</operation>

<operation id="1904" st_id="40" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %sum_4_0_1 = fadd float %sum_4_0_0_5, %tmp_55_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1905" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:827  %tmp_441 = add i12 %tmp_346, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1906" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:828  %tmp_471_cast = zext i12 %tmp_441 to i64

]]></Node>
<StgValue><ssdm name="tmp_471_cast"/></StgValue>
</operation>

<operation id="1907" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:829  %input_addr_74 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_471_cast

]]></Node>
<StgValue><ssdm name="input_addr_74"/></StgValue>
</operation>

<operation id="1908" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:830  %tmp_442 = add i12 %tmp_347, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="1909" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:831  %tmp_472_cast = zext i12 %tmp_442 to i64

]]></Node>
<StgValue><ssdm name="tmp_472_cast"/></StgValue>
</operation>

<operation id="1910" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:832  %input_addr_75 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_472_cast

]]></Node>
<StgValue><ssdm name="input_addr_75"/></StgValue>
</operation>

<operation id="1911" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1265  %tmp_55_2_0_3 = fmul float %weights_load_63, %input_load_63

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_3"/></StgValue>
</operation>

<operation id="1912" st_id="40" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1269  %tmp_55_2_0_4 = fmul float %weights_load_64, %input_load_64

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_4"/></StgValue>
</operation>

<operation id="1913" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp_55_2_0_5 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_5"/></StgValue>
</operation>

<operation id="1914" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_55_2_1 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_55_2_1"/></StgValue>
</operation>

<operation id="1915" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1281  %tmp_55_2_1_1 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_1"/></StgValue>
</operation>

<operation id="1916" st_id="40" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1285  %tmp_55_2_1_2 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_2"/></StgValue>
</operation>

<operation id="1917" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %tmp_55_2_1_3 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_3"/></StgValue>
</operation>

<operation id="1918" st_id="40" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_55_2_1_4 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_4"/></StgValue>
</operation>

<operation id="1919" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1299  %weights_load_72 = load float* %weights_addr_81, align 4

]]></Node>
<StgValue><ssdm name="weights_load_72"/></StgValue>
</operation>

<operation id="1920" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1300  %input_load_72 = load float* %input_addr_72, align 4

]]></Node>
<StgValue><ssdm name="input_load_72"/></StgValue>
</operation>

<operation id="1921" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1303  %weights_load_73 = load float* %weights_addr_82, align 4

]]></Node>
<StgValue><ssdm name="weights_load_73"/></StgValue>
</operation>

<operation id="1922" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1304  %input_load_73 = load float* %input_addr_73, align 4

]]></Node>
<StgValue><ssdm name="input_load_73"/></StgValue>
</operation>

<operation id="1923" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1307  %weights_load_74 = load float* %weights_addr_83, align 4

]]></Node>
<StgValue><ssdm name="weights_load_74"/></StgValue>
</operation>

<operation id="1924" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1308  %input_load_74 = load float* %input_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="1925" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1311  %weights_load_75 = load float* %weights_addr_84, align 4

]]></Node>
<StgValue><ssdm name="weights_load_75"/></StgValue>
</operation>

<operation id="1926" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1312  %input_load_75 = load float* %input_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1927" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:250  %tmp_247 = add i13 112, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1928" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:251  %tmp_274_cast = sext i13 %tmp_247 to i64

]]></Node>
<StgValue><ssdm name="tmp_274_cast"/></StgValue>
</operation>

<operation id="1929" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:252  %weights_addr_85 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_274_cast

]]></Node>
<StgValue><ssdm name="weights_addr_85"/></StgValue>
</operation>

<operation id="1930" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:253  %tmp_248 = add i13 137, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1931" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:254  %tmp_275_cast = sext i13 %tmp_248 to i64

]]></Node>
<StgValue><ssdm name="tmp_275_cast"/></StgValue>
</operation>

<operation id="1932" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:255  %weights_addr_86 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_275_cast

]]></Node>
<StgValue><ssdm name="weights_addr_86"/></StgValue>
</operation>

<operation id="1933" st_id="41" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %sum_4_0_1 = fadd float %sum_4_0_0_5, %tmp_55_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1934" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:833  %tmp_443 = add i12 %tmp_348, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="1935" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:834  %tmp_473_cast = zext i12 %tmp_443 to i64

]]></Node>
<StgValue><ssdm name="tmp_473_cast"/></StgValue>
</operation>

<operation id="1936" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:835  %input_addr_76 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_473_cast

]]></Node>
<StgValue><ssdm name="input_addr_76"/></StgValue>
</operation>

<operation id="1937" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:836  %tmp_444 = add i12 %tmp_349, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="1938" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:837  %tmp_474_cast = zext i12 %tmp_444 to i64

]]></Node>
<StgValue><ssdm name="tmp_474_cast"/></StgValue>
</operation>

<operation id="1939" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:838  %input_addr_77 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_474_cast

]]></Node>
<StgValue><ssdm name="input_addr_77"/></StgValue>
</operation>

<operation id="1940" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1273  %tmp_55_2_0_5 = fmul float %weights_load_65, %input_load_65

]]></Node>
<StgValue><ssdm name="tmp_55_2_0_5"/></StgValue>
</operation>

<operation id="1941" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1277  %tmp_55_2_1 = fmul float %weights_load_66, %input_load_66

]]></Node>
<StgValue><ssdm name="tmp_55_2_1"/></StgValue>
</operation>

<operation id="1942" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1281  %tmp_55_2_1_1 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_1"/></StgValue>
</operation>

<operation id="1943" st_id="41" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1285  %tmp_55_2_1_2 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_2"/></StgValue>
</operation>

<operation id="1944" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %tmp_55_2_1_3 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_3"/></StgValue>
</operation>

<operation id="1945" st_id="41" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_55_2_1_4 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_4"/></StgValue>
</operation>

<operation id="1946" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1297  %tmp_55_2_1_5 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_5"/></StgValue>
</operation>

<operation id="1947" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp_55_2_2 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_55_2_2"/></StgValue>
</operation>

<operation id="1948" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1307  %weights_load_74 = load float* %weights_addr_83, align 4

]]></Node>
<StgValue><ssdm name="weights_load_74"/></StgValue>
</operation>

<operation id="1949" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1308  %input_load_74 = load float* %input_addr_74, align 4

]]></Node>
<StgValue><ssdm name="input_load_74"/></StgValue>
</operation>

<operation id="1950" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1311  %weights_load_75 = load float* %weights_addr_84, align 4

]]></Node>
<StgValue><ssdm name="weights_load_75"/></StgValue>
</operation>

<operation id="1951" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1312  %input_load_75 = load float* %input_addr_75, align 4

]]></Node>
<StgValue><ssdm name="input_load_75"/></StgValue>
</operation>

<operation id="1952" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1315  %weights_load_76 = load float* %weights_addr_85, align 4

]]></Node>
<StgValue><ssdm name="weights_load_76"/></StgValue>
</operation>

<operation id="1953" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1316  %input_load_76 = load float* %input_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="1954" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1319  %weights_load_77 = load float* %weights_addr_86, align 4

]]></Node>
<StgValue><ssdm name="weights_load_77"/></StgValue>
</operation>

<operation id="1955" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1320  %input_load_77 = load float* %input_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1956" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:256  %tmp_249 = add i13 13, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1957" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:257  %tmp_276_cast = sext i13 %tmp_249 to i64

]]></Node>
<StgValue><ssdm name="tmp_276_cast"/></StgValue>
</operation>

<operation id="1958" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:258  %weights_addr_87 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_276_cast

]]></Node>
<StgValue><ssdm name="weights_addr_87"/></StgValue>
</operation>

<operation id="1959" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:259  %tmp_250 = add i13 13, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1960" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:260  %tmp_277_cast = zext i13 %tmp_250 to i64

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="1961" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:261  %weights_addr_88 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_277_cast

]]></Node>
<StgValue><ssdm name="weights_addr_88"/></StgValue>
</operation>

<operation id="1962" st_id="42" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %sum_4_0_1 = fadd float %sum_4_0_0_5, %tmp_55_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1963" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:937  %tmp_469 = add i12 %tmp_344, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="1964" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:938  %tmp_499_cast = zext i12 %tmp_469 to i64

]]></Node>
<StgValue><ssdm name="tmp_499_cast"/></StgValue>
</operation>

<operation id="1965" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:939  %input_addr_78 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_499_cast

]]></Node>
<StgValue><ssdm name="input_addr_78"/></StgValue>
</operation>

<operation id="1966" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:940  %tmp_470 = add i12 %tmp_345, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="1967" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:941  %tmp_500_cast = zext i12 %tmp_470 to i64

]]></Node>
<StgValue><ssdm name="tmp_500_cast"/></StgValue>
</operation>

<operation id="1968" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:942  %input_addr_79 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_500_cast

]]></Node>
<StgValue><ssdm name="input_addr_79"/></StgValue>
</operation>

<operation id="1969" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1281  %tmp_55_2_1_1 = fmul float %weights_load_67, %input_load_67

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_1"/></StgValue>
</operation>

<operation id="1970" st_id="42" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1285  %tmp_55_2_1_2 = fmul float %weights_load_68, %input_load_68

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_2"/></StgValue>
</operation>

<operation id="1971" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %tmp_55_2_1_3 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_3"/></StgValue>
</operation>

<operation id="1972" st_id="42" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_55_2_1_4 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_4"/></StgValue>
</operation>

<operation id="1973" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1297  %tmp_55_2_1_5 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_5"/></StgValue>
</operation>

<operation id="1974" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp_55_2_2 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_55_2_2"/></StgValue>
</operation>

<operation id="1975" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_55_2_2_1 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_1"/></StgValue>
</operation>

<operation id="1976" st_id="42" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1309  %tmp_55_2_2_2 = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_2"/></StgValue>
</operation>

<operation id="1977" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1315  %weights_load_76 = load float* %weights_addr_85, align 4

]]></Node>
<StgValue><ssdm name="weights_load_76"/></StgValue>
</operation>

<operation id="1978" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1316  %input_load_76 = load float* %input_addr_76, align 4

]]></Node>
<StgValue><ssdm name="input_load_76"/></StgValue>
</operation>

<operation id="1979" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1319  %weights_load_77 = load float* %weights_addr_86, align 4

]]></Node>
<StgValue><ssdm name="weights_load_77"/></StgValue>
</operation>

<operation id="1980" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1320  %input_load_77 = load float* %input_addr_77, align 4

]]></Node>
<StgValue><ssdm name="input_load_77"/></StgValue>
</operation>

<operation id="1981" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1323  %weights_load_78 = load float* %weights_addr_87, align 4

]]></Node>
<StgValue><ssdm name="weights_load_78"/></StgValue>
</operation>

<operation id="1982" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1324  %input_load_78 = load float* %input_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>

<operation id="1983" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1327  %weights_load_79 = load float* %weights_addr_88, align 4

]]></Node>
<StgValue><ssdm name="weights_load_79"/></StgValue>
</operation>

<operation id="1984" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1328  %input_load_79 = load float* %input_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1985" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:262  %tmp_251 = add i13 63, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1986" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:263  %tmp_278_cast = sext i13 %tmp_251 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="1987" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:264  %weights_addr_89 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="weights_addr_89"/></StgValue>
</operation>

<operation id="1988" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:265  %tmp_252 = add i13 88, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1989" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:266  %tmp_279_cast = sext i13 %tmp_252 to i64

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="1990" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:267  %weights_addr_90 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_279_cast

]]></Node>
<StgValue><ssdm name="weights_addr_90"/></StgValue>
</operation>

<operation id="1991" st_id="43" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:762  %sum_4_0_1 = fadd float %sum_4_0_0_5, %tmp_55_0_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1"/></StgValue>
</operation>

<operation id="1992" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:943  %tmp_471 = add i12 %tmp_346, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="1993" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:944  %tmp_501_cast = zext i12 %tmp_471 to i64

]]></Node>
<StgValue><ssdm name="tmp_501_cast"/></StgValue>
</operation>

<operation id="1994" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:945  %input_addr_80 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_501_cast

]]></Node>
<StgValue><ssdm name="input_addr_80"/></StgValue>
</operation>

<operation id="1995" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:946  %tmp_472 = add i12 %tmp_347, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="1996" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:947  %tmp_502_cast = zext i12 %tmp_472 to i64

]]></Node>
<StgValue><ssdm name="tmp_502_cast"/></StgValue>
</operation>

<operation id="1997" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:948  %input_addr_81 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_502_cast

]]></Node>
<StgValue><ssdm name="input_addr_81"/></StgValue>
</operation>

<operation id="1998" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1289  %tmp_55_2_1_3 = fmul float %weights_load_69, %input_load_69

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_3"/></StgValue>
</operation>

<operation id="1999" st_id="43" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1293  %tmp_55_2_1_4 = fmul float %weights_load_70, %input_load_70

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_4"/></StgValue>
</operation>

<operation id="2000" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1297  %tmp_55_2_1_5 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_5"/></StgValue>
</operation>

<operation id="2001" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp_55_2_2 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_55_2_2"/></StgValue>
</operation>

<operation id="2002" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_55_2_2_1 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_1"/></StgValue>
</operation>

<operation id="2003" st_id="43" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1309  %tmp_55_2_2_2 = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_2"/></StgValue>
</operation>

<operation id="2004" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1313  %tmp_55_2_2_3 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_3"/></StgValue>
</operation>

<operation id="2005" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %tmp_55_2_2_4 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_4"/></StgValue>
</operation>

<operation id="2006" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1323  %weights_load_78 = load float* %weights_addr_87, align 4

]]></Node>
<StgValue><ssdm name="weights_load_78"/></StgValue>
</operation>

<operation id="2007" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1324  %input_load_78 = load float* %input_addr_78, align 4

]]></Node>
<StgValue><ssdm name="input_load_78"/></StgValue>
</operation>

<operation id="2008" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1327  %weights_load_79 = load float* %weights_addr_88, align 4

]]></Node>
<StgValue><ssdm name="weights_load_79"/></StgValue>
</operation>

<operation id="2009" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1328  %input_load_79 = load float* %input_addr_79, align 4

]]></Node>
<StgValue><ssdm name="input_load_79"/></StgValue>
</operation>

<operation id="2010" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1331  %weights_load_80 = load float* %weights_addr_89, align 4

]]></Node>
<StgValue><ssdm name="weights_load_80"/></StgValue>
</operation>

<operation id="2011" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1332  %input_load_80 = load float* %input_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>

<operation id="2012" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1335  %weights_load_81 = load float* %weights_addr_90, align 4

]]></Node>
<StgValue><ssdm name="weights_load_81"/></StgValue>
</operation>

<operation id="2013" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1336  %input_load_81 = load float* %input_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_load_81"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2014" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:268  %tmp_253 = add i13 113, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="2015" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:269  %tmp_280_cast = sext i13 %tmp_253 to i64

]]></Node>
<StgValue><ssdm name="tmp_280_cast"/></StgValue>
</operation>

<operation id="2016" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:270  %weights_addr_91 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_280_cast

]]></Node>
<StgValue><ssdm name="weights_addr_91"/></StgValue>
</operation>

<operation id="2017" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:271  %tmp_254 = add i13 138, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2018" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:272  %tmp_281_cast = sext i13 %tmp_254 to i64

]]></Node>
<StgValue><ssdm name="tmp_281_cast"/></StgValue>
</operation>

<operation id="2019" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:273  %weights_addr_92 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_281_cast

]]></Node>
<StgValue><ssdm name="weights_addr_92"/></StgValue>
</operation>

<operation id="2020" st_id="44" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %sum_4_0_1_1 = fadd float %sum_4_0_1, %tmp_55_0_1_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1_1"/></StgValue>
</operation>

<operation id="2021" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:949  %tmp_473 = add i12 %tmp_348, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2022" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:950  %tmp_503_cast = zext i12 %tmp_473 to i64

]]></Node>
<StgValue><ssdm name="tmp_503_cast"/></StgValue>
</operation>

<operation id="2023" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:951  %input_addr_82 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_503_cast

]]></Node>
<StgValue><ssdm name="input_addr_82"/></StgValue>
</operation>

<operation id="2024" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:952  %tmp_474 = add i12 %tmp_349, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2025" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:953  %tmp_504_cast = zext i12 %tmp_474 to i64

]]></Node>
<StgValue><ssdm name="tmp_504_cast"/></StgValue>
</operation>

<operation id="2026" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:954  %input_addr_83 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_504_cast

]]></Node>
<StgValue><ssdm name="input_addr_83"/></StgValue>
</operation>

<operation id="2027" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1297  %tmp_55_2_1_5 = fmul float %weights_load_71, %input_load_71

]]></Node>
<StgValue><ssdm name="tmp_55_2_1_5"/></StgValue>
</operation>

<operation id="2028" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1301  %tmp_55_2_2 = fmul float %weights_load_72, %input_load_72

]]></Node>
<StgValue><ssdm name="tmp_55_2_2"/></StgValue>
</operation>

<operation id="2029" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_55_2_2_1 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_1"/></StgValue>
</operation>

<operation id="2030" st_id="44" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1309  %tmp_55_2_2_2 = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_2"/></StgValue>
</operation>

<operation id="2031" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1313  %tmp_55_2_2_3 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_3"/></StgValue>
</operation>

<operation id="2032" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %tmp_55_2_2_4 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_4"/></StgValue>
</operation>

<operation id="2033" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_55_2_2_5 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_5"/></StgValue>
</operation>

<operation id="2034" st_id="44" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1325  %tmp_55_2_3 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_55_2_3"/></StgValue>
</operation>

<operation id="2035" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1331  %weights_load_80 = load float* %weights_addr_89, align 4

]]></Node>
<StgValue><ssdm name="weights_load_80"/></StgValue>
</operation>

<operation id="2036" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1332  %input_load_80 = load float* %input_addr_80, align 4

]]></Node>
<StgValue><ssdm name="input_load_80"/></StgValue>
</operation>

<operation id="2037" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1335  %weights_load_81 = load float* %weights_addr_90, align 4

]]></Node>
<StgValue><ssdm name="weights_load_81"/></StgValue>
</operation>

<operation id="2038" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1336  %input_load_81 = load float* %input_addr_81, align 4

]]></Node>
<StgValue><ssdm name="input_load_81"/></StgValue>
</operation>

<operation id="2039" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1339  %weights_load_82 = load float* %weights_addr_91, align 4

]]></Node>
<StgValue><ssdm name="weights_load_82"/></StgValue>
</operation>

<operation id="2040" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1340  %input_load_82 = load float* %input_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_load_82"/></StgValue>
</operation>

<operation id="2041" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1343  %weights_load_83 = load float* %weights_addr_92, align 4

]]></Node>
<StgValue><ssdm name="weights_load_83"/></StgValue>
</operation>

<operation id="2042" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1344  %input_load_83 = load float* %input_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_load_83"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2043" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:274  %tmp_255 = add i13 14, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="2044" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:275  %tmp_282_cast = sext i13 %tmp_255 to i64

]]></Node>
<StgValue><ssdm name="tmp_282_cast"/></StgValue>
</operation>

<operation id="2045" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:276  %weights_addr_93 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_282_cast

]]></Node>
<StgValue><ssdm name="weights_addr_93"/></StgValue>
</operation>

<operation id="2046" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:277  %tmp_256 = add i13 14, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2047" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:278  %tmp_283_cast = zext i13 %tmp_256 to i64

]]></Node>
<StgValue><ssdm name="tmp_283_cast"/></StgValue>
</operation>

<operation id="2048" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:279  %weights_addr_94 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_283_cast

]]></Node>
<StgValue><ssdm name="weights_addr_94"/></StgValue>
</operation>

<operation id="2049" st_id="45" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %sum_4_0_1_1 = fadd float %sum_4_0_1, %tmp_55_0_1_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1_1"/></StgValue>
</operation>

<operation id="2050" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1053  %tmp_499 = add i12 %tmp_344, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2051" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1054  %tmp_529_cast = zext i12 %tmp_499 to i64

]]></Node>
<StgValue><ssdm name="tmp_529_cast"/></StgValue>
</operation>

<operation id="2052" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1055  %input_addr_84 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_529_cast

]]></Node>
<StgValue><ssdm name="input_addr_84"/></StgValue>
</operation>

<operation id="2053" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1056  %tmp_500 = add i12 %tmp_345, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2054" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1057  %tmp_530_cast = zext i12 %tmp_500 to i64

]]></Node>
<StgValue><ssdm name="tmp_530_cast"/></StgValue>
</operation>

<operation id="2055" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1058  %input_addr_85 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_530_cast

]]></Node>
<StgValue><ssdm name="input_addr_85"/></StgValue>
</operation>

<operation id="2056" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1305  %tmp_55_2_2_1 = fmul float %weights_load_73, %input_load_73

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_1"/></StgValue>
</operation>

<operation id="2057" st_id="45" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1309  %tmp_55_2_2_2 = fmul float %weights_load_74, %input_load_74

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_2"/></StgValue>
</operation>

<operation id="2058" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1313  %tmp_55_2_2_3 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_3"/></StgValue>
</operation>

<operation id="2059" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %tmp_55_2_2_4 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_4"/></StgValue>
</operation>

<operation id="2060" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_55_2_2_5 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_5"/></StgValue>
</operation>

<operation id="2061" st_id="45" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1325  %tmp_55_2_3 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_55_2_3"/></StgValue>
</operation>

<operation id="2062" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1329  %tmp_55_2_3_1 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_1"/></StgValue>
</operation>

<operation id="2063" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_55_2_3_2 = fmul float %weights_load_80, %input_load_80

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_2"/></StgValue>
</operation>

<operation id="2064" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1339  %weights_load_82 = load float* %weights_addr_91, align 4

]]></Node>
<StgValue><ssdm name="weights_load_82"/></StgValue>
</operation>

<operation id="2065" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1340  %input_load_82 = load float* %input_addr_82, align 4

]]></Node>
<StgValue><ssdm name="input_load_82"/></StgValue>
</operation>

<operation id="2066" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1343  %weights_load_83 = load float* %weights_addr_92, align 4

]]></Node>
<StgValue><ssdm name="weights_load_83"/></StgValue>
</operation>

<operation id="2067" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1344  %input_load_83 = load float* %input_addr_83, align 4

]]></Node>
<StgValue><ssdm name="input_load_83"/></StgValue>
</operation>

<operation id="2068" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1347  %weights_load_84 = load float* %weights_addr_93, align 4

]]></Node>
<StgValue><ssdm name="weights_load_84"/></StgValue>
</operation>

<operation id="2069" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1348  %input_load_84 = load float* %input_addr_84, align 4

]]></Node>
<StgValue><ssdm name="input_load_84"/></StgValue>
</operation>

<operation id="2070" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1351  %weights_load_85 = load float* %weights_addr_94, align 4

]]></Node>
<StgValue><ssdm name="weights_load_85"/></StgValue>
</operation>

<operation id="2071" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1352  %input_load_85 = load float* %input_addr_85, align 4

]]></Node>
<StgValue><ssdm name="input_load_85"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2072" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:280  %tmp_257 = add i13 64, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="2073" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:281  %tmp_284_cast = sext i13 %tmp_257 to i64

]]></Node>
<StgValue><ssdm name="tmp_284_cast"/></StgValue>
</operation>

<operation id="2074" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:282  %weights_addr_95 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_284_cast

]]></Node>
<StgValue><ssdm name="weights_addr_95"/></StgValue>
</operation>

<operation id="2075" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:283  %tmp_258 = add i13 89, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2076" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:284  %tmp_285_cast = sext i13 %tmp_258 to i64

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="2077" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:285  %weights_addr_96 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_285_cast

]]></Node>
<StgValue><ssdm name="weights_addr_96"/></StgValue>
</operation>

<operation id="2078" st_id="46" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %sum_4_0_1_1 = fadd float %sum_4_0_1, %tmp_55_0_1_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1_1"/></StgValue>
</operation>

<operation id="2079" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1059  %tmp_501 = add i12 %tmp_346, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2080" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1060  %tmp_531_cast = zext i12 %tmp_501 to i64

]]></Node>
<StgValue><ssdm name="tmp_531_cast"/></StgValue>
</operation>

<operation id="2081" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1061  %input_addr_86 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_531_cast

]]></Node>
<StgValue><ssdm name="input_addr_86"/></StgValue>
</operation>

<operation id="2082" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1062  %tmp_502 = add i12 %tmp_347, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2083" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1063  %tmp_532_cast = zext i12 %tmp_502 to i64

]]></Node>
<StgValue><ssdm name="tmp_532_cast"/></StgValue>
</operation>

<operation id="2084" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1064  %input_addr_87 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_532_cast

]]></Node>
<StgValue><ssdm name="input_addr_87"/></StgValue>
</operation>

<operation id="2085" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1313  %tmp_55_2_2_3 = fmul float %weights_load_75, %input_load_75

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_3"/></StgValue>
</operation>

<operation id="2086" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1317  %tmp_55_2_2_4 = fmul float %weights_load_76, %input_load_76

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_4"/></StgValue>
</operation>

<operation id="2087" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_55_2_2_5 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_5"/></StgValue>
</operation>

<operation id="2088" st_id="46" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1325  %tmp_55_2_3 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_55_2_3"/></StgValue>
</operation>

<operation id="2089" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1329  %tmp_55_2_3_1 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_1"/></StgValue>
</operation>

<operation id="2090" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_55_2_3_2 = fmul float %weights_load_80, %input_load_80

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_2"/></StgValue>
</operation>

<operation id="2091" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1337  %tmp_55_2_3_3 = fmul float %weights_load_81, %input_load_81

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_3"/></StgValue>
</operation>

<operation id="2092" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1341  %tmp_55_2_3_4 = fmul float %weights_load_82, %input_load_82

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_4"/></StgValue>
</operation>

<operation id="2093" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1347  %weights_load_84 = load float* %weights_addr_93, align 4

]]></Node>
<StgValue><ssdm name="weights_load_84"/></StgValue>
</operation>

<operation id="2094" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1348  %input_load_84 = load float* %input_addr_84, align 4

]]></Node>
<StgValue><ssdm name="input_load_84"/></StgValue>
</operation>

<operation id="2095" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1351  %weights_load_85 = load float* %weights_addr_94, align 4

]]></Node>
<StgValue><ssdm name="weights_load_85"/></StgValue>
</operation>

<operation id="2096" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1352  %input_load_85 = load float* %input_addr_85, align 4

]]></Node>
<StgValue><ssdm name="input_load_85"/></StgValue>
</operation>

<operation id="2097" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1355  %weights_load_86 = load float* %weights_addr_95, align 4

]]></Node>
<StgValue><ssdm name="weights_load_86"/></StgValue>
</operation>

<operation id="2098" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1356  %input_load_86 = load float* %input_addr_86, align 4

]]></Node>
<StgValue><ssdm name="input_load_86"/></StgValue>
</operation>

<operation id="2099" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1359  %weights_load_87 = load float* %weights_addr_96, align 4

]]></Node>
<StgValue><ssdm name="weights_load_87"/></StgValue>
</operation>

<operation id="2100" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1360  %input_load_87 = load float* %input_addr_87, align 4

]]></Node>
<StgValue><ssdm name="input_load_87"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2101" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:286  %tmp_259 = add i13 114, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="2102" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:287  %tmp_286_cast = sext i13 %tmp_259 to i64

]]></Node>
<StgValue><ssdm name="tmp_286_cast"/></StgValue>
</operation>

<operation id="2103" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:288  %weights_addr_97 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_286_cast

]]></Node>
<StgValue><ssdm name="weights_addr_97"/></StgValue>
</operation>

<operation id="2104" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:289  %tmp_260 = add i13 139, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="2105" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:290  %tmp_287_cast = sext i13 %tmp_260 to i64

]]></Node>
<StgValue><ssdm name="tmp_287_cast"/></StgValue>
</operation>

<operation id="2106" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:291  %weights_addr_98 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_287_cast

]]></Node>
<StgValue><ssdm name="weights_addr_98"/></StgValue>
</operation>

<operation id="2107" st_id="47" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %sum_4_0_1_1 = fadd float %sum_4_0_1, %tmp_55_0_1_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1_1"/></StgValue>
</operation>

<operation id="2108" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1065  %tmp_503 = add i12 %tmp_348, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="2109" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1066  %tmp_533_cast = zext i12 %tmp_503 to i64

]]></Node>
<StgValue><ssdm name="tmp_533_cast"/></StgValue>
</operation>

<operation id="2110" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1067  %input_addr_88 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_533_cast

]]></Node>
<StgValue><ssdm name="input_addr_88"/></StgValue>
</operation>

<operation id="2111" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1068  %tmp_504 = add i12 %tmp_349, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2112" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1069  %tmp_534_cast = zext i12 %tmp_504 to i64

]]></Node>
<StgValue><ssdm name="tmp_534_cast"/></StgValue>
</operation>

<operation id="2113" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1070  %input_addr_89 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_534_cast

]]></Node>
<StgValue><ssdm name="input_addr_89"/></StgValue>
</operation>

<operation id="2114" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1321  %tmp_55_2_2_5 = fmul float %weights_load_77, %input_load_77

]]></Node>
<StgValue><ssdm name="tmp_55_2_2_5"/></StgValue>
</operation>

<operation id="2115" st_id="47" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1325  %tmp_55_2_3 = fmul float %weights_load_78, %input_load_78

]]></Node>
<StgValue><ssdm name="tmp_55_2_3"/></StgValue>
</operation>

<operation id="2116" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1329  %tmp_55_2_3_1 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_1"/></StgValue>
</operation>

<operation id="2117" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_55_2_3_2 = fmul float %weights_load_80, %input_load_80

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_2"/></StgValue>
</operation>

<operation id="2118" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1337  %tmp_55_2_3_3 = fmul float %weights_load_81, %input_load_81

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_3"/></StgValue>
</operation>

<operation id="2119" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1341  %tmp_55_2_3_4 = fmul float %weights_load_82, %input_load_82

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_4"/></StgValue>
</operation>

<operation id="2120" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1345  %tmp_55_2_3_5 = fmul float %weights_load_83, %input_load_83

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_5"/></StgValue>
</operation>

<operation id="2121" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_55_2_4 = fmul float %weights_load_84, %input_load_84

]]></Node>
<StgValue><ssdm name="tmp_55_2_4"/></StgValue>
</operation>

<operation id="2122" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1355  %weights_load_86 = load float* %weights_addr_95, align 4

]]></Node>
<StgValue><ssdm name="weights_load_86"/></StgValue>
</operation>

<operation id="2123" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1356  %input_load_86 = load float* %input_addr_86, align 4

]]></Node>
<StgValue><ssdm name="input_load_86"/></StgValue>
</operation>

<operation id="2124" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1359  %weights_load_87 = load float* %weights_addr_96, align 4

]]></Node>
<StgValue><ssdm name="weights_load_87"/></StgValue>
</operation>

<operation id="2125" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1360  %input_load_87 = load float* %input_addr_87, align 4

]]></Node>
<StgValue><ssdm name="input_load_87"/></StgValue>
</operation>

<operation id="2126" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1363  %weights_load_88 = load float* %weights_addr_97, align 4

]]></Node>
<StgValue><ssdm name="weights_load_88"/></StgValue>
</operation>

<operation id="2127" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1364  %input_load_88 = load float* %input_addr_88, align 4

]]></Node>
<StgValue><ssdm name="input_load_88"/></StgValue>
</operation>

<operation id="2128" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1367  %weights_load_89 = load float* %weights_addr_98, align 4

]]></Node>
<StgValue><ssdm name="weights_load_89"/></StgValue>
</operation>

<operation id="2129" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1368  %input_load_89 = load float* %input_addr_89, align 4

]]></Node>
<StgValue><ssdm name="input_load_89"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2130" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:292  %tmp_261 = add i13 15, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="2131" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:293  %tmp_288_cast = sext i13 %tmp_261 to i64

]]></Node>
<StgValue><ssdm name="tmp_288_cast"/></StgValue>
</operation>

<operation id="2132" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:294  %weights_addr_99 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_288_cast

]]></Node>
<StgValue><ssdm name="weights_addr_99"/></StgValue>
</operation>

<operation id="2133" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:295  %tmp_262 = add i13 15, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="2134" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:296  %tmp_289_cast = zext i13 %tmp_262 to i64

]]></Node>
<StgValue><ssdm name="tmp_289_cast"/></StgValue>
</operation>

<operation id="2135" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:297  %weights_addr_100 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_289_cast

]]></Node>
<StgValue><ssdm name="weights_addr_100"/></StgValue>
</operation>

<operation id="2136" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:526  %tmp_350 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_50_3_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2137" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:527  %p_shl2_cast = zext i8 %tmp_350 to i12

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="2138" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:528  %tmp_351 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_50_3_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2139" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="12" op_0_bw="5">
<![CDATA[
.preheader8.preheader:529  %p_shl3_cast = zext i5 %tmp_351 to i12

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="2140" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:530  %tmp_352 = sub i12 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2141" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:531  %tmp_353 = add i12 196, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2142" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:604  %tmp_384 = add i12 %tmp_352, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2143" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:605  %tmp_414_cast = zext i12 %tmp_384 to i64

]]></Node>
<StgValue><ssdm name="tmp_414_cast"/></StgValue>
</operation>

<operation id="2144" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:606  %input_addr_90 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_414_cast

]]></Node>
<StgValue><ssdm name="input_addr_90"/></StgValue>
</operation>

<operation id="2145" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:607  %tmp_385 = add i12 %tmp_353, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2146" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:608  %tmp_415_cast = zext i12 %tmp_385 to i64

]]></Node>
<StgValue><ssdm name="tmp_415_cast"/></StgValue>
</operation>

<operation id="2147" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:609  %input_addr_91 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_415_cast

]]></Node>
<StgValue><ssdm name="input_addr_91"/></StgValue>
</operation>

<operation id="2148" st_id="48" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:766  %sum_4_0_1_1 = fadd float %sum_4_0_1, %tmp_55_0_1_1

]]></Node>
<StgValue><ssdm name="sum_4_0_1_1"/></StgValue>
</operation>

<operation id="2149" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1329  %tmp_55_2_3_1 = fmul float %weights_load_79, %input_load_79

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_1"/></StgValue>
</operation>

<operation id="2150" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1333  %tmp_55_2_3_2 = fmul float %weights_load_80, %input_load_80

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_2"/></StgValue>
</operation>

<operation id="2151" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1337  %tmp_55_2_3_3 = fmul float %weights_load_81, %input_load_81

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_3"/></StgValue>
</operation>

<operation id="2152" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1341  %tmp_55_2_3_4 = fmul float %weights_load_82, %input_load_82

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_4"/></StgValue>
</operation>

<operation id="2153" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1345  %tmp_55_2_3_5 = fmul float %weights_load_83, %input_load_83

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_5"/></StgValue>
</operation>

<operation id="2154" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_55_2_4 = fmul float %weights_load_84, %input_load_84

]]></Node>
<StgValue><ssdm name="tmp_55_2_4"/></StgValue>
</operation>

<operation id="2155" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_55_2_4_1 = fmul float %weights_load_85, %input_load_85

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_1"/></StgValue>
</operation>

<operation id="2156" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1357  %tmp_55_2_4_2 = fmul float %weights_load_86, %input_load_86

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_2"/></StgValue>
</operation>

<operation id="2157" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1363  %weights_load_88 = load float* %weights_addr_97, align 4

]]></Node>
<StgValue><ssdm name="weights_load_88"/></StgValue>
</operation>

<operation id="2158" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1364  %input_load_88 = load float* %input_addr_88, align 4

]]></Node>
<StgValue><ssdm name="input_load_88"/></StgValue>
</operation>

<operation id="2159" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1367  %weights_load_89 = load float* %weights_addr_98, align 4

]]></Node>
<StgValue><ssdm name="weights_load_89"/></StgValue>
</operation>

<operation id="2160" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1368  %input_load_89 = load float* %input_addr_89, align 4

]]></Node>
<StgValue><ssdm name="input_load_89"/></StgValue>
</operation>

<operation id="2161" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1371  %weights_load_90 = load float* %weights_addr_99, align 4

]]></Node>
<StgValue><ssdm name="weights_load_90"/></StgValue>
</operation>

<operation id="2162" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1372  %input_load_90 = load float* %input_addr_90, align 4

]]></Node>
<StgValue><ssdm name="input_load_90"/></StgValue>
</operation>

<operation id="2163" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1375  %weights_load_91 = load float* %weights_addr_100, align 4

]]></Node>
<StgValue><ssdm name="weights_load_91"/></StgValue>
</operation>

<operation id="2164" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1376  %input_load_91 = load float* %input_addr_91, align 4

]]></Node>
<StgValue><ssdm name="input_load_91"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2165" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:298  %tmp_263 = add i13 65, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="2166" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:299  %tmp_290_cast = sext i13 %tmp_263 to i64

]]></Node>
<StgValue><ssdm name="tmp_290_cast"/></StgValue>
</operation>

<operation id="2167" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:300  %weights_addr_101 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_290_cast

]]></Node>
<StgValue><ssdm name="weights_addr_101"/></StgValue>
</operation>

<operation id="2168" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:301  %tmp_264 = add i13 90, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="2169" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:302  %tmp_291_cast = sext i13 %tmp_264 to i64

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="2170" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:303  %weights_addr_102 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_291_cast

]]></Node>
<StgValue><ssdm name="weights_addr_102"/></StgValue>
</operation>

<operation id="2171" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:532  %tmp_354 = add i12 392, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2172" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:533  %tmp_355 = add i12 588, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2173" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:610  %tmp_386 = add i12 %tmp_354, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2174" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:611  %tmp_416_cast = zext i12 %tmp_386 to i64

]]></Node>
<StgValue><ssdm name="tmp_416_cast"/></StgValue>
</operation>

<operation id="2175" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:612  %input_addr_92 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_416_cast

]]></Node>
<StgValue><ssdm name="input_addr_92"/></StgValue>
</operation>

<operation id="2176" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:613  %tmp_387 = add i12 %tmp_355, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2177" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:614  %tmp_417_cast = zext i12 %tmp_387 to i64

]]></Node>
<StgValue><ssdm name="tmp_417_cast"/></StgValue>
</operation>

<operation id="2178" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:615  %input_addr_93 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_417_cast

]]></Node>
<StgValue><ssdm name="input_addr_93"/></StgValue>
</operation>

<operation id="2179" st_id="49" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %sum_4_0_1_2 = fadd float %sum_4_0_1_1, %tmp_55_0_1_2

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="2180" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1337  %tmp_55_2_3_3 = fmul float %weights_load_81, %input_load_81

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_3"/></StgValue>
</operation>

<operation id="2181" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1341  %tmp_55_2_3_4 = fmul float %weights_load_82, %input_load_82

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_4"/></StgValue>
</operation>

<operation id="2182" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1345  %tmp_55_2_3_5 = fmul float %weights_load_83, %input_load_83

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_5"/></StgValue>
</operation>

<operation id="2183" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_55_2_4 = fmul float %weights_load_84, %input_load_84

]]></Node>
<StgValue><ssdm name="tmp_55_2_4"/></StgValue>
</operation>

<operation id="2184" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_55_2_4_1 = fmul float %weights_load_85, %input_load_85

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_1"/></StgValue>
</operation>

<operation id="2185" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1357  %tmp_55_2_4_2 = fmul float %weights_load_86, %input_load_86

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_2"/></StgValue>
</operation>

<operation id="2186" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_55_2_4_3 = fmul float %weights_load_87, %input_load_87

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_3"/></StgValue>
</operation>

<operation id="2187" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1365  %tmp_55_2_4_4 = fmul float %weights_load_88, %input_load_88

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_4"/></StgValue>
</operation>

<operation id="2188" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1371  %weights_load_90 = load float* %weights_addr_99, align 4

]]></Node>
<StgValue><ssdm name="weights_load_90"/></StgValue>
</operation>

<operation id="2189" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1372  %input_load_90 = load float* %input_addr_90, align 4

]]></Node>
<StgValue><ssdm name="input_load_90"/></StgValue>
</operation>

<operation id="2190" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1375  %weights_load_91 = load float* %weights_addr_100, align 4

]]></Node>
<StgValue><ssdm name="weights_load_91"/></StgValue>
</operation>

<operation id="2191" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1376  %input_load_91 = load float* %input_addr_91, align 4

]]></Node>
<StgValue><ssdm name="input_load_91"/></StgValue>
</operation>

<operation id="2192" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1379  %weights_load_92 = load float* %weights_addr_101, align 4

]]></Node>
<StgValue><ssdm name="weights_load_92"/></StgValue>
</operation>

<operation id="2193" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1380  %input_load_92 = load float* %input_addr_92, align 4

]]></Node>
<StgValue><ssdm name="input_load_92"/></StgValue>
</operation>

<operation id="2194" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1383  %weights_load_93 = load float* %weights_addr_102, align 4

]]></Node>
<StgValue><ssdm name="weights_load_93"/></StgValue>
</operation>

<operation id="2195" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1384  %input_load_93 = load float* %input_addr_93, align 4

]]></Node>
<StgValue><ssdm name="input_load_93"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2196" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:304  %tmp_265 = add i13 115, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="2197" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:305  %tmp_292_cast = sext i13 %tmp_265 to i64

]]></Node>
<StgValue><ssdm name="tmp_292_cast"/></StgValue>
</operation>

<operation id="2198" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:306  %weights_addr_103 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_292_cast

]]></Node>
<StgValue><ssdm name="weights_addr_103"/></StgValue>
</operation>

<operation id="2199" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:307  %tmp_266 = add i13 140, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2200" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:308  %tmp_293_cast = sext i13 %tmp_266 to i64

]]></Node>
<StgValue><ssdm name="tmp_293_cast"/></StgValue>
</operation>

<operation id="2201" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:309  %weights_addr_104 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_293_cast

]]></Node>
<StgValue><ssdm name="weights_addr_104"/></StgValue>
</operation>

<operation id="2202" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:534  %tmp_356 = add i12 784, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2203" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:535  %tmp_357 = add i12 980, %tmp_352

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2204" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:616  %tmp_388 = add i12 %tmp_356, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2205" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:617  %tmp_418_cast = zext i12 %tmp_388 to i64

]]></Node>
<StgValue><ssdm name="tmp_418_cast"/></StgValue>
</operation>

<operation id="2206" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:618  %input_addr_94 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_418_cast

]]></Node>
<StgValue><ssdm name="input_addr_94"/></StgValue>
</operation>

<operation id="2207" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:619  %tmp_389 = add i12 %tmp_357, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2208" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:620  %tmp_419_cast = zext i12 %tmp_389 to i64

]]></Node>
<StgValue><ssdm name="tmp_419_cast"/></StgValue>
</operation>

<operation id="2209" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:621  %input_addr_95 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_419_cast

]]></Node>
<StgValue><ssdm name="input_addr_95"/></StgValue>
</operation>

<operation id="2210" st_id="50" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %sum_4_0_1_2 = fadd float %sum_4_0_1_1, %tmp_55_0_1_2

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="2211" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1345  %tmp_55_2_3_5 = fmul float %weights_load_83, %input_load_83

]]></Node>
<StgValue><ssdm name="tmp_55_2_3_5"/></StgValue>
</operation>

<operation id="2212" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1349  %tmp_55_2_4 = fmul float %weights_load_84, %input_load_84

]]></Node>
<StgValue><ssdm name="tmp_55_2_4"/></StgValue>
</operation>

<operation id="2213" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_55_2_4_1 = fmul float %weights_load_85, %input_load_85

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_1"/></StgValue>
</operation>

<operation id="2214" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1357  %tmp_55_2_4_2 = fmul float %weights_load_86, %input_load_86

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_2"/></StgValue>
</operation>

<operation id="2215" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_55_2_4_3 = fmul float %weights_load_87, %input_load_87

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_3"/></StgValue>
</operation>

<operation id="2216" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1365  %tmp_55_2_4_4 = fmul float %weights_load_88, %input_load_88

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_4"/></StgValue>
</operation>

<operation id="2217" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %tmp_55_2_4_5 = fmul float %weights_load_89, %input_load_89

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_5"/></StgValue>
</operation>

<operation id="2218" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1373  %tmp_55_3 = fmul float %weights_load_90, %input_load_90

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="2219" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1379  %weights_load_92 = load float* %weights_addr_101, align 4

]]></Node>
<StgValue><ssdm name="weights_load_92"/></StgValue>
</operation>

<operation id="2220" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1380  %input_load_92 = load float* %input_addr_92, align 4

]]></Node>
<StgValue><ssdm name="input_load_92"/></StgValue>
</operation>

<operation id="2221" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1383  %weights_load_93 = load float* %weights_addr_102, align 4

]]></Node>
<StgValue><ssdm name="weights_load_93"/></StgValue>
</operation>

<operation id="2222" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1384  %input_load_93 = load float* %input_addr_93, align 4

]]></Node>
<StgValue><ssdm name="input_load_93"/></StgValue>
</operation>

<operation id="2223" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1387  %weights_load_94 = load float* %weights_addr_103, align 4

]]></Node>
<StgValue><ssdm name="weights_load_94"/></StgValue>
</operation>

<operation id="2224" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1388  %input_load_94 = load float* %input_addr_94, align 4

]]></Node>
<StgValue><ssdm name="input_load_94"/></StgValue>
</operation>

<operation id="2225" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1391  %weights_load_95 = load float* %weights_addr_104, align 4

]]></Node>
<StgValue><ssdm name="weights_load_95"/></StgValue>
</operation>

<operation id="2226" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1392  %input_load_95 = load float* %input_addr_95, align 4

]]></Node>
<StgValue><ssdm name="input_load_95"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2227" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:310  %tmp_267 = add i13 16, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2228" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:311  %tmp_294_cast = sext i13 %tmp_267 to i64

]]></Node>
<StgValue><ssdm name="tmp_294_cast"/></StgValue>
</operation>

<operation id="2229" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:312  %weights_addr_105 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_294_cast

]]></Node>
<StgValue><ssdm name="weights_addr_105"/></StgValue>
</operation>

<operation id="2230" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:313  %tmp_268 = add i13 16, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="2231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:314  %tmp_295_cast = zext i13 %tmp_268 to i64

]]></Node>
<StgValue><ssdm name="tmp_295_cast"/></StgValue>
</operation>

<operation id="2232" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:315  %weights_addr_106 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_295_cast

]]></Node>
<StgValue><ssdm name="weights_addr_106"/></StgValue>
</operation>

<operation id="2233" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:723  %tmp_415 = add i12 %tmp_352, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2234" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:724  %tmp_445_cast = zext i12 %tmp_415 to i64

]]></Node>
<StgValue><ssdm name="tmp_445_cast"/></StgValue>
</operation>

<operation id="2235" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:725  %input_addr_96 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_445_cast

]]></Node>
<StgValue><ssdm name="input_addr_96"/></StgValue>
</operation>

<operation id="2236" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:726  %tmp_416 = add i12 %tmp_353, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2237" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:727  %tmp_446_cast = zext i12 %tmp_416 to i64

]]></Node>
<StgValue><ssdm name="tmp_446_cast"/></StgValue>
</operation>

<operation id="2238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:728  %input_addr_97 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_446_cast

]]></Node>
<StgValue><ssdm name="input_addr_97"/></StgValue>
</operation>

<operation id="2239" st_id="51" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %sum_4_0_1_2 = fadd float %sum_4_0_1_1, %tmp_55_0_1_2

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="2240" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1353  %tmp_55_2_4_1 = fmul float %weights_load_85, %input_load_85

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_1"/></StgValue>
</operation>

<operation id="2241" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1357  %tmp_55_2_4_2 = fmul float %weights_load_86, %input_load_86

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_2"/></StgValue>
</operation>

<operation id="2242" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_55_2_4_3 = fmul float %weights_load_87, %input_load_87

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_3"/></StgValue>
</operation>

<operation id="2243" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1365  %tmp_55_2_4_4 = fmul float %weights_load_88, %input_load_88

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_4"/></StgValue>
</operation>

<operation id="2244" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %tmp_55_2_4_5 = fmul float %weights_load_89, %input_load_89

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_5"/></StgValue>
</operation>

<operation id="2245" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1373  %tmp_55_3 = fmul float %weights_load_90, %input_load_90

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="2246" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_55_3_0_1 = fmul float %weights_load_91, %input_load_91

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_1"/></StgValue>
</operation>

<operation id="2247" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_55_3_0_2 = fmul float %weights_load_92, %input_load_92

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_2"/></StgValue>
</operation>

<operation id="2248" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1387  %weights_load_94 = load float* %weights_addr_103, align 4

]]></Node>
<StgValue><ssdm name="weights_load_94"/></StgValue>
</operation>

<operation id="2249" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1388  %input_load_94 = load float* %input_addr_94, align 4

]]></Node>
<StgValue><ssdm name="input_load_94"/></StgValue>
</operation>

<operation id="2250" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1391  %weights_load_95 = load float* %weights_addr_104, align 4

]]></Node>
<StgValue><ssdm name="weights_load_95"/></StgValue>
</operation>

<operation id="2251" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1392  %input_load_95 = load float* %input_addr_95, align 4

]]></Node>
<StgValue><ssdm name="input_load_95"/></StgValue>
</operation>

<operation id="2252" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1395  %weights_load_96 = load float* %weights_addr_105, align 4

]]></Node>
<StgValue><ssdm name="weights_load_96"/></StgValue>
</operation>

<operation id="2253" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1396  %input_load_96 = load float* %input_addr_96, align 4

]]></Node>
<StgValue><ssdm name="input_load_96"/></StgValue>
</operation>

<operation id="2254" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1399  %weights_load_97 = load float* %weights_addr_106, align 4

]]></Node>
<StgValue><ssdm name="weights_load_97"/></StgValue>
</operation>

<operation id="2255" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1400  %input_load_97 = load float* %input_addr_97, align 4

]]></Node>
<StgValue><ssdm name="input_load_97"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2256" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:316  %tmp_269 = add i13 66, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="2257" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:317  %tmp_296_cast = sext i13 %tmp_269 to i64

]]></Node>
<StgValue><ssdm name="tmp_296_cast"/></StgValue>
</operation>

<operation id="2258" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:318  %weights_addr_107 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_296_cast

]]></Node>
<StgValue><ssdm name="weights_addr_107"/></StgValue>
</operation>

<operation id="2259" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:319  %tmp_270 = add i13 91, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="2260" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:320  %tmp_297_cast = sext i13 %tmp_270 to i64

]]></Node>
<StgValue><ssdm name="tmp_297_cast"/></StgValue>
</operation>

<operation id="2261" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:321  %weights_addr_108 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_297_cast

]]></Node>
<StgValue><ssdm name="weights_addr_108"/></StgValue>
</operation>

<operation id="2262" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:729  %tmp_417 = add i12 %tmp_354, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2263" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:730  %tmp_447_cast = zext i12 %tmp_417 to i64

]]></Node>
<StgValue><ssdm name="tmp_447_cast"/></StgValue>
</operation>

<operation id="2264" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:731  %input_addr_98 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_447_cast

]]></Node>
<StgValue><ssdm name="input_addr_98"/></StgValue>
</operation>

<operation id="2265" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:732  %tmp_418 = add i12 %tmp_355, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2266" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:733  %tmp_448_cast = zext i12 %tmp_418 to i64

]]></Node>
<StgValue><ssdm name="tmp_448_cast"/></StgValue>
</operation>

<operation id="2267" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:734  %input_addr_99 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_448_cast

]]></Node>
<StgValue><ssdm name="input_addr_99"/></StgValue>
</operation>

<operation id="2268" st_id="52" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %sum_4_0_1_2 = fadd float %sum_4_0_1_1, %tmp_55_0_1_2

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="2269" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1361  %tmp_55_2_4_3 = fmul float %weights_load_87, %input_load_87

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_3"/></StgValue>
</operation>

<operation id="2270" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1365  %tmp_55_2_4_4 = fmul float %weights_load_88, %input_load_88

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_4"/></StgValue>
</operation>

<operation id="2271" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %tmp_55_2_4_5 = fmul float %weights_load_89, %input_load_89

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_5"/></StgValue>
</operation>

<operation id="2272" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1373  %tmp_55_3 = fmul float %weights_load_90, %input_load_90

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="2273" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_55_3_0_1 = fmul float %weights_load_91, %input_load_91

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_1"/></StgValue>
</operation>

<operation id="2274" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_55_3_0_2 = fmul float %weights_load_92, %input_load_92

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_2"/></StgValue>
</operation>

<operation id="2275" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1385  %tmp_55_3_0_3 = fmul float %weights_load_93, %input_load_93

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_3"/></StgValue>
</operation>

<operation id="2276" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1389  %tmp_55_3_0_4 = fmul float %weights_load_94, %input_load_94

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_4"/></StgValue>
</operation>

<operation id="2277" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1395  %weights_load_96 = load float* %weights_addr_105, align 4

]]></Node>
<StgValue><ssdm name="weights_load_96"/></StgValue>
</operation>

<operation id="2278" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1396  %input_load_96 = load float* %input_addr_96, align 4

]]></Node>
<StgValue><ssdm name="input_load_96"/></StgValue>
</operation>

<operation id="2279" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1399  %weights_load_97 = load float* %weights_addr_106, align 4

]]></Node>
<StgValue><ssdm name="weights_load_97"/></StgValue>
</operation>

<operation id="2280" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1400  %input_load_97 = load float* %input_addr_97, align 4

]]></Node>
<StgValue><ssdm name="input_load_97"/></StgValue>
</operation>

<operation id="2281" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1403  %weights_load_98 = load float* %weights_addr_107, align 4

]]></Node>
<StgValue><ssdm name="weights_load_98"/></StgValue>
</operation>

<operation id="2282" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1404  %input_load_98 = load float* %input_addr_98, align 4

]]></Node>
<StgValue><ssdm name="input_load_98"/></StgValue>
</operation>

<operation id="2283" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1407  %weights_load_99 = load float* %weights_addr_108, align 4

]]></Node>
<StgValue><ssdm name="weights_load_99"/></StgValue>
</operation>

<operation id="2284" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1408  %input_load_99 = load float* %input_addr_99, align 4

]]></Node>
<StgValue><ssdm name="input_load_99"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2285" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:322  %tmp_271 = add i13 116, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="2286" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:323  %tmp_298_cast = sext i13 %tmp_271 to i64

]]></Node>
<StgValue><ssdm name="tmp_298_cast"/></StgValue>
</operation>

<operation id="2287" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:324  %weights_addr_109 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_298_cast

]]></Node>
<StgValue><ssdm name="weights_addr_109"/></StgValue>
</operation>

<operation id="2288" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:325  %tmp_272 = add i13 141, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="2289" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:326  %tmp_299_cast = sext i13 %tmp_272 to i64

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="2290" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:327  %weights_addr_110 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_299_cast

]]></Node>
<StgValue><ssdm name="weights_addr_110"/></StgValue>
</operation>

<operation id="2291" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:735  %tmp_419 = add i12 %tmp_356, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="2292" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:736  %tmp_449_cast = zext i12 %tmp_419 to i64

]]></Node>
<StgValue><ssdm name="tmp_449_cast"/></StgValue>
</operation>

<operation id="2293" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:737  %input_addr_100 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_449_cast

]]></Node>
<StgValue><ssdm name="input_addr_100"/></StgValue>
</operation>

<operation id="2294" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:738  %tmp_420 = add i12 %tmp_357, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2295" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:739  %tmp_450_cast = zext i12 %tmp_420 to i64

]]></Node>
<StgValue><ssdm name="tmp_450_cast"/></StgValue>
</operation>

<operation id="2296" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:740  %input_addr_101 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_450_cast

]]></Node>
<StgValue><ssdm name="input_addr_101"/></StgValue>
</operation>

<operation id="2297" st_id="53" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:770  %sum_4_0_1_2 = fadd float %sum_4_0_1_1, %tmp_55_0_1_2

]]></Node>
<StgValue><ssdm name="sum_4_0_1_2"/></StgValue>
</operation>

<operation id="2298" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1369  %tmp_55_2_4_5 = fmul float %weights_load_89, %input_load_89

]]></Node>
<StgValue><ssdm name="tmp_55_2_4_5"/></StgValue>
</operation>

<operation id="2299" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1373  %tmp_55_3 = fmul float %weights_load_90, %input_load_90

]]></Node>
<StgValue><ssdm name="tmp_55_3"/></StgValue>
</operation>

<operation id="2300" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_55_3_0_1 = fmul float %weights_load_91, %input_load_91

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_1"/></StgValue>
</operation>

<operation id="2301" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_55_3_0_2 = fmul float %weights_load_92, %input_load_92

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_2"/></StgValue>
</operation>

<operation id="2302" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1385  %tmp_55_3_0_3 = fmul float %weights_load_93, %input_load_93

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_3"/></StgValue>
</operation>

<operation id="2303" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1389  %tmp_55_3_0_4 = fmul float %weights_load_94, %input_load_94

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_4"/></StgValue>
</operation>

<operation id="2304" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1393  %tmp_55_3_0_5 = fmul float %weights_load_95, %input_load_95

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_5"/></StgValue>
</operation>

<operation id="2305" st_id="53" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_55_3_1 = fmul float %weights_load_96, %input_load_96

]]></Node>
<StgValue><ssdm name="tmp_55_3_1"/></StgValue>
</operation>

<operation id="2306" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1403  %weights_load_98 = load float* %weights_addr_107, align 4

]]></Node>
<StgValue><ssdm name="weights_load_98"/></StgValue>
</operation>

<operation id="2307" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1404  %input_load_98 = load float* %input_addr_98, align 4

]]></Node>
<StgValue><ssdm name="input_load_98"/></StgValue>
</operation>

<operation id="2308" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1407  %weights_load_99 = load float* %weights_addr_108, align 4

]]></Node>
<StgValue><ssdm name="weights_load_99"/></StgValue>
</operation>

<operation id="2309" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1408  %input_load_99 = load float* %input_addr_99, align 4

]]></Node>
<StgValue><ssdm name="input_load_99"/></StgValue>
</operation>

<operation id="2310" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1411  %weights_load_100 = load float* %weights_addr_109, align 4

]]></Node>
<StgValue><ssdm name="weights_load_100"/></StgValue>
</operation>

<operation id="2311" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1412  %input_load_100 = load float* %input_addr_100, align 4

]]></Node>
<StgValue><ssdm name="input_load_100"/></StgValue>
</operation>

<operation id="2312" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1415  %weights_load_101 = load float* %weights_addr_110, align 4

]]></Node>
<StgValue><ssdm name="weights_load_101"/></StgValue>
</operation>

<operation id="2313" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1416  %input_load_101 = load float* %input_addr_101, align 4

]]></Node>
<StgValue><ssdm name="input_load_101"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2314" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:328  %tmp_273 = add i13 17, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="2315" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:329  %tmp_300_cast = sext i13 %tmp_273 to i64

]]></Node>
<StgValue><ssdm name="tmp_300_cast"/></StgValue>
</operation>

<operation id="2316" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:330  %weights_addr_111 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_300_cast

]]></Node>
<StgValue><ssdm name="weights_addr_111"/></StgValue>
</operation>

<operation id="2317" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:331  %tmp_274 = add i13 17, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="2318" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:332  %tmp_301_cast = zext i13 %tmp_274 to i64

]]></Node>
<StgValue><ssdm name="tmp_301_cast"/></StgValue>
</operation>

<operation id="2319" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:333  %weights_addr_112 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_301_cast

]]></Node>
<StgValue><ssdm name="weights_addr_112"/></StgValue>
</operation>

<operation id="2320" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %sum_4_0_1_3 = fadd float %sum_4_0_1_2, %tmp_55_0_1_3

]]></Node>
<StgValue><ssdm name="sum_4_0_1_3"/></StgValue>
</operation>

<operation id="2321" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:839  %tmp_445 = add i12 %tmp_352, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2322" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:840  %tmp_475_cast = zext i12 %tmp_445 to i64

]]></Node>
<StgValue><ssdm name="tmp_475_cast"/></StgValue>
</operation>

<operation id="2323" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:841  %input_addr_102 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_475_cast

]]></Node>
<StgValue><ssdm name="input_addr_102"/></StgValue>
</operation>

<operation id="2324" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:842  %tmp_446 = add i12 %tmp_353, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2325" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:843  %tmp_476_cast = zext i12 %tmp_446 to i64

]]></Node>
<StgValue><ssdm name="tmp_476_cast"/></StgValue>
</operation>

<operation id="2326" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:844  %input_addr_103 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_476_cast

]]></Node>
<StgValue><ssdm name="input_addr_103"/></StgValue>
</operation>

<operation id="2327" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1377  %tmp_55_3_0_1 = fmul float %weights_load_91, %input_load_91

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_1"/></StgValue>
</operation>

<operation id="2328" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1381  %tmp_55_3_0_2 = fmul float %weights_load_92, %input_load_92

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_2"/></StgValue>
</operation>

<operation id="2329" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1385  %tmp_55_3_0_3 = fmul float %weights_load_93, %input_load_93

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_3"/></StgValue>
</operation>

<operation id="2330" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1389  %tmp_55_3_0_4 = fmul float %weights_load_94, %input_load_94

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_4"/></StgValue>
</operation>

<operation id="2331" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1393  %tmp_55_3_0_5 = fmul float %weights_load_95, %input_load_95

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_5"/></StgValue>
</operation>

<operation id="2332" st_id="54" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_55_3_1 = fmul float %weights_load_96, %input_load_96

]]></Node>
<StgValue><ssdm name="tmp_55_3_1"/></StgValue>
</operation>

<operation id="2333" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1401  %tmp_55_3_1_1 = fmul float %weights_load_97, %input_load_97

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_1"/></StgValue>
</operation>

<operation id="2334" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1405  %tmp_55_3_1_2 = fmul float %weights_load_98, %input_load_98

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_2"/></StgValue>
</operation>

<operation id="2335" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1411  %weights_load_100 = load float* %weights_addr_109, align 4

]]></Node>
<StgValue><ssdm name="weights_load_100"/></StgValue>
</operation>

<operation id="2336" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1412  %input_load_100 = load float* %input_addr_100, align 4

]]></Node>
<StgValue><ssdm name="input_load_100"/></StgValue>
</operation>

<operation id="2337" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1415  %weights_load_101 = load float* %weights_addr_110, align 4

]]></Node>
<StgValue><ssdm name="weights_load_101"/></StgValue>
</operation>

<operation id="2338" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1416  %input_load_101 = load float* %input_addr_101, align 4

]]></Node>
<StgValue><ssdm name="input_load_101"/></StgValue>
</operation>

<operation id="2339" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1419  %weights_load_102 = load float* %weights_addr_111, align 4

]]></Node>
<StgValue><ssdm name="weights_load_102"/></StgValue>
</operation>

<operation id="2340" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1420  %input_load_102 = load float* %input_addr_102, align 4

]]></Node>
<StgValue><ssdm name="input_load_102"/></StgValue>
</operation>

<operation id="2341" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1423  %weights_load_103 = load float* %weights_addr_112, align 4

]]></Node>
<StgValue><ssdm name="weights_load_103"/></StgValue>
</operation>

<operation id="2342" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1424  %input_load_103 = load float* %input_addr_103, align 4

]]></Node>
<StgValue><ssdm name="input_load_103"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2343" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:334  %tmp_275 = add i13 67, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="2344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:335  %tmp_302_cast = sext i13 %tmp_275 to i64

]]></Node>
<StgValue><ssdm name="tmp_302_cast"/></StgValue>
</operation>

<operation id="2345" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:336  %weights_addr_113 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_302_cast

]]></Node>
<StgValue><ssdm name="weights_addr_113"/></StgValue>
</operation>

<operation id="2346" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:337  %tmp_276 = add i13 92, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="2347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:338  %tmp_303_cast = sext i13 %tmp_276 to i64

]]></Node>
<StgValue><ssdm name="tmp_303_cast"/></StgValue>
</operation>

<operation id="2348" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:339  %weights_addr_114 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_303_cast

]]></Node>
<StgValue><ssdm name="weights_addr_114"/></StgValue>
</operation>

<operation id="2349" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %sum_4_0_1_3 = fadd float %sum_4_0_1_2, %tmp_55_0_1_3

]]></Node>
<StgValue><ssdm name="sum_4_0_1_3"/></StgValue>
</operation>

<operation id="2350" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:845  %tmp_447 = add i12 %tmp_354, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:846  %tmp_477_cast = zext i12 %tmp_447 to i64

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="2352" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:847  %input_addr_104 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_477_cast

]]></Node>
<StgValue><ssdm name="input_addr_104"/></StgValue>
</operation>

<operation id="2353" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:848  %tmp_448 = add i12 %tmp_355, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2354" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:849  %tmp_478_cast = zext i12 %tmp_448 to i64

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="2355" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:850  %input_addr_105 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_478_cast

]]></Node>
<StgValue><ssdm name="input_addr_105"/></StgValue>
</operation>

<operation id="2356" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1385  %tmp_55_3_0_3 = fmul float %weights_load_93, %input_load_93

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_3"/></StgValue>
</operation>

<operation id="2357" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1389  %tmp_55_3_0_4 = fmul float %weights_load_94, %input_load_94

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_4"/></StgValue>
</operation>

<operation id="2358" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1393  %tmp_55_3_0_5 = fmul float %weights_load_95, %input_load_95

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_5"/></StgValue>
</operation>

<operation id="2359" st_id="55" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_55_3_1 = fmul float %weights_load_96, %input_load_96

]]></Node>
<StgValue><ssdm name="tmp_55_3_1"/></StgValue>
</operation>

<operation id="2360" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1401  %tmp_55_3_1_1 = fmul float %weights_load_97, %input_load_97

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_1"/></StgValue>
</operation>

<operation id="2361" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1405  %tmp_55_3_1_2 = fmul float %weights_load_98, %input_load_98

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_2"/></StgValue>
</operation>

<operation id="2362" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_55_3_1_3 = fmul float %weights_load_99, %input_load_99

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_3"/></StgValue>
</operation>

<operation id="2363" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp_55_3_1_4 = fmul float %weights_load_100, %input_load_100

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_4"/></StgValue>
</operation>

<operation id="2364" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1419  %weights_load_102 = load float* %weights_addr_111, align 4

]]></Node>
<StgValue><ssdm name="weights_load_102"/></StgValue>
</operation>

<operation id="2365" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1420  %input_load_102 = load float* %input_addr_102, align 4

]]></Node>
<StgValue><ssdm name="input_load_102"/></StgValue>
</operation>

<operation id="2366" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1423  %weights_load_103 = load float* %weights_addr_112, align 4

]]></Node>
<StgValue><ssdm name="weights_load_103"/></StgValue>
</operation>

<operation id="2367" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1424  %input_load_103 = load float* %input_addr_103, align 4

]]></Node>
<StgValue><ssdm name="input_load_103"/></StgValue>
</operation>

<operation id="2368" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1427  %weights_load_104 = load float* %weights_addr_113, align 4

]]></Node>
<StgValue><ssdm name="weights_load_104"/></StgValue>
</operation>

<operation id="2369" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1428  %input_load_104 = load float* %input_addr_104, align 4

]]></Node>
<StgValue><ssdm name="input_load_104"/></StgValue>
</operation>

<operation id="2370" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1431  %weights_load_105 = load float* %weights_addr_114, align 4

]]></Node>
<StgValue><ssdm name="weights_load_105"/></StgValue>
</operation>

<operation id="2371" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1432  %input_load_105 = load float* %input_addr_105, align 4

]]></Node>
<StgValue><ssdm name="input_load_105"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2372" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:340  %tmp_277 = add i13 117, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="2373" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:341  %tmp_304_cast = sext i13 %tmp_277 to i64

]]></Node>
<StgValue><ssdm name="tmp_304_cast"/></StgValue>
</operation>

<operation id="2374" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:342  %weights_addr_115 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_304_cast

]]></Node>
<StgValue><ssdm name="weights_addr_115"/></StgValue>
</operation>

<operation id="2375" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:343  %tmp_278 = add i13 142, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="2376" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:344  %tmp_305_cast = sext i13 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_305_cast"/></StgValue>
</operation>

<operation id="2377" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:345  %weights_addr_116 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_305_cast

]]></Node>
<StgValue><ssdm name="weights_addr_116"/></StgValue>
</operation>

<operation id="2378" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %sum_4_0_1_3 = fadd float %sum_4_0_1_2, %tmp_55_0_1_3

]]></Node>
<StgValue><ssdm name="sum_4_0_1_3"/></StgValue>
</operation>

<operation id="2379" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:851  %tmp_449 = add i12 %tmp_356, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:852  %tmp_479_cast = zext i12 %tmp_449 to i64

]]></Node>
<StgValue><ssdm name="tmp_479_cast"/></StgValue>
</operation>

<operation id="2381" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:853  %input_addr_106 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_479_cast

]]></Node>
<StgValue><ssdm name="input_addr_106"/></StgValue>
</operation>

<operation id="2382" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:854  %tmp_450 = add i12 %tmp_357, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2383" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:855  %tmp_480_cast = zext i12 %tmp_450 to i64

]]></Node>
<StgValue><ssdm name="tmp_480_cast"/></StgValue>
</operation>

<operation id="2384" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:856  %input_addr_107 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_480_cast

]]></Node>
<StgValue><ssdm name="input_addr_107"/></StgValue>
</operation>

<operation id="2385" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1393  %tmp_55_3_0_5 = fmul float %weights_load_95, %input_load_95

]]></Node>
<StgValue><ssdm name="tmp_55_3_0_5"/></StgValue>
</operation>

<operation id="2386" st_id="56" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1397  %tmp_55_3_1 = fmul float %weights_load_96, %input_load_96

]]></Node>
<StgValue><ssdm name="tmp_55_3_1"/></StgValue>
</operation>

<operation id="2387" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1401  %tmp_55_3_1_1 = fmul float %weights_load_97, %input_load_97

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_1"/></StgValue>
</operation>

<operation id="2388" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1405  %tmp_55_3_1_2 = fmul float %weights_load_98, %input_load_98

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_2"/></StgValue>
</operation>

<operation id="2389" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_55_3_1_3 = fmul float %weights_load_99, %input_load_99

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_3"/></StgValue>
</operation>

<operation id="2390" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp_55_3_1_4 = fmul float %weights_load_100, %input_load_100

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_4"/></StgValue>
</operation>

<operation id="2391" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1417  %tmp_55_3_1_5 = fmul float %weights_load_101, %input_load_101

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_5"/></StgValue>
</operation>

<operation id="2392" st_id="56" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1421  %tmp_55_3_2 = fmul float %weights_load_102, %input_load_102

]]></Node>
<StgValue><ssdm name="tmp_55_3_2"/></StgValue>
</operation>

<operation id="2393" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1427  %weights_load_104 = load float* %weights_addr_113, align 4

]]></Node>
<StgValue><ssdm name="weights_load_104"/></StgValue>
</operation>

<operation id="2394" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1428  %input_load_104 = load float* %input_addr_104, align 4

]]></Node>
<StgValue><ssdm name="input_load_104"/></StgValue>
</operation>

<operation id="2395" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1431  %weights_load_105 = load float* %weights_addr_114, align 4

]]></Node>
<StgValue><ssdm name="weights_load_105"/></StgValue>
</operation>

<operation id="2396" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1432  %input_load_105 = load float* %input_addr_105, align 4

]]></Node>
<StgValue><ssdm name="input_load_105"/></StgValue>
</operation>

<operation id="2397" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1435  %weights_load_106 = load float* %weights_addr_115, align 4

]]></Node>
<StgValue><ssdm name="weights_load_106"/></StgValue>
</operation>

<operation id="2398" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1436  %input_load_106 = load float* %input_addr_106, align 4

]]></Node>
<StgValue><ssdm name="input_load_106"/></StgValue>
</operation>

<operation id="2399" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1439  %weights_load_107 = load float* %weights_addr_116, align 4

]]></Node>
<StgValue><ssdm name="weights_load_107"/></StgValue>
</operation>

<operation id="2400" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1440  %input_load_107 = load float* %input_addr_107, align 4

]]></Node>
<StgValue><ssdm name="input_load_107"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2401" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:346  %tmp_279 = add i13 18, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="2402" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:347  %tmp_306_cast = sext i13 %tmp_279 to i64

]]></Node>
<StgValue><ssdm name="tmp_306_cast"/></StgValue>
</operation>

<operation id="2403" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:348  %weights_addr_117 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_306_cast

]]></Node>
<StgValue><ssdm name="weights_addr_117"/></StgValue>
</operation>

<operation id="2404" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:349  %tmp_280 = add i13 18, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="2405" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:350  %tmp_307_cast = zext i13 %tmp_280 to i64

]]></Node>
<StgValue><ssdm name="tmp_307_cast"/></StgValue>
</operation>

<operation id="2406" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:351  %weights_addr_118 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_307_cast

]]></Node>
<StgValue><ssdm name="weights_addr_118"/></StgValue>
</operation>

<operation id="2407" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %sum_4_0_1_3 = fadd float %sum_4_0_1_2, %tmp_55_0_1_3

]]></Node>
<StgValue><ssdm name="sum_4_0_1_3"/></StgValue>
</operation>

<operation id="2408" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:955  %tmp_475 = add i12 %tmp_352, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2409" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:956  %tmp_505_cast = zext i12 %tmp_475 to i64

]]></Node>
<StgValue><ssdm name="tmp_505_cast"/></StgValue>
</operation>

<operation id="2410" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:957  %input_addr_108 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_505_cast

]]></Node>
<StgValue><ssdm name="input_addr_108"/></StgValue>
</operation>

<operation id="2411" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:958  %tmp_476 = add i12 %tmp_353, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2412" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:959  %tmp_506_cast = zext i12 %tmp_476 to i64

]]></Node>
<StgValue><ssdm name="tmp_506_cast"/></StgValue>
</operation>

<operation id="2413" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:960  %input_addr_109 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_506_cast

]]></Node>
<StgValue><ssdm name="input_addr_109"/></StgValue>
</operation>

<operation id="2414" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1401  %tmp_55_3_1_1 = fmul float %weights_load_97, %input_load_97

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_1"/></StgValue>
</operation>

<operation id="2415" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1405  %tmp_55_3_1_2 = fmul float %weights_load_98, %input_load_98

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_2"/></StgValue>
</operation>

<operation id="2416" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_55_3_1_3 = fmul float %weights_load_99, %input_load_99

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_3"/></StgValue>
</operation>

<operation id="2417" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp_55_3_1_4 = fmul float %weights_load_100, %input_load_100

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_4"/></StgValue>
</operation>

<operation id="2418" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1417  %tmp_55_3_1_5 = fmul float %weights_load_101, %input_load_101

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_5"/></StgValue>
</operation>

<operation id="2419" st_id="57" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1421  %tmp_55_3_2 = fmul float %weights_load_102, %input_load_102

]]></Node>
<StgValue><ssdm name="tmp_55_3_2"/></StgValue>
</operation>

<operation id="2420" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_55_3_2_1 = fmul float %weights_load_103, %input_load_103

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_1"/></StgValue>
</operation>

<operation id="2421" st_id="57" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %tmp_55_3_2_2 = fmul float %weights_load_104, %input_load_104

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_2"/></StgValue>
</operation>

<operation id="2422" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1435  %weights_load_106 = load float* %weights_addr_115, align 4

]]></Node>
<StgValue><ssdm name="weights_load_106"/></StgValue>
</operation>

<operation id="2423" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1436  %input_load_106 = load float* %input_addr_106, align 4

]]></Node>
<StgValue><ssdm name="input_load_106"/></StgValue>
</operation>

<operation id="2424" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1439  %weights_load_107 = load float* %weights_addr_116, align 4

]]></Node>
<StgValue><ssdm name="weights_load_107"/></StgValue>
</operation>

<operation id="2425" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1440  %input_load_107 = load float* %input_addr_107, align 4

]]></Node>
<StgValue><ssdm name="input_load_107"/></StgValue>
</operation>

<operation id="2426" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1443  %weights_load_108 = load float* %weights_addr_117, align 4

]]></Node>
<StgValue><ssdm name="weights_load_108"/></StgValue>
</operation>

<operation id="2427" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1444  %input_load_108 = load float* %input_addr_108, align 4

]]></Node>
<StgValue><ssdm name="input_load_108"/></StgValue>
</operation>

<operation id="2428" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1447  %weights_load_109 = load float* %weights_addr_118, align 4

]]></Node>
<StgValue><ssdm name="weights_load_109"/></StgValue>
</operation>

<operation id="2429" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1448  %input_load_109 = load float* %input_addr_109, align 4

]]></Node>
<StgValue><ssdm name="input_load_109"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="2430" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:352  %tmp_281 = add i13 68, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="2431" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:353  %tmp_308_cast = sext i13 %tmp_281 to i64

]]></Node>
<StgValue><ssdm name="tmp_308_cast"/></StgValue>
</operation>

<operation id="2432" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:354  %weights_addr_119 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_308_cast

]]></Node>
<StgValue><ssdm name="weights_addr_119"/></StgValue>
</operation>

<operation id="2433" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:355  %tmp_282 = add i13 93, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="2434" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:356  %tmp_309_cast = sext i13 %tmp_282 to i64

]]></Node>
<StgValue><ssdm name="tmp_309_cast"/></StgValue>
</operation>

<operation id="2435" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:357  %weights_addr_120 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_309_cast

]]></Node>
<StgValue><ssdm name="weights_addr_120"/></StgValue>
</operation>

<operation id="2436" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:774  %sum_4_0_1_3 = fadd float %sum_4_0_1_2, %tmp_55_0_1_3

]]></Node>
<StgValue><ssdm name="sum_4_0_1_3"/></StgValue>
</operation>

<operation id="2437" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:961  %tmp_477 = add i12 %tmp_354, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="2438" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:962  %tmp_507_cast = zext i12 %tmp_477 to i64

]]></Node>
<StgValue><ssdm name="tmp_507_cast"/></StgValue>
</operation>

<operation id="2439" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:963  %input_addr_110 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_507_cast

]]></Node>
<StgValue><ssdm name="input_addr_110"/></StgValue>
</operation>

<operation id="2440" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:964  %tmp_478 = add i12 %tmp_355, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2441" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:965  %tmp_508_cast = zext i12 %tmp_478 to i64

]]></Node>
<StgValue><ssdm name="tmp_508_cast"/></StgValue>
</operation>

<operation id="2442" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:966  %input_addr_111 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_508_cast

]]></Node>
<StgValue><ssdm name="input_addr_111"/></StgValue>
</operation>

<operation id="2443" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1409  %tmp_55_3_1_3 = fmul float %weights_load_99, %input_load_99

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_3"/></StgValue>
</operation>

<operation id="2444" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1413  %tmp_55_3_1_4 = fmul float %weights_load_100, %input_load_100

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_4"/></StgValue>
</operation>

<operation id="2445" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1417  %tmp_55_3_1_5 = fmul float %weights_load_101, %input_load_101

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_5"/></StgValue>
</operation>

<operation id="2446" st_id="58" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1421  %tmp_55_3_2 = fmul float %weights_load_102, %input_load_102

]]></Node>
<StgValue><ssdm name="tmp_55_3_2"/></StgValue>
</operation>

<operation id="2447" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_55_3_2_1 = fmul float %weights_load_103, %input_load_103

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_1"/></StgValue>
</operation>

<operation id="2448" st_id="58" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %tmp_55_3_2_2 = fmul float %weights_load_104, %input_load_104

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_2"/></StgValue>
</operation>

<operation id="2449" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1433  %tmp_55_3_2_3 = fmul float %weights_load_105, %input_load_105

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_3"/></StgValue>
</operation>

<operation id="2450" st_id="58" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_55_3_2_4 = fmul float %weights_load_106, %input_load_106

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_4"/></StgValue>
</operation>

<operation id="2451" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1443  %weights_load_108 = load float* %weights_addr_117, align 4

]]></Node>
<StgValue><ssdm name="weights_load_108"/></StgValue>
</operation>

<operation id="2452" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1444  %input_load_108 = load float* %input_addr_108, align 4

]]></Node>
<StgValue><ssdm name="input_load_108"/></StgValue>
</operation>

<operation id="2453" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1447  %weights_load_109 = load float* %weights_addr_118, align 4

]]></Node>
<StgValue><ssdm name="weights_load_109"/></StgValue>
</operation>

<operation id="2454" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1448  %input_load_109 = load float* %input_addr_109, align 4

]]></Node>
<StgValue><ssdm name="input_load_109"/></StgValue>
</operation>

<operation id="2455" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1451  %weights_load_110 = load float* %weights_addr_119, align 4

]]></Node>
<StgValue><ssdm name="weights_load_110"/></StgValue>
</operation>

<operation id="2456" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1452  %input_load_110 = load float* %input_addr_110, align 4

]]></Node>
<StgValue><ssdm name="input_load_110"/></StgValue>
</operation>

<operation id="2457" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1455  %weights_load_111 = load float* %weights_addr_120, align 4

]]></Node>
<StgValue><ssdm name="weights_load_111"/></StgValue>
</operation>

<operation id="2458" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1456  %input_load_111 = load float* %input_addr_111, align 4

]]></Node>
<StgValue><ssdm name="input_load_111"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="2459" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:358  %tmp_283 = add i13 118, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2460" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:359  %tmp_310_cast = sext i13 %tmp_283 to i64

]]></Node>
<StgValue><ssdm name="tmp_310_cast"/></StgValue>
</operation>

<operation id="2461" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:360  %weights_addr_121 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_310_cast

]]></Node>
<StgValue><ssdm name="weights_addr_121"/></StgValue>
</operation>

<operation id="2462" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:361  %tmp_284 = add i13 143, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="2463" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:362  %tmp_311_cast = sext i13 %tmp_284 to i64

]]></Node>
<StgValue><ssdm name="tmp_311_cast"/></StgValue>
</operation>

<operation id="2464" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:363  %weights_addr_122 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_311_cast

]]></Node>
<StgValue><ssdm name="weights_addr_122"/></StgValue>
</operation>

<operation id="2465" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %sum_4_0_1_4 = fadd float %sum_4_0_1_3, %tmp_55_0_1_4

]]></Node>
<StgValue><ssdm name="sum_4_0_1_4"/></StgValue>
</operation>

<operation id="2466" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:967  %tmp_479 = add i12 %tmp_356, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="2467" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:968  %tmp_509_cast = zext i12 %tmp_479 to i64

]]></Node>
<StgValue><ssdm name="tmp_509_cast"/></StgValue>
</operation>

<operation id="2468" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:969  %input_addr_112 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_509_cast

]]></Node>
<StgValue><ssdm name="input_addr_112"/></StgValue>
</operation>

<operation id="2469" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:970  %tmp_480 = add i12 %tmp_357, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="2470" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:971  %tmp_510_cast = zext i12 %tmp_480 to i64

]]></Node>
<StgValue><ssdm name="tmp_510_cast"/></StgValue>
</operation>

<operation id="2471" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:972  %input_addr_113 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_510_cast

]]></Node>
<StgValue><ssdm name="input_addr_113"/></StgValue>
</operation>

<operation id="2472" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1417  %tmp_55_3_1_5 = fmul float %weights_load_101, %input_load_101

]]></Node>
<StgValue><ssdm name="tmp_55_3_1_5"/></StgValue>
</operation>

<operation id="2473" st_id="59" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1421  %tmp_55_3_2 = fmul float %weights_load_102, %input_load_102

]]></Node>
<StgValue><ssdm name="tmp_55_3_2"/></StgValue>
</operation>

<operation id="2474" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_55_3_2_1 = fmul float %weights_load_103, %input_load_103

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_1"/></StgValue>
</operation>

<operation id="2475" st_id="59" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %tmp_55_3_2_2 = fmul float %weights_load_104, %input_load_104

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_2"/></StgValue>
</operation>

<operation id="2476" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1433  %tmp_55_3_2_3 = fmul float %weights_load_105, %input_load_105

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_3"/></StgValue>
</operation>

<operation id="2477" st_id="59" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_55_3_2_4 = fmul float %weights_load_106, %input_load_106

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_4"/></StgValue>
</operation>

<operation id="2478" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %tmp_55_3_2_5 = fmul float %weights_load_107, %input_load_107

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_5"/></StgValue>
</operation>

<operation id="2479" st_id="59" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1445  %tmp_55_3_3 = fmul float %weights_load_108, %input_load_108

]]></Node>
<StgValue><ssdm name="tmp_55_3_3"/></StgValue>
</operation>

<operation id="2480" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1451  %weights_load_110 = load float* %weights_addr_119, align 4

]]></Node>
<StgValue><ssdm name="weights_load_110"/></StgValue>
</operation>

<operation id="2481" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1452  %input_load_110 = load float* %input_addr_110, align 4

]]></Node>
<StgValue><ssdm name="input_load_110"/></StgValue>
</operation>

<operation id="2482" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1455  %weights_load_111 = load float* %weights_addr_120, align 4

]]></Node>
<StgValue><ssdm name="weights_load_111"/></StgValue>
</operation>

<operation id="2483" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1456  %input_load_111 = load float* %input_addr_111, align 4

]]></Node>
<StgValue><ssdm name="input_load_111"/></StgValue>
</operation>

<operation id="2484" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1459  %weights_load_112 = load float* %weights_addr_121, align 4

]]></Node>
<StgValue><ssdm name="weights_load_112"/></StgValue>
</operation>

<operation id="2485" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1460  %input_load_112 = load float* %input_addr_112, align 4

]]></Node>
<StgValue><ssdm name="input_load_112"/></StgValue>
</operation>

<operation id="2486" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1463  %weights_load_113 = load float* %weights_addr_122, align 4

]]></Node>
<StgValue><ssdm name="weights_load_113"/></StgValue>
</operation>

<operation id="2487" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1464  %input_load_113 = load float* %input_addr_113, align 4

]]></Node>
<StgValue><ssdm name="input_load_113"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="2488" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:364  %tmp_285 = add i13 19, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2489" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:365  %tmp_312_cast = sext i13 %tmp_285 to i64

]]></Node>
<StgValue><ssdm name="tmp_312_cast"/></StgValue>
</operation>

<operation id="2490" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:366  %weights_addr_123 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_312_cast

]]></Node>
<StgValue><ssdm name="weights_addr_123"/></StgValue>
</operation>

<operation id="2491" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:367  %tmp_286 = add i13 19, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="2492" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:368  %tmp_313_cast = zext i13 %tmp_286 to i64

]]></Node>
<StgValue><ssdm name="tmp_313_cast"/></StgValue>
</operation>

<operation id="2493" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:369  %weights_addr_124 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_313_cast

]]></Node>
<StgValue><ssdm name="weights_addr_124"/></StgValue>
</operation>

<operation id="2494" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %sum_4_0_1_4 = fadd float %sum_4_0_1_3, %tmp_55_0_1_4

]]></Node>
<StgValue><ssdm name="sum_4_0_1_4"/></StgValue>
</operation>

<operation id="2495" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1071  %tmp_505 = add i12 %tmp_352, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="2496" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1072  %tmp_535_cast = zext i12 %tmp_505 to i64

]]></Node>
<StgValue><ssdm name="tmp_535_cast"/></StgValue>
</operation>

<operation id="2497" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1073  %input_addr_114 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_535_cast

]]></Node>
<StgValue><ssdm name="input_addr_114"/></StgValue>
</operation>

<operation id="2498" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1074  %tmp_506 = add i12 %tmp_353, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2499" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1075  %tmp_536_cast = zext i12 %tmp_506 to i64

]]></Node>
<StgValue><ssdm name="tmp_536_cast"/></StgValue>
</operation>

<operation id="2500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1076  %input_addr_115 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_536_cast

]]></Node>
<StgValue><ssdm name="input_addr_115"/></StgValue>
</operation>

<operation id="2501" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1425  %tmp_55_3_2_1 = fmul float %weights_load_103, %input_load_103

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_1"/></StgValue>
</operation>

<operation id="2502" st_id="60" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1429  %tmp_55_3_2_2 = fmul float %weights_load_104, %input_load_104

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_2"/></StgValue>
</operation>

<operation id="2503" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1433  %tmp_55_3_2_3 = fmul float %weights_load_105, %input_load_105

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_3"/></StgValue>
</operation>

<operation id="2504" st_id="60" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_55_3_2_4 = fmul float %weights_load_106, %input_load_106

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_4"/></StgValue>
</operation>

<operation id="2505" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %tmp_55_3_2_5 = fmul float %weights_load_107, %input_load_107

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_5"/></StgValue>
</operation>

<operation id="2506" st_id="60" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1445  %tmp_55_3_3 = fmul float %weights_load_108, %input_load_108

]]></Node>
<StgValue><ssdm name="tmp_55_3_3"/></StgValue>
</operation>

<operation id="2507" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_55_3_3_1 = fmul float %weights_load_109, %input_load_109

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_1"/></StgValue>
</operation>

<operation id="2508" st_id="60" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %tmp_55_3_3_2 = fmul float %weights_load_110, %input_load_110

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_2"/></StgValue>
</operation>

<operation id="2509" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1459  %weights_load_112 = load float* %weights_addr_121, align 4

]]></Node>
<StgValue><ssdm name="weights_load_112"/></StgValue>
</operation>

<operation id="2510" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1460  %input_load_112 = load float* %input_addr_112, align 4

]]></Node>
<StgValue><ssdm name="input_load_112"/></StgValue>
</operation>

<operation id="2511" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1463  %weights_load_113 = load float* %weights_addr_122, align 4

]]></Node>
<StgValue><ssdm name="weights_load_113"/></StgValue>
</operation>

<operation id="2512" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1464  %input_load_113 = load float* %input_addr_113, align 4

]]></Node>
<StgValue><ssdm name="input_load_113"/></StgValue>
</operation>

<operation id="2513" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1467  %weights_load_114 = load float* %weights_addr_123, align 4

]]></Node>
<StgValue><ssdm name="weights_load_114"/></StgValue>
</operation>

<operation id="2514" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1468  %input_load_114 = load float* %input_addr_114, align 4

]]></Node>
<StgValue><ssdm name="input_load_114"/></StgValue>
</operation>

<operation id="2515" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1471  %weights_load_115 = load float* %weights_addr_124, align 4

]]></Node>
<StgValue><ssdm name="weights_load_115"/></StgValue>
</operation>

<operation id="2516" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1472  %input_load_115 = load float* %input_addr_115, align 4

]]></Node>
<StgValue><ssdm name="input_load_115"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="2517" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:370  %tmp_287 = add i13 69, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2518" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:371  %tmp_314_cast = sext i13 %tmp_287 to i64

]]></Node>
<StgValue><ssdm name="tmp_314_cast"/></StgValue>
</operation>

<operation id="2519" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:372  %weights_addr_125 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_314_cast

]]></Node>
<StgValue><ssdm name="weights_addr_125"/></StgValue>
</operation>

<operation id="2520" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:373  %tmp_288 = add i13 94, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="2521" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:374  %tmp_315_cast = sext i13 %tmp_288 to i64

]]></Node>
<StgValue><ssdm name="tmp_315_cast"/></StgValue>
</operation>

<operation id="2522" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:375  %weights_addr_126 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_315_cast

]]></Node>
<StgValue><ssdm name="weights_addr_126"/></StgValue>
</operation>

<operation id="2523" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %sum_4_0_1_4 = fadd float %sum_4_0_1_3, %tmp_55_0_1_4

]]></Node>
<StgValue><ssdm name="sum_4_0_1_4"/></StgValue>
</operation>

<operation id="2524" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1077  %tmp_507 = add i12 %tmp_354, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2525" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1078  %tmp_537_cast = zext i12 %tmp_507 to i64

]]></Node>
<StgValue><ssdm name="tmp_537_cast"/></StgValue>
</operation>

<operation id="2526" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1079  %input_addr_116 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_537_cast

]]></Node>
<StgValue><ssdm name="input_addr_116"/></StgValue>
</operation>

<operation id="2527" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1080  %tmp_508 = add i12 %tmp_355, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2528" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1081  %tmp_538_cast = zext i12 %tmp_508 to i64

]]></Node>
<StgValue><ssdm name="tmp_538_cast"/></StgValue>
</operation>

<operation id="2529" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1082  %input_addr_117 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_538_cast

]]></Node>
<StgValue><ssdm name="input_addr_117"/></StgValue>
</operation>

<operation id="2530" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1433  %tmp_55_3_2_3 = fmul float %weights_load_105, %input_load_105

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_3"/></StgValue>
</operation>

<operation id="2531" st_id="61" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1437  %tmp_55_3_2_4 = fmul float %weights_load_106, %input_load_106

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_4"/></StgValue>
</operation>

<operation id="2532" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %tmp_55_3_2_5 = fmul float %weights_load_107, %input_load_107

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_5"/></StgValue>
</operation>

<operation id="2533" st_id="61" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1445  %tmp_55_3_3 = fmul float %weights_load_108, %input_load_108

]]></Node>
<StgValue><ssdm name="tmp_55_3_3"/></StgValue>
</operation>

<operation id="2534" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_55_3_3_1 = fmul float %weights_load_109, %input_load_109

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_1"/></StgValue>
</operation>

<operation id="2535" st_id="61" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %tmp_55_3_3_2 = fmul float %weights_load_110, %input_load_110

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_2"/></StgValue>
</operation>

<operation id="2536" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1457  %tmp_55_3_3_3 = fmul float %weights_load_111, %input_load_111

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_3"/></StgValue>
</operation>

<operation id="2537" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1461  %tmp_55_3_3_4 = fmul float %weights_load_112, %input_load_112

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_4"/></StgValue>
</operation>

<operation id="2538" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1467  %weights_load_114 = load float* %weights_addr_123, align 4

]]></Node>
<StgValue><ssdm name="weights_load_114"/></StgValue>
</operation>

<operation id="2539" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1468  %input_load_114 = load float* %input_addr_114, align 4

]]></Node>
<StgValue><ssdm name="input_load_114"/></StgValue>
</operation>

<operation id="2540" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1471  %weights_load_115 = load float* %weights_addr_124, align 4

]]></Node>
<StgValue><ssdm name="weights_load_115"/></StgValue>
</operation>

<operation id="2541" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1472  %input_load_115 = load float* %input_addr_115, align 4

]]></Node>
<StgValue><ssdm name="input_load_115"/></StgValue>
</operation>

<operation id="2542" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1475  %weights_load_116 = load float* %weights_addr_125, align 4

]]></Node>
<StgValue><ssdm name="weights_load_116"/></StgValue>
</operation>

<operation id="2543" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1476  %input_load_116 = load float* %input_addr_116, align 4

]]></Node>
<StgValue><ssdm name="input_load_116"/></StgValue>
</operation>

<operation id="2544" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1479  %weights_load_117 = load float* %weights_addr_126, align 4

]]></Node>
<StgValue><ssdm name="weights_load_117"/></StgValue>
</operation>

<operation id="2545" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1480  %input_load_117 = load float* %input_addr_117, align 4

]]></Node>
<StgValue><ssdm name="input_load_117"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="2546" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:376  %tmp_289 = add i13 119, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2547" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:377  %tmp_316_cast = sext i13 %tmp_289 to i64

]]></Node>
<StgValue><ssdm name="tmp_316_cast"/></StgValue>
</operation>

<operation id="2548" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:378  %weights_addr_127 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_316_cast

]]></Node>
<StgValue><ssdm name="weights_addr_127"/></StgValue>
</operation>

<operation id="2549" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:379  %tmp_290 = add i13 144, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="2550" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:380  %tmp_317_cast = sext i13 %tmp_290 to i64

]]></Node>
<StgValue><ssdm name="tmp_317_cast"/></StgValue>
</operation>

<operation id="2551" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:381  %weights_addr_128 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_317_cast

]]></Node>
<StgValue><ssdm name="weights_addr_128"/></StgValue>
</operation>

<operation id="2552" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %sum_4_0_1_4 = fadd float %sum_4_0_1_3, %tmp_55_0_1_4

]]></Node>
<StgValue><ssdm name="sum_4_0_1_4"/></StgValue>
</operation>

<operation id="2553" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1083  %tmp_509 = add i12 %tmp_356, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="2554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1084  %tmp_539_cast = zext i12 %tmp_509 to i64

]]></Node>
<StgValue><ssdm name="tmp_539_cast"/></StgValue>
</operation>

<operation id="2555" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1085  %input_addr_118 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_539_cast

]]></Node>
<StgValue><ssdm name="input_addr_118"/></StgValue>
</operation>

<operation id="2556" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1086  %tmp_510 = add i12 %tmp_357, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2557" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1087  %tmp_540_cast = zext i12 %tmp_510 to i64

]]></Node>
<StgValue><ssdm name="tmp_540_cast"/></StgValue>
</operation>

<operation id="2558" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1088  %input_addr_119 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_540_cast

]]></Node>
<StgValue><ssdm name="input_addr_119"/></StgValue>
</operation>

<operation id="2559" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1441  %tmp_55_3_2_5 = fmul float %weights_load_107, %input_load_107

]]></Node>
<StgValue><ssdm name="tmp_55_3_2_5"/></StgValue>
</operation>

<operation id="2560" st_id="62" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1445  %tmp_55_3_3 = fmul float %weights_load_108, %input_load_108

]]></Node>
<StgValue><ssdm name="tmp_55_3_3"/></StgValue>
</operation>

<operation id="2561" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_55_3_3_1 = fmul float %weights_load_109, %input_load_109

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_1"/></StgValue>
</operation>

<operation id="2562" st_id="62" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %tmp_55_3_3_2 = fmul float %weights_load_110, %input_load_110

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_2"/></StgValue>
</operation>

<operation id="2563" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1457  %tmp_55_3_3_3 = fmul float %weights_load_111, %input_load_111

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_3"/></StgValue>
</operation>

<operation id="2564" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1461  %tmp_55_3_3_4 = fmul float %weights_load_112, %input_load_112

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_4"/></StgValue>
</operation>

<operation id="2565" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %tmp_55_3_3_5 = fmul float %weights_load_113, %input_load_113

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_5"/></StgValue>
</operation>

<operation id="2566" st_id="62" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1469  %tmp_55_3_4 = fmul float %weights_load_114, %input_load_114

]]></Node>
<StgValue><ssdm name="tmp_55_3_4"/></StgValue>
</operation>

<operation id="2567" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1475  %weights_load_116 = load float* %weights_addr_125, align 4

]]></Node>
<StgValue><ssdm name="weights_load_116"/></StgValue>
</operation>

<operation id="2568" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1476  %input_load_116 = load float* %input_addr_116, align 4

]]></Node>
<StgValue><ssdm name="input_load_116"/></StgValue>
</operation>

<operation id="2569" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1479  %weights_load_117 = load float* %weights_addr_126, align 4

]]></Node>
<StgValue><ssdm name="weights_load_117"/></StgValue>
</operation>

<operation id="2570" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1480  %input_load_117 = load float* %input_addr_117, align 4

]]></Node>
<StgValue><ssdm name="input_load_117"/></StgValue>
</operation>

<operation id="2571" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1483  %weights_load_118 = load float* %weights_addr_127, align 4

]]></Node>
<StgValue><ssdm name="weights_load_118"/></StgValue>
</operation>

<operation id="2572" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1484  %input_load_118 = load float* %input_addr_118, align 4

]]></Node>
<StgValue><ssdm name="input_load_118"/></StgValue>
</operation>

<operation id="2573" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1487  %weights_load_119 = load float* %weights_addr_128, align 4

]]></Node>
<StgValue><ssdm name="weights_load_119"/></StgValue>
</operation>

<operation id="2574" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1488  %input_load_119 = load float* %input_addr_119, align 4

]]></Node>
<StgValue><ssdm name="input_load_119"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="2575" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:382  %tmp_291 = add i13 20, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="2576" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:383  %tmp_318_cast = sext i13 %tmp_291 to i64

]]></Node>
<StgValue><ssdm name="tmp_318_cast"/></StgValue>
</operation>

<operation id="2577" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:384  %weights_addr_129 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_318_cast

]]></Node>
<StgValue><ssdm name="weights_addr_129"/></StgValue>
</operation>

<operation id="2578" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:385  %tmp_292 = add i13 20, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="2579" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:386  %tmp_319_cast = zext i13 %tmp_292 to i64

]]></Node>
<StgValue><ssdm name="tmp_319_cast"/></StgValue>
</operation>

<operation id="2580" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:387  %weights_addr_130 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_319_cast

]]></Node>
<StgValue><ssdm name="weights_addr_130"/></StgValue>
</operation>

<operation id="2581" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader8.preheader:538  %tmp_358 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_50_4_mid2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2582" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:539  %p_shl_cast = zext i8 %tmp_358 to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="2583" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:540  %tmp_359 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_50_4_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2584" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="12" op_0_bw="5">
<![CDATA[
.preheader8.preheader:541  %p_shl1_cast = zext i5 %tmp_359 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="2585" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:542  %tmp_360 = sub i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2586" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:543  %tmp_361 = add i12 196, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2587" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:622  %tmp_390 = add i12 %tmp_360, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2588" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:623  %tmp_420_cast = zext i12 %tmp_390 to i64

]]></Node>
<StgValue><ssdm name="tmp_420_cast"/></StgValue>
</operation>

<operation id="2589" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:624  %input_addr_120 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_420_cast

]]></Node>
<StgValue><ssdm name="input_addr_120"/></StgValue>
</operation>

<operation id="2590" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:625  %tmp_391 = add i12 %tmp_361, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2591" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:626  %tmp_421_cast = zext i12 %tmp_391 to i64

]]></Node>
<StgValue><ssdm name="tmp_421_cast"/></StgValue>
</operation>

<operation id="2592" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:627  %input_addr_121 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_421_cast

]]></Node>
<StgValue><ssdm name="input_addr_121"/></StgValue>
</operation>

<operation id="2593" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:778  %sum_4_0_1_4 = fadd float %sum_4_0_1_3, %tmp_55_0_1_4

]]></Node>
<StgValue><ssdm name="sum_4_0_1_4"/></StgValue>
</operation>

<operation id="2594" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1449  %tmp_55_3_3_1 = fmul float %weights_load_109, %input_load_109

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_1"/></StgValue>
</operation>

<operation id="2595" st_id="63" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1453  %tmp_55_3_3_2 = fmul float %weights_load_110, %input_load_110

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_2"/></StgValue>
</operation>

<operation id="2596" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1457  %tmp_55_3_3_3 = fmul float %weights_load_111, %input_load_111

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_3"/></StgValue>
</operation>

<operation id="2597" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1461  %tmp_55_3_3_4 = fmul float %weights_load_112, %input_load_112

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_4"/></StgValue>
</operation>

<operation id="2598" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %tmp_55_3_3_5 = fmul float %weights_load_113, %input_load_113

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_5"/></StgValue>
</operation>

<operation id="2599" st_id="63" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1469  %tmp_55_3_4 = fmul float %weights_load_114, %input_load_114

]]></Node>
<StgValue><ssdm name="tmp_55_3_4"/></StgValue>
</operation>

<operation id="2600" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1473  %tmp_55_3_4_1 = fmul float %weights_load_115, %input_load_115

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_1"/></StgValue>
</operation>

<operation id="2601" st_id="63" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %tmp_55_3_4_2 = fmul float %weights_load_116, %input_load_116

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_2"/></StgValue>
</operation>

<operation id="2602" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1483  %weights_load_118 = load float* %weights_addr_127, align 4

]]></Node>
<StgValue><ssdm name="weights_load_118"/></StgValue>
</operation>

<operation id="2603" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1484  %input_load_118 = load float* %input_addr_118, align 4

]]></Node>
<StgValue><ssdm name="input_load_118"/></StgValue>
</operation>

<operation id="2604" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1487  %weights_load_119 = load float* %weights_addr_128, align 4

]]></Node>
<StgValue><ssdm name="weights_load_119"/></StgValue>
</operation>

<operation id="2605" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1488  %input_load_119 = load float* %input_addr_119, align 4

]]></Node>
<StgValue><ssdm name="input_load_119"/></StgValue>
</operation>

<operation id="2606" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1491  %weights_load_120 = load float* %weights_addr_129, align 4

]]></Node>
<StgValue><ssdm name="weights_load_120"/></StgValue>
</operation>

<operation id="2607" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1492  %input_load_120 = load float* %input_addr_120, align 4

]]></Node>
<StgValue><ssdm name="input_load_120"/></StgValue>
</operation>

<operation id="2608" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1495  %weights_load_121 = load float* %weights_addr_130, align 4

]]></Node>
<StgValue><ssdm name="weights_load_121"/></StgValue>
</operation>

<operation id="2609" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1496  %input_load_121 = load float* %input_addr_121, align 4

]]></Node>
<StgValue><ssdm name="input_load_121"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="2610" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:388  %tmp_293 = add i13 70, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="2611" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:389  %tmp_320_cast = sext i13 %tmp_293 to i64

]]></Node>
<StgValue><ssdm name="tmp_320_cast"/></StgValue>
</operation>

<operation id="2612" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:390  %weights_addr_131 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_320_cast

]]></Node>
<StgValue><ssdm name="weights_addr_131"/></StgValue>
</operation>

<operation id="2613" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:391  %tmp_294 = add i13 95, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="2614" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:392  %tmp_321_cast = sext i13 %tmp_294 to i64

]]></Node>
<StgValue><ssdm name="tmp_321_cast"/></StgValue>
</operation>

<operation id="2615" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:393  %weights_addr_132 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_321_cast

]]></Node>
<StgValue><ssdm name="weights_addr_132"/></StgValue>
</operation>

<operation id="2616" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:544  %tmp_362 = add i12 392, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2617" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:545  %tmp_363 = add i12 588, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2618" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:628  %tmp_392 = add i12 %tmp_362, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="2619" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:629  %tmp_422_cast = zext i12 %tmp_392 to i64

]]></Node>
<StgValue><ssdm name="tmp_422_cast"/></StgValue>
</operation>

<operation id="2620" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:630  %input_addr_122 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_422_cast

]]></Node>
<StgValue><ssdm name="input_addr_122"/></StgValue>
</operation>

<operation id="2621" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:631  %tmp_393 = add i12 %tmp_363, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2622" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:632  %tmp_423_cast = zext i12 %tmp_393 to i64

]]></Node>
<StgValue><ssdm name="tmp_423_cast"/></StgValue>
</operation>

<operation id="2623" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:633  %input_addr_123 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_423_cast

]]></Node>
<StgValue><ssdm name="input_addr_123"/></StgValue>
</operation>

<operation id="2624" st_id="64" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %sum_4_0_1_5 = fadd float %sum_4_0_1_4, %tmp_55_0_1_5

]]></Node>
<StgValue><ssdm name="sum_4_0_1_5"/></StgValue>
</operation>

<operation id="2625" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1457  %tmp_55_3_3_3 = fmul float %weights_load_111, %input_load_111

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_3"/></StgValue>
</operation>

<operation id="2626" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1461  %tmp_55_3_3_4 = fmul float %weights_load_112, %input_load_112

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_4"/></StgValue>
</operation>

<operation id="2627" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %tmp_55_3_3_5 = fmul float %weights_load_113, %input_load_113

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_5"/></StgValue>
</operation>

<operation id="2628" st_id="64" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1469  %tmp_55_3_4 = fmul float %weights_load_114, %input_load_114

]]></Node>
<StgValue><ssdm name="tmp_55_3_4"/></StgValue>
</operation>

<operation id="2629" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1473  %tmp_55_3_4_1 = fmul float %weights_load_115, %input_load_115

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_1"/></StgValue>
</operation>

<operation id="2630" st_id="64" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %tmp_55_3_4_2 = fmul float %weights_load_116, %input_load_116

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_2"/></StgValue>
</operation>

<operation id="2631" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1481  %tmp_55_3_4_3 = fmul float %weights_load_117, %input_load_117

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_3"/></StgValue>
</operation>

<operation id="2632" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1485  %tmp_55_3_4_4 = fmul float %weights_load_118, %input_load_118

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_4"/></StgValue>
</operation>

<operation id="2633" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1491  %weights_load_120 = load float* %weights_addr_129, align 4

]]></Node>
<StgValue><ssdm name="weights_load_120"/></StgValue>
</operation>

<operation id="2634" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1492  %input_load_120 = load float* %input_addr_120, align 4

]]></Node>
<StgValue><ssdm name="input_load_120"/></StgValue>
</operation>

<operation id="2635" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1495  %weights_load_121 = load float* %weights_addr_130, align 4

]]></Node>
<StgValue><ssdm name="weights_load_121"/></StgValue>
</operation>

<operation id="2636" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1496  %input_load_121 = load float* %input_addr_121, align 4

]]></Node>
<StgValue><ssdm name="input_load_121"/></StgValue>
</operation>

<operation id="2637" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1499  %weights_load_122 = load float* %weights_addr_131, align 4

]]></Node>
<StgValue><ssdm name="weights_load_122"/></StgValue>
</operation>

<operation id="2638" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1500  %input_load_122 = load float* %input_addr_122, align 4

]]></Node>
<StgValue><ssdm name="input_load_122"/></StgValue>
</operation>

<operation id="2639" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1503  %weights_load_123 = load float* %weights_addr_132, align 4

]]></Node>
<StgValue><ssdm name="weights_load_123"/></StgValue>
</operation>

<operation id="2640" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1504  %input_load_123 = load float* %input_addr_123, align 4

]]></Node>
<StgValue><ssdm name="input_load_123"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="2641" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:394  %tmp_295 = add i13 120, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="2642" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:395  %tmp_322_cast = sext i13 %tmp_295 to i64

]]></Node>
<StgValue><ssdm name="tmp_322_cast"/></StgValue>
</operation>

<operation id="2643" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:396  %weights_addr_133 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_322_cast

]]></Node>
<StgValue><ssdm name="weights_addr_133"/></StgValue>
</operation>

<operation id="2644" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:397  %tmp_296 = add i13 145, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="2645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:398  %tmp_323_cast = sext i13 %tmp_296 to i64

]]></Node>
<StgValue><ssdm name="tmp_323_cast"/></StgValue>
</operation>

<operation id="2646" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:399  %weights_addr_134 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_323_cast

]]></Node>
<StgValue><ssdm name="weights_addr_134"/></StgValue>
</operation>

<operation id="2647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader8.preheader:496  %p_shl8_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_331, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="2648" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
.preheader8.preheader:497  %tmp_332 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_331, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2649" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="10">
<![CDATA[
.preheader8.preheader:498  %p_shl9_cast = zext i10 %tmp_332 to i12

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="2650" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:499  %tmp_333 = add i12 %p_shl9_cast, %p_shl8_cast

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2651" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:546  %tmp_364 = add i12 784, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2652" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:547  %tmp_365 = add i12 980, %tmp_360

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2653" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:634  %tmp_394 = add i12 %tmp_364, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2654" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:635  %tmp_424_cast = zext i12 %tmp_394 to i64

]]></Node>
<StgValue><ssdm name="tmp_424_cast"/></StgValue>
</operation>

<operation id="2655" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:636  %input_addr_124 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_424_cast

]]></Node>
<StgValue><ssdm name="input_addr_124"/></StgValue>
</operation>

<operation id="2656" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:637  %tmp_395 = add i12 %tmp_365, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="2657" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:638  %tmp_425_cast = zext i12 %tmp_395 to i64

]]></Node>
<StgValue><ssdm name="tmp_425_cast"/></StgValue>
</operation>

<operation id="2658" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:639  %input_addr_125 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_425_cast

]]></Node>
<StgValue><ssdm name="input_addr_125"/></StgValue>
</operation>

<operation id="2659" st_id="65" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:640  %tmp_396 = add i12 %tmp_333, %tmp_21_cast

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2660" st_id="65" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %sum_4_0_1_5 = fadd float %sum_4_0_1_4, %tmp_55_0_1_5

]]></Node>
<StgValue><ssdm name="sum_4_0_1_5"/></StgValue>
</operation>

<operation id="2661" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1465  %tmp_55_3_3_5 = fmul float %weights_load_113, %input_load_113

]]></Node>
<StgValue><ssdm name="tmp_55_3_3_5"/></StgValue>
</operation>

<operation id="2662" st_id="65" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1469  %tmp_55_3_4 = fmul float %weights_load_114, %input_load_114

]]></Node>
<StgValue><ssdm name="tmp_55_3_4"/></StgValue>
</operation>

<operation id="2663" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1473  %tmp_55_3_4_1 = fmul float %weights_load_115, %input_load_115

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_1"/></StgValue>
</operation>

<operation id="2664" st_id="65" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %tmp_55_3_4_2 = fmul float %weights_load_116, %input_load_116

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_2"/></StgValue>
</operation>

<operation id="2665" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1481  %tmp_55_3_4_3 = fmul float %weights_load_117, %input_load_117

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_3"/></StgValue>
</operation>

<operation id="2666" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1485  %tmp_55_3_4_4 = fmul float %weights_load_118, %input_load_118

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_4"/></StgValue>
</operation>

<operation id="2667" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %tmp_55_3_4_5 = fmul float %weights_load_119, %input_load_119

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_5"/></StgValue>
</operation>

<operation id="2668" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_55_4 = fmul float %weights_load_120, %input_load_120

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="2669" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1499  %weights_load_122 = load float* %weights_addr_131, align 4

]]></Node>
<StgValue><ssdm name="weights_load_122"/></StgValue>
</operation>

<operation id="2670" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1500  %input_load_122 = load float* %input_addr_122, align 4

]]></Node>
<StgValue><ssdm name="input_load_122"/></StgValue>
</operation>

<operation id="2671" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1503  %weights_load_123 = load float* %weights_addr_132, align 4

]]></Node>
<StgValue><ssdm name="weights_load_123"/></StgValue>
</operation>

<operation id="2672" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1504  %input_load_123 = load float* %input_addr_123, align 4

]]></Node>
<StgValue><ssdm name="input_load_123"/></StgValue>
</operation>

<operation id="2673" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1507  %weights_load_124 = load float* %weights_addr_133, align 4

]]></Node>
<StgValue><ssdm name="weights_load_124"/></StgValue>
</operation>

<operation id="2674" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1508  %input_load_124 = load float* %input_addr_124, align 4

]]></Node>
<StgValue><ssdm name="input_load_124"/></StgValue>
</operation>

<operation id="2675" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1511  %weights_load_125 = load float* %weights_addr_134, align 4

]]></Node>
<StgValue><ssdm name="weights_load_125"/></StgValue>
</operation>

<operation id="2676" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1512  %input_load_125 = load float* %input_addr_125, align 4

]]></Node>
<StgValue><ssdm name="input_load_125"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="2677" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:400  %tmp_297 = add i13 21, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="2678" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:401  %tmp_324_cast = sext i13 %tmp_297 to i64

]]></Node>
<StgValue><ssdm name="tmp_324_cast"/></StgValue>
</operation>

<operation id="2679" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:402  %weights_addr_135 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_324_cast

]]></Node>
<StgValue><ssdm name="weights_addr_135"/></StgValue>
</operation>

<operation id="2680" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:403  %tmp_298 = add i13 21, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="2681" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:404  %tmp_325_cast = zext i13 %tmp_298 to i64

]]></Node>
<StgValue><ssdm name="tmp_325_cast"/></StgValue>
</operation>

<operation id="2682" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:405  %weights_addr_136 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_325_cast

]]></Node>
<StgValue><ssdm name="weights_addr_136"/></StgValue>
</operation>

<operation id="2683" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:741  %tmp_421 = add i12 %tmp_360, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2684" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:742  %tmp_451_cast = zext i12 %tmp_421 to i64

]]></Node>
<StgValue><ssdm name="tmp_451_cast"/></StgValue>
</operation>

<operation id="2685" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:743  %input_addr_126 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_451_cast

]]></Node>
<StgValue><ssdm name="input_addr_126"/></StgValue>
</operation>

<operation id="2686" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:744  %tmp_422 = add i12 %tmp_361, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2687" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:745  %tmp_452_cast = zext i12 %tmp_422 to i64

]]></Node>
<StgValue><ssdm name="tmp_452_cast"/></StgValue>
</operation>

<operation id="2688" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:746  %input_addr_127 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_452_cast

]]></Node>
<StgValue><ssdm name="input_addr_127"/></StgValue>
</operation>

<operation id="2689" st_id="66" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %sum_4_0_1_5 = fadd float %sum_4_0_1_4, %tmp_55_0_1_5

]]></Node>
<StgValue><ssdm name="sum_4_0_1_5"/></StgValue>
</operation>

<operation id="2690" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1473  %tmp_55_3_4_1 = fmul float %weights_load_115, %input_load_115

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_1"/></StgValue>
</operation>

<operation id="2691" st_id="66" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1477  %tmp_55_3_4_2 = fmul float %weights_load_116, %input_load_116

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_2"/></StgValue>
</operation>

<operation id="2692" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1481  %tmp_55_3_4_3 = fmul float %weights_load_117, %input_load_117

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_3"/></StgValue>
</operation>

<operation id="2693" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1485  %tmp_55_3_4_4 = fmul float %weights_load_118, %input_load_118

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_4"/></StgValue>
</operation>

<operation id="2694" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %tmp_55_3_4_5 = fmul float %weights_load_119, %input_load_119

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_5"/></StgValue>
</operation>

<operation id="2695" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_55_4 = fmul float %weights_load_120, %input_load_120

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="2696" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1497  %tmp_55_4_0_1 = fmul float %weights_load_121, %input_load_121

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_1"/></StgValue>
</operation>

<operation id="2697" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1501  %tmp_55_4_0_2 = fmul float %weights_load_122, %input_load_122

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_2"/></StgValue>
</operation>

<operation id="2698" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1507  %weights_load_124 = load float* %weights_addr_133, align 4

]]></Node>
<StgValue><ssdm name="weights_load_124"/></StgValue>
</operation>

<operation id="2699" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1508  %input_load_124 = load float* %input_addr_124, align 4

]]></Node>
<StgValue><ssdm name="input_load_124"/></StgValue>
</operation>

<operation id="2700" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1511  %weights_load_125 = load float* %weights_addr_134, align 4

]]></Node>
<StgValue><ssdm name="weights_load_125"/></StgValue>
</operation>

<operation id="2701" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1512  %input_load_125 = load float* %input_addr_125, align 4

]]></Node>
<StgValue><ssdm name="input_load_125"/></StgValue>
</operation>

<operation id="2702" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1515  %weights_load_126 = load float* %weights_addr_135, align 4

]]></Node>
<StgValue><ssdm name="weights_load_126"/></StgValue>
</operation>

<operation id="2703" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1516  %input_load_126 = load float* %input_addr_126, align 4

]]></Node>
<StgValue><ssdm name="input_load_126"/></StgValue>
</operation>

<operation id="2704" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1519  %weights_load_127 = load float* %weights_addr_136, align 4

]]></Node>
<StgValue><ssdm name="weights_load_127"/></StgValue>
</operation>

<operation id="2705" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1520  %input_load_127 = load float* %input_addr_127, align 4

]]></Node>
<StgValue><ssdm name="input_load_127"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="2706" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:406  %tmp_299 = add i13 71, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="2707" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:407  %tmp_326_cast = sext i13 %tmp_299 to i64

]]></Node>
<StgValue><ssdm name="tmp_326_cast"/></StgValue>
</operation>

<operation id="2708" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:408  %weights_addr_137 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_326_cast

]]></Node>
<StgValue><ssdm name="weights_addr_137"/></StgValue>
</operation>

<operation id="2709" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:409  %tmp_300 = add i13 96, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="2710" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:410  %tmp_327_cast = sext i13 %tmp_300 to i64

]]></Node>
<StgValue><ssdm name="tmp_327_cast"/></StgValue>
</operation>

<operation id="2711" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:411  %weights_addr_138 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_327_cast

]]></Node>
<StgValue><ssdm name="weights_addr_138"/></StgValue>
</operation>

<operation id="2712" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:747  %tmp_423 = add i12 %tmp_362, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2713" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:748  %tmp_453_cast = zext i12 %tmp_423 to i64

]]></Node>
<StgValue><ssdm name="tmp_453_cast"/></StgValue>
</operation>

<operation id="2714" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:749  %input_addr_128 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_453_cast

]]></Node>
<StgValue><ssdm name="input_addr_128"/></StgValue>
</operation>

<operation id="2715" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:750  %tmp_424 = add i12 %tmp_363, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2716" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:751  %tmp_454_cast = zext i12 %tmp_424 to i64

]]></Node>
<StgValue><ssdm name="tmp_454_cast"/></StgValue>
</operation>

<operation id="2717" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:752  %input_addr_129 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_454_cast

]]></Node>
<StgValue><ssdm name="input_addr_129"/></StgValue>
</operation>

<operation id="2718" st_id="67" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %sum_4_0_1_5 = fadd float %sum_4_0_1_4, %tmp_55_0_1_5

]]></Node>
<StgValue><ssdm name="sum_4_0_1_5"/></StgValue>
</operation>

<operation id="2719" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1481  %tmp_55_3_4_3 = fmul float %weights_load_117, %input_load_117

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_3"/></StgValue>
</operation>

<operation id="2720" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1485  %tmp_55_3_4_4 = fmul float %weights_load_118, %input_load_118

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_4"/></StgValue>
</operation>

<operation id="2721" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %tmp_55_3_4_5 = fmul float %weights_load_119, %input_load_119

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_5"/></StgValue>
</operation>

<operation id="2722" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_55_4 = fmul float %weights_load_120, %input_load_120

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="2723" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1497  %tmp_55_4_0_1 = fmul float %weights_load_121, %input_load_121

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_1"/></StgValue>
</operation>

<operation id="2724" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1501  %tmp_55_4_0_2 = fmul float %weights_load_122, %input_load_122

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_2"/></StgValue>
</operation>

<operation id="2725" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_55_4_0_3 = fmul float %weights_load_123, %input_load_123

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_3"/></StgValue>
</operation>

<operation id="2726" st_id="67" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1509  %tmp_55_4_0_4 = fmul float %weights_load_124, %input_load_124

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_4"/></StgValue>
</operation>

<operation id="2727" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1515  %weights_load_126 = load float* %weights_addr_135, align 4

]]></Node>
<StgValue><ssdm name="weights_load_126"/></StgValue>
</operation>

<operation id="2728" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1516  %input_load_126 = load float* %input_addr_126, align 4

]]></Node>
<StgValue><ssdm name="input_load_126"/></StgValue>
</operation>

<operation id="2729" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1519  %weights_load_127 = load float* %weights_addr_136, align 4

]]></Node>
<StgValue><ssdm name="weights_load_127"/></StgValue>
</operation>

<operation id="2730" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1520  %input_load_127 = load float* %input_addr_127, align 4

]]></Node>
<StgValue><ssdm name="input_load_127"/></StgValue>
</operation>

<operation id="2731" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1523  %weights_load_128 = load float* %weights_addr_137, align 4

]]></Node>
<StgValue><ssdm name="weights_load_128"/></StgValue>
</operation>

<operation id="2732" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1524  %input_load_128 = load float* %input_addr_128, align 4

]]></Node>
<StgValue><ssdm name="input_load_128"/></StgValue>
</operation>

<operation id="2733" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1527  %weights_load_129 = load float* %weights_addr_138, align 4

]]></Node>
<StgValue><ssdm name="weights_load_129"/></StgValue>
</operation>

<operation id="2734" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1528  %input_load_129 = load float* %input_addr_129, align 4

]]></Node>
<StgValue><ssdm name="input_load_129"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="2735" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:412  %tmp_301 = add i13 121, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="2736" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:413  %tmp_328_cast = sext i13 %tmp_301 to i64

]]></Node>
<StgValue><ssdm name="tmp_328_cast"/></StgValue>
</operation>

<operation id="2737" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:414  %weights_addr_139 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_328_cast

]]></Node>
<StgValue><ssdm name="weights_addr_139"/></StgValue>
</operation>

<operation id="2738" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:415  %tmp_302 = add i13 146, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="2739" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:416  %tmp_329_cast = sext i13 %tmp_302 to i64

]]></Node>
<StgValue><ssdm name="tmp_329_cast"/></StgValue>
</operation>

<operation id="2740" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:417  %weights_addr_140 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_329_cast

]]></Node>
<StgValue><ssdm name="weights_addr_140"/></StgValue>
</operation>

<operation id="2741" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:753  %tmp_425 = add i12 %tmp_364, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2742" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:754  %tmp_455_cast = zext i12 %tmp_425 to i64

]]></Node>
<StgValue><ssdm name="tmp_455_cast"/></StgValue>
</operation>

<operation id="2743" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:755  %input_addr_130 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_455_cast

]]></Node>
<StgValue><ssdm name="input_addr_130"/></StgValue>
</operation>

<operation id="2744" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:756  %tmp_426 = add i12 %tmp_365, %tmp_53_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2745" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:757  %tmp_456_cast = zext i12 %tmp_426 to i64

]]></Node>
<StgValue><ssdm name="tmp_456_cast"/></StgValue>
</operation>

<operation id="2746" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:758  %input_addr_131 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_456_cast

]]></Node>
<StgValue><ssdm name="input_addr_131"/></StgValue>
</operation>

<operation id="2747" st_id="68" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:782  %sum_4_0_1_5 = fadd float %sum_4_0_1_4, %tmp_55_0_1_5

]]></Node>
<StgValue><ssdm name="sum_4_0_1_5"/></StgValue>
</operation>

<operation id="2748" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1489  %tmp_55_3_4_5 = fmul float %weights_load_119, %input_load_119

]]></Node>
<StgValue><ssdm name="tmp_55_3_4_5"/></StgValue>
</operation>

<operation id="2749" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1493  %tmp_55_4 = fmul float %weights_load_120, %input_load_120

]]></Node>
<StgValue><ssdm name="tmp_55_4"/></StgValue>
</operation>

<operation id="2750" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1497  %tmp_55_4_0_1 = fmul float %weights_load_121, %input_load_121

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_1"/></StgValue>
</operation>

<operation id="2751" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1501  %tmp_55_4_0_2 = fmul float %weights_load_122, %input_load_122

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_2"/></StgValue>
</operation>

<operation id="2752" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_55_4_0_3 = fmul float %weights_load_123, %input_load_123

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_3"/></StgValue>
</operation>

<operation id="2753" st_id="68" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1509  %tmp_55_4_0_4 = fmul float %weights_load_124, %input_load_124

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_4"/></StgValue>
</operation>

<operation id="2754" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1513  %tmp_55_4_0_5 = fmul float %weights_load_125, %input_load_125

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_5"/></StgValue>
</operation>

<operation id="2755" st_id="68" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_55_4_1 = fmul float %weights_load_126, %input_load_126

]]></Node>
<StgValue><ssdm name="tmp_55_4_1"/></StgValue>
</operation>

<operation id="2756" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1523  %weights_load_128 = load float* %weights_addr_137, align 4

]]></Node>
<StgValue><ssdm name="weights_load_128"/></StgValue>
</operation>

<operation id="2757" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1524  %input_load_128 = load float* %input_addr_128, align 4

]]></Node>
<StgValue><ssdm name="input_load_128"/></StgValue>
</operation>

<operation id="2758" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1527  %weights_load_129 = load float* %weights_addr_138, align 4

]]></Node>
<StgValue><ssdm name="weights_load_129"/></StgValue>
</operation>

<operation id="2759" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1528  %input_load_129 = load float* %input_addr_129, align 4

]]></Node>
<StgValue><ssdm name="input_load_129"/></StgValue>
</operation>

<operation id="2760" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1531  %weights_load_130 = load float* %weights_addr_139, align 4

]]></Node>
<StgValue><ssdm name="weights_load_130"/></StgValue>
</operation>

<operation id="2761" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1532  %input_load_130 = load float* %input_addr_130, align 4

]]></Node>
<StgValue><ssdm name="input_load_130"/></StgValue>
</operation>

<operation id="2762" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1535  %weights_load_131 = load float* %weights_addr_140, align 4

]]></Node>
<StgValue><ssdm name="weights_load_131"/></StgValue>
</operation>

<operation id="2763" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1536  %input_load_131 = load float* %input_addr_131, align 4

]]></Node>
<StgValue><ssdm name="input_load_131"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="2764" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:418  %tmp_303 = add i13 22, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="2765" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:419  %tmp_330_cast = sext i13 %tmp_303 to i64

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="2766" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:420  %weights_addr_141 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_330_cast

]]></Node>
<StgValue><ssdm name="weights_addr_141"/></StgValue>
</operation>

<operation id="2767" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:421  %tmp_304 = add i13 22, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="2768" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:422  %tmp_331_cast = zext i13 %tmp_304 to i64

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="2769" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:423  %weights_addr_142 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_331_cast

]]></Node>
<StgValue><ssdm name="weights_addr_142"/></StgValue>
</operation>

<operation id="2770" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:857  %tmp_451 = add i12 %tmp_360, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2771" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:858  %tmp_481_cast = zext i12 %tmp_451 to i64

]]></Node>
<StgValue><ssdm name="tmp_481_cast"/></StgValue>
</operation>

<operation id="2772" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:859  %input_addr_132 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_481_cast

]]></Node>
<StgValue><ssdm name="input_addr_132"/></StgValue>
</operation>

<operation id="2773" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:860  %tmp_452 = add i12 %tmp_361, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2774" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:861  %tmp_482_cast = zext i12 %tmp_452 to i64

]]></Node>
<StgValue><ssdm name="tmp_482_cast"/></StgValue>
</operation>

<operation id="2775" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:862  %input_addr_133 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_482_cast

]]></Node>
<StgValue><ssdm name="input_addr_133"/></StgValue>
</operation>

<operation id="2776" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %sum_4_0_2 = fadd float %sum_4_0_1_5, %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="2777" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1497  %tmp_55_4_0_1 = fmul float %weights_load_121, %input_load_121

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_1"/></StgValue>
</operation>

<operation id="2778" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1501  %tmp_55_4_0_2 = fmul float %weights_load_122, %input_load_122

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_2"/></StgValue>
</operation>

<operation id="2779" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_55_4_0_3 = fmul float %weights_load_123, %input_load_123

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_3"/></StgValue>
</operation>

<operation id="2780" st_id="69" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1509  %tmp_55_4_0_4 = fmul float %weights_load_124, %input_load_124

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_4"/></StgValue>
</operation>

<operation id="2781" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1513  %tmp_55_4_0_5 = fmul float %weights_load_125, %input_load_125

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_5"/></StgValue>
</operation>

<operation id="2782" st_id="69" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_55_4_1 = fmul float %weights_load_126, %input_load_126

]]></Node>
<StgValue><ssdm name="tmp_55_4_1"/></StgValue>
</operation>

<operation id="2783" st_id="69" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1521  %tmp_55_4_1_1 = fmul float %weights_load_127, %input_load_127

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_1"/></StgValue>
</operation>

<operation id="2784" st_id="69" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1525  %tmp_55_4_1_2 = fmul float %weights_load_128, %input_load_128

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_2"/></StgValue>
</operation>

<operation id="2785" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1531  %weights_load_130 = load float* %weights_addr_139, align 4

]]></Node>
<StgValue><ssdm name="weights_load_130"/></StgValue>
</operation>

<operation id="2786" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1532  %input_load_130 = load float* %input_addr_130, align 4

]]></Node>
<StgValue><ssdm name="input_load_130"/></StgValue>
</operation>

<operation id="2787" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1535  %weights_load_131 = load float* %weights_addr_140, align 4

]]></Node>
<StgValue><ssdm name="weights_load_131"/></StgValue>
</operation>

<operation id="2788" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1536  %input_load_131 = load float* %input_addr_131, align 4

]]></Node>
<StgValue><ssdm name="input_load_131"/></StgValue>
</operation>

<operation id="2789" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1539  %weights_load_132 = load float* %weights_addr_141, align 4

]]></Node>
<StgValue><ssdm name="weights_load_132"/></StgValue>
</operation>

<operation id="2790" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1540  %input_load_132 = load float* %input_addr_132, align 4

]]></Node>
<StgValue><ssdm name="input_load_132"/></StgValue>
</operation>

<operation id="2791" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1543  %weights_load_133 = load float* %weights_addr_142, align 4

]]></Node>
<StgValue><ssdm name="weights_load_133"/></StgValue>
</operation>

<operation id="2792" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1544  %input_load_133 = load float* %input_addr_133, align 4

]]></Node>
<StgValue><ssdm name="input_load_133"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="2793" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:424  %tmp_305 = add i13 72, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="2794" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:425  %tmp_332_cast = sext i13 %tmp_305 to i64

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="2795" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:426  %weights_addr_143 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_332_cast

]]></Node>
<StgValue><ssdm name="weights_addr_143"/></StgValue>
</operation>

<operation id="2796" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:427  %tmp_306 = add i13 97, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="2797" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:428  %tmp_333_cast = sext i13 %tmp_306 to i64

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="2798" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:429  %weights_addr_144 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_333_cast

]]></Node>
<StgValue><ssdm name="weights_addr_144"/></StgValue>
</operation>

<operation id="2799" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:863  %tmp_453 = add i12 %tmp_362, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2800" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:864  %tmp_483_cast = zext i12 %tmp_453 to i64

]]></Node>
<StgValue><ssdm name="tmp_483_cast"/></StgValue>
</operation>

<operation id="2801" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:865  %input_addr_134 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_483_cast

]]></Node>
<StgValue><ssdm name="input_addr_134"/></StgValue>
</operation>

<operation id="2802" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:866  %tmp_454 = add i12 %tmp_363, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2803" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:867  %tmp_484_cast = zext i12 %tmp_454 to i64

]]></Node>
<StgValue><ssdm name="tmp_484_cast"/></StgValue>
</operation>

<operation id="2804" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:868  %input_addr_135 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_484_cast

]]></Node>
<StgValue><ssdm name="input_addr_135"/></StgValue>
</operation>

<operation id="2805" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %sum_4_0_2 = fadd float %sum_4_0_1_5, %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="2806" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1505  %tmp_55_4_0_3 = fmul float %weights_load_123, %input_load_123

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_3"/></StgValue>
</operation>

<operation id="2807" st_id="70" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1509  %tmp_55_4_0_4 = fmul float %weights_load_124, %input_load_124

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_4"/></StgValue>
</operation>

<operation id="2808" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1513  %tmp_55_4_0_5 = fmul float %weights_load_125, %input_load_125

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_5"/></StgValue>
</operation>

<operation id="2809" st_id="70" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_55_4_1 = fmul float %weights_load_126, %input_load_126

]]></Node>
<StgValue><ssdm name="tmp_55_4_1"/></StgValue>
</operation>

<operation id="2810" st_id="70" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1521  %tmp_55_4_1_1 = fmul float %weights_load_127, %input_load_127

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_1"/></StgValue>
</operation>

<operation id="2811" st_id="70" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1525  %tmp_55_4_1_2 = fmul float %weights_load_128, %input_load_128

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_2"/></StgValue>
</operation>

<operation id="2812" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_55_4_1_3 = fmul float %weights_load_129, %input_load_129

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_3"/></StgValue>
</operation>

<operation id="2813" st_id="70" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %tmp_55_4_1_4 = fmul float %weights_load_130, %input_load_130

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_4"/></StgValue>
</operation>

<operation id="2814" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1539  %weights_load_132 = load float* %weights_addr_141, align 4

]]></Node>
<StgValue><ssdm name="weights_load_132"/></StgValue>
</operation>

<operation id="2815" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1540  %input_load_132 = load float* %input_addr_132, align 4

]]></Node>
<StgValue><ssdm name="input_load_132"/></StgValue>
</operation>

<operation id="2816" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1543  %weights_load_133 = load float* %weights_addr_142, align 4

]]></Node>
<StgValue><ssdm name="weights_load_133"/></StgValue>
</operation>

<operation id="2817" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1544  %input_load_133 = load float* %input_addr_133, align 4

]]></Node>
<StgValue><ssdm name="input_load_133"/></StgValue>
</operation>

<operation id="2818" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1547  %weights_load_134 = load float* %weights_addr_143, align 4

]]></Node>
<StgValue><ssdm name="weights_load_134"/></StgValue>
</operation>

<operation id="2819" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1548  %input_load_134 = load float* %input_addr_134, align 4

]]></Node>
<StgValue><ssdm name="input_load_134"/></StgValue>
</operation>

<operation id="2820" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1551  %weights_load_135 = load float* %weights_addr_144, align 4

]]></Node>
<StgValue><ssdm name="weights_load_135"/></StgValue>
</operation>

<operation id="2821" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1552  %input_load_135 = load float* %input_addr_135, align 4

]]></Node>
<StgValue><ssdm name="input_load_135"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="2822" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:430  %tmp_307 = add i13 122, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="2823" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:431  %tmp_334_cast = sext i13 %tmp_307 to i64

]]></Node>
<StgValue><ssdm name="tmp_334_cast"/></StgValue>
</operation>

<operation id="2824" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:432  %weights_addr_145 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_334_cast

]]></Node>
<StgValue><ssdm name="weights_addr_145"/></StgValue>
</operation>

<operation id="2825" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:433  %tmp_308 = add i13 147, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="2826" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:434  %tmp_335_cast = sext i13 %tmp_308 to i64

]]></Node>
<StgValue><ssdm name="tmp_335_cast"/></StgValue>
</operation>

<operation id="2827" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:435  %weights_addr_146 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_335_cast

]]></Node>
<StgValue><ssdm name="weights_addr_146"/></StgValue>
</operation>

<operation id="2828" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:869  %tmp_455 = add i12 %tmp_364, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2829" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:870  %tmp_485_cast = zext i12 %tmp_455 to i64

]]></Node>
<StgValue><ssdm name="tmp_485_cast"/></StgValue>
</operation>

<operation id="2830" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:871  %input_addr_136 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_485_cast

]]></Node>
<StgValue><ssdm name="input_addr_136"/></StgValue>
</operation>

<operation id="2831" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:872  %tmp_456 = add i12 %tmp_365, %tmp_53_0_2_cast

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2832" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:873  %tmp_486_cast = zext i12 %tmp_456 to i64

]]></Node>
<StgValue><ssdm name="tmp_486_cast"/></StgValue>
</operation>

<operation id="2833" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:874  %input_addr_137 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_486_cast

]]></Node>
<StgValue><ssdm name="input_addr_137"/></StgValue>
</operation>

<operation id="2834" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %sum_4_0_2 = fadd float %sum_4_0_1_5, %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="2835" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1513  %tmp_55_4_0_5 = fmul float %weights_load_125, %input_load_125

]]></Node>
<StgValue><ssdm name="tmp_55_4_0_5"/></StgValue>
</operation>

<operation id="2836" st_id="71" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1517  %tmp_55_4_1 = fmul float %weights_load_126, %input_load_126

]]></Node>
<StgValue><ssdm name="tmp_55_4_1"/></StgValue>
</operation>

<operation id="2837" st_id="71" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1521  %tmp_55_4_1_1 = fmul float %weights_load_127, %input_load_127

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_1"/></StgValue>
</operation>

<operation id="2838" st_id="71" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1525  %tmp_55_4_1_2 = fmul float %weights_load_128, %input_load_128

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_2"/></StgValue>
</operation>

<operation id="2839" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_55_4_1_3 = fmul float %weights_load_129, %input_load_129

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_3"/></StgValue>
</operation>

<operation id="2840" st_id="71" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %tmp_55_4_1_4 = fmul float %weights_load_130, %input_load_130

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_4"/></StgValue>
</operation>

<operation id="2841" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1537  %tmp_55_4_1_5 = fmul float %weights_load_131, %input_load_131

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_5"/></StgValue>
</operation>

<operation id="2842" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_55_4_2 = fmul float %weights_load_132, %input_load_132

]]></Node>
<StgValue><ssdm name="tmp_55_4_2"/></StgValue>
</operation>

<operation id="2843" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1547  %weights_load_134 = load float* %weights_addr_143, align 4

]]></Node>
<StgValue><ssdm name="weights_load_134"/></StgValue>
</operation>

<operation id="2844" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1548  %input_load_134 = load float* %input_addr_134, align 4

]]></Node>
<StgValue><ssdm name="input_load_134"/></StgValue>
</operation>

<operation id="2845" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1551  %weights_load_135 = load float* %weights_addr_144, align 4

]]></Node>
<StgValue><ssdm name="weights_load_135"/></StgValue>
</operation>

<operation id="2846" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1552  %input_load_135 = load float* %input_addr_135, align 4

]]></Node>
<StgValue><ssdm name="input_load_135"/></StgValue>
</operation>

<operation id="2847" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1555  %weights_load_136 = load float* %weights_addr_145, align 4

]]></Node>
<StgValue><ssdm name="weights_load_136"/></StgValue>
</operation>

<operation id="2848" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1556  %input_load_136 = load float* %input_addr_136, align 4

]]></Node>
<StgValue><ssdm name="input_load_136"/></StgValue>
</operation>

<operation id="2849" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1559  %weights_load_137 = load float* %weights_addr_146, align 4

]]></Node>
<StgValue><ssdm name="weights_load_137"/></StgValue>
</operation>

<operation id="2850" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1560  %input_load_137 = load float* %input_addr_137, align 4

]]></Node>
<StgValue><ssdm name="input_load_137"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="2851" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:436  %tmp_309 = add i13 23, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="2852" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:437  %tmp_336_cast = sext i13 %tmp_309 to i64

]]></Node>
<StgValue><ssdm name="tmp_336_cast"/></StgValue>
</operation>

<operation id="2853" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:438  %weights_addr_147 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_336_cast

]]></Node>
<StgValue><ssdm name="weights_addr_147"/></StgValue>
</operation>

<operation id="2854" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:439  %tmp_310 = add i13 23, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="2855" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:440  %tmp_337_cast = zext i13 %tmp_310 to i64

]]></Node>
<StgValue><ssdm name="tmp_337_cast"/></StgValue>
</operation>

<operation id="2856" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:441  %weights_addr_148 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_337_cast

]]></Node>
<StgValue><ssdm name="weights_addr_148"/></StgValue>
</operation>

<operation id="2857" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %sum_4_0_2 = fadd float %sum_4_0_1_5, %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="2858" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:973  %tmp_481 = add i12 %tmp_360, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2859" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:974  %tmp_511_cast = zext i12 %tmp_481 to i64

]]></Node>
<StgValue><ssdm name="tmp_511_cast"/></StgValue>
</operation>

<operation id="2860" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:975  %input_addr_138 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_511_cast

]]></Node>
<StgValue><ssdm name="input_addr_138"/></StgValue>
</operation>

<operation id="2861" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:976  %tmp_482 = add i12 %tmp_361, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="2862" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:977  %tmp_512_cast = zext i12 %tmp_482 to i64

]]></Node>
<StgValue><ssdm name="tmp_512_cast"/></StgValue>
</operation>

<operation id="2863" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:978  %input_addr_139 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_512_cast

]]></Node>
<StgValue><ssdm name="input_addr_139"/></StgValue>
</operation>

<operation id="2864" st_id="72" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1521  %tmp_55_4_1_1 = fmul float %weights_load_127, %input_load_127

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_1"/></StgValue>
</operation>

<operation id="2865" st_id="72" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1525  %tmp_55_4_1_2 = fmul float %weights_load_128, %input_load_128

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_2"/></StgValue>
</operation>

<operation id="2866" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_55_4_1_3 = fmul float %weights_load_129, %input_load_129

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_3"/></StgValue>
</operation>

<operation id="2867" st_id="72" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %tmp_55_4_1_4 = fmul float %weights_load_130, %input_load_130

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_4"/></StgValue>
</operation>

<operation id="2868" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1537  %tmp_55_4_1_5 = fmul float %weights_load_131, %input_load_131

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_5"/></StgValue>
</operation>

<operation id="2869" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_55_4_2 = fmul float %weights_load_132, %input_load_132

]]></Node>
<StgValue><ssdm name="tmp_55_4_2"/></StgValue>
</operation>

<operation id="2870" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_55_4_2_1 = fmul float %weights_load_133, %input_load_133

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_1"/></StgValue>
</operation>

<operation id="2871" st_id="72" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1549  %tmp_55_4_2_2 = fmul float %weights_load_134, %input_load_134

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_2"/></StgValue>
</operation>

<operation id="2872" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1555  %weights_load_136 = load float* %weights_addr_145, align 4

]]></Node>
<StgValue><ssdm name="weights_load_136"/></StgValue>
</operation>

<operation id="2873" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1556  %input_load_136 = load float* %input_addr_136, align 4

]]></Node>
<StgValue><ssdm name="input_load_136"/></StgValue>
</operation>

<operation id="2874" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1559  %weights_load_137 = load float* %weights_addr_146, align 4

]]></Node>
<StgValue><ssdm name="weights_load_137"/></StgValue>
</operation>

<operation id="2875" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1560  %input_load_137 = load float* %input_addr_137, align 4

]]></Node>
<StgValue><ssdm name="input_load_137"/></StgValue>
</operation>

<operation id="2876" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1563  %weights_load_138 = load float* %weights_addr_147, align 4

]]></Node>
<StgValue><ssdm name="weights_load_138"/></StgValue>
</operation>

<operation id="2877" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1564  %input_load_138 = load float* %input_addr_138, align 4

]]></Node>
<StgValue><ssdm name="input_load_138"/></StgValue>
</operation>

<operation id="2878" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1567  %weights_load_139 = load float* %weights_addr_148, align 4

]]></Node>
<StgValue><ssdm name="weights_load_139"/></StgValue>
</operation>

<operation id="2879" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1568  %input_load_139 = load float* %input_addr_139, align 4

]]></Node>
<StgValue><ssdm name="input_load_139"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="2880" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:442  %tmp_311 = add i13 73, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="2881" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:443  %tmp_338_cast = sext i13 %tmp_311 to i64

]]></Node>
<StgValue><ssdm name="tmp_338_cast"/></StgValue>
</operation>

<operation id="2882" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:444  %weights_addr_149 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_338_cast

]]></Node>
<StgValue><ssdm name="weights_addr_149"/></StgValue>
</operation>

<operation id="2883" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:445  %tmp_312 = add i13 98, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="2884" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:446  %tmp_339_cast = sext i13 %tmp_312 to i64

]]></Node>
<StgValue><ssdm name="tmp_339_cast"/></StgValue>
</operation>

<operation id="2885" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:447  %weights_addr_150 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_339_cast

]]></Node>
<StgValue><ssdm name="weights_addr_150"/></StgValue>
</operation>

<operation id="2886" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:878  %sum_4_0_2 = fadd float %sum_4_0_1_5, %tmp_55_0_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2"/></StgValue>
</operation>

<operation id="2887" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:979  %tmp_483 = add i12 %tmp_362, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="2888" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:980  %tmp_513_cast = zext i12 %tmp_483 to i64

]]></Node>
<StgValue><ssdm name="tmp_513_cast"/></StgValue>
</operation>

<operation id="2889" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:981  %input_addr_140 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_513_cast

]]></Node>
<StgValue><ssdm name="input_addr_140"/></StgValue>
</operation>

<operation id="2890" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:982  %tmp_484 = add i12 %tmp_363, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2891" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:983  %tmp_514_cast = zext i12 %tmp_484 to i64

]]></Node>
<StgValue><ssdm name="tmp_514_cast"/></StgValue>
</operation>

<operation id="2892" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:984  %input_addr_141 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_514_cast

]]></Node>
<StgValue><ssdm name="input_addr_141"/></StgValue>
</operation>

<operation id="2893" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1529  %tmp_55_4_1_3 = fmul float %weights_load_129, %input_load_129

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_3"/></StgValue>
</operation>

<operation id="2894" st_id="73" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1533  %tmp_55_4_1_4 = fmul float %weights_load_130, %input_load_130

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_4"/></StgValue>
</operation>

<operation id="2895" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1537  %tmp_55_4_1_5 = fmul float %weights_load_131, %input_load_131

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_5"/></StgValue>
</operation>

<operation id="2896" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_55_4_2 = fmul float %weights_load_132, %input_load_132

]]></Node>
<StgValue><ssdm name="tmp_55_4_2"/></StgValue>
</operation>

<operation id="2897" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_55_4_2_1 = fmul float %weights_load_133, %input_load_133

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_1"/></StgValue>
</operation>

<operation id="2898" st_id="73" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1549  %tmp_55_4_2_2 = fmul float %weights_load_134, %input_load_134

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_2"/></StgValue>
</operation>

<operation id="2899" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_55_4_2_3 = fmul float %weights_load_135, %input_load_135

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_3"/></StgValue>
</operation>

<operation id="2900" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_55_4_2_4 = fmul float %weights_load_136, %input_load_136

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_4"/></StgValue>
</operation>

<operation id="2901" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1563  %weights_load_138 = load float* %weights_addr_147, align 4

]]></Node>
<StgValue><ssdm name="weights_load_138"/></StgValue>
</operation>

<operation id="2902" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1564  %input_load_138 = load float* %input_addr_138, align 4

]]></Node>
<StgValue><ssdm name="input_load_138"/></StgValue>
</operation>

<operation id="2903" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1567  %weights_load_139 = load float* %weights_addr_148, align 4

]]></Node>
<StgValue><ssdm name="weights_load_139"/></StgValue>
</operation>

<operation id="2904" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1568  %input_load_139 = load float* %input_addr_139, align 4

]]></Node>
<StgValue><ssdm name="input_load_139"/></StgValue>
</operation>

<operation id="2905" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1571  %weights_load_140 = load float* %weights_addr_149, align 4

]]></Node>
<StgValue><ssdm name="weights_load_140"/></StgValue>
</operation>

<operation id="2906" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1572  %input_load_140 = load float* %input_addr_140, align 4

]]></Node>
<StgValue><ssdm name="input_load_140"/></StgValue>
</operation>

<operation id="2907" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1575  %weights_load_141 = load float* %weights_addr_150, align 4

]]></Node>
<StgValue><ssdm name="weights_load_141"/></StgValue>
</operation>

<operation id="2908" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1576  %input_load_141 = load float* %input_addr_141, align 4

]]></Node>
<StgValue><ssdm name="input_load_141"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="2909" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:448  %tmp_313 = add i13 123, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="2910" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:449  %tmp_340_cast = sext i13 %tmp_313 to i64

]]></Node>
<StgValue><ssdm name="tmp_340_cast"/></StgValue>
</operation>

<operation id="2911" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:450  %weights_addr_151 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_340_cast

]]></Node>
<StgValue><ssdm name="weights_addr_151"/></StgValue>
</operation>

<operation id="2912" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:451  %tmp_314 = add i13 148, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2913" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:452  %tmp_341_cast = sext i13 %tmp_314 to i64

]]></Node>
<StgValue><ssdm name="tmp_341_cast"/></StgValue>
</operation>

<operation id="2914" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:453  %weights_addr_152 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_341_cast

]]></Node>
<StgValue><ssdm name="weights_addr_152"/></StgValue>
</operation>

<operation id="2915" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %sum_4_0_2_1 = fadd float %sum_4_0_2, %tmp_55_0_2_1

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="2916" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:985  %tmp_485 = add i12 %tmp_364, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2917" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:986  %tmp_515_cast = zext i12 %tmp_485 to i64

]]></Node>
<StgValue><ssdm name="tmp_515_cast"/></StgValue>
</operation>

<operation id="2918" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:987  %input_addr_142 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_515_cast

]]></Node>
<StgValue><ssdm name="input_addr_142"/></StgValue>
</operation>

<operation id="2919" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:988  %tmp_486 = add i12 %tmp_365, %tmp_53_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2920" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:989  %tmp_516_cast = zext i12 %tmp_486 to i64

]]></Node>
<StgValue><ssdm name="tmp_516_cast"/></StgValue>
</operation>

<operation id="2921" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:990  %input_addr_143 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_516_cast

]]></Node>
<StgValue><ssdm name="input_addr_143"/></StgValue>
</operation>

<operation id="2922" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1089  %tmp_511 = add i12 %tmp_360, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2923" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1092  %tmp_512 = add i12 %tmp_361, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2924" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1095  %tmp_513 = add i12 %tmp_362, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2925" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1098  %tmp_514 = add i12 %tmp_363, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="2926" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1101  %tmp_515 = add i12 %tmp_364, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2927" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:1104  %tmp_516 = add i12 %tmp_365, %tmp_53_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2928" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1537  %tmp_55_4_1_5 = fmul float %weights_load_131, %input_load_131

]]></Node>
<StgValue><ssdm name="tmp_55_4_1_5"/></StgValue>
</operation>

<operation id="2929" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1541  %tmp_55_4_2 = fmul float %weights_load_132, %input_load_132

]]></Node>
<StgValue><ssdm name="tmp_55_4_2"/></StgValue>
</operation>

<operation id="2930" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_55_4_2_1 = fmul float %weights_load_133, %input_load_133

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_1"/></StgValue>
</operation>

<operation id="2931" st_id="74" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1549  %tmp_55_4_2_2 = fmul float %weights_load_134, %input_load_134

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_2"/></StgValue>
</operation>

<operation id="2932" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_55_4_2_3 = fmul float %weights_load_135, %input_load_135

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_3"/></StgValue>
</operation>

<operation id="2933" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_55_4_2_4 = fmul float %weights_load_136, %input_load_136

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_4"/></StgValue>
</operation>

<operation id="2934" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1561  %tmp_55_4_2_5 = fmul float %weights_load_137, %input_load_137

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_5"/></StgValue>
</operation>

<operation id="2935" st_id="74" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1565  %tmp_55_4_3 = fmul float %weights_load_138, %input_load_138

]]></Node>
<StgValue><ssdm name="tmp_55_4_3"/></StgValue>
</operation>

<operation id="2936" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1571  %weights_load_140 = load float* %weights_addr_149, align 4

]]></Node>
<StgValue><ssdm name="weights_load_140"/></StgValue>
</operation>

<operation id="2937" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1572  %input_load_140 = load float* %input_addr_140, align 4

]]></Node>
<StgValue><ssdm name="input_load_140"/></StgValue>
</operation>

<operation id="2938" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1575  %weights_load_141 = load float* %weights_addr_150, align 4

]]></Node>
<StgValue><ssdm name="weights_load_141"/></StgValue>
</operation>

<operation id="2939" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1576  %input_load_141 = load float* %input_addr_141, align 4

]]></Node>
<StgValue><ssdm name="input_load_141"/></StgValue>
</operation>

<operation id="2940" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1579  %weights_load_142 = load float* %weights_addr_151, align 4

]]></Node>
<StgValue><ssdm name="weights_load_142"/></StgValue>
</operation>

<operation id="2941" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1580  %input_load_142 = load float* %input_addr_142, align 4

]]></Node>
<StgValue><ssdm name="input_load_142"/></StgValue>
</operation>

<operation id="2942" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1583  %weights_load_143 = load float* %weights_addr_152, align 4

]]></Node>
<StgValue><ssdm name="weights_load_143"/></StgValue>
</operation>

<operation id="2943" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1584  %input_load_143 = load float* %input_addr_143, align 4

]]></Node>
<StgValue><ssdm name="input_load_143"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="2944" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:454  %tmp_315 = add i13 24, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="2945" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:455  %tmp_342_cast = sext i13 %tmp_315 to i64

]]></Node>
<StgValue><ssdm name="tmp_342_cast"/></StgValue>
</operation>

<operation id="2946" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:456  %weights_addr_153 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_342_cast

]]></Node>
<StgValue><ssdm name="weights_addr_153"/></StgValue>
</operation>

<operation id="2947" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:457  %tmp_316 = add i13 24, %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2948" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:458  %tmp_343_cast = zext i13 %tmp_316 to i64

]]></Node>
<StgValue><ssdm name="tmp_343_cast"/></StgValue>
</operation>

<operation id="2949" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:459  %weights_addr_154 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_343_cast

]]></Node>
<StgValue><ssdm name="weights_addr_154"/></StgValue>
</operation>

<operation id="2950" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %sum_4_0_2_1 = fadd float %sum_4_0_2, %tmp_55_0_2_1

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="2951" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1090  %tmp_541_cast = zext i12 %tmp_511 to i64

]]></Node>
<StgValue><ssdm name="tmp_541_cast"/></StgValue>
</operation>

<operation id="2952" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1091  %input_addr_144 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_541_cast

]]></Node>
<StgValue><ssdm name="input_addr_144"/></StgValue>
</operation>

<operation id="2953" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1093  %tmp_542_cast = zext i12 %tmp_512 to i64

]]></Node>
<StgValue><ssdm name="tmp_542_cast"/></StgValue>
</operation>

<operation id="2954" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1094  %input_addr_145 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_542_cast

]]></Node>
<StgValue><ssdm name="input_addr_145"/></StgValue>
</operation>

<operation id="2955" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1545  %tmp_55_4_2_1 = fmul float %weights_load_133, %input_load_133

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_1"/></StgValue>
</operation>

<operation id="2956" st_id="75" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1549  %tmp_55_4_2_2 = fmul float %weights_load_134, %input_load_134

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_2"/></StgValue>
</operation>

<operation id="2957" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_55_4_2_3 = fmul float %weights_load_135, %input_load_135

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_3"/></StgValue>
</operation>

<operation id="2958" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_55_4_2_4 = fmul float %weights_load_136, %input_load_136

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_4"/></StgValue>
</operation>

<operation id="2959" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1561  %tmp_55_4_2_5 = fmul float %weights_load_137, %input_load_137

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_5"/></StgValue>
</operation>

<operation id="2960" st_id="75" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1565  %tmp_55_4_3 = fmul float %weights_load_138, %input_load_138

]]></Node>
<StgValue><ssdm name="tmp_55_4_3"/></StgValue>
</operation>

<operation id="2961" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp_55_4_3_1 = fmul float %weights_load_139, %input_load_139

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_1"/></StgValue>
</operation>

<operation id="2962" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1573  %tmp_55_4_3_2 = fmul float %weights_load_140, %input_load_140

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_2"/></StgValue>
</operation>

<operation id="2963" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1579  %weights_load_142 = load float* %weights_addr_151, align 4

]]></Node>
<StgValue><ssdm name="weights_load_142"/></StgValue>
</operation>

<operation id="2964" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1580  %input_load_142 = load float* %input_addr_142, align 4

]]></Node>
<StgValue><ssdm name="input_load_142"/></StgValue>
</operation>

<operation id="2965" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1583  %weights_load_143 = load float* %weights_addr_152, align 4

]]></Node>
<StgValue><ssdm name="weights_load_143"/></StgValue>
</operation>

<operation id="2966" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1584  %input_load_143 = load float* %input_addr_143, align 4

]]></Node>
<StgValue><ssdm name="input_load_143"/></StgValue>
</operation>

<operation id="2967" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1587  %weights_load_144 = load float* %weights_addr_153, align 4

]]></Node>
<StgValue><ssdm name="weights_load_144"/></StgValue>
</operation>

<operation id="2968" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1588  %input_load_144 = load float* %input_addr_144, align 4

]]></Node>
<StgValue><ssdm name="input_load_144"/></StgValue>
</operation>

<operation id="2969" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1591  %weights_load_145 = load float* %weights_addr_154, align 4

]]></Node>
<StgValue><ssdm name="weights_load_145"/></StgValue>
</operation>

<operation id="2970" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1592  %input_load_145 = load float* %input_addr_145, align 4

]]></Node>
<StgValue><ssdm name="input_load_145"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="2971" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:460  %tmp_317 = add i13 74, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="2972" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:461  %tmp_344_cast = sext i13 %tmp_317 to i64

]]></Node>
<StgValue><ssdm name="tmp_344_cast"/></StgValue>
</operation>

<operation id="2973" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:462  %weights_addr_155 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_344_cast

]]></Node>
<StgValue><ssdm name="weights_addr_155"/></StgValue>
</operation>

<operation id="2974" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:463  %tmp_318 = add i13 99, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2975" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:464  %tmp_345_cast = sext i13 %tmp_318 to i64

]]></Node>
<StgValue><ssdm name="tmp_345_cast"/></StgValue>
</operation>

<operation id="2976" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:465  %weights_addr_156 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_345_cast

]]></Node>
<StgValue><ssdm name="weights_addr_156"/></StgValue>
</operation>

<operation id="2977" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %sum_4_0_2_1 = fadd float %sum_4_0_2, %tmp_55_0_2_1

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="2978" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1096  %tmp_543_cast = zext i12 %tmp_513 to i64

]]></Node>
<StgValue><ssdm name="tmp_543_cast"/></StgValue>
</operation>

<operation id="2979" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1097  %input_addr_146 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_543_cast

]]></Node>
<StgValue><ssdm name="input_addr_146"/></StgValue>
</operation>

<operation id="2980" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1099  %tmp_544_cast = zext i12 %tmp_514 to i64

]]></Node>
<StgValue><ssdm name="tmp_544_cast"/></StgValue>
</operation>

<operation id="2981" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1100  %input_addr_147 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_544_cast

]]></Node>
<StgValue><ssdm name="input_addr_147"/></StgValue>
</operation>

<operation id="2982" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1553  %tmp_55_4_2_3 = fmul float %weights_load_135, %input_load_135

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_3"/></StgValue>
</operation>

<operation id="2983" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1557  %tmp_55_4_2_4 = fmul float %weights_load_136, %input_load_136

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_4"/></StgValue>
</operation>

<operation id="2984" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1561  %tmp_55_4_2_5 = fmul float %weights_load_137, %input_load_137

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_5"/></StgValue>
</operation>

<operation id="2985" st_id="76" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1565  %tmp_55_4_3 = fmul float %weights_load_138, %input_load_138

]]></Node>
<StgValue><ssdm name="tmp_55_4_3"/></StgValue>
</operation>

<operation id="2986" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp_55_4_3_1 = fmul float %weights_load_139, %input_load_139

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_1"/></StgValue>
</operation>

<operation id="2987" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1573  %tmp_55_4_3_2 = fmul float %weights_load_140, %input_load_140

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_2"/></StgValue>
</operation>

<operation id="2988" st_id="76" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1577  %tmp_55_4_3_3 = fmul float %weights_load_141, %input_load_141

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_3"/></StgValue>
</operation>

<operation id="2989" st_id="76" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1581  %tmp_55_4_3_4 = fmul float %weights_load_142, %input_load_142

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_4"/></StgValue>
</operation>

<operation id="2990" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1587  %weights_load_144 = load float* %weights_addr_153, align 4

]]></Node>
<StgValue><ssdm name="weights_load_144"/></StgValue>
</operation>

<operation id="2991" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1588  %input_load_144 = load float* %input_addr_144, align 4

]]></Node>
<StgValue><ssdm name="input_load_144"/></StgValue>
</operation>

<operation id="2992" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1591  %weights_load_145 = load float* %weights_addr_154, align 4

]]></Node>
<StgValue><ssdm name="weights_load_145"/></StgValue>
</operation>

<operation id="2993" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1592  %input_load_145 = load float* %input_addr_145, align 4

]]></Node>
<StgValue><ssdm name="input_load_145"/></StgValue>
</operation>

<operation id="2994" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1595  %weights_load_146 = load float* %weights_addr_155, align 4

]]></Node>
<StgValue><ssdm name="weights_load_146"/></StgValue>
</operation>

<operation id="2995" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1596  %input_load_146 = load float* %input_addr_146, align 4

]]></Node>
<StgValue><ssdm name="input_load_146"/></StgValue>
</operation>

<operation id="2996" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1599  %weights_load_147 = load float* %weights_addr_156, align 4

]]></Node>
<StgValue><ssdm name="weights_load_147"/></StgValue>
</operation>

<operation id="2997" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1600  %input_load_147 = load float* %input_addr_147, align 4

]]></Node>
<StgValue><ssdm name="input_load_147"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="2998" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:466  %tmp_319 = add i13 124, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="2999" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:467  %tmp_346_cast = sext i13 %tmp_319 to i64

]]></Node>
<StgValue><ssdm name="tmp_346_cast"/></StgValue>
</operation>

<operation id="3000" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:468  %weights_addr_157 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_346_cast

]]></Node>
<StgValue><ssdm name="weights_addr_157"/></StgValue>
</operation>

<operation id="3001" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader8.preheader:469  %tmp_320 = add i13 149, %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="3002" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="13">
<![CDATA[
.preheader8.preheader:470  %tmp_347_cast = sext i13 %tmp_320 to i64

]]></Node>
<StgValue><ssdm name="tmp_347_cast"/></StgValue>
</operation>

<operation id="3003" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:471  %weights_addr_158 = getelementptr [2400 x float]* %weights, i64 0, i64 %tmp_347_cast

]]></Node>
<StgValue><ssdm name="weights_addr_158"/></StgValue>
</operation>

<operation id="3004" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %sum_4_0_2_1 = fadd float %sum_4_0_2, %tmp_55_0_2_1

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="3005" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1102  %tmp_545_cast = zext i12 %tmp_515 to i64

]]></Node>
<StgValue><ssdm name="tmp_545_cast"/></StgValue>
</operation>

<operation id="3006" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1103  %input_addr_148 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_545_cast

]]></Node>
<StgValue><ssdm name="input_addr_148"/></StgValue>
</operation>

<operation id="3007" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1105  %tmp_546_cast = zext i12 %tmp_516 to i64

]]></Node>
<StgValue><ssdm name="tmp_546_cast"/></StgValue>
</operation>

<operation id="3008" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1106  %input_addr_149 = getelementptr [1176 x float]* %input_r, i64 0, i64 %tmp_546_cast

]]></Node>
<StgValue><ssdm name="input_addr_149"/></StgValue>
</operation>

<operation id="3009" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1561  %tmp_55_4_2_5 = fmul float %weights_load_137, %input_load_137

]]></Node>
<StgValue><ssdm name="tmp_55_4_2_5"/></StgValue>
</operation>

<operation id="3010" st_id="77" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1565  %tmp_55_4_3 = fmul float %weights_load_138, %input_load_138

]]></Node>
<StgValue><ssdm name="tmp_55_4_3"/></StgValue>
</operation>

<operation id="3011" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp_55_4_3_1 = fmul float %weights_load_139, %input_load_139

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_1"/></StgValue>
</operation>

<operation id="3012" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1573  %tmp_55_4_3_2 = fmul float %weights_load_140, %input_load_140

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_2"/></StgValue>
</operation>

<operation id="3013" st_id="77" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1577  %tmp_55_4_3_3 = fmul float %weights_load_141, %input_load_141

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_3"/></StgValue>
</operation>

<operation id="3014" st_id="77" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1581  %tmp_55_4_3_4 = fmul float %weights_load_142, %input_load_142

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_4"/></StgValue>
</operation>

<operation id="3015" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %tmp_55_4_3_5 = fmul float %weights_load_143, %input_load_143

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_5"/></StgValue>
</operation>

<operation id="3016" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1589  %tmp_55_4_4 = fmul float %weights_load_144, %input_load_144

]]></Node>
<StgValue><ssdm name="tmp_55_4_4"/></StgValue>
</operation>

<operation id="3017" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1595  %weights_load_146 = load float* %weights_addr_155, align 4

]]></Node>
<StgValue><ssdm name="weights_load_146"/></StgValue>
</operation>

<operation id="3018" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1596  %input_load_146 = load float* %input_addr_146, align 4

]]></Node>
<StgValue><ssdm name="input_load_146"/></StgValue>
</operation>

<operation id="3019" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1599  %weights_load_147 = load float* %weights_addr_156, align 4

]]></Node>
<StgValue><ssdm name="weights_load_147"/></StgValue>
</operation>

<operation id="3020" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1600  %input_load_147 = load float* %input_addr_147, align 4

]]></Node>
<StgValue><ssdm name="input_load_147"/></StgValue>
</operation>

<operation id="3021" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1603  %weights_load_148 = load float* %weights_addr_157, align 4

]]></Node>
<StgValue><ssdm name="weights_load_148"/></StgValue>
</operation>

<operation id="3022" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1604  %input_load_148 = load float* %input_addr_148, align 4

]]></Node>
<StgValue><ssdm name="input_load_148"/></StgValue>
</operation>

<operation id="3023" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1607  %weights_load_149 = load float* %weights_addr_158, align 4

]]></Node>
<StgValue><ssdm name="weights_load_149"/></StgValue>
</operation>

<operation id="3024" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1608  %input_load_149 = load float* %input_addr_149, align 4

]]></Node>
<StgValue><ssdm name="input_load_149"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="3025" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:882  %sum_4_0_2_1 = fadd float %sum_4_0_2, %tmp_55_0_2_1

]]></Node>
<StgValue><ssdm name="sum_4_0_2_1"/></StgValue>
</operation>

<operation id="3026" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1569  %tmp_55_4_3_1 = fmul float %weights_load_139, %input_load_139

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_1"/></StgValue>
</operation>

<operation id="3027" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1573  %tmp_55_4_3_2 = fmul float %weights_load_140, %input_load_140

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_2"/></StgValue>
</operation>

<operation id="3028" st_id="78" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1577  %tmp_55_4_3_3 = fmul float %weights_load_141, %input_load_141

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_3"/></StgValue>
</operation>

<operation id="3029" st_id="78" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1581  %tmp_55_4_3_4 = fmul float %weights_load_142, %input_load_142

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_4"/></StgValue>
</operation>

<operation id="3030" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %tmp_55_4_3_5 = fmul float %weights_load_143, %input_load_143

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_5"/></StgValue>
</operation>

<operation id="3031" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1589  %tmp_55_4_4 = fmul float %weights_load_144, %input_load_144

]]></Node>
<StgValue><ssdm name="tmp_55_4_4"/></StgValue>
</operation>

<operation id="3032" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_55_4_4_1 = fmul float %weights_load_145, %input_load_145

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_1"/></StgValue>
</operation>

<operation id="3033" st_id="78" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1597  %tmp_55_4_4_2 = fmul float %weights_load_146, %input_load_146

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_2"/></StgValue>
</operation>

<operation id="3034" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1603  %weights_load_148 = load float* %weights_addr_157, align 4

]]></Node>
<StgValue><ssdm name="weights_load_148"/></StgValue>
</operation>

<operation id="3035" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1604  %input_load_148 = load float* %input_addr_148, align 4

]]></Node>
<StgValue><ssdm name="input_load_148"/></StgValue>
</operation>

<operation id="3036" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="12">
<![CDATA[
.preheader8.preheader:1607  %weights_load_149 = load float* %weights_addr_158, align 4

]]></Node>
<StgValue><ssdm name="weights_load_149"/></StgValue>
</operation>

<operation id="3037" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="11">
<![CDATA[
.preheader8.preheader:1608  %input_load_149 = load float* %input_addr_149, align 4

]]></Node>
<StgValue><ssdm name="input_load_149"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="3038" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %sum_4_0_2_2 = fadd float %sum_4_0_2_1, %tmp_55_0_2_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="3039" st_id="79" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1577  %tmp_55_4_3_3 = fmul float %weights_load_141, %input_load_141

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_3"/></StgValue>
</operation>

<operation id="3040" st_id="79" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1581  %tmp_55_4_3_4 = fmul float %weights_load_142, %input_load_142

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_4"/></StgValue>
</operation>

<operation id="3041" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %tmp_55_4_3_5 = fmul float %weights_load_143, %input_load_143

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_5"/></StgValue>
</operation>

<operation id="3042" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1589  %tmp_55_4_4 = fmul float %weights_load_144, %input_load_144

]]></Node>
<StgValue><ssdm name="tmp_55_4_4"/></StgValue>
</operation>

<operation id="3043" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_55_4_4_1 = fmul float %weights_load_145, %input_load_145

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_1"/></StgValue>
</operation>

<operation id="3044" st_id="79" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1597  %tmp_55_4_4_2 = fmul float %weights_load_146, %input_load_146

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_2"/></StgValue>
</operation>

<operation id="3045" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1601  %tmp_55_4_4_3 = fmul float %weights_load_147, %input_load_147

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_3"/></StgValue>
</operation>

<operation id="3046" st_id="79" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_55_4_4_4 = fmul float %weights_load_148, %input_load_148

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3047" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %sum_4_0_2_2 = fadd float %sum_4_0_2_1, %tmp_55_0_2_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="3048" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1585  %tmp_55_4_3_5 = fmul float %weights_load_143, %input_load_143

]]></Node>
<StgValue><ssdm name="tmp_55_4_3_5"/></StgValue>
</operation>

<operation id="3049" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1589  %tmp_55_4_4 = fmul float %weights_load_144, %input_load_144

]]></Node>
<StgValue><ssdm name="tmp_55_4_4"/></StgValue>
</operation>

<operation id="3050" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_55_4_4_1 = fmul float %weights_load_145, %input_load_145

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_1"/></StgValue>
</operation>

<operation id="3051" st_id="80" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1597  %tmp_55_4_4_2 = fmul float %weights_load_146, %input_load_146

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_2"/></StgValue>
</operation>

<operation id="3052" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1601  %tmp_55_4_4_3 = fmul float %weights_load_147, %input_load_147

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_3"/></StgValue>
</operation>

<operation id="3053" st_id="80" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_55_4_4_4 = fmul float %weights_load_148, %input_load_148

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_4"/></StgValue>
</operation>

<operation id="3054" st_id="80" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_55_4_4_5 = fmul float %weights_load_149, %input_load_149

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_5"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="3055" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %sum_4_0_2_2 = fadd float %sum_4_0_2_1, %tmp_55_0_2_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="3056" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1593  %tmp_55_4_4_1 = fmul float %weights_load_145, %input_load_145

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_1"/></StgValue>
</operation>

<operation id="3057" st_id="81" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1597  %tmp_55_4_4_2 = fmul float %weights_load_146, %input_load_146

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_2"/></StgValue>
</operation>

<operation id="3058" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1601  %tmp_55_4_4_3 = fmul float %weights_load_147, %input_load_147

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_3"/></StgValue>
</operation>

<operation id="3059" st_id="81" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_55_4_4_4 = fmul float %weights_load_148, %input_load_148

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_4"/></StgValue>
</operation>

<operation id="3060" st_id="81" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_55_4_4_5 = fmul float %weights_load_149, %input_load_149

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_5"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="3061" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %sum_4_0_2_2 = fadd float %sum_4_0_2_1, %tmp_55_0_2_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="3062" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1601  %tmp_55_4_4_3 = fmul float %weights_load_147, %input_load_147

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_3"/></StgValue>
</operation>

<operation id="3063" st_id="82" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1605  %tmp_55_4_4_4 = fmul float %weights_load_148, %input_load_148

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_4"/></StgValue>
</operation>

<operation id="3064" st_id="82" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_55_4_4_5 = fmul float %weights_load_149, %input_load_149

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="3065" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:886  %sum_4_0_2_2 = fadd float %sum_4_0_2_1, %tmp_55_0_2_2

]]></Node>
<StgValue><ssdm name="sum_4_0_2_2"/></StgValue>
</operation>

<operation id="3066" st_id="83" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1609  %tmp_55_4_4_5 = fmul float %weights_load_149, %input_load_149

]]></Node>
<StgValue><ssdm name="tmp_55_4_4_5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3067" st_id="84" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %sum_4_0_2_3 = fadd float %sum_4_0_2_2, %tmp_55_0_2_3

]]></Node>
<StgValue><ssdm name="sum_4_0_2_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3068" st_id="85" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %sum_4_0_2_3 = fadd float %sum_4_0_2_2, %tmp_55_0_2_3

]]></Node>
<StgValue><ssdm name="sum_4_0_2_3"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3069" st_id="86" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %sum_4_0_2_3 = fadd float %sum_4_0_2_2, %tmp_55_0_2_3

]]></Node>
<StgValue><ssdm name="sum_4_0_2_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3070" st_id="87" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %sum_4_0_2_3 = fadd float %sum_4_0_2_2, %tmp_55_0_2_3

]]></Node>
<StgValue><ssdm name="sum_4_0_2_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3071" st_id="88" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:890  %sum_4_0_2_3 = fadd float %sum_4_0_2_2, %tmp_55_0_2_3

]]></Node>
<StgValue><ssdm name="sum_4_0_2_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3072" st_id="89" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %sum_4_0_2_4 = fadd float %sum_4_0_2_3, %tmp_55_0_2_4

]]></Node>
<StgValue><ssdm name="sum_4_0_2_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3073" st_id="90" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %sum_4_0_2_4 = fadd float %sum_4_0_2_3, %tmp_55_0_2_4

]]></Node>
<StgValue><ssdm name="sum_4_0_2_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3074" st_id="91" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %sum_4_0_2_4 = fadd float %sum_4_0_2_3, %tmp_55_0_2_4

]]></Node>
<StgValue><ssdm name="sum_4_0_2_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3075" st_id="92" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %sum_4_0_2_4 = fadd float %sum_4_0_2_3, %tmp_55_0_2_4

]]></Node>
<StgValue><ssdm name="sum_4_0_2_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3076" st_id="93" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:894  %sum_4_0_2_4 = fadd float %sum_4_0_2_3, %tmp_55_0_2_4

]]></Node>
<StgValue><ssdm name="sum_4_0_2_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3077" st_id="94" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:898  %sum_4_0_2_5 = fadd float %sum_4_0_2_4, %tmp_55_0_2_5

]]></Node>
<StgValue><ssdm name="sum_4_0_2_5"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3078" st_id="95" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:898  %sum_4_0_2_5 = fadd float %sum_4_0_2_4, %tmp_55_0_2_5

]]></Node>
<StgValue><ssdm name="sum_4_0_2_5"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3079" st_id="96" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:898  %sum_4_0_2_5 = fadd float %sum_4_0_2_4, %tmp_55_0_2_5

]]></Node>
<StgValue><ssdm name="sum_4_0_2_5"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3080" st_id="97" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:898  %sum_4_0_2_5 = fadd float %sum_4_0_2_4, %tmp_55_0_2_5

]]></Node>
<StgValue><ssdm name="sum_4_0_2_5"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3081" st_id="98" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:898  %sum_4_0_2_5 = fadd float %sum_4_0_2_4, %tmp_55_0_2_5

]]></Node>
<StgValue><ssdm name="sum_4_0_2_5"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3082" st_id="99" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %sum_4_0_3 = fadd float %sum_4_0_2_5, %tmp_55_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3083" st_id="100" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %sum_4_0_3 = fadd float %sum_4_0_2_5, %tmp_55_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3084" st_id="101" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %sum_4_0_3 = fadd float %sum_4_0_2_5, %tmp_55_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3085" st_id="102" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %sum_4_0_3 = fadd float %sum_4_0_2_5, %tmp_55_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3086" st_id="103" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:994  %sum_4_0_3 = fadd float %sum_4_0_2_5, %tmp_55_0_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3087" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %sum_4_0_3_1 = fadd float %sum_4_0_3, %tmp_55_0_3_1

]]></Node>
<StgValue><ssdm name="sum_4_0_3_1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3088" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %sum_4_0_3_1 = fadd float %sum_4_0_3, %tmp_55_0_3_1

]]></Node>
<StgValue><ssdm name="sum_4_0_3_1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3089" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %sum_4_0_3_1 = fadd float %sum_4_0_3, %tmp_55_0_3_1

]]></Node>
<StgValue><ssdm name="sum_4_0_3_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3090" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %sum_4_0_3_1 = fadd float %sum_4_0_3, %tmp_55_0_3_1

]]></Node>
<StgValue><ssdm name="sum_4_0_3_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3091" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:998  %sum_4_0_3_1 = fadd float %sum_4_0_3, %tmp_55_0_3_1

]]></Node>
<StgValue><ssdm name="sum_4_0_3_1"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="3092" st_id="109" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %sum_4_0_3_2 = fadd float %sum_4_0_3_1, %tmp_55_0_3_2

]]></Node>
<StgValue><ssdm name="sum_4_0_3_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="3093" st_id="110" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %sum_4_0_3_2 = fadd float %sum_4_0_3_1, %tmp_55_0_3_2

]]></Node>
<StgValue><ssdm name="sum_4_0_3_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3094" st_id="111" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %sum_4_0_3_2 = fadd float %sum_4_0_3_1, %tmp_55_0_3_2

]]></Node>
<StgValue><ssdm name="sum_4_0_3_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3095" st_id="112" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %sum_4_0_3_2 = fadd float %sum_4_0_3_1, %tmp_55_0_3_2

]]></Node>
<StgValue><ssdm name="sum_4_0_3_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3096" st_id="113" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1002  %sum_4_0_3_2 = fadd float %sum_4_0_3_1, %tmp_55_0_3_2

]]></Node>
<StgValue><ssdm name="sum_4_0_3_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3097" st_id="114" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %sum_4_0_3_3 = fadd float %sum_4_0_3_2, %tmp_55_0_3_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3_3"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3098" st_id="115" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %sum_4_0_3_3 = fadd float %sum_4_0_3_2, %tmp_55_0_3_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3099" st_id="116" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %sum_4_0_3_3 = fadd float %sum_4_0_3_2, %tmp_55_0_3_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3_3"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3100" st_id="117" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %sum_4_0_3_3 = fadd float %sum_4_0_3_2, %tmp_55_0_3_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3_3"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3101" st_id="118" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1006  %sum_4_0_3_3 = fadd float %sum_4_0_3_2, %tmp_55_0_3_3

]]></Node>
<StgValue><ssdm name="sum_4_0_3_3"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3102" st_id="119" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %sum_4_0_3_4 = fadd float %sum_4_0_3_3, %tmp_55_0_3_4

]]></Node>
<StgValue><ssdm name="sum_4_0_3_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3103" st_id="120" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %sum_4_0_3_4 = fadd float %sum_4_0_3_3, %tmp_55_0_3_4

]]></Node>
<StgValue><ssdm name="sum_4_0_3_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3104" st_id="121" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %sum_4_0_3_4 = fadd float %sum_4_0_3_3, %tmp_55_0_3_4

]]></Node>
<StgValue><ssdm name="sum_4_0_3_4"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3105" st_id="122" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %sum_4_0_3_4 = fadd float %sum_4_0_3_3, %tmp_55_0_3_4

]]></Node>
<StgValue><ssdm name="sum_4_0_3_4"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3106" st_id="123" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1010  %sum_4_0_3_4 = fadd float %sum_4_0_3_3, %tmp_55_0_3_4

]]></Node>
<StgValue><ssdm name="sum_4_0_3_4"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3107" st_id="124" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %sum_4_0_3_5 = fadd float %sum_4_0_3_4, %tmp_55_0_3_5

]]></Node>
<StgValue><ssdm name="sum_4_0_3_5"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3108" st_id="125" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %sum_4_0_3_5 = fadd float %sum_4_0_3_4, %tmp_55_0_3_5

]]></Node>
<StgValue><ssdm name="sum_4_0_3_5"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3109" st_id="126" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %sum_4_0_3_5 = fadd float %sum_4_0_3_4, %tmp_55_0_3_5

]]></Node>
<StgValue><ssdm name="sum_4_0_3_5"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3110" st_id="127" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %sum_4_0_3_5 = fadd float %sum_4_0_3_4, %tmp_55_0_3_5

]]></Node>
<StgValue><ssdm name="sum_4_0_3_5"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3111" st_id="128" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1014  %sum_4_0_3_5 = fadd float %sum_4_0_3_4, %tmp_55_0_3_5

]]></Node>
<StgValue><ssdm name="sum_4_0_3_5"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3112" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %sum_4_0_4 = fadd float %sum_4_0_3_5, %tmp_55_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3113" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %sum_4_0_4 = fadd float %sum_4_0_3_5, %tmp_55_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3114" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %sum_4_0_4 = fadd float %sum_4_0_3_5, %tmp_55_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3115" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %sum_4_0_4 = fadd float %sum_4_0_3_5, %tmp_55_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3116" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1110  %sum_4_0_4 = fadd float %sum_4_0_3_5, %tmp_55_0_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="3117" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %sum_4_0_4_1 = fadd float %sum_4_0_4, %tmp_55_0_4_1

]]></Node>
<StgValue><ssdm name="sum_4_0_4_1"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3118" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %sum_4_0_4_1 = fadd float %sum_4_0_4, %tmp_55_0_4_1

]]></Node>
<StgValue><ssdm name="sum_4_0_4_1"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3119" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %sum_4_0_4_1 = fadd float %sum_4_0_4, %tmp_55_0_4_1

]]></Node>
<StgValue><ssdm name="sum_4_0_4_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="3120" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %sum_4_0_4_1 = fadd float %sum_4_0_4, %tmp_55_0_4_1

]]></Node>
<StgValue><ssdm name="sum_4_0_4_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="3121" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1114  %sum_4_0_4_1 = fadd float %sum_4_0_4, %tmp_55_0_4_1

]]></Node>
<StgValue><ssdm name="sum_4_0_4_1"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="3122" st_id="139" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1118  %sum_4_0_4_2 = fadd float %sum_4_0_4_1, %tmp_55_0_4_2

]]></Node>
<StgValue><ssdm name="sum_4_0_4_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="3123" st_id="140" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1118  %sum_4_0_4_2 = fadd float %sum_4_0_4_1, %tmp_55_0_4_2

]]></Node>
<StgValue><ssdm name="sum_4_0_4_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="3124" st_id="141" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1118  %sum_4_0_4_2 = fadd float %sum_4_0_4_1, %tmp_55_0_4_2

]]></Node>
<StgValue><ssdm name="sum_4_0_4_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="3125" st_id="142" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1118  %sum_4_0_4_2 = fadd float %sum_4_0_4_1, %tmp_55_0_4_2

]]></Node>
<StgValue><ssdm name="sum_4_0_4_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="3126" st_id="143" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1118  %sum_4_0_4_2 = fadd float %sum_4_0_4_1, %tmp_55_0_4_2

]]></Node>
<StgValue><ssdm name="sum_4_0_4_2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="3127" st_id="144" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %sum_4_0_4_3 = fadd float %sum_4_0_4_2, %tmp_55_0_4_3

]]></Node>
<StgValue><ssdm name="sum_4_0_4_3"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="3128" st_id="145" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %sum_4_0_4_3 = fadd float %sum_4_0_4_2, %tmp_55_0_4_3

]]></Node>
<StgValue><ssdm name="sum_4_0_4_3"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="3129" st_id="146" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %sum_4_0_4_3 = fadd float %sum_4_0_4_2, %tmp_55_0_4_3

]]></Node>
<StgValue><ssdm name="sum_4_0_4_3"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="3130" st_id="147" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %sum_4_0_4_3 = fadd float %sum_4_0_4_2, %tmp_55_0_4_3

]]></Node>
<StgValue><ssdm name="sum_4_0_4_3"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="3131" st_id="148" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1122  %sum_4_0_4_3 = fadd float %sum_4_0_4_2, %tmp_55_0_4_3

]]></Node>
<StgValue><ssdm name="sum_4_0_4_3"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="3132" st_id="149" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %sum_4_0_4_4 = fadd float %sum_4_0_4_3, %tmp_55_0_4_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4_4"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="3133" st_id="150" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %sum_4_0_4_4 = fadd float %sum_4_0_4_3, %tmp_55_0_4_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4_4"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="3134" st_id="151" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %sum_4_0_4_4 = fadd float %sum_4_0_4_3, %tmp_55_0_4_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4_4"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="3135" st_id="152" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %sum_4_0_4_4 = fadd float %sum_4_0_4_3, %tmp_55_0_4_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4_4"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="3136" st_id="153" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1126  %sum_4_0_4_4 = fadd float %sum_4_0_4_3, %tmp_55_0_4_4

]]></Node>
<StgValue><ssdm name="sum_4_0_4_4"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="3137" st_id="154" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1130  %sum_4_0_4_5 = fadd float %sum_4_0_4_4, %tmp_55_0_4_5

]]></Node>
<StgValue><ssdm name="sum_4_0_4_5"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="3138" st_id="155" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1130  %sum_4_0_4_5 = fadd float %sum_4_0_4_4, %tmp_55_0_4_5

]]></Node>
<StgValue><ssdm name="sum_4_0_4_5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="3139" st_id="156" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1130  %sum_4_0_4_5 = fadd float %sum_4_0_4_4, %tmp_55_0_4_5

]]></Node>
<StgValue><ssdm name="sum_4_0_4_5"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="3140" st_id="157" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1130  %sum_4_0_4_5 = fadd float %sum_4_0_4_4, %tmp_55_0_4_5

]]></Node>
<StgValue><ssdm name="sum_4_0_4_5"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="3141" st_id="158" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1130  %sum_4_0_4_5 = fadd float %sum_4_0_4_4, %tmp_55_0_4_5

]]></Node>
<StgValue><ssdm name="sum_4_0_4_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="3142" st_id="159" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %sum_4_1 = fadd float %sum_4_0_4_5, %tmp_55_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="3143" st_id="160" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %sum_4_1 = fadd float %sum_4_0_4_5, %tmp_55_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="3144" st_id="161" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %sum_4_1 = fadd float %sum_4_0_4_5, %tmp_55_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="3145" st_id="162" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %sum_4_1 = fadd float %sum_4_0_4_5, %tmp_55_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="3146" st_id="163" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1134  %sum_4_1 = fadd float %sum_4_0_4_5, %tmp_55_1

]]></Node>
<StgValue><ssdm name="sum_4_1"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="3147" st_id="164" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %sum_4_1_0_1 = fadd float %sum_4_1, %tmp_55_1_0_1

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="3148" st_id="165" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %sum_4_1_0_1 = fadd float %sum_4_1, %tmp_55_1_0_1

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3149" st_id="166" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %sum_4_1_0_1 = fadd float %sum_4_1, %tmp_55_1_0_1

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3150" st_id="167" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %sum_4_1_0_1 = fadd float %sum_4_1, %tmp_55_1_0_1

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3151" st_id="168" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1138  %sum_4_1_0_1 = fadd float %sum_4_1, %tmp_55_1_0_1

]]></Node>
<StgValue><ssdm name="sum_4_1_0_1"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3152" st_id="169" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %sum_4_1_0_2 = fadd float %sum_4_1_0_1, %tmp_55_1_0_2

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3153" st_id="170" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %sum_4_1_0_2 = fadd float %sum_4_1_0_1, %tmp_55_1_0_2

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3154" st_id="171" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %sum_4_1_0_2 = fadd float %sum_4_1_0_1, %tmp_55_1_0_2

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3155" st_id="172" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %sum_4_1_0_2 = fadd float %sum_4_1_0_1, %tmp_55_1_0_2

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3156" st_id="173" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1142  %sum_4_1_0_2 = fadd float %sum_4_1_0_1, %tmp_55_1_0_2

]]></Node>
<StgValue><ssdm name="sum_4_1_0_2"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3157" st_id="174" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %sum_4_1_0_3 = fadd float %sum_4_1_0_2, %tmp_55_1_0_3

]]></Node>
<StgValue><ssdm name="sum_4_1_0_3"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3158" st_id="175" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %sum_4_1_0_3 = fadd float %sum_4_1_0_2, %tmp_55_1_0_3

]]></Node>
<StgValue><ssdm name="sum_4_1_0_3"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3159" st_id="176" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %sum_4_1_0_3 = fadd float %sum_4_1_0_2, %tmp_55_1_0_3

]]></Node>
<StgValue><ssdm name="sum_4_1_0_3"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3160" st_id="177" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %sum_4_1_0_3 = fadd float %sum_4_1_0_2, %tmp_55_1_0_3

]]></Node>
<StgValue><ssdm name="sum_4_1_0_3"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3161" st_id="178" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1146  %sum_4_1_0_3 = fadd float %sum_4_1_0_2, %tmp_55_1_0_3

]]></Node>
<StgValue><ssdm name="sum_4_1_0_3"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3162" st_id="179" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1150  %sum_4_1_0_4 = fadd float %sum_4_1_0_3, %tmp_55_1_0_4

]]></Node>
<StgValue><ssdm name="sum_4_1_0_4"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3163" st_id="180" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1150  %sum_4_1_0_4 = fadd float %sum_4_1_0_3, %tmp_55_1_0_4

]]></Node>
<StgValue><ssdm name="sum_4_1_0_4"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3164" st_id="181" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1150  %sum_4_1_0_4 = fadd float %sum_4_1_0_3, %tmp_55_1_0_4

]]></Node>
<StgValue><ssdm name="sum_4_1_0_4"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3165" st_id="182" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1150  %sum_4_1_0_4 = fadd float %sum_4_1_0_3, %tmp_55_1_0_4

]]></Node>
<StgValue><ssdm name="sum_4_1_0_4"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="3166" st_id="183" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1150  %sum_4_1_0_4 = fadd float %sum_4_1_0_3, %tmp_55_1_0_4

]]></Node>
<StgValue><ssdm name="sum_4_1_0_4"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="3167" st_id="184" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %sum_4_1_0_5 = fadd float %sum_4_1_0_4, %tmp_55_1_0_5

]]></Node>
<StgValue><ssdm name="sum_4_1_0_5"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="3168" st_id="185" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %sum_4_1_0_5 = fadd float %sum_4_1_0_4, %tmp_55_1_0_5

]]></Node>
<StgValue><ssdm name="sum_4_1_0_5"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="3169" st_id="186" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %sum_4_1_0_5 = fadd float %sum_4_1_0_4, %tmp_55_1_0_5

]]></Node>
<StgValue><ssdm name="sum_4_1_0_5"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="3170" st_id="187" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %sum_4_1_0_5 = fadd float %sum_4_1_0_4, %tmp_55_1_0_5

]]></Node>
<StgValue><ssdm name="sum_4_1_0_5"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="3171" st_id="188" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1154  %sum_4_1_0_5 = fadd float %sum_4_1_0_4, %tmp_55_1_0_5

]]></Node>
<StgValue><ssdm name="sum_4_1_0_5"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3172" st_id="189" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %sum_4_1_1 = fadd float %sum_4_1_0_5, %tmp_55_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3173" st_id="190" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %sum_4_1_1 = fadd float %sum_4_1_0_5, %tmp_55_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3174" st_id="191" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %sum_4_1_1 = fadd float %sum_4_1_0_5, %tmp_55_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3175" st_id="192" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %sum_4_1_1 = fadd float %sum_4_1_0_5, %tmp_55_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3176" st_id="193" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1158  %sum_4_1_1 = fadd float %sum_4_1_0_5, %tmp_55_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3177" st_id="194" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %sum_4_1_1_1 = fadd float %sum_4_1_1, %tmp_55_1_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3178" st_id="195" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %sum_4_1_1_1 = fadd float %sum_4_1_1, %tmp_55_1_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3179" st_id="196" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %sum_4_1_1_1 = fadd float %sum_4_1_1, %tmp_55_1_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3180" st_id="197" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %sum_4_1_1_1 = fadd float %sum_4_1_1, %tmp_55_1_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3181" st_id="198" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1162  %sum_4_1_1_1 = fadd float %sum_4_1_1, %tmp_55_1_1_1

]]></Node>
<StgValue><ssdm name="sum_4_1_1_1"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3182" st_id="199" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1166  %sum_4_1_1_2 = fadd float %sum_4_1_1_1, %tmp_55_1_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3183" st_id="200" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1166  %sum_4_1_1_2 = fadd float %sum_4_1_1_1, %tmp_55_1_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3184" st_id="201" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1166  %sum_4_1_1_2 = fadd float %sum_4_1_1_1, %tmp_55_1_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3185" st_id="202" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1166  %sum_4_1_1_2 = fadd float %sum_4_1_1_1, %tmp_55_1_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3186" st_id="203" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1166  %sum_4_1_1_2 = fadd float %sum_4_1_1_1, %tmp_55_1_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_1_2"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3187" st_id="204" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %sum_4_1_1_3 = fadd float %sum_4_1_1_2, %tmp_55_1_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3188" st_id="205" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %sum_4_1_1_3 = fadd float %sum_4_1_1_2, %tmp_55_1_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3189" st_id="206" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %sum_4_1_1_3 = fadd float %sum_4_1_1_2, %tmp_55_1_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3190" st_id="207" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %sum_4_1_1_3 = fadd float %sum_4_1_1_2, %tmp_55_1_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3191" st_id="208" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1170  %sum_4_1_1_3 = fadd float %sum_4_1_1_2, %tmp_55_1_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_1_3"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3192" st_id="209" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %sum_4_1_1_4 = fadd float %sum_4_1_1_3, %tmp_55_1_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3193" st_id="210" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %sum_4_1_1_4 = fadd float %sum_4_1_1_3, %tmp_55_1_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3194" st_id="211" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %sum_4_1_1_4 = fadd float %sum_4_1_1_3, %tmp_55_1_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3195" st_id="212" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %sum_4_1_1_4 = fadd float %sum_4_1_1_3, %tmp_55_1_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3196" st_id="213" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1174  %sum_4_1_1_4 = fadd float %sum_4_1_1_3, %tmp_55_1_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_1_4"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3197" st_id="214" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1178  %sum_4_1_1_5 = fadd float %sum_4_1_1_4, %tmp_55_1_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3198" st_id="215" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1178  %sum_4_1_1_5 = fadd float %sum_4_1_1_4, %tmp_55_1_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3199" st_id="216" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1178  %sum_4_1_1_5 = fadd float %sum_4_1_1_4, %tmp_55_1_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3200" st_id="217" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1178  %sum_4_1_1_5 = fadd float %sum_4_1_1_4, %tmp_55_1_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3201" st_id="218" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1178  %sum_4_1_1_5 = fadd float %sum_4_1_1_4, %tmp_55_1_1_5

]]></Node>
<StgValue><ssdm name="sum_4_1_1_5"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3202" st_id="219" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %sum_4_1_2 = fadd float %sum_4_1_1_5, %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3203" st_id="220" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %sum_4_1_2 = fadd float %sum_4_1_1_5, %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3204" st_id="221" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %sum_4_1_2 = fadd float %sum_4_1_1_5, %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3205" st_id="222" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %sum_4_1_2 = fadd float %sum_4_1_1_5, %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3206" st_id="223" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1182  %sum_4_1_2 = fadd float %sum_4_1_1_5, %tmp_55_1_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3207" st_id="224" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %sum_4_1_2_1 = fadd float %sum_4_1_2, %tmp_55_1_2_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3208" st_id="225" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %sum_4_1_2_1 = fadd float %sum_4_1_2, %tmp_55_1_2_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3209" st_id="226" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %sum_4_1_2_1 = fadd float %sum_4_1_2, %tmp_55_1_2_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3210" st_id="227" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %sum_4_1_2_1 = fadd float %sum_4_1_2, %tmp_55_1_2_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3211" st_id="228" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1186  %sum_4_1_2_1 = fadd float %sum_4_1_2, %tmp_55_1_2_1

]]></Node>
<StgValue><ssdm name="sum_4_1_2_1"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3212" st_id="229" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %sum_4_1_2_2 = fadd float %sum_4_1_2_1, %tmp_55_1_2_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3213" st_id="230" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %sum_4_1_2_2 = fadd float %sum_4_1_2_1, %tmp_55_1_2_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3214" st_id="231" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %sum_4_1_2_2 = fadd float %sum_4_1_2_1, %tmp_55_1_2_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="3215" st_id="232" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %sum_4_1_2_2 = fadd float %sum_4_1_2_1, %tmp_55_1_2_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="3216" st_id="233" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1190  %sum_4_1_2_2 = fadd float %sum_4_1_2_1, %tmp_55_1_2_2

]]></Node>
<StgValue><ssdm name="sum_4_1_2_2"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">
</state>

<state id="235" st_id="235">

<operation id="3217" st_id="235" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1194  %sum_4_1_2_3 = fadd float %sum_4_1_2_2, %tmp_55_1_2_3

]]></Node>
<StgValue><ssdm name="sum_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="3218" st_id="236" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1194  %sum_4_1_2_3 = fadd float %sum_4_1_2_2, %tmp_55_1_2_3

]]></Node>
<StgValue><ssdm name="sum_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="3219" st_id="237" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1194  %sum_4_1_2_3 = fadd float %sum_4_1_2_2, %tmp_55_1_2_3

]]></Node>
<StgValue><ssdm name="sum_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="3220" st_id="238" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1194  %sum_4_1_2_3 = fadd float %sum_4_1_2_2, %tmp_55_1_2_3

]]></Node>
<StgValue><ssdm name="sum_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="3221" st_id="239" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1194  %sum_4_1_2_3 = fadd float %sum_4_1_2_2, %tmp_55_1_2_3

]]></Node>
<StgValue><ssdm name="sum_4_1_2_3"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="3222" st_id="240" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %sum_4_1_2_4 = fadd float %sum_4_1_2_3, %tmp_55_1_2_4

]]></Node>
<StgValue><ssdm name="sum_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="3223" st_id="241" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %sum_4_1_2_4 = fadd float %sum_4_1_2_3, %tmp_55_1_2_4

]]></Node>
<StgValue><ssdm name="sum_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="3224" st_id="242" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %sum_4_1_2_4 = fadd float %sum_4_1_2_3, %tmp_55_1_2_4

]]></Node>
<StgValue><ssdm name="sum_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="3225" st_id="243" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %sum_4_1_2_4 = fadd float %sum_4_1_2_3, %tmp_55_1_2_4

]]></Node>
<StgValue><ssdm name="sum_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="3226" st_id="244" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1198  %sum_4_1_2_4 = fadd float %sum_4_1_2_3, %tmp_55_1_2_4

]]></Node>
<StgValue><ssdm name="sum_4_1_2_4"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="3227" st_id="245" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %sum_4_1_2_5 = fadd float %sum_4_1_2_4, %tmp_55_1_2_5

]]></Node>
<StgValue><ssdm name="sum_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="3228" st_id="246" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %sum_4_1_2_5 = fadd float %sum_4_1_2_4, %tmp_55_1_2_5

]]></Node>
<StgValue><ssdm name="sum_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="3229" st_id="247" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %sum_4_1_2_5 = fadd float %sum_4_1_2_4, %tmp_55_1_2_5

]]></Node>
<StgValue><ssdm name="sum_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="3230" st_id="248" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %sum_4_1_2_5 = fadd float %sum_4_1_2_4, %tmp_55_1_2_5

]]></Node>
<StgValue><ssdm name="sum_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="3231" st_id="249" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1202  %sum_4_1_2_5 = fadd float %sum_4_1_2_4, %tmp_55_1_2_5

]]></Node>
<StgValue><ssdm name="sum_4_1_2_5"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="3232" st_id="250" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1206  %sum_4_1_3 = fadd float %sum_4_1_2_5, %tmp_55_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="3233" st_id="251" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1206  %sum_4_1_3 = fadd float %sum_4_1_2_5, %tmp_55_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="3234" st_id="252" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1206  %sum_4_1_3 = fadd float %sum_4_1_2_5, %tmp_55_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="3235" st_id="253" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1206  %sum_4_1_3 = fadd float %sum_4_1_2_5, %tmp_55_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="3236" st_id="254" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1206  %sum_4_1_3 = fadd float %sum_4_1_2_5, %tmp_55_1_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="3237" st_id="255" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1210  %sum_4_1_3_1 = fadd float %sum_4_1_3, %tmp_55_1_3_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="3238" st_id="256" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1210  %sum_4_1_3_1 = fadd float %sum_4_1_3, %tmp_55_1_3_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="3239" st_id="257" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1210  %sum_4_1_3_1 = fadd float %sum_4_1_3, %tmp_55_1_3_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="3240" st_id="258" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1210  %sum_4_1_3_1 = fadd float %sum_4_1_3, %tmp_55_1_3_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="3241" st_id="259" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1210  %sum_4_1_3_1 = fadd float %sum_4_1_3, %tmp_55_1_3_1

]]></Node>
<StgValue><ssdm name="sum_4_1_3_1"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="3242" st_id="260" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %sum_4_1_3_2 = fadd float %sum_4_1_3_1, %tmp_55_1_3_2

]]></Node>
<StgValue><ssdm name="sum_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="3243" st_id="261" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %sum_4_1_3_2 = fadd float %sum_4_1_3_1, %tmp_55_1_3_2

]]></Node>
<StgValue><ssdm name="sum_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="3244" st_id="262" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %sum_4_1_3_2 = fadd float %sum_4_1_3_1, %tmp_55_1_3_2

]]></Node>
<StgValue><ssdm name="sum_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="3245" st_id="263" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %sum_4_1_3_2 = fadd float %sum_4_1_3_1, %tmp_55_1_3_2

]]></Node>
<StgValue><ssdm name="sum_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="3246" st_id="264" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1214  %sum_4_1_3_2 = fadd float %sum_4_1_3_1, %tmp_55_1_3_2

]]></Node>
<StgValue><ssdm name="sum_4_1_3_2"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="3247" st_id="265" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %sum_4_1_3_3 = fadd float %sum_4_1_3_2, %tmp_55_1_3_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="3248" st_id="266" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %sum_4_1_3_3 = fadd float %sum_4_1_3_2, %tmp_55_1_3_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="3249" st_id="267" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %sum_4_1_3_3 = fadd float %sum_4_1_3_2, %tmp_55_1_3_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="3250" st_id="268" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %sum_4_1_3_3 = fadd float %sum_4_1_3_2, %tmp_55_1_3_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="3251" st_id="269" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1218  %sum_4_1_3_3 = fadd float %sum_4_1_3_2, %tmp_55_1_3_3

]]></Node>
<StgValue><ssdm name="sum_4_1_3_3"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="3252" st_id="270" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1222  %sum_4_1_3_4 = fadd float %sum_4_1_3_3, %tmp_55_1_3_4

]]></Node>
<StgValue><ssdm name="sum_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="3253" st_id="271" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1222  %sum_4_1_3_4 = fadd float %sum_4_1_3_3, %tmp_55_1_3_4

]]></Node>
<StgValue><ssdm name="sum_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="3254" st_id="272" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1222  %sum_4_1_3_4 = fadd float %sum_4_1_3_3, %tmp_55_1_3_4

]]></Node>
<StgValue><ssdm name="sum_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="3255" st_id="273" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1222  %sum_4_1_3_4 = fadd float %sum_4_1_3_3, %tmp_55_1_3_4

]]></Node>
<StgValue><ssdm name="sum_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="3256" st_id="274" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1222  %sum_4_1_3_4 = fadd float %sum_4_1_3_3, %tmp_55_1_3_4

]]></Node>
<StgValue><ssdm name="sum_4_1_3_4"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="3257" st_id="275" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %sum_4_1_3_5 = fadd float %sum_4_1_3_4, %tmp_55_1_3_5

]]></Node>
<StgValue><ssdm name="sum_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="3258" st_id="276" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %sum_4_1_3_5 = fadd float %sum_4_1_3_4, %tmp_55_1_3_5

]]></Node>
<StgValue><ssdm name="sum_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="3259" st_id="277" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %sum_4_1_3_5 = fadd float %sum_4_1_3_4, %tmp_55_1_3_5

]]></Node>
<StgValue><ssdm name="sum_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="3260" st_id="278" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %sum_4_1_3_5 = fadd float %sum_4_1_3_4, %tmp_55_1_3_5

]]></Node>
<StgValue><ssdm name="sum_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="3261" st_id="279" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1226  %sum_4_1_3_5 = fadd float %sum_4_1_3_4, %tmp_55_1_3_5

]]></Node>
<StgValue><ssdm name="sum_4_1_3_5"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="3262" st_id="280" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %sum_4_1_4 = fadd float %sum_4_1_3_5, %tmp_55_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="3263" st_id="281" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %sum_4_1_4 = fadd float %sum_4_1_3_5, %tmp_55_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="3264" st_id="282" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %sum_4_1_4 = fadd float %sum_4_1_3_5, %tmp_55_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="3265" st_id="283" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %sum_4_1_4 = fadd float %sum_4_1_3_5, %tmp_55_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="3266" st_id="284" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1230  %sum_4_1_4 = fadd float %sum_4_1_3_5, %tmp_55_1_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="3267" st_id="285" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %sum_4_1_4_1 = fadd float %sum_4_1_4, %tmp_55_1_4_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="3268" st_id="286" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %sum_4_1_4_1 = fadd float %sum_4_1_4, %tmp_55_1_4_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="3269" st_id="287" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %sum_4_1_4_1 = fadd float %sum_4_1_4, %tmp_55_1_4_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="3270" st_id="288" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %sum_4_1_4_1 = fadd float %sum_4_1_4, %tmp_55_1_4_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="3271" st_id="289" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1234  %sum_4_1_4_1 = fadd float %sum_4_1_4, %tmp_55_1_4_1

]]></Node>
<StgValue><ssdm name="sum_4_1_4_1"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="3272" st_id="290" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1238  %sum_4_1_4_2 = fadd float %sum_4_1_4_1, %tmp_55_1_4_2

]]></Node>
<StgValue><ssdm name="sum_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="3273" st_id="291" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1238  %sum_4_1_4_2 = fadd float %sum_4_1_4_1, %tmp_55_1_4_2

]]></Node>
<StgValue><ssdm name="sum_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="3274" st_id="292" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1238  %sum_4_1_4_2 = fadd float %sum_4_1_4_1, %tmp_55_1_4_2

]]></Node>
<StgValue><ssdm name="sum_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="3275" st_id="293" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1238  %sum_4_1_4_2 = fadd float %sum_4_1_4_1, %tmp_55_1_4_2

]]></Node>
<StgValue><ssdm name="sum_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="3276" st_id="294" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1238  %sum_4_1_4_2 = fadd float %sum_4_1_4_1, %tmp_55_1_4_2

]]></Node>
<StgValue><ssdm name="sum_4_1_4_2"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="3277" st_id="295" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %sum_4_1_4_3 = fadd float %sum_4_1_4_2, %tmp_55_1_4_3

]]></Node>
<StgValue><ssdm name="sum_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="3278" st_id="296" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %sum_4_1_4_3 = fadd float %sum_4_1_4_2, %tmp_55_1_4_3

]]></Node>
<StgValue><ssdm name="sum_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="3279" st_id="297" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %sum_4_1_4_3 = fadd float %sum_4_1_4_2, %tmp_55_1_4_3

]]></Node>
<StgValue><ssdm name="sum_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="3280" st_id="298" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %sum_4_1_4_3 = fadd float %sum_4_1_4_2, %tmp_55_1_4_3

]]></Node>
<StgValue><ssdm name="sum_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="3281" st_id="299" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1242  %sum_4_1_4_3 = fadd float %sum_4_1_4_2, %tmp_55_1_4_3

]]></Node>
<StgValue><ssdm name="sum_4_1_4_3"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="3282" st_id="300" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %sum_4_1_4_4 = fadd float %sum_4_1_4_3, %tmp_55_1_4_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="3283" st_id="301" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %sum_4_1_4_4 = fadd float %sum_4_1_4_3, %tmp_55_1_4_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="3284" st_id="302" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %sum_4_1_4_4 = fadd float %sum_4_1_4_3, %tmp_55_1_4_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="3285" st_id="303" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %sum_4_1_4_4 = fadd float %sum_4_1_4_3, %tmp_55_1_4_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="3286" st_id="304" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1246  %sum_4_1_4_4 = fadd float %sum_4_1_4_3, %tmp_55_1_4_4

]]></Node>
<StgValue><ssdm name="sum_4_1_4_4"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="3287" st_id="305" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1250  %sum_4_1_4_5 = fadd float %sum_4_1_4_4, %tmp_55_1_4_5

]]></Node>
<StgValue><ssdm name="sum_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="3288" st_id="306" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1250  %sum_4_1_4_5 = fadd float %sum_4_1_4_4, %tmp_55_1_4_5

]]></Node>
<StgValue><ssdm name="sum_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="3289" st_id="307" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1250  %sum_4_1_4_5 = fadd float %sum_4_1_4_4, %tmp_55_1_4_5

]]></Node>
<StgValue><ssdm name="sum_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="3290" st_id="308" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1250  %sum_4_1_4_5 = fadd float %sum_4_1_4_4, %tmp_55_1_4_5

]]></Node>
<StgValue><ssdm name="sum_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="3291" st_id="309" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1250  %sum_4_1_4_5 = fadd float %sum_4_1_4_4, %tmp_55_1_4_5

]]></Node>
<StgValue><ssdm name="sum_4_1_4_5"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="3292" st_id="310" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %sum_4_2 = fadd float %sum_4_1_4_5, %tmp_55_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="3293" st_id="311" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %sum_4_2 = fadd float %sum_4_1_4_5, %tmp_55_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="3294" st_id="312" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %sum_4_2 = fadd float %sum_4_1_4_5, %tmp_55_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="3295" st_id="313" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %sum_4_2 = fadd float %sum_4_1_4_5, %tmp_55_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="3296" st_id="314" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1254  %sum_4_2 = fadd float %sum_4_1_4_5, %tmp_55_2

]]></Node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="3297" st_id="315" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %sum_4_2_0_1 = fadd float %sum_4_2, %tmp_55_2_0_1

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="3298" st_id="316" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %sum_4_2_0_1 = fadd float %sum_4_2, %tmp_55_2_0_1

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="3299" st_id="317" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %sum_4_2_0_1 = fadd float %sum_4_2, %tmp_55_2_0_1

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="3300" st_id="318" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %sum_4_2_0_1 = fadd float %sum_4_2, %tmp_55_2_0_1

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="3301" st_id="319" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1258  %sum_4_2_0_1 = fadd float %sum_4_2, %tmp_55_2_0_1

]]></Node>
<StgValue><ssdm name="sum_4_2_0_1"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="3302" st_id="320" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %sum_4_2_0_2 = fadd float %sum_4_2_0_1, %tmp_55_2_0_2

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="3303" st_id="321" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %sum_4_2_0_2 = fadd float %sum_4_2_0_1, %tmp_55_2_0_2

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="3304" st_id="322" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %sum_4_2_0_2 = fadd float %sum_4_2_0_1, %tmp_55_2_0_2

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="3305" st_id="323" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %sum_4_2_0_2 = fadd float %sum_4_2_0_1, %tmp_55_2_0_2

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="3306" st_id="324" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1262  %sum_4_2_0_2 = fadd float %sum_4_2_0_1, %tmp_55_2_0_2

]]></Node>
<StgValue><ssdm name="sum_4_2_0_2"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="3307" st_id="325" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1266  %sum_4_2_0_3 = fadd float %sum_4_2_0_2, %tmp_55_2_0_3

]]></Node>
<StgValue><ssdm name="sum_4_2_0_3"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="3308" st_id="326" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1266  %sum_4_2_0_3 = fadd float %sum_4_2_0_2, %tmp_55_2_0_3

]]></Node>
<StgValue><ssdm name="sum_4_2_0_3"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="3309" st_id="327" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1266  %sum_4_2_0_3 = fadd float %sum_4_2_0_2, %tmp_55_2_0_3

]]></Node>
<StgValue><ssdm name="sum_4_2_0_3"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="3310" st_id="328" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1266  %sum_4_2_0_3 = fadd float %sum_4_2_0_2, %tmp_55_2_0_3

]]></Node>
<StgValue><ssdm name="sum_4_2_0_3"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="3311" st_id="329" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1266  %sum_4_2_0_3 = fadd float %sum_4_2_0_2, %tmp_55_2_0_3

]]></Node>
<StgValue><ssdm name="sum_4_2_0_3"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="3312" st_id="330" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %sum_4_2_0_4 = fadd float %sum_4_2_0_3, %tmp_55_2_0_4

]]></Node>
<StgValue><ssdm name="sum_4_2_0_4"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="3313" st_id="331" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %sum_4_2_0_4 = fadd float %sum_4_2_0_3, %tmp_55_2_0_4

]]></Node>
<StgValue><ssdm name="sum_4_2_0_4"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="3314" st_id="332" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %sum_4_2_0_4 = fadd float %sum_4_2_0_3, %tmp_55_2_0_4

]]></Node>
<StgValue><ssdm name="sum_4_2_0_4"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="3315" st_id="333" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %sum_4_2_0_4 = fadd float %sum_4_2_0_3, %tmp_55_2_0_4

]]></Node>
<StgValue><ssdm name="sum_4_2_0_4"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="3316" st_id="334" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1270  %sum_4_2_0_4 = fadd float %sum_4_2_0_3, %tmp_55_2_0_4

]]></Node>
<StgValue><ssdm name="sum_4_2_0_4"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="3317" st_id="335" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %sum_4_2_0_5 = fadd float %sum_4_2_0_4, %tmp_55_2_0_5

]]></Node>
<StgValue><ssdm name="sum_4_2_0_5"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="3318" st_id="336" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %sum_4_2_0_5 = fadd float %sum_4_2_0_4, %tmp_55_2_0_5

]]></Node>
<StgValue><ssdm name="sum_4_2_0_5"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="3319" st_id="337" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %sum_4_2_0_5 = fadd float %sum_4_2_0_4, %tmp_55_2_0_5

]]></Node>
<StgValue><ssdm name="sum_4_2_0_5"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="3320" st_id="338" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %sum_4_2_0_5 = fadd float %sum_4_2_0_4, %tmp_55_2_0_5

]]></Node>
<StgValue><ssdm name="sum_4_2_0_5"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="3321" st_id="339" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1274  %sum_4_2_0_5 = fadd float %sum_4_2_0_4, %tmp_55_2_0_5

]]></Node>
<StgValue><ssdm name="sum_4_2_0_5"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="3322" st_id="340" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %sum_4_2_1 = fadd float %sum_4_2_0_5, %tmp_55_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="3323" st_id="341" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %sum_4_2_1 = fadd float %sum_4_2_0_5, %tmp_55_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="3324" st_id="342" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %sum_4_2_1 = fadd float %sum_4_2_0_5, %tmp_55_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="3325" st_id="343" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %sum_4_2_1 = fadd float %sum_4_2_0_5, %tmp_55_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="3326" st_id="344" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1278  %sum_4_2_1 = fadd float %sum_4_2_0_5, %tmp_55_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="3327" st_id="345" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %sum_4_2_1_1 = fadd float %sum_4_2_1, %tmp_55_2_1_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="3328" st_id="346" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %sum_4_2_1_1 = fadd float %sum_4_2_1, %tmp_55_2_1_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="3329" st_id="347" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %sum_4_2_1_1 = fadd float %sum_4_2_1, %tmp_55_2_1_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="3330" st_id="348" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %sum_4_2_1_1 = fadd float %sum_4_2_1, %tmp_55_2_1_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="3331" st_id="349" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1282  %sum_4_2_1_1 = fadd float %sum_4_2_1, %tmp_55_2_1_1

]]></Node>
<StgValue><ssdm name="sum_4_2_1_1"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="3332" st_id="350" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %sum_4_2_1_2 = fadd float %sum_4_2_1_1, %tmp_55_2_1_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="3333" st_id="351" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %sum_4_2_1_2 = fadd float %sum_4_2_1_1, %tmp_55_2_1_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="3334" st_id="352" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %sum_4_2_1_2 = fadd float %sum_4_2_1_1, %tmp_55_2_1_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="3335" st_id="353" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %sum_4_2_1_2 = fadd float %sum_4_2_1_1, %tmp_55_2_1_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="3336" st_id="354" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1286  %sum_4_2_1_2 = fadd float %sum_4_2_1_1, %tmp_55_2_1_2

]]></Node>
<StgValue><ssdm name="sum_4_2_1_2"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="3337" st_id="355" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %sum_4_2_1_3 = fadd float %sum_4_2_1_2, %tmp_55_2_1_3

]]></Node>
<StgValue><ssdm name="sum_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="3338" st_id="356" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %sum_4_2_1_3 = fadd float %sum_4_2_1_2, %tmp_55_2_1_3

]]></Node>
<StgValue><ssdm name="sum_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="3339" st_id="357" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %sum_4_2_1_3 = fadd float %sum_4_2_1_2, %tmp_55_2_1_3

]]></Node>
<StgValue><ssdm name="sum_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="3340" st_id="358" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %sum_4_2_1_3 = fadd float %sum_4_2_1_2, %tmp_55_2_1_3

]]></Node>
<StgValue><ssdm name="sum_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="3341" st_id="359" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1290  %sum_4_2_1_3 = fadd float %sum_4_2_1_2, %tmp_55_2_1_3

]]></Node>
<StgValue><ssdm name="sum_4_2_1_3"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="3342" st_id="360" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %sum_4_2_1_4 = fadd float %sum_4_2_1_3, %tmp_55_2_1_4

]]></Node>
<StgValue><ssdm name="sum_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="3343" st_id="361" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %sum_4_2_1_4 = fadd float %sum_4_2_1_3, %tmp_55_2_1_4

]]></Node>
<StgValue><ssdm name="sum_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="3344" st_id="362" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %sum_4_2_1_4 = fadd float %sum_4_2_1_3, %tmp_55_2_1_4

]]></Node>
<StgValue><ssdm name="sum_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="3345" st_id="363" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %sum_4_2_1_4 = fadd float %sum_4_2_1_3, %tmp_55_2_1_4

]]></Node>
<StgValue><ssdm name="sum_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="3346" st_id="364" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1294  %sum_4_2_1_4 = fadd float %sum_4_2_1_3, %tmp_55_2_1_4

]]></Node>
<StgValue><ssdm name="sum_4_2_1_4"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="3347" st_id="365" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %sum_4_2_1_5 = fadd float %sum_4_2_1_4, %tmp_55_2_1_5

]]></Node>
<StgValue><ssdm name="sum_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="3348" st_id="366" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %sum_4_2_1_5 = fadd float %sum_4_2_1_4, %tmp_55_2_1_5

]]></Node>
<StgValue><ssdm name="sum_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="3349" st_id="367" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %sum_4_2_1_5 = fadd float %sum_4_2_1_4, %tmp_55_2_1_5

]]></Node>
<StgValue><ssdm name="sum_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="3350" st_id="368" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %sum_4_2_1_5 = fadd float %sum_4_2_1_4, %tmp_55_2_1_5

]]></Node>
<StgValue><ssdm name="sum_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="3351" st_id="369" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1298  %sum_4_2_1_5 = fadd float %sum_4_2_1_4, %tmp_55_2_1_5

]]></Node>
<StgValue><ssdm name="sum_4_2_1_5"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="3352" st_id="370" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %sum_4_2_2 = fadd float %sum_4_2_1_5, %tmp_55_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="3353" st_id="371" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %sum_4_2_2 = fadd float %sum_4_2_1_5, %tmp_55_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="3354" st_id="372" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %sum_4_2_2 = fadd float %sum_4_2_1_5, %tmp_55_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="3355" st_id="373" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %sum_4_2_2 = fadd float %sum_4_2_1_5, %tmp_55_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="3356" st_id="374" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1302  %sum_4_2_2 = fadd float %sum_4_2_1_5, %tmp_55_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="3357" st_id="375" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %sum_4_2_2_1 = fadd float %sum_4_2_2, %tmp_55_2_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="3358" st_id="376" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %sum_4_2_2_1 = fadd float %sum_4_2_2, %tmp_55_2_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="3359" st_id="377" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %sum_4_2_2_1 = fadd float %sum_4_2_2, %tmp_55_2_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="3360" st_id="378" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %sum_4_2_2_1 = fadd float %sum_4_2_2, %tmp_55_2_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="3361" st_id="379" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1306  %sum_4_2_2_1 = fadd float %sum_4_2_2, %tmp_55_2_2_1

]]></Node>
<StgValue><ssdm name="sum_4_2_2_1"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="3362" st_id="380" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %sum_4_2_2_2 = fadd float %sum_4_2_2_1, %tmp_55_2_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="3363" st_id="381" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %sum_4_2_2_2 = fadd float %sum_4_2_2_1, %tmp_55_2_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="3364" st_id="382" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %sum_4_2_2_2 = fadd float %sum_4_2_2_1, %tmp_55_2_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="3365" st_id="383" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %sum_4_2_2_2 = fadd float %sum_4_2_2_1, %tmp_55_2_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="3366" st_id="384" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1310  %sum_4_2_2_2 = fadd float %sum_4_2_2_1, %tmp_55_2_2_2

]]></Node>
<StgValue><ssdm name="sum_4_2_2_2"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="3367" st_id="385" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %sum_4_2_2_3 = fadd float %sum_4_2_2_2, %tmp_55_2_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="3368" st_id="386" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %sum_4_2_2_3 = fadd float %sum_4_2_2_2, %tmp_55_2_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="3369" st_id="387" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %sum_4_2_2_3 = fadd float %sum_4_2_2_2, %tmp_55_2_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="3370" st_id="388" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %sum_4_2_2_3 = fadd float %sum_4_2_2_2, %tmp_55_2_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="3371" st_id="389" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1314  %sum_4_2_2_3 = fadd float %sum_4_2_2_2, %tmp_55_2_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_2_3"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="3372" st_id="390" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %sum_4_2_2_4 = fadd float %sum_4_2_2_3, %tmp_55_2_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="3373" st_id="391" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %sum_4_2_2_4 = fadd float %sum_4_2_2_3, %tmp_55_2_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="3374" st_id="392" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %sum_4_2_2_4 = fadd float %sum_4_2_2_3, %tmp_55_2_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="3375" st_id="393" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %sum_4_2_2_4 = fadd float %sum_4_2_2_3, %tmp_55_2_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="3376" st_id="394" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1318  %sum_4_2_2_4 = fadd float %sum_4_2_2_3, %tmp_55_2_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_2_4"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="3377" st_id="395" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %sum_4_2_2_5 = fadd float %sum_4_2_2_4, %tmp_55_2_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="3378" st_id="396" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %sum_4_2_2_5 = fadd float %sum_4_2_2_4, %tmp_55_2_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="3379" st_id="397" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %sum_4_2_2_5 = fadd float %sum_4_2_2_4, %tmp_55_2_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="3380" st_id="398" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %sum_4_2_2_5 = fadd float %sum_4_2_2_4, %tmp_55_2_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="3381" st_id="399" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1322  %sum_4_2_2_5 = fadd float %sum_4_2_2_4, %tmp_55_2_2_5

]]></Node>
<StgValue><ssdm name="sum_4_2_2_5"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="3382" st_id="400" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %sum_4_2_3 = fadd float %sum_4_2_2_5, %tmp_55_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="3383" st_id="401" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %sum_4_2_3 = fadd float %sum_4_2_2_5, %tmp_55_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="3384" st_id="402" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %sum_4_2_3 = fadd float %sum_4_2_2_5, %tmp_55_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="3385" st_id="403" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %sum_4_2_3 = fadd float %sum_4_2_2_5, %tmp_55_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="3386" st_id="404" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1326  %sum_4_2_3 = fadd float %sum_4_2_2_5, %tmp_55_2_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="3387" st_id="405" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %sum_4_2_3_1 = fadd float %sum_4_2_3, %tmp_55_2_3_1

]]></Node>
<StgValue><ssdm name="sum_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="3388" st_id="406" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %sum_4_2_3_1 = fadd float %sum_4_2_3, %tmp_55_2_3_1

]]></Node>
<StgValue><ssdm name="sum_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="3389" st_id="407" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %sum_4_2_3_1 = fadd float %sum_4_2_3, %tmp_55_2_3_1

]]></Node>
<StgValue><ssdm name="sum_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="3390" st_id="408" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %sum_4_2_3_1 = fadd float %sum_4_2_3, %tmp_55_2_3_1

]]></Node>
<StgValue><ssdm name="sum_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="3391" st_id="409" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1330  %sum_4_2_3_1 = fadd float %sum_4_2_3, %tmp_55_2_3_1

]]></Node>
<StgValue><ssdm name="sum_4_2_3_1"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="3392" st_id="410" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %sum_4_2_3_2 = fadd float %sum_4_2_3_1, %tmp_55_2_3_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="3393" st_id="411" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %sum_4_2_3_2 = fadd float %sum_4_2_3_1, %tmp_55_2_3_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="3394" st_id="412" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %sum_4_2_3_2 = fadd float %sum_4_2_3_1, %tmp_55_2_3_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="3395" st_id="413" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %sum_4_2_3_2 = fadd float %sum_4_2_3_1, %tmp_55_2_3_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="3396" st_id="414" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1334  %sum_4_2_3_2 = fadd float %sum_4_2_3_1, %tmp_55_2_3_2

]]></Node>
<StgValue><ssdm name="sum_4_2_3_2"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="3397" st_id="415" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %sum_4_2_3_3 = fadd float %sum_4_2_3_2, %tmp_55_2_3_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="3398" st_id="416" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %sum_4_2_3_3 = fadd float %sum_4_2_3_2, %tmp_55_2_3_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="3399" st_id="417" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %sum_4_2_3_3 = fadd float %sum_4_2_3_2, %tmp_55_2_3_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="3400" st_id="418" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %sum_4_2_3_3 = fadd float %sum_4_2_3_2, %tmp_55_2_3_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="3401" st_id="419" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1338  %sum_4_2_3_3 = fadd float %sum_4_2_3_2, %tmp_55_2_3_3

]]></Node>
<StgValue><ssdm name="sum_4_2_3_3"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="3402" st_id="420" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %sum_4_2_3_4 = fadd float %sum_4_2_3_3, %tmp_55_2_3_4

]]></Node>
<StgValue><ssdm name="sum_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="3403" st_id="421" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %sum_4_2_3_4 = fadd float %sum_4_2_3_3, %tmp_55_2_3_4

]]></Node>
<StgValue><ssdm name="sum_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="3404" st_id="422" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %sum_4_2_3_4 = fadd float %sum_4_2_3_3, %tmp_55_2_3_4

]]></Node>
<StgValue><ssdm name="sum_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="3405" st_id="423" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %sum_4_2_3_4 = fadd float %sum_4_2_3_3, %tmp_55_2_3_4

]]></Node>
<StgValue><ssdm name="sum_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="3406" st_id="424" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1342  %sum_4_2_3_4 = fadd float %sum_4_2_3_3, %tmp_55_2_3_4

]]></Node>
<StgValue><ssdm name="sum_4_2_3_4"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="3407" st_id="425" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1346  %sum_4_2_3_5 = fadd float %sum_4_2_3_4, %tmp_55_2_3_5

]]></Node>
<StgValue><ssdm name="sum_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="3408" st_id="426" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1346  %sum_4_2_3_5 = fadd float %sum_4_2_3_4, %tmp_55_2_3_5

]]></Node>
<StgValue><ssdm name="sum_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="3409" st_id="427" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1346  %sum_4_2_3_5 = fadd float %sum_4_2_3_4, %tmp_55_2_3_5

]]></Node>
<StgValue><ssdm name="sum_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="3410" st_id="428" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1346  %sum_4_2_3_5 = fadd float %sum_4_2_3_4, %tmp_55_2_3_5

]]></Node>
<StgValue><ssdm name="sum_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="3411" st_id="429" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1346  %sum_4_2_3_5 = fadd float %sum_4_2_3_4, %tmp_55_2_3_5

]]></Node>
<StgValue><ssdm name="sum_4_2_3_5"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="3412" st_id="430" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %sum_4_2_4 = fadd float %sum_4_2_3_5, %tmp_55_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="3413" st_id="431" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %sum_4_2_4 = fadd float %sum_4_2_3_5, %tmp_55_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="3414" st_id="432" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %sum_4_2_4 = fadd float %sum_4_2_3_5, %tmp_55_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="3415" st_id="433" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %sum_4_2_4 = fadd float %sum_4_2_3_5, %tmp_55_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="3416" st_id="434" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1350  %sum_4_2_4 = fadd float %sum_4_2_3_5, %tmp_55_2_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="3417" st_id="435" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %sum_4_2_4_1 = fadd float %sum_4_2_4, %tmp_55_2_4_1

]]></Node>
<StgValue><ssdm name="sum_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="3418" st_id="436" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %sum_4_2_4_1 = fadd float %sum_4_2_4, %tmp_55_2_4_1

]]></Node>
<StgValue><ssdm name="sum_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="3419" st_id="437" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %sum_4_2_4_1 = fadd float %sum_4_2_4, %tmp_55_2_4_1

]]></Node>
<StgValue><ssdm name="sum_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="3420" st_id="438" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %sum_4_2_4_1 = fadd float %sum_4_2_4, %tmp_55_2_4_1

]]></Node>
<StgValue><ssdm name="sum_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="3421" st_id="439" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1354  %sum_4_2_4_1 = fadd float %sum_4_2_4, %tmp_55_2_4_1

]]></Node>
<StgValue><ssdm name="sum_4_2_4_1"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="3422" st_id="440" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %sum_4_2_4_2 = fadd float %sum_4_2_4_1, %tmp_55_2_4_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="3423" st_id="441" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %sum_4_2_4_2 = fadd float %sum_4_2_4_1, %tmp_55_2_4_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="3424" st_id="442" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %sum_4_2_4_2 = fadd float %sum_4_2_4_1, %tmp_55_2_4_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="3425" st_id="443" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %sum_4_2_4_2 = fadd float %sum_4_2_4_1, %tmp_55_2_4_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="3426" st_id="444" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1358  %sum_4_2_4_2 = fadd float %sum_4_2_4_1, %tmp_55_2_4_2

]]></Node>
<StgValue><ssdm name="sum_4_2_4_2"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="3427" st_id="445" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %sum_4_2_4_3 = fadd float %sum_4_2_4_2, %tmp_55_2_4_3

]]></Node>
<StgValue><ssdm name="sum_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="3428" st_id="446" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %sum_4_2_4_3 = fadd float %sum_4_2_4_2, %tmp_55_2_4_3

]]></Node>
<StgValue><ssdm name="sum_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="3429" st_id="447" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %sum_4_2_4_3 = fadd float %sum_4_2_4_2, %tmp_55_2_4_3

]]></Node>
<StgValue><ssdm name="sum_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="3430" st_id="448" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %sum_4_2_4_3 = fadd float %sum_4_2_4_2, %tmp_55_2_4_3

]]></Node>
<StgValue><ssdm name="sum_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="3431" st_id="449" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1362  %sum_4_2_4_3 = fadd float %sum_4_2_4_2, %tmp_55_2_4_3

]]></Node>
<StgValue><ssdm name="sum_4_2_4_3"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="3432" st_id="450" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %sum_4_2_4_4 = fadd float %sum_4_2_4_3, %tmp_55_2_4_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="3433" st_id="451" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %sum_4_2_4_4 = fadd float %sum_4_2_4_3, %tmp_55_2_4_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="3434" st_id="452" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %sum_4_2_4_4 = fadd float %sum_4_2_4_3, %tmp_55_2_4_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="3435" st_id="453" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %sum_4_2_4_4 = fadd float %sum_4_2_4_3, %tmp_55_2_4_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="3436" st_id="454" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1366  %sum_4_2_4_4 = fadd float %sum_4_2_4_3, %tmp_55_2_4_4

]]></Node>
<StgValue><ssdm name="sum_4_2_4_4"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="3437" st_id="455" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %sum_4_2_4_5 = fadd float %sum_4_2_4_4, %tmp_55_2_4_5

]]></Node>
<StgValue><ssdm name="sum_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="3438" st_id="456" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %sum_4_2_4_5 = fadd float %sum_4_2_4_4, %tmp_55_2_4_5

]]></Node>
<StgValue><ssdm name="sum_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="3439" st_id="457" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %sum_4_2_4_5 = fadd float %sum_4_2_4_4, %tmp_55_2_4_5

]]></Node>
<StgValue><ssdm name="sum_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="3440" st_id="458" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %sum_4_2_4_5 = fadd float %sum_4_2_4_4, %tmp_55_2_4_5

]]></Node>
<StgValue><ssdm name="sum_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="3441" st_id="459" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1370  %sum_4_2_4_5 = fadd float %sum_4_2_4_4, %tmp_55_2_4_5

]]></Node>
<StgValue><ssdm name="sum_4_2_4_5"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">
</state>

<state id="461" st_id="461">

<operation id="3442" st_id="461" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1374  %sum_4_3 = fadd float %sum_4_2_4_5, %tmp_55_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="3443" st_id="462" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1374  %sum_4_3 = fadd float %sum_4_2_4_5, %tmp_55_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="3444" st_id="463" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1374  %sum_4_3 = fadd float %sum_4_2_4_5, %tmp_55_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="3445" st_id="464" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1374  %sum_4_3 = fadd float %sum_4_2_4_5, %tmp_55_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="3446" st_id="465" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1374  %sum_4_3 = fadd float %sum_4_2_4_5, %tmp_55_3

]]></Node>
<StgValue><ssdm name="sum_4_3"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="3447" st_id="466" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %sum_4_3_0_1 = fadd float %sum_4_3, %tmp_55_3_0_1

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="3448" st_id="467" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %sum_4_3_0_1 = fadd float %sum_4_3, %tmp_55_3_0_1

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="3449" st_id="468" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %sum_4_3_0_1 = fadd float %sum_4_3, %tmp_55_3_0_1

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="3450" st_id="469" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %sum_4_3_0_1 = fadd float %sum_4_3, %tmp_55_3_0_1

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="3451" st_id="470" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1378  %sum_4_3_0_1 = fadd float %sum_4_3, %tmp_55_3_0_1

]]></Node>
<StgValue><ssdm name="sum_4_3_0_1"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="3452" st_id="471" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %sum_4_3_0_2 = fadd float %sum_4_3_0_1, %tmp_55_3_0_2

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="3453" st_id="472" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %sum_4_3_0_2 = fadd float %sum_4_3_0_1, %tmp_55_3_0_2

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="3454" st_id="473" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %sum_4_3_0_2 = fadd float %sum_4_3_0_1, %tmp_55_3_0_2

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="3455" st_id="474" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %sum_4_3_0_2 = fadd float %sum_4_3_0_1, %tmp_55_3_0_2

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="3456" st_id="475" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1382  %sum_4_3_0_2 = fadd float %sum_4_3_0_1, %tmp_55_3_0_2

]]></Node>
<StgValue><ssdm name="sum_4_3_0_2"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="3457" st_id="476" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %sum_4_3_0_3 = fadd float %sum_4_3_0_2, %tmp_55_3_0_3

]]></Node>
<StgValue><ssdm name="sum_4_3_0_3"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="3458" st_id="477" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %sum_4_3_0_3 = fadd float %sum_4_3_0_2, %tmp_55_3_0_3

]]></Node>
<StgValue><ssdm name="sum_4_3_0_3"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="3459" st_id="478" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %sum_4_3_0_3 = fadd float %sum_4_3_0_2, %tmp_55_3_0_3

]]></Node>
<StgValue><ssdm name="sum_4_3_0_3"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="3460" st_id="479" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %sum_4_3_0_3 = fadd float %sum_4_3_0_2, %tmp_55_3_0_3

]]></Node>
<StgValue><ssdm name="sum_4_3_0_3"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="3461" st_id="480" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1386  %sum_4_3_0_3 = fadd float %sum_4_3_0_2, %tmp_55_3_0_3

]]></Node>
<StgValue><ssdm name="sum_4_3_0_3"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="3462" st_id="481" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1390  %sum_4_3_0_4 = fadd float %sum_4_3_0_3, %tmp_55_3_0_4

]]></Node>
<StgValue><ssdm name="sum_4_3_0_4"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="3463" st_id="482" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1390  %sum_4_3_0_4 = fadd float %sum_4_3_0_3, %tmp_55_3_0_4

]]></Node>
<StgValue><ssdm name="sum_4_3_0_4"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="3464" st_id="483" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1390  %sum_4_3_0_4 = fadd float %sum_4_3_0_3, %tmp_55_3_0_4

]]></Node>
<StgValue><ssdm name="sum_4_3_0_4"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="3465" st_id="484" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1390  %sum_4_3_0_4 = fadd float %sum_4_3_0_3, %tmp_55_3_0_4

]]></Node>
<StgValue><ssdm name="sum_4_3_0_4"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="3466" st_id="485" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1390  %sum_4_3_0_4 = fadd float %sum_4_3_0_3, %tmp_55_3_0_4

]]></Node>
<StgValue><ssdm name="sum_4_3_0_4"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="3467" st_id="486" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %sum_4_3_0_5 = fadd float %sum_4_3_0_4, %tmp_55_3_0_5

]]></Node>
<StgValue><ssdm name="sum_4_3_0_5"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="3468" st_id="487" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %sum_4_3_0_5 = fadd float %sum_4_3_0_4, %tmp_55_3_0_5

]]></Node>
<StgValue><ssdm name="sum_4_3_0_5"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="3469" st_id="488" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %sum_4_3_0_5 = fadd float %sum_4_3_0_4, %tmp_55_3_0_5

]]></Node>
<StgValue><ssdm name="sum_4_3_0_5"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="3470" st_id="489" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %sum_4_3_0_5 = fadd float %sum_4_3_0_4, %tmp_55_3_0_5

]]></Node>
<StgValue><ssdm name="sum_4_3_0_5"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="3471" st_id="490" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1394  %sum_4_3_0_5 = fadd float %sum_4_3_0_4, %tmp_55_3_0_5

]]></Node>
<StgValue><ssdm name="sum_4_3_0_5"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="3472" st_id="491" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %sum_4_3_1 = fadd float %sum_4_3_0_5, %tmp_55_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="3473" st_id="492" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %sum_4_3_1 = fadd float %sum_4_3_0_5, %tmp_55_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="3474" st_id="493" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %sum_4_3_1 = fadd float %sum_4_3_0_5, %tmp_55_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="3475" st_id="494" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %sum_4_3_1 = fadd float %sum_4_3_0_5, %tmp_55_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="3476" st_id="495" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1398  %sum_4_3_1 = fadd float %sum_4_3_0_5, %tmp_55_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="3477" st_id="496" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1402  %sum_4_3_1_1 = fadd float %sum_4_3_1, %tmp_55_3_1_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="3478" st_id="497" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1402  %sum_4_3_1_1 = fadd float %sum_4_3_1, %tmp_55_3_1_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="3479" st_id="498" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1402  %sum_4_3_1_1 = fadd float %sum_4_3_1, %tmp_55_3_1_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="3480" st_id="499" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1402  %sum_4_3_1_1 = fadd float %sum_4_3_1, %tmp_55_3_1_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="3481" st_id="500" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1402  %sum_4_3_1_1 = fadd float %sum_4_3_1, %tmp_55_3_1_1

]]></Node>
<StgValue><ssdm name="sum_4_3_1_1"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="3482" st_id="501" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1406  %sum_4_3_1_2 = fadd float %sum_4_3_1_1, %tmp_55_3_1_2

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="3483" st_id="502" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1406  %sum_4_3_1_2 = fadd float %sum_4_3_1_1, %tmp_55_3_1_2

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="3484" st_id="503" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1406  %sum_4_3_1_2 = fadd float %sum_4_3_1_1, %tmp_55_3_1_2

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="3485" st_id="504" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1406  %sum_4_3_1_2 = fadd float %sum_4_3_1_1, %tmp_55_3_1_2

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="3486" st_id="505" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1406  %sum_4_3_1_2 = fadd float %sum_4_3_1_1, %tmp_55_3_1_2

]]></Node>
<StgValue><ssdm name="sum_4_3_1_2"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="3487" st_id="506" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %sum_4_3_1_3 = fadd float %sum_4_3_1_2, %tmp_55_3_1_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="3488" st_id="507" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %sum_4_3_1_3 = fadd float %sum_4_3_1_2, %tmp_55_3_1_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="3489" st_id="508" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %sum_4_3_1_3 = fadd float %sum_4_3_1_2, %tmp_55_3_1_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="3490" st_id="509" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %sum_4_3_1_3 = fadd float %sum_4_3_1_2, %tmp_55_3_1_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="3491" st_id="510" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1410  %sum_4_3_1_3 = fadd float %sum_4_3_1_2, %tmp_55_3_1_3

]]></Node>
<StgValue><ssdm name="sum_4_3_1_3"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="3492" st_id="511" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %sum_4_3_1_4 = fadd float %sum_4_3_1_3, %tmp_55_3_1_4

]]></Node>
<StgValue><ssdm name="sum_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="3493" st_id="512" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %sum_4_3_1_4 = fadd float %sum_4_3_1_3, %tmp_55_3_1_4

]]></Node>
<StgValue><ssdm name="sum_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="3494" st_id="513" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %sum_4_3_1_4 = fadd float %sum_4_3_1_3, %tmp_55_3_1_4

]]></Node>
<StgValue><ssdm name="sum_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="3495" st_id="514" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %sum_4_3_1_4 = fadd float %sum_4_3_1_3, %tmp_55_3_1_4

]]></Node>
<StgValue><ssdm name="sum_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="3496" st_id="515" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1414  %sum_4_3_1_4 = fadd float %sum_4_3_1_3, %tmp_55_3_1_4

]]></Node>
<StgValue><ssdm name="sum_4_3_1_4"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="3497" st_id="516" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1418  %sum_4_3_1_5 = fadd float %sum_4_3_1_4, %tmp_55_3_1_5

]]></Node>
<StgValue><ssdm name="sum_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="3498" st_id="517" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1418  %sum_4_3_1_5 = fadd float %sum_4_3_1_4, %tmp_55_3_1_5

]]></Node>
<StgValue><ssdm name="sum_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="3499" st_id="518" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1418  %sum_4_3_1_5 = fadd float %sum_4_3_1_4, %tmp_55_3_1_5

]]></Node>
<StgValue><ssdm name="sum_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="3500" st_id="519" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1418  %sum_4_3_1_5 = fadd float %sum_4_3_1_4, %tmp_55_3_1_5

]]></Node>
<StgValue><ssdm name="sum_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="3501" st_id="520" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1418  %sum_4_3_1_5 = fadd float %sum_4_3_1_4, %tmp_55_3_1_5

]]></Node>
<StgValue><ssdm name="sum_4_3_1_5"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="3502" st_id="521" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %sum_4_3_2 = fadd float %sum_4_3_1_5, %tmp_55_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="3503" st_id="522" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %sum_4_3_2 = fadd float %sum_4_3_1_5, %tmp_55_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="3504" st_id="523" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %sum_4_3_2 = fadd float %sum_4_3_1_5, %tmp_55_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="3505" st_id="524" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %sum_4_3_2 = fadd float %sum_4_3_1_5, %tmp_55_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="3506" st_id="525" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1422  %sum_4_3_2 = fadd float %sum_4_3_1_5, %tmp_55_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="3507" st_id="526" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %sum_4_3_2_1 = fadd float %sum_4_3_2, %tmp_55_3_2_1

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="3508" st_id="527" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %sum_4_3_2_1 = fadd float %sum_4_3_2, %tmp_55_3_2_1

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="3509" st_id="528" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %sum_4_3_2_1 = fadd float %sum_4_3_2, %tmp_55_3_2_1

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="3510" st_id="529" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %sum_4_3_2_1 = fadd float %sum_4_3_2, %tmp_55_3_2_1

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="3511" st_id="530" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1426  %sum_4_3_2_1 = fadd float %sum_4_3_2, %tmp_55_3_2_1

]]></Node>
<StgValue><ssdm name="sum_4_3_2_1"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="3512" st_id="531" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1430  %sum_4_3_2_2 = fadd float %sum_4_3_2_1, %tmp_55_3_2_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="3513" st_id="532" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1430  %sum_4_3_2_2 = fadd float %sum_4_3_2_1, %tmp_55_3_2_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="3514" st_id="533" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1430  %sum_4_3_2_2 = fadd float %sum_4_3_2_1, %tmp_55_3_2_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="3515" st_id="534" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1430  %sum_4_3_2_2 = fadd float %sum_4_3_2_1, %tmp_55_3_2_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="3516" st_id="535" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1430  %sum_4_3_2_2 = fadd float %sum_4_3_2_1, %tmp_55_3_2_2

]]></Node>
<StgValue><ssdm name="sum_4_3_2_2"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="3517" st_id="536" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1434  %sum_4_3_2_3 = fadd float %sum_4_3_2_2, %tmp_55_3_2_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="3518" st_id="537" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1434  %sum_4_3_2_3 = fadd float %sum_4_3_2_2, %tmp_55_3_2_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="3519" st_id="538" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1434  %sum_4_3_2_3 = fadd float %sum_4_3_2_2, %tmp_55_3_2_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="3520" st_id="539" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1434  %sum_4_3_2_3 = fadd float %sum_4_3_2_2, %tmp_55_3_2_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="3521" st_id="540" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1434  %sum_4_3_2_3 = fadd float %sum_4_3_2_2, %tmp_55_3_2_3

]]></Node>
<StgValue><ssdm name="sum_4_3_2_3"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="3522" st_id="541" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %sum_4_3_2_4 = fadd float %sum_4_3_2_3, %tmp_55_3_2_4

]]></Node>
<StgValue><ssdm name="sum_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="3523" st_id="542" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %sum_4_3_2_4 = fadd float %sum_4_3_2_3, %tmp_55_3_2_4

]]></Node>
<StgValue><ssdm name="sum_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="3524" st_id="543" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %sum_4_3_2_4 = fadd float %sum_4_3_2_3, %tmp_55_3_2_4

]]></Node>
<StgValue><ssdm name="sum_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="3525" st_id="544" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %sum_4_3_2_4 = fadd float %sum_4_3_2_3, %tmp_55_3_2_4

]]></Node>
<StgValue><ssdm name="sum_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="3526" st_id="545" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1438  %sum_4_3_2_4 = fadd float %sum_4_3_2_3, %tmp_55_3_2_4

]]></Node>
<StgValue><ssdm name="sum_4_3_2_4"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="3527" st_id="546" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %sum_4_3_2_5 = fadd float %sum_4_3_2_4, %tmp_55_3_2_5

]]></Node>
<StgValue><ssdm name="sum_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="3528" st_id="547" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %sum_4_3_2_5 = fadd float %sum_4_3_2_4, %tmp_55_3_2_5

]]></Node>
<StgValue><ssdm name="sum_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="3529" st_id="548" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %sum_4_3_2_5 = fadd float %sum_4_3_2_4, %tmp_55_3_2_5

]]></Node>
<StgValue><ssdm name="sum_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="3530" st_id="549" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %sum_4_3_2_5 = fadd float %sum_4_3_2_4, %tmp_55_3_2_5

]]></Node>
<StgValue><ssdm name="sum_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="3531" st_id="550" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1442  %sum_4_3_2_5 = fadd float %sum_4_3_2_4, %tmp_55_3_2_5

]]></Node>
<StgValue><ssdm name="sum_4_3_2_5"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="3532" st_id="551" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1446  %sum_4_3_3 = fadd float %sum_4_3_2_5, %tmp_55_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="3533" st_id="552" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1446  %sum_4_3_3 = fadd float %sum_4_3_2_5, %tmp_55_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="3534" st_id="553" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1446  %sum_4_3_3 = fadd float %sum_4_3_2_5, %tmp_55_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="3535" st_id="554" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1446  %sum_4_3_3 = fadd float %sum_4_3_2_5, %tmp_55_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="3536" st_id="555" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1446  %sum_4_3_3 = fadd float %sum_4_3_2_5, %tmp_55_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="3537" st_id="556" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %sum_4_3_3_1 = fadd float %sum_4_3_3, %tmp_55_3_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="3538" st_id="557" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %sum_4_3_3_1 = fadd float %sum_4_3_3, %tmp_55_3_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="3539" st_id="558" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %sum_4_3_3_1 = fadd float %sum_4_3_3, %tmp_55_3_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="3540" st_id="559" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %sum_4_3_3_1 = fadd float %sum_4_3_3, %tmp_55_3_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="3541" st_id="560" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1450  %sum_4_3_3_1 = fadd float %sum_4_3_3, %tmp_55_3_3_1

]]></Node>
<StgValue><ssdm name="sum_4_3_3_1"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="3542" st_id="561" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %sum_4_3_3_2 = fadd float %sum_4_3_3_1, %tmp_55_3_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="3543" st_id="562" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %sum_4_3_3_2 = fadd float %sum_4_3_3_1, %tmp_55_3_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="3544" st_id="563" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %sum_4_3_3_2 = fadd float %sum_4_3_3_1, %tmp_55_3_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="3545" st_id="564" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %sum_4_3_3_2 = fadd float %sum_4_3_3_1, %tmp_55_3_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="3546" st_id="565" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1454  %sum_4_3_3_2 = fadd float %sum_4_3_3_1, %tmp_55_3_3_2

]]></Node>
<StgValue><ssdm name="sum_4_3_3_2"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="3547" st_id="566" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1458  %sum_4_3_3_3 = fadd float %sum_4_3_3_2, %tmp_55_3_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="3548" st_id="567" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1458  %sum_4_3_3_3 = fadd float %sum_4_3_3_2, %tmp_55_3_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="3549" st_id="568" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1458  %sum_4_3_3_3 = fadd float %sum_4_3_3_2, %tmp_55_3_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="3550" st_id="569" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1458  %sum_4_3_3_3 = fadd float %sum_4_3_3_2, %tmp_55_3_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="3551" st_id="570" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1458  %sum_4_3_3_3 = fadd float %sum_4_3_3_2, %tmp_55_3_3_3

]]></Node>
<StgValue><ssdm name="sum_4_3_3_3"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="3552" st_id="571" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %sum_4_3_3_4 = fadd float %sum_4_3_3_3, %tmp_55_3_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="3553" st_id="572" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %sum_4_3_3_4 = fadd float %sum_4_3_3_3, %tmp_55_3_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="3554" st_id="573" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %sum_4_3_3_4 = fadd float %sum_4_3_3_3, %tmp_55_3_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="3555" st_id="574" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %sum_4_3_3_4 = fadd float %sum_4_3_3_3, %tmp_55_3_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="3556" st_id="575" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1462  %sum_4_3_3_4 = fadd float %sum_4_3_3_3, %tmp_55_3_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_3_4"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="3557" st_id="576" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %sum_4_3_3_5 = fadd float %sum_4_3_3_4, %tmp_55_3_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="3558" st_id="577" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %sum_4_3_3_5 = fadd float %sum_4_3_3_4, %tmp_55_3_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="3559" st_id="578" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %sum_4_3_3_5 = fadd float %sum_4_3_3_4, %tmp_55_3_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="3560" st_id="579" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %sum_4_3_3_5 = fadd float %sum_4_3_3_4, %tmp_55_3_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="3561" st_id="580" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1466  %sum_4_3_3_5 = fadd float %sum_4_3_3_4, %tmp_55_3_3_5

]]></Node>
<StgValue><ssdm name="sum_4_3_3_5"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="3562" st_id="581" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1470  %sum_4_3_4 = fadd float %sum_4_3_3_5, %tmp_55_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="3563" st_id="582" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1470  %sum_4_3_4 = fadd float %sum_4_3_3_5, %tmp_55_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="3564" st_id="583" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1470  %sum_4_3_4 = fadd float %sum_4_3_3_5, %tmp_55_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="3565" st_id="584" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1470  %sum_4_3_4 = fadd float %sum_4_3_3_5, %tmp_55_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="3566" st_id="585" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1470  %sum_4_3_4 = fadd float %sum_4_3_3_5, %tmp_55_3_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="3567" st_id="586" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %sum_4_3_4_1 = fadd float %sum_4_3_4, %tmp_55_3_4_1

]]></Node>
<StgValue><ssdm name="sum_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="3568" st_id="587" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %sum_4_3_4_1 = fadd float %sum_4_3_4, %tmp_55_3_4_1

]]></Node>
<StgValue><ssdm name="sum_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="3569" st_id="588" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %sum_4_3_4_1 = fadd float %sum_4_3_4, %tmp_55_3_4_1

]]></Node>
<StgValue><ssdm name="sum_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="3570" st_id="589" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %sum_4_3_4_1 = fadd float %sum_4_3_4, %tmp_55_3_4_1

]]></Node>
<StgValue><ssdm name="sum_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="3571" st_id="590" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1474  %sum_4_3_4_1 = fadd float %sum_4_3_4, %tmp_55_3_4_1

]]></Node>
<StgValue><ssdm name="sum_4_3_4_1"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="3572" st_id="591" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %sum_4_3_4_2 = fadd float %sum_4_3_4_1, %tmp_55_3_4_2

]]></Node>
<StgValue><ssdm name="sum_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="3573" st_id="592" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %sum_4_3_4_2 = fadd float %sum_4_3_4_1, %tmp_55_3_4_2

]]></Node>
<StgValue><ssdm name="sum_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="3574" st_id="593" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %sum_4_3_4_2 = fadd float %sum_4_3_4_1, %tmp_55_3_4_2

]]></Node>
<StgValue><ssdm name="sum_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="3575" st_id="594" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %sum_4_3_4_2 = fadd float %sum_4_3_4_1, %tmp_55_3_4_2

]]></Node>
<StgValue><ssdm name="sum_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="3576" st_id="595" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1478  %sum_4_3_4_2 = fadd float %sum_4_3_4_1, %tmp_55_3_4_2

]]></Node>
<StgValue><ssdm name="sum_4_3_4_2"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="3577" st_id="596" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1482  %sum_4_3_4_3 = fadd float %sum_4_3_4_2, %tmp_55_3_4_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="3578" st_id="597" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1482  %sum_4_3_4_3 = fadd float %sum_4_3_4_2, %tmp_55_3_4_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="3579" st_id="598" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1482  %sum_4_3_4_3 = fadd float %sum_4_3_4_2, %tmp_55_3_4_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="3580" st_id="599" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1482  %sum_4_3_4_3 = fadd float %sum_4_3_4_2, %tmp_55_3_4_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="3581" st_id="600" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1482  %sum_4_3_4_3 = fadd float %sum_4_3_4_2, %tmp_55_3_4_3

]]></Node>
<StgValue><ssdm name="sum_4_3_4_3"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="3582" st_id="601" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %sum_4_3_4_4 = fadd float %sum_4_3_4_3, %tmp_55_3_4_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="3583" st_id="602" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %sum_4_3_4_4 = fadd float %sum_4_3_4_3, %tmp_55_3_4_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="3584" st_id="603" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %sum_4_3_4_4 = fadd float %sum_4_3_4_3, %tmp_55_3_4_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="3585" st_id="604" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %sum_4_3_4_4 = fadd float %sum_4_3_4_3, %tmp_55_3_4_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="3586" st_id="605" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1486  %sum_4_3_4_4 = fadd float %sum_4_3_4_3, %tmp_55_3_4_4

]]></Node>
<StgValue><ssdm name="sum_4_3_4_4"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="3587" st_id="606" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %sum_4_3_4_5 = fadd float %sum_4_3_4_4, %tmp_55_3_4_5

]]></Node>
<StgValue><ssdm name="sum_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="3588" st_id="607" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %sum_4_3_4_5 = fadd float %sum_4_3_4_4, %tmp_55_3_4_5

]]></Node>
<StgValue><ssdm name="sum_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="3589" st_id="608" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %sum_4_3_4_5 = fadd float %sum_4_3_4_4, %tmp_55_3_4_5

]]></Node>
<StgValue><ssdm name="sum_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="3590" st_id="609" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %sum_4_3_4_5 = fadd float %sum_4_3_4_4, %tmp_55_3_4_5

]]></Node>
<StgValue><ssdm name="sum_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="3591" st_id="610" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1490  %sum_4_3_4_5 = fadd float %sum_4_3_4_4, %tmp_55_3_4_5

]]></Node>
<StgValue><ssdm name="sum_4_3_4_5"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="3592" st_id="611" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %sum_4_4 = fadd float %sum_4_3_4_5, %tmp_55_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="3593" st_id="612" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %sum_4_4 = fadd float %sum_4_3_4_5, %tmp_55_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="3594" st_id="613" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %sum_4_4 = fadd float %sum_4_3_4_5, %tmp_55_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="3595" st_id="614" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %sum_4_4 = fadd float %sum_4_3_4_5, %tmp_55_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="3596" st_id="615" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1494  %sum_4_4 = fadd float %sum_4_3_4_5, %tmp_55_4

]]></Node>
<StgValue><ssdm name="sum_4_4"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="3597" st_id="616" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %sum_4_4_0_1 = fadd float %sum_4_4, %tmp_55_4_0_1

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="3598" st_id="617" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %sum_4_4_0_1 = fadd float %sum_4_4, %tmp_55_4_0_1

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="3599" st_id="618" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %sum_4_4_0_1 = fadd float %sum_4_4, %tmp_55_4_0_1

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="3600" st_id="619" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %sum_4_4_0_1 = fadd float %sum_4_4, %tmp_55_4_0_1

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="3601" st_id="620" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1498  %sum_4_4_0_1 = fadd float %sum_4_4, %tmp_55_4_0_1

]]></Node>
<StgValue><ssdm name="sum_4_4_0_1"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="3602" st_id="621" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %sum_4_4_0_2 = fadd float %sum_4_4_0_1, %tmp_55_4_0_2

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="3603" st_id="622" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %sum_4_4_0_2 = fadd float %sum_4_4_0_1, %tmp_55_4_0_2

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="3604" st_id="623" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %sum_4_4_0_2 = fadd float %sum_4_4_0_1, %tmp_55_4_0_2

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="3605" st_id="624" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %sum_4_4_0_2 = fadd float %sum_4_4_0_1, %tmp_55_4_0_2

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="3606" st_id="625" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1502  %sum_4_4_0_2 = fadd float %sum_4_4_0_1, %tmp_55_4_0_2

]]></Node>
<StgValue><ssdm name="sum_4_4_0_2"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="3607" st_id="626" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %sum_4_4_0_3 = fadd float %sum_4_4_0_2, %tmp_55_4_0_3

]]></Node>
<StgValue><ssdm name="sum_4_4_0_3"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="3608" st_id="627" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %sum_4_4_0_3 = fadd float %sum_4_4_0_2, %tmp_55_4_0_3

]]></Node>
<StgValue><ssdm name="sum_4_4_0_3"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="3609" st_id="628" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %sum_4_4_0_3 = fadd float %sum_4_4_0_2, %tmp_55_4_0_3

]]></Node>
<StgValue><ssdm name="sum_4_4_0_3"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="3610" st_id="629" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %sum_4_4_0_3 = fadd float %sum_4_4_0_2, %tmp_55_4_0_3

]]></Node>
<StgValue><ssdm name="sum_4_4_0_3"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="3611" st_id="630" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1506  %sum_4_4_0_3 = fadd float %sum_4_4_0_2, %tmp_55_4_0_3

]]></Node>
<StgValue><ssdm name="sum_4_4_0_3"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="3612" st_id="631" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %sum_4_4_0_4 = fadd float %sum_4_4_0_3, %tmp_55_4_0_4

]]></Node>
<StgValue><ssdm name="sum_4_4_0_4"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="3613" st_id="632" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %sum_4_4_0_4 = fadd float %sum_4_4_0_3, %tmp_55_4_0_4

]]></Node>
<StgValue><ssdm name="sum_4_4_0_4"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="3614" st_id="633" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %sum_4_4_0_4 = fadd float %sum_4_4_0_3, %tmp_55_4_0_4

]]></Node>
<StgValue><ssdm name="sum_4_4_0_4"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="3615" st_id="634" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %sum_4_4_0_4 = fadd float %sum_4_4_0_3, %tmp_55_4_0_4

]]></Node>
<StgValue><ssdm name="sum_4_4_0_4"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="3616" st_id="635" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1510  %sum_4_4_0_4 = fadd float %sum_4_4_0_3, %tmp_55_4_0_4

]]></Node>
<StgValue><ssdm name="sum_4_4_0_4"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="3617" st_id="636" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1514  %sum_4_4_0_5 = fadd float %sum_4_4_0_4, %tmp_55_4_0_5

]]></Node>
<StgValue><ssdm name="sum_4_4_0_5"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="3618" st_id="637" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1514  %sum_4_4_0_5 = fadd float %sum_4_4_0_4, %tmp_55_4_0_5

]]></Node>
<StgValue><ssdm name="sum_4_4_0_5"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="3619" st_id="638" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1514  %sum_4_4_0_5 = fadd float %sum_4_4_0_4, %tmp_55_4_0_5

]]></Node>
<StgValue><ssdm name="sum_4_4_0_5"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3620" st_id="639" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1514  %sum_4_4_0_5 = fadd float %sum_4_4_0_4, %tmp_55_4_0_5

]]></Node>
<StgValue><ssdm name="sum_4_4_0_5"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3621" st_id="640" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1514  %sum_4_4_0_5 = fadd float %sum_4_4_0_4, %tmp_55_4_0_5

]]></Node>
<StgValue><ssdm name="sum_4_4_0_5"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3622" st_id="641" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %sum_4_4_1 = fadd float %sum_4_4_0_5, %tmp_55_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3623" st_id="642" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %sum_4_4_1 = fadd float %sum_4_4_0_5, %tmp_55_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3624" st_id="643" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %sum_4_4_1 = fadd float %sum_4_4_0_5, %tmp_55_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3625" st_id="644" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %sum_4_4_1 = fadd float %sum_4_4_0_5, %tmp_55_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3626" st_id="645" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1518  %sum_4_4_1 = fadd float %sum_4_4_0_5, %tmp_55_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3627" st_id="646" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %sum_4_4_1_1 = fadd float %sum_4_4_1, %tmp_55_4_1_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3628" st_id="647" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %sum_4_4_1_1 = fadd float %sum_4_4_1, %tmp_55_4_1_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3629" st_id="648" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %sum_4_4_1_1 = fadd float %sum_4_4_1, %tmp_55_4_1_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3630" st_id="649" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %sum_4_4_1_1 = fadd float %sum_4_4_1, %tmp_55_4_1_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3631" st_id="650" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1522  %sum_4_4_1_1 = fadd float %sum_4_4_1, %tmp_55_4_1_1

]]></Node>
<StgValue><ssdm name="sum_4_4_1_1"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3632" st_id="651" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1526  %sum_4_4_1_2 = fadd float %sum_4_4_1_1, %tmp_55_4_1_2

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3633" st_id="652" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1526  %sum_4_4_1_2 = fadd float %sum_4_4_1_1, %tmp_55_4_1_2

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3634" st_id="653" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1526  %sum_4_4_1_2 = fadd float %sum_4_4_1_1, %tmp_55_4_1_2

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3635" st_id="654" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1526  %sum_4_4_1_2 = fadd float %sum_4_4_1_1, %tmp_55_4_1_2

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3636" st_id="655" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1526  %sum_4_4_1_2 = fadd float %sum_4_4_1_1, %tmp_55_4_1_2

]]></Node>
<StgValue><ssdm name="sum_4_4_1_2"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3637" st_id="656" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %sum_4_4_1_3 = fadd float %sum_4_4_1_2, %tmp_55_4_1_3

]]></Node>
<StgValue><ssdm name="sum_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3638" st_id="657" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %sum_4_4_1_3 = fadd float %sum_4_4_1_2, %tmp_55_4_1_3

]]></Node>
<StgValue><ssdm name="sum_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3639" st_id="658" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %sum_4_4_1_3 = fadd float %sum_4_4_1_2, %tmp_55_4_1_3

]]></Node>
<StgValue><ssdm name="sum_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3640" st_id="659" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %sum_4_4_1_3 = fadd float %sum_4_4_1_2, %tmp_55_4_1_3

]]></Node>
<StgValue><ssdm name="sum_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3641" st_id="660" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1530  %sum_4_4_1_3 = fadd float %sum_4_4_1_2, %tmp_55_4_1_3

]]></Node>
<StgValue><ssdm name="sum_4_4_1_3"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3642" st_id="661" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %sum_4_4_1_4 = fadd float %sum_4_4_1_3, %tmp_55_4_1_4

]]></Node>
<StgValue><ssdm name="sum_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3643" st_id="662" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %sum_4_4_1_4 = fadd float %sum_4_4_1_3, %tmp_55_4_1_4

]]></Node>
<StgValue><ssdm name="sum_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3644" st_id="663" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %sum_4_4_1_4 = fadd float %sum_4_4_1_3, %tmp_55_4_1_4

]]></Node>
<StgValue><ssdm name="sum_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3645" st_id="664" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %sum_4_4_1_4 = fadd float %sum_4_4_1_3, %tmp_55_4_1_4

]]></Node>
<StgValue><ssdm name="sum_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3646" st_id="665" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1534  %sum_4_4_1_4 = fadd float %sum_4_4_1_3, %tmp_55_4_1_4

]]></Node>
<StgValue><ssdm name="sum_4_4_1_4"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3647" st_id="666" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1538  %sum_4_4_1_5 = fadd float %sum_4_4_1_4, %tmp_55_4_1_5

]]></Node>
<StgValue><ssdm name="sum_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3648" st_id="667" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1538  %sum_4_4_1_5 = fadd float %sum_4_4_1_4, %tmp_55_4_1_5

]]></Node>
<StgValue><ssdm name="sum_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3649" st_id="668" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1538  %sum_4_4_1_5 = fadd float %sum_4_4_1_4, %tmp_55_4_1_5

]]></Node>
<StgValue><ssdm name="sum_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3650" st_id="669" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1538  %sum_4_4_1_5 = fadd float %sum_4_4_1_4, %tmp_55_4_1_5

]]></Node>
<StgValue><ssdm name="sum_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3651" st_id="670" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1538  %sum_4_4_1_5 = fadd float %sum_4_4_1_4, %tmp_55_4_1_5

]]></Node>
<StgValue><ssdm name="sum_4_4_1_5"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3652" st_id="671" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %sum_4_4_2 = fadd float %sum_4_4_1_5, %tmp_55_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3653" st_id="672" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %sum_4_4_2 = fadd float %sum_4_4_1_5, %tmp_55_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3654" st_id="673" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %sum_4_4_2 = fadd float %sum_4_4_1_5, %tmp_55_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3655" st_id="674" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %sum_4_4_2 = fadd float %sum_4_4_1_5, %tmp_55_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3656" st_id="675" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1542  %sum_4_4_2 = fadd float %sum_4_4_1_5, %tmp_55_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3657" st_id="676" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %sum_4_4_2_1 = fadd float %sum_4_4_2, %tmp_55_4_2_1

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3658" st_id="677" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %sum_4_4_2_1 = fadd float %sum_4_4_2, %tmp_55_4_2_1

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3659" st_id="678" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %sum_4_4_2_1 = fadd float %sum_4_4_2, %tmp_55_4_2_1

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3660" st_id="679" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %sum_4_4_2_1 = fadd float %sum_4_4_2, %tmp_55_4_2_1

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3661" st_id="680" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1546  %sum_4_4_2_1 = fadd float %sum_4_4_2, %tmp_55_4_2_1

]]></Node>
<StgValue><ssdm name="sum_4_4_2_1"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3662" st_id="681" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1550  %sum_4_4_2_2 = fadd float %sum_4_4_2_1, %tmp_55_4_2_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3663" st_id="682" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1550  %sum_4_4_2_2 = fadd float %sum_4_4_2_1, %tmp_55_4_2_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="3664" st_id="683" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1550  %sum_4_4_2_2 = fadd float %sum_4_4_2_1, %tmp_55_4_2_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="3665" st_id="684" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1550  %sum_4_4_2_2 = fadd float %sum_4_4_2_1, %tmp_55_4_2_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="3666" st_id="685" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1550  %sum_4_4_2_2 = fadd float %sum_4_4_2_1, %tmp_55_4_2_2

]]></Node>
<StgValue><ssdm name="sum_4_4_2_2"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">
</state>

<state id="687" st_id="687">

<operation id="3667" st_id="687" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %sum_4_4_2_3 = fadd float %sum_4_4_2_2, %tmp_55_4_2_3

]]></Node>
<StgValue><ssdm name="sum_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="3668" st_id="688" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %sum_4_4_2_3 = fadd float %sum_4_4_2_2, %tmp_55_4_2_3

]]></Node>
<StgValue><ssdm name="sum_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="3669" st_id="689" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %sum_4_4_2_3 = fadd float %sum_4_4_2_2, %tmp_55_4_2_3

]]></Node>
<StgValue><ssdm name="sum_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="3670" st_id="690" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %sum_4_4_2_3 = fadd float %sum_4_4_2_2, %tmp_55_4_2_3

]]></Node>
<StgValue><ssdm name="sum_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="3671" st_id="691" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1554  %sum_4_4_2_3 = fadd float %sum_4_4_2_2, %tmp_55_4_2_3

]]></Node>
<StgValue><ssdm name="sum_4_4_2_3"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="3672" st_id="692" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %sum_4_4_2_4 = fadd float %sum_4_4_2_3, %tmp_55_4_2_4

]]></Node>
<StgValue><ssdm name="sum_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="3673" st_id="693" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %sum_4_4_2_4 = fadd float %sum_4_4_2_3, %tmp_55_4_2_4

]]></Node>
<StgValue><ssdm name="sum_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="3674" st_id="694" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %sum_4_4_2_4 = fadd float %sum_4_4_2_3, %tmp_55_4_2_4

]]></Node>
<StgValue><ssdm name="sum_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="3675" st_id="695" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %sum_4_4_2_4 = fadd float %sum_4_4_2_3, %tmp_55_4_2_4

]]></Node>
<StgValue><ssdm name="sum_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="3676" st_id="696" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1558  %sum_4_4_2_4 = fadd float %sum_4_4_2_3, %tmp_55_4_2_4

]]></Node>
<StgValue><ssdm name="sum_4_4_2_4"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="3677" st_id="697" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %sum_4_4_2_5 = fadd float %sum_4_4_2_4, %tmp_55_4_2_5

]]></Node>
<StgValue><ssdm name="sum_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="3678" st_id="698" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %sum_4_4_2_5 = fadd float %sum_4_4_2_4, %tmp_55_4_2_5

]]></Node>
<StgValue><ssdm name="sum_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="3679" st_id="699" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %sum_4_4_2_5 = fadd float %sum_4_4_2_4, %tmp_55_4_2_5

]]></Node>
<StgValue><ssdm name="sum_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="3680" st_id="700" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %sum_4_4_2_5 = fadd float %sum_4_4_2_4, %tmp_55_4_2_5

]]></Node>
<StgValue><ssdm name="sum_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="3681" st_id="701" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1562  %sum_4_4_2_5 = fadd float %sum_4_4_2_4, %tmp_55_4_2_5

]]></Node>
<StgValue><ssdm name="sum_4_4_2_5"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="3682" st_id="702" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1566  %sum_4_4_3 = fadd float %sum_4_4_2_5, %tmp_55_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="3683" st_id="703" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1566  %sum_4_4_3 = fadd float %sum_4_4_2_5, %tmp_55_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="3684" st_id="704" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1566  %sum_4_4_3 = fadd float %sum_4_4_2_5, %tmp_55_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="3685" st_id="705" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1566  %sum_4_4_3 = fadd float %sum_4_4_2_5, %tmp_55_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="3686" st_id="706" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1566  %sum_4_4_3 = fadd float %sum_4_4_2_5, %tmp_55_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="3687" st_id="707" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %sum_4_4_3_1 = fadd float %sum_4_4_3, %tmp_55_4_3_1

]]></Node>
<StgValue><ssdm name="sum_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="3688" st_id="708" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %sum_4_4_3_1 = fadd float %sum_4_4_3, %tmp_55_4_3_1

]]></Node>
<StgValue><ssdm name="sum_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="3689" st_id="709" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %sum_4_4_3_1 = fadd float %sum_4_4_3, %tmp_55_4_3_1

]]></Node>
<StgValue><ssdm name="sum_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="3690" st_id="710" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %sum_4_4_3_1 = fadd float %sum_4_4_3, %tmp_55_4_3_1

]]></Node>
<StgValue><ssdm name="sum_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="3691" st_id="711" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1570  %sum_4_4_3_1 = fadd float %sum_4_4_3, %tmp_55_4_3_1

]]></Node>
<StgValue><ssdm name="sum_4_4_3_1"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="3692" st_id="712" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %sum_4_4_3_2 = fadd float %sum_4_4_3_1, %tmp_55_4_3_2

]]></Node>
<StgValue><ssdm name="sum_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="3693" st_id="713" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %sum_4_4_3_2 = fadd float %sum_4_4_3_1, %tmp_55_4_3_2

]]></Node>
<StgValue><ssdm name="sum_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="3694" st_id="714" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %sum_4_4_3_2 = fadd float %sum_4_4_3_1, %tmp_55_4_3_2

]]></Node>
<StgValue><ssdm name="sum_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="3695" st_id="715" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %sum_4_4_3_2 = fadd float %sum_4_4_3_1, %tmp_55_4_3_2

]]></Node>
<StgValue><ssdm name="sum_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="3696" st_id="716" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1574  %sum_4_4_3_2 = fadd float %sum_4_4_3_1, %tmp_55_4_3_2

]]></Node>
<StgValue><ssdm name="sum_4_4_3_2"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="3697" st_id="717" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1578  %sum_4_4_3_3 = fadd float %sum_4_4_3_2, %tmp_55_4_3_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="3698" st_id="718" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1578  %sum_4_4_3_3 = fadd float %sum_4_4_3_2, %tmp_55_4_3_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="3699" st_id="719" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1578  %sum_4_4_3_3 = fadd float %sum_4_4_3_2, %tmp_55_4_3_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="3700" st_id="720" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1578  %sum_4_4_3_3 = fadd float %sum_4_4_3_2, %tmp_55_4_3_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="3701" st_id="721" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1578  %sum_4_4_3_3 = fadd float %sum_4_4_3_2, %tmp_55_4_3_3

]]></Node>
<StgValue><ssdm name="sum_4_4_3_3"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="3702" st_id="722" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %sum_4_4_3_4 = fadd float %sum_4_4_3_3, %tmp_55_4_3_4

]]></Node>
<StgValue><ssdm name="sum_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="3703" st_id="723" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %sum_4_4_3_4 = fadd float %sum_4_4_3_3, %tmp_55_4_3_4

]]></Node>
<StgValue><ssdm name="sum_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="3704" st_id="724" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %sum_4_4_3_4 = fadd float %sum_4_4_3_3, %tmp_55_4_3_4

]]></Node>
<StgValue><ssdm name="sum_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="3705" st_id="725" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %sum_4_4_3_4 = fadd float %sum_4_4_3_3, %tmp_55_4_3_4

]]></Node>
<StgValue><ssdm name="sum_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="3706" st_id="726" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1582  %sum_4_4_3_4 = fadd float %sum_4_4_3_3, %tmp_55_4_3_4

]]></Node>
<StgValue><ssdm name="sum_4_4_3_4"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="3707" st_id="727" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %sum_4_4_3_5 = fadd float %sum_4_4_3_4, %tmp_55_4_3_5

]]></Node>
<StgValue><ssdm name="sum_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="3708" st_id="728" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %sum_4_4_3_5 = fadd float %sum_4_4_3_4, %tmp_55_4_3_5

]]></Node>
<StgValue><ssdm name="sum_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="3709" st_id="729" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %sum_4_4_3_5 = fadd float %sum_4_4_3_4, %tmp_55_4_3_5

]]></Node>
<StgValue><ssdm name="sum_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="3710" st_id="730" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %sum_4_4_3_5 = fadd float %sum_4_4_3_4, %tmp_55_4_3_5

]]></Node>
<StgValue><ssdm name="sum_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="3711" st_id="731" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1586  %sum_4_4_3_5 = fadd float %sum_4_4_3_4, %tmp_55_4_3_5

]]></Node>
<StgValue><ssdm name="sum_4_4_3_5"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="3712" st_id="732" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1590  %sum_4_4_4 = fadd float %sum_4_4_3_5, %tmp_55_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="3713" st_id="733" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1590  %sum_4_4_4 = fadd float %sum_4_4_3_5, %tmp_55_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="3714" st_id="734" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1590  %sum_4_4_4 = fadd float %sum_4_4_3_5, %tmp_55_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="3715" st_id="735" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1590  %sum_4_4_4 = fadd float %sum_4_4_3_5, %tmp_55_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="3716" st_id="736" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1590  %sum_4_4_4 = fadd float %sum_4_4_3_5, %tmp_55_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="3717" st_id="737" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %sum_4_4_4_1 = fadd float %sum_4_4_4, %tmp_55_4_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="3718" st_id="738" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %sum_4_4_4_1 = fadd float %sum_4_4_4, %tmp_55_4_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="3719" st_id="739" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %sum_4_4_4_1 = fadd float %sum_4_4_4, %tmp_55_4_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="3720" st_id="740" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %sum_4_4_4_1 = fadd float %sum_4_4_4, %tmp_55_4_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="3721" st_id="741" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1594  %sum_4_4_4_1 = fadd float %sum_4_4_4, %tmp_55_4_4_1

]]></Node>
<StgValue><ssdm name="sum_4_4_4_1"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="3722" st_id="742" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %sum_4_4_4_2 = fadd float %sum_4_4_4_1, %tmp_55_4_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="3723" st_id="743" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %sum_4_4_4_2 = fadd float %sum_4_4_4_1, %tmp_55_4_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="3724" st_id="744" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %sum_4_4_4_2 = fadd float %sum_4_4_4_1, %tmp_55_4_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="3725" st_id="745" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %sum_4_4_4_2 = fadd float %sum_4_4_4_1, %tmp_55_4_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="3726" st_id="746" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1598  %sum_4_4_4_2 = fadd float %sum_4_4_4_1, %tmp_55_4_4_2

]]></Node>
<StgValue><ssdm name="sum_4_4_4_2"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="3727" st_id="747" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1602  %sum_4_4_4_3 = fadd float %sum_4_4_4_2, %tmp_55_4_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="3728" st_id="748" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1602  %sum_4_4_4_3 = fadd float %sum_4_4_4_2, %tmp_55_4_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="3729" st_id="749" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1602  %sum_4_4_4_3 = fadd float %sum_4_4_4_2, %tmp_55_4_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="3730" st_id="750" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1602  %sum_4_4_4_3 = fadd float %sum_4_4_4_2, %tmp_55_4_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="3731" st_id="751" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1602  %sum_4_4_4_3 = fadd float %sum_4_4_4_2, %tmp_55_4_4_3

]]></Node>
<StgValue><ssdm name="sum_4_4_4_3"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="3732" st_id="752" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %sum_4_4_4_4 = fadd float %sum_4_4_4_3, %tmp_55_4_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="3733" st_id="753" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %sum_4_4_4_4 = fadd float %sum_4_4_4_3, %tmp_55_4_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="3734" st_id="754" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %sum_4_4_4_4 = fadd float %sum_4_4_4_3, %tmp_55_4_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="3735" st_id="755" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %sum_4_4_4_4 = fadd float %sum_4_4_4_3, %tmp_55_4_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="3736" st_id="756" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1606  %sum_4_4_4_4 = fadd float %sum_4_4_4_3, %tmp_55_4_4_4

]]></Node>
<StgValue><ssdm name="sum_4_4_4_4"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="3737" st_id="757" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %sum_4_4_4_5 = fadd float %sum_4_4_4_4, %tmp_55_4_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="3738" st_id="758" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %sum_4_4_4_5 = fadd float %sum_4_4_4_4, %tmp_55_4_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="3739" st_id="759" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %sum_4_4_4_5 = fadd float %sum_4_4_4_4, %tmp_55_4_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_4_5"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="3740" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
.preheader8.preheader:4  %tmp_mid2 = zext i5 %tmp_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="3741" st_id="760" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %sum_4_4_4_5 = fadd float %sum_4_4_4_4, %tmp_55_4_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_4_5"/></StgValue>
</operation>

<operation id="3742" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:1612  %bias_addr = getelementptr [16 x float]* %bias, i64 0, i64 %tmp_mid2

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="3743" st_id="760" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="4">
<![CDATA[
.preheader8.preheader:1613  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="3744" st_id="761" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1610  %sum_4_4_4_5 = fadd float %sum_4_4_4_4, %tmp_55_4_4_5

]]></Node>
<StgValue><ssdm name="sum_4_4_4_5"/></StgValue>
</operation>

<operation id="3745" st_id="761" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="4">
<![CDATA[
.preheader8.preheader:1613  %bias_load = load float* %bias_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="3746" st_id="762" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %tmp_20 = fadd float %sum_4_4_4_5, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="3747" st_id="763" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %tmp_20 = fadd float %sum_4_4_4_5, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="3748" st_id="764" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %tmp_20 = fadd float %sum_4_4_4_5, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="3749" st_id="765" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %tmp_20 = fadd float %sum_4_4_4_5, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="3750" st_id="766" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:1614  %tmp_20 = fadd float %sum_4_4_4_5, %bias_load

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="3751" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.preheader:548  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="3752" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="12">
<![CDATA[
.preheader8.preheader:641  %tmp_426_cast = zext i12 %tmp_396 to i64

]]></Node>
<StgValue><ssdm name="tmp_426_cast"/></StgValue>
</operation>

<operation id="3753" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8.preheader:642  %output_addr11 = getelementptr [1600 x float]* %output_r, i64 0, i64 %tmp_426_cast

]]></Node>
<StgValue><ssdm name="output_addr11"/></StgValue>
</operation>

<operation id="3754" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8.preheader:1611  call void (...)* @_ssdm_op_SpecPipeline(i32 75, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3755" st_id="767" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
.preheader8.preheader:1615  store float %tmp_20, float* %output_addr11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3756" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader8.preheader:1616  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="3757" st_id="767" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:1619  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="3758" st_id="768" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
