# ðŸ”¹ Ä°ÅŸlemci ve Test Dizini (Tam Yollar)
HOME_DIR = /home/kerim
TCORE_DIR = $(HOME_DIR)/tcore-rv32imc
ISA_TESTS_DIR = $(HOME_DIR)/riscv/tests/riscv-tests/isa
HEX_FILES = $(wildcard $(ISA_TESTS_DIR)/*.hex)

# ðŸ”¹ ModelSim/QuestaSim AyarlarÄ± (HÄ±zlandÄ±rma Ä°Ã§in Optimize Edildi)
INC_FILE = $(TCORE_DIR)/rtl/include/
SUPPRESS_CMD = -suppress vlog-2583 -suppress vopt-8386 -suppress vlog-2275 -svinputport=relaxed
VLOG_OPTS = -sv ${SUPPRESS_CMD} +acc=npr +incdir+${INC_FILE} -work $(WORK_DIR) -mfcu -quiet
DEFINE_MACROS = +define+

# ðŸ”¹ SystemVerilog & Verilog Kaynak DosyalarÄ±
SV_SOURCES =  $(TCORE_DIR)/rtl/pkg/tcore_param.sv \
              $(wildcard $(TCORE_DIR)/rtl/core/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/branch_prediction/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/cache/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/mul_div/wallace32x32/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/mul_div/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/mul_div/wallace8x8/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/periph/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/ram/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/wrapper/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/wrapper/*.v)

# ðŸ”¹ Test Bench ve Wrapper
TB_FILE = $(TCORE_DIR)/rtl/tb/tb_wrapper.v
TOP_LEVEL = tb_wrapper
LIBRARY = work
VSIM = vsim
VLOG = vlog
VOPT = vopt
VLIB = vlib
WORK_DIR = work

# ðŸ”¹ Dump & Fetch Log DosyalarÄ±
FETCH_LOG = fetch_log.txt
PASS_FAIL_ADDR = pass_fail_addr.txt
CHECK_SCRIPT = $(TCORE_DIR)/sw/check_pass_fail.py
DUMP_PARSER = $(TCORE_DIR)/sw/dump_parser.py

# ðŸ”¹ RAM Ä°Ã§in Sabit Test YÃ¼kleme DosyasÄ±
MEM_FILE = $(TCORE_DIR)/coremark_baremetal_static.mem

# ðŸ”¹ SimÃ¼lasyon SÃ¼resi
SIM_TIME = 20000ns

# ðŸ”¹ VarsayÄ±lan hedef (TÃ¼m testleri Ã§alÄ±ÅŸtÄ±r)
all: compile test_all

# ðŸ”¹ TÃ¼m Hex Testlerini Ã‡alÄ±ÅŸtÄ±r ve PASS/FAIL KontrolÃ¼ Yap (SÄ±rayla)
test_all: $(HEX_FILES)
	@echo "ðŸ”„ Running all RISC-V tests sequentially..."
	@rm -f test_results.txt sim_log.txt  # Ã–nceki test ve loglarÄ± temizle
	@for hexfile in $(HEX_FILES); do \
		echo "â–¶ Running test with $$hexfile..."; \
		make -f makefile single_test TEST_FILE="$$hexfile"; \
	done
	@echo "âœ… All tests completed! Check test_results.txt for results."

# ðŸ”¹ Tek Bir Testi Ã‡alÄ±ÅŸtÄ±r (SimÃ¼latÃ¶r Ã‡Ä±ktÄ±sÄ±nÄ± AyrÄ± Log'a Yaz, Test Ä°smini Dahil Et)
single_test:
	@echo "ðŸ” Running test: $(TEST_FILE)"
	@rm -f $(MEM_FILE)  # Ã–nceki RAM dosyasÄ±nÄ± temizle
	@cp "$(TEST_FILE)" "$(MEM_FILE)"  # RAM'e yeni test yÃ¼kle
	@make simulate > /dev/null 2>&1  # Batch modda simÃ¼lasyonu sessiz Ã§alÄ±ÅŸtÄ±r
	@python3 $(DUMP_PARSER) $(TEST_FILE:.hex=.dump) > /dev/null 2>&1  # Dump dosyasÄ±nÄ± sessizce iÅŸle
	@echo -n "[ $(notdir $(TEST_FILE)) ]: " >> test_results.txt  # Test ismini yaz
	@python3 $(CHECK_SCRIPT) $(PASS_FAIL_ADDR) $(FETCH_LOG) | tee -a test_results.txt  # PASS/FAIL durumunu ekle

# ðŸ”¹ ModelSim/QuestaSim ile Komut SatÄ±rÄ± (Batch) Modunda SimÃ¼lasyon Ã‡alÄ±ÅŸtÄ±rma
simulate: compile
	$(VSIM) -c $(LIBRARY).$(TOP_LEVEL) -do "run $(SIM_TIME); quit" -t ns -voptargs=+acc=npr

# ðŸ”¹ ModelSim/QuestaSim ile GUI Modunda SimÃ¼lasyon Ã‡alÄ±ÅŸtÄ±rma
simulate_gui: compile
	@if [ -z "$(TEST_FILE)" ]; then \
		echo "âŒ Error: TEST_FILE is not set! Use 'make simulate_gui TEST_FILE=/path/to/test.hex'"; \
		exit 1; \
	fi
	@echo "ðŸ” Simulating test in GUI mode: $(TEST_FILE)"
	@rm -f $(MEM_FILE)  # Ã–nceki RAM dosyasÄ±nÄ± temizle
	@cp "$(TEST_FILE)" "$(MEM_FILE)"  # RAM'e yeni test yÃ¼kle
	$(VSIM) $(LIBRARY).$(TOP_LEVEL) -do "questa.do" -t ns -voptargs=+acc=npr

# ðŸ”¹ SystemVerilog & Verilog Derleme
$(WORK_DIR):
	$(VLIB) $(WORK_DIR)

compile: $(WORK_DIR)
	$(VLOG) -work $(WORK_DIR) $(VLOG_OPTS) $(SV_SOURCES) $(TB_FILE) $(DEFINE_MACROS)
#$(VOPT) $(VOPT_OPTS) $(LIBRARY).$(TOP_LEVEL)

# ðŸ”¹ Optimizasyon (Ä°steÄŸe BaÄŸlÄ±)
#optimize: compile
#$(VOPT) -o $(WORK_DIR).$(TOP_LEVEL) $(LIBRARY).$(TOP_LEVEL)

# ðŸ”¹ Dump'tan PASS ve FAIL Adreslerini Ã‡Ä±kar
extract:
	python3 $(DUMP_PARSER) $(DUMP_FILE) > /dev/null 2>&1

# ðŸ”¹ Test Sonucunu Kontrol Et
check: extract
	python3 $(CHECK_SCRIPT) $(PASS_FAIL_ADDR) $(FETCH_LOG) > /dev/null 2>&1

# ðŸ”¹ GeÃ§ici DosyalarÄ± Temizle
clean:
	rm -rf $(WORK_DIR)
	rm -f transcript vsim.wlf modelsim.ini test_results.txt fetch_log.txt pass_fail_addr.txt sim_log.txt

.PHONY: all compile simulate simulate_gui test_all single_test optimize extract check clean
