<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_blk_mem_gen_1_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_blk_mem_gen_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_phase_gen_256_0_0_synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_phase_gen_256_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_blk_mem_gen_1_0_synth_1"/>
		<Parent Id="design_1_phase_gen_256_0_0_synth_1"/>
	</Run>
</Runs>

