<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: TIM5_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIM5_t Struct Reference<div class="ingroups"><a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html">STM8AF_STM8S</a> &#124; <a class="el" href="group___s_t_m8_a_l.html">STM8AL</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>struct for controlling 16-Bit Timer 5 (TIM5)  
 <a href="struct_t_i_m5__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:adfd3832e119255c54aa4f6794afafc71"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 3</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd3832e119255c54aa4f6794afafc71"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#adfd3832e119255c54aa4f6794afafc71">CR1</a></td></tr>
<tr class="memdesc:adfd3832e119255c54aa4f6794afafc71"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 1 (TIM5_CR1)  <a href="#adfd3832e119255c54aa4f6794afafc71">More...</a><br /></td></tr>
<tr class="separator:adfd3832e119255c54aa4f6794afafc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9ee7c09842f0d4c87c07a453f57c6d"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3fb9816c848d5499f8412def2560a104"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a3fb9816c848d5499f8412def2560a104">CCPC</a>: 1</td></tr>
<tr class="memdesc:a3fb9816c848d5499f8412def2560a104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare preloaded control.  <a href="#a3fb9816c848d5499f8412def2560a104">More...</a><br /></td></tr>
<tr class="separator:a3fb9816c848d5499f8412def2560a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, forced by hardware to 0.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8f46246562c7db229b348391c9e5a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a3a8f46246562c7db229b348391c9e5a0">COMS</a>: 1</td></tr>
<tr class="memdesc:a3a8f46246562c7db229b348391c9e5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare control update selection.  <a href="#a3a8f46246562c7db229b348391c9e5a0">More...</a><br /></td></tr>
<tr class="separator:a3a8f46246562c7db229b348391c9e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>: 3</td></tr>
<tr class="memdesc:a2e6f44e90aa84f0854fc74932ce16a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode selection.  <a href="#a2e6f44e90aa84f0854fc74932ce16a95">More...</a><br /></td></tr>
<tr class="separator:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99894b9a329fc8993fe5dd222dc4739b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a99894b9a329fc8993fe5dd222dc4739b">res3</a>: 1</td></tr>
<tr class="memdesc:a99894b9a329fc8993fe5dd222dc4739b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a99894b9a329fc8993fe5dd222dc4739b">More...</a><br /></td></tr>
<tr class="separator:a99894b9a329fc8993fe5dd222dc4739b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9ee7c09842f0d4c87c07a453f57c6d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#adb9ee7c09842f0d4c87c07a453f57c6d">CR2</a></td></tr>
<tr class="memdesc:adb9ee7c09842f0d4c87c07a453f57c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 2 (TIM5_CR2)  <a href="#adb9ee7c09842f0d4c87c07a453f57c6d">More...</a><br /></td></tr>
<tr class="separator:adb9ee7c09842f0d4c87c07a453f57c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b29c57b4a24e3788ef232896647ca1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8aee8772fcc50120138ec95c28cbabc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>: 3</td></tr>
<tr class="memdesc:a8aee8772fcc50120138ec95c28cbabc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock/trigger/slave mode selection.  <a href="#a8aee8772fcc50120138ec95c28cbabc9">More...</a><br /></td></tr>
<tr class="separator:a8aee8772fcc50120138ec95c28cbabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>: 3</td></tr>
<tr class="memdesc:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection.  <a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">More...</a><br /></td></tr>
<tr class="separator:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>: 1</td></tr>
<tr class="memdesc:a1953b84f6a61619f4250b3fa829bbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode.  <a href="#a1953b84f6a61619f4250b3fa829bbbe0">More...</a><br /></td></tr>
<tr class="separator:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b29c57b4a24e3788ef232896647ca1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a99b29c57b4a24e3788ef232896647ca1">SMCR</a></td></tr>
<tr class="memdesc:a99b29c57b4a24e3788ef232896647ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode control register (TIM5_SMCR)  <a href="#a99b29c57b4a24e3788ef232896647ca1">More...</a><br /></td></tr>
<tr class="separator:a99b29c57b4a24e3788ef232896647ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f55cb73ca7c604279830416d8831627"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a786f82f4352d8d6cd17020c14a6ee0f5">CC1IE</a>: 1</td></tr>
<tr class="memdesc:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt enable.  <a href="#a786f82f4352d8d6cd17020c14a6ee0f5">More...</a><br /></td></tr>
<tr class="separator:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47">CC2IE</a>: 1</td></tr>
<tr class="memdesc:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt enable.  <a href="#a4f393cf61f6e08b243f8b0c23e2e3d47">More...</a><br /></td></tr>
<tr class="separator:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ebb435f5f56695b5d4bc503098c781"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a11ebb435f5f56695b5d4bc503098c781">CC3IE</a>: 1</td></tr>
<tr class="memdesc:a11ebb435f5f56695b5d4bc503098c781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 interrupt enable.  <a href="#a11ebb435f5f56695b5d4bc503098c781">More...</a><br /></td></tr>
<tr class="separator:a11ebb435f5f56695b5d4bc503098c781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac726fa713c51789cda4bb6921135fb62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>: 1</td></tr>
<tr class="memdesc:ac726fa713c51789cda4bb6921135fb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt enable.  <a href="#ac726fa713c51789cda4bb6921135fb62">More...</a><br /></td></tr>
<tr class="separator:ac726fa713c51789cda4bb6921135fb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f55cb73ca7c604279830416d8831627"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a9f55cb73ca7c604279830416d8831627">IER</a></td></tr>
<tr class="memdesc:a9f55cb73ca7c604279830416d8831627"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Interrupt enable register (TIM5_IER)  <a href="#a9f55cb73ca7c604279830416d8831627">More...</a><br /></td></tr>
<tr class="separator:a9f55cb73ca7c604279830416d8831627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca523bfe709d94ed682c98653fb3dc3b"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af991572dee03433db23951072e32ce3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af991572dee03433db23951072e32ce3e">CC1IF</a>: 1</td></tr>
<tr class="memdesc:af991572dee03433db23951072e32ce3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt flag.  <a href="#af991572dee03433db23951072e32ce3e">More...</a><br /></td></tr>
<tr class="separator:af991572dee03433db23951072e32ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef0d6244965d131d1d1d491392092eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#acef0d6244965d131d1d1d491392092eb">CC2IF</a>: 1</td></tr>
<tr class="memdesc:acef0d6244965d131d1d1d491392092eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt flag.  <a href="#acef0d6244965d131d1d1d491392092eb">More...</a><br /></td></tr>
<tr class="separator:acef0d6244965d131d1d1d491392092eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a69ba0aaf006d1fbc8da6602cb9feac17">CC3IF</a>: 1</td></tr>
<tr class="memdesc:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 interrupt flag.  <a href="#a69ba0aaf006d1fbc8da6602cb9feac17">More...</a><br /></td></tr>
<tr class="separator:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>: 1</td></tr>
<tr class="memdesc:a9e1a257dde7650e00f3ab13c0fc30968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt flag.  <a href="#a9e1a257dde7650e00f3ab13c0fc30968">More...</a><br /></td></tr>
<tr class="separator:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca523bfe709d94ed682c98653fb3dc3b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#aca523bfe709d94ed682c98653fb3dc3b">SR1</a></td></tr>
<tr class="memdesc:aca523bfe709d94ed682c98653fb3dc3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 1 (TIM5_SR1)  <a href="#aca523bfe709d94ed682c98653fb3dc3b">More...</a><br /></td></tr>
<tr class="separator:aca523bfe709d94ed682c98653fb3dc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5641fa9f346211b9db865a479373b045"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1d21e1619a56d503d10a8f66e2fe29f2">CC1OF</a>: 1</td></tr>
<tr class="memdesc:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 overcapture flag.  <a href="#a1d21e1619a56d503d10a8f66e2fe29f2">More...</a><br /></td></tr>
<tr class="separator:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aeb1e0cedd6607094bc43202ea0da9fd2">CC2OF</a>: 1</td></tr>
<tr class="memdesc:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 overcapture flag.  <a href="#aeb1e0cedd6607094bc43202ea0da9fd2">More...</a><br /></td></tr>
<tr class="separator:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6c7909291d744f60cec30192ef935c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5f6c7909291d744f60cec30192ef935c">CC3OF</a>: 1</td></tr>
<tr class="memdesc:a5f6c7909291d744f60cec30192ef935c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 overcapture flag.  <a href="#a5f6c7909291d744f60cec30192ef935c">More...</a><br /></td></tr>
<tr class="separator:a5f6c7909291d744f60cec30192ef935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 4</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5641fa9f346211b9db865a479373b045"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a5641fa9f346211b9db865a479373b045">SR2</a></td></tr>
<tr class="memdesc:a5641fa9f346211b9db865a479373b045"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 2 (TIM5_SR2)  <a href="#a5641fa9f346211b9db865a479373b045">More...</a><br /></td></tr>
<tr class="separator:a5641fa9f346211b9db865a479373b045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2024102aebde902ae9ac064501182ee"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a47af85b92b7c6dfebfb31e509e5914a7">CC1G</a>: 1</td></tr>
<tr class="memdesc:a47af85b92b7c6dfebfb31e509e5914a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 generation.  <a href="#a47af85b92b7c6dfebfb31e509e5914a7">More...</a><br /></td></tr>
<tr class="separator:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730b44d8805d024c7ad59842347d9799"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a730b44d8805d024c7ad59842347d9799">CC2G</a>: 1</td></tr>
<tr class="memdesc:a730b44d8805d024c7ad59842347d9799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 generation.  <a href="#a730b44d8805d024c7ad59842347d9799">More...</a><br /></td></tr>
<tr class="separator:a730b44d8805d024c7ad59842347d9799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212ef7e8941cd9a75a2870df6b296d48"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a212ef7e8941cd9a75a2870df6b296d48">CC3G</a>: 1</td></tr>
<tr class="memdesc:a212ef7e8941cd9a75a2870df6b296d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 generation.  <a href="#a212ef7e8941cd9a75a2870df6b296d48">More...</a><br /></td></tr>
<tr class="separator:a212ef7e8941cd9a75a2870df6b296d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>: 1</td></tr>
<tr class="memdesc:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger generation.  <a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">More...</a><br /></td></tr>
<tr class="separator:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2024102aebde902ae9ac064501182ee"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ad2024102aebde902ae9ac064501182ee">EGR</a></td></tr>
<tr class="memdesc:ad2024102aebde902ae9ac064501182ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register (TIM5_EGR)  <a href="#ad2024102aebde902ae9ac064501182ee">More...</a><br /></td></tr>
<tr class="separator:ad2024102aebde902ae9ac064501182ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba9362e5a4e6f0aa4039083c9cbe589"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af29040841bd1f4432943037a15cfe021"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aee0dbe5e3e005a7270c60577b75b9b82">OC1PE</a>: 1</td></tr>
<tr class="memdesc:aee0dbe5e3e005a7270c60577b75b9b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 preload enable.  <a href="#aee0dbe5e3e005a7270c60577b75b9b82">More...</a><br /></td></tr>
<tr class="separator:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090729f68e2b9ef131375f2d72015984"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a090729f68e2b9ef131375f2d72015984">OC1M</a>: 3</td></tr>
<tr class="memdesc:a090729f68e2b9ef131375f2d72015984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 mode.  <a href="#a090729f68e2b9ef131375f2d72015984">More...</a><br /></td></tr>
<tr class="separator:a090729f68e2b9ef131375f2d72015984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29040841bd1f4432943037a15cfe021"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af29040841bd1f4432943037a15cfe021">OUT</a></td></tr>
<tr class="memdesc:af29040841bd1f4432943037a15cfe021"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#af29040841bd1f4432943037a15cfe021">More...</a><br /></td></tr>
<tr class="separator:af29040841bd1f4432943037a15cfe021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81876f67b752973f27f4901d8b2884f7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada38c245d766cef8dcb61d94bb8161d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ada38c245d766cef8dcb61d94bb8161d6">IC1PSC</a>: 2</td></tr>
<tr class="memdesc:ada38c245d766cef8dcb61d94bb8161d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 prescaler.  <a href="#ada38c245d766cef8dcb61d94bb8161d6">More...</a><br /></td></tr>
<tr class="separator:ada38c245d766cef8dcb61d94bb8161d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aedacb49f1f3f651258e0194f6fc76d3a">IC1F</a>: 4</td></tr>
<tr class="memdesc:aedacb49f1f3f651258e0194f6fc76d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 filter.  <a href="#aedacb49f1f3f651258e0194f6fc76d3a">More...</a><br /></td></tr>
<tr class="separator:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81876f67b752973f27f4901d8b2884f7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a81876f67b752973f27f4901d8b2884f7">IN</a></td></tr>
<tr class="memdesc:a81876f67b752973f27f4901d8b2884f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#a81876f67b752973f27f4901d8b2884f7">More...</a><br /></td></tr>
<tr class="separator:a81876f67b752973f27f4901d8b2884f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adba9362e5a4e6f0aa4039083c9cbe589"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#adba9362e5a4e6f0aa4039083c9cbe589">CCMR1</a></td></tr>
<tr class="memdesc:adba9362e5a4e6f0aa4039083c9cbe589"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 (TIM5_CCMR1)  <a href="#adba9362e5a4e6f0aa4039083c9cbe589">More...</a><br /></td></tr>
<tr class="separator:adba9362e5a4e6f0aa4039083c9cbe589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3353d2c6b404697a8387052667af3d3a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a74ed63b1eec33a11e21e00a76340c9ac"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282a4700eaa8aca44472de464d9eb3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a282a4700eaa8aca44472de464d9eb3e7">OC2PE</a>: 1</td></tr>
<tr class="memdesc:a282a4700eaa8aca44472de464d9eb3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 preload enable.  <a href="#a282a4700eaa8aca44472de464d9eb3e7">More...</a><br /></td></tr>
<tr class="separator:a282a4700eaa8aca44472de464d9eb3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04507194748a39088df02964361587d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ae04507194748a39088df02964361587d">OC2M</a>: 3</td></tr>
<tr class="memdesc:ae04507194748a39088df02964361587d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 mode.  <a href="#ae04507194748a39088df02964361587d">More...</a><br /></td></tr>
<tr class="separator:ae04507194748a39088df02964361587d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74ed63b1eec33a11e21e00a76340c9ac"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a74ed63b1eec33a11e21e00a76340c9ac">OUT</a></td></tr>
<tr class="memdesc:a74ed63b1eec33a11e21e00a76340c9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a74ed63b1eec33a11e21e00a76340c9ac">More...</a><br /></td></tr>
<tr class="separator:a74ed63b1eec33a11e21e00a76340c9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad629bda3d7cde26f12ddd30493003c85"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7">IC2PSC</a>: 2</td></tr>
<tr class="memdesc:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 prescaler.  <a href="#a2ea9aa7b0d42c9c5516059de5e39d2c7">More...</a><br /></td></tr>
<tr class="separator:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17a285899e142fce3d91a93768ede1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7e17a285899e142fce3d91a93768ede1">IC2F</a>: 4</td></tr>
<tr class="memdesc:a7e17a285899e142fce3d91a93768ede1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 filter.  <a href="#a7e17a285899e142fce3d91a93768ede1">More...</a><br /></td></tr>
<tr class="separator:a7e17a285899e142fce3d91a93768ede1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad629bda3d7cde26f12ddd30493003c85"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ad629bda3d7cde26f12ddd30493003c85">IN</a></td></tr>
<tr class="memdesc:ad629bda3d7cde26f12ddd30493003c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#ad629bda3d7cde26f12ddd30493003c85">More...</a><br /></td></tr>
<tr class="separator:ad629bda3d7cde26f12ddd30493003c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3353d2c6b404697a8387052667af3d3a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a3353d2c6b404697a8387052667af3d3a">CCMR2</a></td></tr>
<tr class="memdesc:a3353d2c6b404697a8387052667af3d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 (TIM5_CCMR2)  <a href="#a3353d2c6b404697a8387052667af3d3a">More...</a><br /></td></tr>
<tr class="separator:a3353d2c6b404697a8387052667af3d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9329f3f02542c12527c7013e39bf1e6"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a29f326cd0739ed04e34dffd63ea4d649"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2160e730dff8f94800ae85bd22f8d538"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2160e730dff8f94800ae85bd22f8d538">CC3S</a>: 2</td></tr>
<tr class="memdesc:a2160e730dff8f94800ae85bd22f8d538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 selection.  <a href="#a2160e730dff8f94800ae85bd22f8d538">More...</a><br /></td></tr>
<tr class="separator:a2160e730dff8f94800ae85bd22f8d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e28593f4b295d451b3fe102146d4b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a871e28593f4b295d451b3fe102146d4b">OC3PE</a>: 1</td></tr>
<tr class="memdesc:a871e28593f4b295d451b3fe102146d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 3 preload enable.  <a href="#a871e28593f4b295d451b3fe102146d4b">More...</a><br /></td></tr>
<tr class="separator:a871e28593f4b295d451b3fe102146d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828148891b1136d02a14a7aeee031536"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a828148891b1136d02a14a7aeee031536">OC3M</a>: 3</td></tr>
<tr class="memdesc:a828148891b1136d02a14a7aeee031536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 3 mode.  <a href="#a828148891b1136d02a14a7aeee031536">More...</a><br /></td></tr>
<tr class="separator:a828148891b1136d02a14a7aeee031536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f326cd0739ed04e34dffd63ea4d649"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a29f326cd0739ed04e34dffd63ea4d649">OUT</a></td></tr>
<tr class="memdesc:a29f326cd0739ed04e34dffd63ea4d649"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a29f326cd0739ed04e34dffd63ea4d649">More...</a><br /></td></tr>
<tr class="separator:a29f326cd0739ed04e34dffd63ea4d649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f1904e24772b68c6b7fa0c86bbfb79"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2160e730dff8f94800ae85bd22f8d538"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2160e730dff8f94800ae85bd22f8d538">CC3S</a>: 2</td></tr>
<tr class="memdesc:a2160e730dff8f94800ae85bd22f8d538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 selection.  <a href="#a2160e730dff8f94800ae85bd22f8d538">More...</a><br /></td></tr>
<tr class="separator:a2160e730dff8f94800ae85bd22f8d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fe1cea305fd9631409548c8e495c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a192fe1cea305fd9631409548c8e495c0">IC3PSC</a>: 2</td></tr>
<tr class="memdesc:a192fe1cea305fd9631409548c8e495c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 3 prescaler.  <a href="#a192fe1cea305fd9631409548c8e495c0">More...</a><br /></td></tr>
<tr class="separator:a192fe1cea305fd9631409548c8e495c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ec99dd7878fdab58ce92392e52873f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa4ec99dd7878fdab58ce92392e52873f">IC3F</a>: 4</td></tr>
<tr class="memdesc:aa4ec99dd7878fdab58ce92392e52873f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 3 filter.  <a href="#aa4ec99dd7878fdab58ce92392e52873f">More...</a><br /></td></tr>
<tr class="separator:aa4ec99dd7878fdab58ce92392e52873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f1904e24772b68c6b7fa0c86bbfb79"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ac2f1904e24772b68c6b7fa0c86bbfb79">IN</a></td></tr>
<tr class="memdesc:ac2f1904e24772b68c6b7fa0c86bbfb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#ac2f1904e24772b68c6b7fa0c86bbfb79">More...</a><br /></td></tr>
<tr class="separator:ac2f1904e24772b68c6b7fa0c86bbfb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9329f3f02542c12527c7013e39bf1e6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ad9329f3f02542c12527c7013e39bf1e6">CCMR3</a></td></tr>
<tr class="memdesc:ad9329f3f02542c12527c7013e39bf1e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 (TIM5_CCMR3)  <a href="#ad9329f3f02542c12527c7013e39bf1e6">More...</a><br /></td></tr>
<tr class="separator:ad9329f3f02542c12527c7013e39bf1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72176e5e1c535c32bb9bfa68a96b8ccd"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad85d687178cd0defcca4901c8c10cbcc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ad85d687178cd0defcca4901c8c10cbcc">CC1E</a>: 1</td></tr>
<tr class="memdesc:ad85d687178cd0defcca4901c8c10cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output enable.  <a href="#ad85d687178cd0defcca4901c8c10cbcc">More...</a><br /></td></tr>
<tr class="separator:ad85d687178cd0defcca4901c8c10cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4c47cd05a0f3e8c46f9dc73aba500059">CC1P</a>: 1</td></tr>
<tr class="memdesc:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output polarity.  <a href="#a4c47cd05a0f3e8c46f9dc73aba500059">More...</a><br /></td></tr>
<tr class="separator:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafe470ccca1ea4c34545e39bae84128"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aeafe470ccca1ea4c34545e39bae84128">CC2E</a>: 1</td></tr>
<tr class="memdesc:aeafe470ccca1ea4c34545e39bae84128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output enable.  <a href="#aeafe470ccca1ea4c34545e39bae84128">More...</a><br /></td></tr>
<tr class="separator:aeafe470ccca1ea4c34545e39bae84128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e7029fce1cd69e7e10ebec8940994"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#abb9e7029fce1cd69e7e10ebec8940994">CC2P</a>: 1</td></tr>
<tr class="memdesc:abb9e7029fce1cd69e7e10ebec8940994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output polarity.  <a href="#abb9e7029fce1cd69e7e10ebec8940994">More...</a><br /></td></tr>
<tr class="separator:abb9e7029fce1cd69e7e10ebec8940994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 2</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72176e5e1c535c32bb9bfa68a96b8ccd"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a72176e5e1c535c32bb9bfa68a96b8ccd">CCER1</a></td></tr>
<tr class="memdesc:a72176e5e1c535c32bb9bfa68a96b8ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1 (TIM5_CCER1)  <a href="#a72176e5e1c535c32bb9bfa68a96b8ccd">More...</a><br /></td></tr>
<tr class="separator:a72176e5e1c535c32bb9bfa68a96b8ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44c2d63e9d31fb8f0b07dd416403210"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a43665a1eba3a9375b881876a8dca928f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a43665a1eba3a9375b881876a8dca928f">CC3E</a>: 1</td></tr>
<tr class="memdesc:a43665a1eba3a9375b881876a8dca928f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 output enable.  <a href="#a43665a1eba3a9375b881876a8dca928f">More...</a><br /></td></tr>
<tr class="separator:a43665a1eba3a9375b881876a8dca928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3382cd7b43194a25793ce00fe0fa533"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa3382cd7b43194a25793ce00fe0fa533">CC3P</a>: 1</td></tr>
<tr class="memdesc:aa3382cd7b43194a25793ce00fe0fa533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 output polarity.  <a href="#aa3382cd7b43194a25793ce00fe0fa533">More...</a><br /></td></tr>
<tr class="separator:aa3382cd7b43194a25793ce00fe0fa533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 6</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44c2d63e9d31fb8f0b07dd416403210"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#aa44c2d63e9d31fb8f0b07dd416403210">CCER2</a></td></tr>
<tr class="memdesc:aa44c2d63e9d31fb8f0b07dd416403210"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2 (TIM5_CCER2)  <a href="#aa44c2d63e9d31fb8f0b07dd416403210">More...</a><br /></td></tr>
<tr class="separator:aa44c2d63e9d31fb8f0b07dd416403210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af589775395af113c554680f84c3df5ef"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [15:8]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af589775395af113c554680f84c3df5ef"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#af589775395af113c554680f84c3df5ef">CNTRH</a></td></tr>
<tr class="memdesc:af589775395af113c554680f84c3df5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter high byte (TIM5_CNTRH)  <a href="#af589775395af113c554680f84c3df5ef">More...</a><br /></td></tr>
<tr class="separator:af589775395af113c554680f84c3df5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60640fdbb692e0ca2b5a16d574f0edf5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [7:0]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60640fdbb692e0ca2b5a16d574f0edf5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a60640fdbb692e0ca2b5a16d574f0edf5">CNTRL</a></td></tr>
<tr class="memdesc:a60640fdbb692e0ca2b5a16d574f0edf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter low byte (TIM5_CNTRL)  <a href="#a60640fdbb692e0ca2b5a16d574f0edf5">More...</a><br /></td></tr>
<tr class="separator:a60640fdbb692e0ca2b5a16d574f0edf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfe7c1863512767ba63f016e92d3d67"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 4</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock prescaler  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cfe7c1863512767ba63f016e92d3d67"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a8cfe7c1863512767ba63f016e92d3d67">PSCR</a></td></tr>
<tr class="memdesc:a8cfe7c1863512767ba63f016e92d3d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 prescaler (TIM5_PSCR)  <a href="#a8cfe7c1863512767ba63f016e92d3d67">More...</a><br /></td></tr>
<tr class="separator:a8cfe7c1863512767ba63f016e92d3d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3d6b12736e0cc2322f3ad30cab1b6a"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [15:8]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3d6b12736e0cc2322f3ad30cab1b6a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#abf3d6b12736e0cc2322f3ad30cab1b6a">ARRH</a></td></tr>
<tr class="memdesc:abf3d6b12736e0cc2322f3ad30cab1b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value high byte (TIM5_ARRH)  <a href="#abf3d6b12736e0cc2322f3ad30cab1b6a">More...</a><br /></td></tr>
<tr class="separator:abf3d6b12736e0cc2322f3ad30cab1b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119fe5e1abe86e15279e8956b83f9207"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [7:0]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119fe5e1abe86e15279e8956b83f9207"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a119fe5e1abe86e15279e8956b83f9207">ARRL</a></td></tr>
<tr class="memdesc:a119fe5e1abe86e15279e8956b83f9207"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value low byte (TIM5_ARRL)  <a href="#a119fe5e1abe86e15279e8956b83f9207">More...</a><br /></td></tr>
<tr class="separator:a119fe5e1abe86e15279e8956b83f9207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5d1aacac2f13b7bd318de047014b92"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [15:8]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5d1aacac2f13b7bd318de047014b92"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a7f5d1aacac2f13b7bd318de047014b92">CCR1H</a></td></tr>
<tr class="memdesc:a7f5d1aacac2f13b7bd318de047014b92"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte (TIM5_CCR1H)  <a href="#a7f5d1aacac2f13b7bd318de047014b92">More...</a><br /></td></tr>
<tr class="separator:a7f5d1aacac2f13b7bd318de047014b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc06634298fdbc081ead50353cf1843"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [7:0]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc06634298fdbc081ead50353cf1843"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a8dc06634298fdbc081ead50353cf1843">CCR1L</a></td></tr>
<tr class="memdesc:a8dc06634298fdbc081ead50353cf1843"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte (TIM5_CCR1L)  <a href="#a8dc06634298fdbc081ead50353cf1843">More...</a><br /></td></tr>
<tr class="separator:a8dc06634298fdbc081ead50353cf1843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4af707965b28a5e1260d732ac8db91"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [15:8]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4af707965b28a5e1260d732ac8db91"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a3e4af707965b28a5e1260d732ac8db91">CCR2H</a></td></tr>
<tr class="memdesc:a3e4af707965b28a5e1260d732ac8db91"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte (TIM5_CCR2H)  <a href="#a3e4af707965b28a5e1260d732ac8db91">More...</a><br /></td></tr>
<tr class="separator:a3e4af707965b28a5e1260d732ac8db91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7124b2ee2c7899c85d52c5270bc29f8f"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [7:0]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7124b2ee2c7899c85d52c5270bc29f8f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a7124b2ee2c7899c85d52c5270bc29f8f">CCR2L</a></td></tr>
<tr class="memdesc:a7124b2ee2c7899c85d52c5270bc29f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte (TIM5_CCR2L)  <a href="#a7124b2ee2c7899c85d52c5270bc29f8f">More...</a><br /></td></tr>
<tr class="separator:a7124b2ee2c7899c85d52c5270bc29f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d319b80820dd509cf44d958449ab710"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a975456ed5d592e88a58d981d86b24792"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a975456ed5d592e88a58d981d86b24792">CCR3</a>: 8</td></tr>
<tr class="memdesc:a975456ed5d592e88a58d981d86b24792"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 3 [15:8]  <a href="#a975456ed5d592e88a58d981d86b24792">More...</a><br /></td></tr>
<tr class="separator:a975456ed5d592e88a58d981d86b24792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d319b80820dd509cf44d958449ab710"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a5d319b80820dd509cf44d958449ab710">CCR3H</a></td></tr>
<tr class="memdesc:a5d319b80820dd509cf44d958449ab710"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte (TIM5_CCR3H)  <a href="#a5d319b80820dd509cf44d958449ab710">More...</a><br /></td></tr>
<tr class="separator:a5d319b80820dd509cf44d958449ab710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97766f8822c1c785d9d86d3f6bd6c761"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a975456ed5d592e88a58d981d86b24792"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a975456ed5d592e88a58d981d86b24792">CCR3</a>: 8</td></tr>
<tr class="memdesc:a975456ed5d592e88a58d981d86b24792"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 3 [7:0]  <a href="#a975456ed5d592e88a58d981d86b24792">More...</a><br /></td></tr>
<tr class="separator:a975456ed5d592e88a58d981d86b24792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97766f8822c1c785d9d86d3f6bd6c761"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a97766f8822c1c785d9d86d3f6bd6c761">CCR3L</a></td></tr>
<tr class="memdesc:a97766f8822c1c785d9d86d3f6bd6c761"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte (TIM5_CCR3L)  <a href="#a97766f8822c1c785d9d86d3f6bd6c761">More...</a><br /></td></tr>
<tr class="separator:a97766f8822c1c785d9d86d3f6bd6c761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d54f14e3d40a88627fe65400b2983e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa135eabba2d2ab06a3dfcd20e204582f">CEN</a>: 1</td></tr>
<tr class="memdesc:aa135eabba2d2ab06a3dfcd20e204582f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter enable.  <a href="#aa135eabba2d2ab06a3dfcd20e204582f">More...</a><br /></td></tr>
<tr class="separator:aa135eabba2d2ab06a3dfcd20e204582f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9173caa18e2a594401adb0492d6bc5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1f9173caa18e2a594401adb0492d6bc5">UDIS</a>: 1</td></tr>
<tr class="memdesc:a1f9173caa18e2a594401adb0492d6bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update disable.  <a href="#a1f9173caa18e2a594401adb0492d6bc5">More...</a><br /></td></tr>
<tr class="separator:a1f9173caa18e2a594401adb0492d6bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa928c16362c796aad8b3c4de6a0c3601"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa928c16362c796aad8b3c4de6a0c3601">URS</a>: 1</td></tr>
<tr class="memdesc:aa928c16362c796aad8b3c4de6a0c3601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update request source.  <a href="#aa928c16362c796aad8b3c4de6a0c3601">More...</a><br /></td></tr>
<tr class="separator:aa928c16362c796aad8b3c4de6a0c3601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#acf3d1e5d51741ac35dd05159e43d53f4">OPM</a>: 1</td></tr>
<tr class="memdesc:acf3d1e5d51741ac35dd05159e43d53f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One-pulse mode.  <a href="#acf3d1e5d51741ac35dd05159e43d53f4">More...</a><br /></td></tr>
<tr class="separator:acf3d1e5d51741ac35dd05159e43d53f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 3</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1a25f10c8a00c3e95e06c5c03fe6f76a">ARPE</a>: 1</td></tr>
<tr class="memdesc:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-reload preload enable.  <a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">More...</a><br /></td></tr>
<tr class="separator:a1a25f10c8a00c3e95e06c5c03fe6f76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35d54f14e3d40a88627fe65400b2983e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a35d54f14e3d40a88627fe65400b2983e">CR1</a></td></tr>
<tr class="memdesc:a35d54f14e3d40a88627fe65400b2983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 1 (TIM5_CR1)  <a href="#a35d54f14e3d40a88627fe65400b2983e">More...</a><br /></td></tr>
<tr class="separator:a35d54f14e3d40a88627fe65400b2983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5b76c97911f0d1ca2ae8ebb768e4c2"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a3fb9816c848d5499f8412def2560a104"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a3fb9816c848d5499f8412def2560a104">CCPC</a>: 1</td></tr>
<tr class="memdesc:a3fb9816c848d5499f8412def2560a104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare preloaded control.  <a href="#a3fb9816c848d5499f8412def2560a104">More...</a><br /></td></tr>
<tr class="separator:a3fb9816c848d5499f8412def2560a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, forced by hardware to 0.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8f46246562c7db229b348391c9e5a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a3a8f46246562c7db229b348391c9e5a0">COMS</a>: 1</td></tr>
<tr class="memdesc:a3a8f46246562c7db229b348391c9e5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare control update selection.  <a href="#a3a8f46246562c7db229b348391c9e5a0">More...</a><br /></td></tr>
<tr class="separator:a3a8f46246562c7db229b348391c9e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved, must be kept cleared.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2e6f44e90aa84f0854fc74932ce16a95">MMS</a>: 3</td></tr>
<tr class="memdesc:a2e6f44e90aa84f0854fc74932ce16a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master mode selection.  <a href="#a2e6f44e90aa84f0854fc74932ce16a95">More...</a><br /></td></tr>
<tr class="separator:a2e6f44e90aa84f0854fc74932ce16a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99894b9a329fc8993fe5dd222dc4739b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a99894b9a329fc8993fe5dd222dc4739b">res3</a>: 1</td></tr>
<tr class="memdesc:a99894b9a329fc8993fe5dd222dc4739b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a99894b9a329fc8993fe5dd222dc4739b">More...</a><br /></td></tr>
<tr class="separator:a99894b9a329fc8993fe5dd222dc4739b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5b76c97911f0d1ca2ae8ebb768e4c2"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a9e5b76c97911f0d1ca2ae8ebb768e4c2">CR2</a></td></tr>
<tr class="memdesc:a9e5b76c97911f0d1ca2ae8ebb768e4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Control register 2 (TIM5_CR2)  <a href="#a9e5b76c97911f0d1ca2ae8ebb768e4c2">More...</a><br /></td></tr>
<tr class="separator:a9e5b76c97911f0d1ca2ae8ebb768e4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96159ee67920ee7301ac2dc434fae701"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8aee8772fcc50120138ec95c28cbabc9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a8aee8772fcc50120138ec95c28cbabc9">SMS</a>: 3</td></tr>
<tr class="memdesc:a8aee8772fcc50120138ec95c28cbabc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock/trigger/slave mode selection.  <a href="#a8aee8772fcc50120138ec95c28cbabc9">More...</a><br /></td></tr>
<tr class="separator:a8aee8772fcc50120138ec95c28cbabc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ad1e668c5ec02fb2ddf7a6d73286f28a4">TS</a>: 3</td></tr>
<tr class="memdesc:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger selection.  <a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">More...</a><br /></td></tr>
<tr class="separator:ad1e668c5ec02fb2ddf7a6d73286f28a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1953b84f6a61619f4250b3fa829bbbe0">MSM</a>: 1</td></tr>
<tr class="memdesc:a1953b84f6a61619f4250b3fa829bbbe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave mode.  <a href="#a1953b84f6a61619f4250b3fa829bbbe0">More...</a><br /></td></tr>
<tr class="separator:a1953b84f6a61619f4250b3fa829bbbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96159ee67920ee7301ac2dc434fae701"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a96159ee67920ee7301ac2dc434fae701">SMCR</a></td></tr>
<tr class="memdesc:a96159ee67920ee7301ac2dc434fae701"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave mode control register (TIM5_SMCR)  <a href="#a96159ee67920ee7301ac2dc434fae701">More...</a><br /></td></tr>
<tr class="separator:a96159ee67920ee7301ac2dc434fae701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ce9ee676012f956d016a5e78b87d65"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a8dfc88e5d4e806c2f0d5252efab3b772">UIE</a>: 1</td></tr>
<tr class="memdesc:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt enable.  <a href="#a8dfc88e5d4e806c2f0d5252efab3b772">More...</a><br /></td></tr>
<tr class="separator:a8dfc88e5d4e806c2f0d5252efab3b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a786f82f4352d8d6cd17020c14a6ee0f5">CC1IE</a>: 1</td></tr>
<tr class="memdesc:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt enable.  <a href="#a786f82f4352d8d6cd17020c14a6ee0f5">More...</a><br /></td></tr>
<tr class="separator:a786f82f4352d8d6cd17020c14a6ee0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4f393cf61f6e08b243f8b0c23e2e3d47">CC2IE</a>: 1</td></tr>
<tr class="memdesc:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt enable.  <a href="#a4f393cf61f6e08b243f8b0c23e2e3d47">More...</a><br /></td></tr>
<tr class="separator:a4f393cf61f6e08b243f8b0c23e2e3d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11ebb435f5f56695b5d4bc503098c781"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a11ebb435f5f56695b5d4bc503098c781">CC3IE</a>: 1</td></tr>
<tr class="memdesc:a11ebb435f5f56695b5d4bc503098c781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 interrupt enable.  <a href="#a11ebb435f5f56695b5d4bc503098c781">More...</a><br /></td></tr>
<tr class="separator:a11ebb435f5f56695b5d4bc503098c781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac726fa713c51789cda4bb6921135fb62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ac726fa713c51789cda4bb6921135fb62">TIE</a>: 1</td></tr>
<tr class="memdesc:ac726fa713c51789cda4bb6921135fb62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt enable.  <a href="#ac726fa713c51789cda4bb6921135fb62">More...</a><br /></td></tr>
<tr class="separator:ac726fa713c51789cda4bb6921135fb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ce9ee676012f956d016a5e78b87d65"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ab3ce9ee676012f956d016a5e78b87d65">IER</a></td></tr>
<tr class="memdesc:ab3ce9ee676012f956d016a5e78b87d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Interrupt enable register (TIM5_IER)  <a href="#ab3ce9ee676012f956d016a5e78b87d65">More...</a><br /></td></tr>
<tr class="separator:ab3ce9ee676012f956d016a5e78b87d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0d5112aa850d0bfa63a5d522302344"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a85578cbe14a06c87e9f99ac131850646"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a85578cbe14a06c87e9f99ac131850646">UIF</a>: 1</td></tr>
<tr class="memdesc:a85578cbe14a06c87e9f99ac131850646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update interrupt flag.  <a href="#a85578cbe14a06c87e9f99ac131850646">More...</a><br /></td></tr>
<tr class="separator:a85578cbe14a06c87e9f99ac131850646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af991572dee03433db23951072e32ce3e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af991572dee03433db23951072e32ce3e">CC1IF</a>: 1</td></tr>
<tr class="memdesc:af991572dee03433db23951072e32ce3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 interrupt flag.  <a href="#af991572dee03433db23951072e32ce3e">More...</a><br /></td></tr>
<tr class="separator:af991572dee03433db23951072e32ce3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef0d6244965d131d1d1d491392092eb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#acef0d6244965d131d1d1d491392092eb">CC2IF</a>: 1</td></tr>
<tr class="memdesc:acef0d6244965d131d1d1d491392092eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 interrupt flag.  <a href="#acef0d6244965d131d1d1d491392092eb">More...</a><br /></td></tr>
<tr class="separator:acef0d6244965d131d1d1d491392092eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a69ba0aaf006d1fbc8da6602cb9feac17">CC3IF</a>: 1</td></tr>
<tr class="memdesc:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 interrupt flag.  <a href="#a69ba0aaf006d1fbc8da6602cb9feac17">More...</a><br /></td></tr>
<tr class="separator:a69ba0aaf006d1fbc8da6602cb9feac17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a9e1a257dde7650e00f3ab13c0fc30968">TIF</a>: 1</td></tr>
<tr class="memdesc:a9e1a257dde7650e00f3ab13c0fc30968"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger interrupt flag.  <a href="#a9e1a257dde7650e00f3ab13c0fc30968">More...</a><br /></td></tr>
<tr class="separator:a9e1a257dde7650e00f3ab13c0fc30968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb0d5112aa850d0bfa63a5d522302344"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#afb0d5112aa850d0bfa63a5d522302344">SR1</a></td></tr>
<tr class="memdesc:afb0d5112aa850d0bfa63a5d522302344"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 1 (TIM5_SR1)  <a href="#afb0d5112aa850d0bfa63a5d522302344">More...</a><br /></td></tr>
<tr class="separator:afb0d5112aa850d0bfa63a5d522302344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ff44292700f83505b5bf8d3b7b1f4e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a1d21e1619a56d503d10a8f66e2fe29f2">CC1OF</a>: 1</td></tr>
<tr class="memdesc:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 overcapture flag.  <a href="#a1d21e1619a56d503d10a8f66e2fe29f2">More...</a><br /></td></tr>
<tr class="separator:a1d21e1619a56d503d10a8f66e2fe29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aeb1e0cedd6607094bc43202ea0da9fd2">CC2OF</a>: 1</td></tr>
<tr class="memdesc:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 overcapture flag.  <a href="#aeb1e0cedd6607094bc43202ea0da9fd2">More...</a><br /></td></tr>
<tr class="separator:aeb1e0cedd6607094bc43202ea0da9fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6c7909291d744f60cec30192ef935c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5f6c7909291d744f60cec30192ef935c">CC3OF</a>: 1</td></tr>
<tr class="memdesc:a5f6c7909291d744f60cec30192ef935c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 overcapture flag.  <a href="#a5f6c7909291d744f60cec30192ef935c">More...</a><br /></td></tr>
<tr class="separator:a5f6c7909291d744f60cec30192ef935c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 4</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ff44292700f83505b5bf8d3b7b1f4e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ab8ff44292700f83505b5bf8d3b7b1f4e">SR2</a></td></tr>
<tr class="memdesc:ab8ff44292700f83505b5bf8d3b7b1f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Status register 2 (TIM5_SR2)  <a href="#ab8ff44292700f83505b5bf8d3b7b1f4e">More...</a><br /></td></tr>
<tr class="separator:ab8ff44292700f83505b5bf8d3b7b1f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf3b95098fb8a297d1da3a54a71efc1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ae8af8e3293040dc287ebb6b2d747a856"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ae8af8e3293040dc287ebb6b2d747a856">UG</a>: 1</td></tr>
<tr class="memdesc:ae8af8e3293040dc287ebb6b2d747a856"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update generation.  <a href="#ae8af8e3293040dc287ebb6b2d747a856">More...</a><br /></td></tr>
<tr class="separator:ae8af8e3293040dc287ebb6b2d747a856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a47af85b92b7c6dfebfb31e509e5914a7">CC1G</a>: 1</td></tr>
<tr class="memdesc:a47af85b92b7c6dfebfb31e509e5914a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 generation.  <a href="#a47af85b92b7c6dfebfb31e509e5914a7">More...</a><br /></td></tr>
<tr class="separator:a47af85b92b7c6dfebfb31e509e5914a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730b44d8805d024c7ad59842347d9799"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a730b44d8805d024c7ad59842347d9799">CC2G</a>: 1</td></tr>
<tr class="memdesc:a730b44d8805d024c7ad59842347d9799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 generation.  <a href="#a730b44d8805d024c7ad59842347d9799">More...</a><br /></td></tr>
<tr class="separator:a730b44d8805d024c7ad59842347d9799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212ef7e8941cd9a75a2870df6b296d48"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a212ef7e8941cd9a75a2870df6b296d48">CC3G</a>: 1</td></tr>
<tr class="memdesc:a212ef7e8941cd9a75a2870df6b296d48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 generation.  <a href="#a212ef7e8941cd9a75a2870df6b296d48">More...</a><br /></td></tr>
<tr class="separator:a212ef7e8941cd9a75a2870df6b296d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4dad1e81dd2c1ee680f1c6718042cf8f">TG</a>: 1</td></tr>
<tr class="memdesc:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger generation.  <a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">More...</a><br /></td></tr>
<tr class="separator:a4dad1e81dd2c1ee680f1c6718042cf8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accf3b95098fb8a297d1da3a54a71efc1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#accf3b95098fb8a297d1da3a54a71efc1">EGR</a></td></tr>
<tr class="memdesc:accf3b95098fb8a297d1da3a54a71efc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Event generation register (TIM5_EGR)  <a href="#accf3b95098fb8a297d1da3a54a71efc1">More...</a><br /></td></tr>
<tr class="separator:accf3b95098fb8a297d1da3a54a71efc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ce8bd86697eebb82ca66fdc045a3bb"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a5aeef26f0c46e157773b5da9c6d5ddec"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aee0dbe5e3e005a7270c60577b75b9b82">OC1PE</a>: 1</td></tr>
<tr class="memdesc:aee0dbe5e3e005a7270c60577b75b9b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 preload enable.  <a href="#aee0dbe5e3e005a7270c60577b75b9b82">More...</a><br /></td></tr>
<tr class="separator:aee0dbe5e3e005a7270c60577b75b9b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090729f68e2b9ef131375f2d72015984"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a090729f68e2b9ef131375f2d72015984">OC1M</a>: 3</td></tr>
<tr class="memdesc:a090729f68e2b9ef131375f2d72015984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 1 mode.  <a href="#a090729f68e2b9ef131375f2d72015984">More...</a><br /></td></tr>
<tr class="separator:a090729f68e2b9ef131375f2d72015984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aeef26f0c46e157773b5da9c6d5ddec"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5aeef26f0c46e157773b5da9c6d5ddec">OUT</a></td></tr>
<tr class="memdesc:a5aeef26f0c46e157773b5da9c6d5ddec"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a5aeef26f0c46e157773b5da9c6d5ddec">More...</a><br /></td></tr>
<tr class="separator:a5aeef26f0c46e157773b5da9c6d5ddec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963531ac18af4dd1fa9be47912cf8bd6"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a04661b216d1e723db7c426269d51e8f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a04661b216d1e723db7c426269d51e8f3">CC1S</a>: 2</td></tr>
<tr class="memdesc:a04661b216d1e723db7c426269d51e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture 1 selection.  <a href="#a04661b216d1e723db7c426269d51e8f3">More...</a><br /></td></tr>
<tr class="separator:a04661b216d1e723db7c426269d51e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada38c245d766cef8dcb61d94bb8161d6"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ada38c245d766cef8dcb61d94bb8161d6">IC1PSC</a>: 2</td></tr>
<tr class="memdesc:ada38c245d766cef8dcb61d94bb8161d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 prescaler.  <a href="#ada38c245d766cef8dcb61d94bb8161d6">More...</a><br /></td></tr>
<tr class="separator:ada38c245d766cef8dcb61d94bb8161d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aedacb49f1f3f651258e0194f6fc76d3a">IC1F</a>: 4</td></tr>
<tr class="memdesc:aedacb49f1f3f651258e0194f6fc76d3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 1 filter.  <a href="#aedacb49f1f3f651258e0194f6fc76d3a">More...</a><br /></td></tr>
<tr class="separator:aedacb49f1f3f651258e0194f6fc76d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963531ac18af4dd1fa9be47912cf8bd6"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a963531ac18af4dd1fa9be47912cf8bd6">IN</a></td></tr>
<tr class="memdesc:a963531ac18af4dd1fa9be47912cf8bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#a963531ac18af4dd1fa9be47912cf8bd6">More...</a><br /></td></tr>
<tr class="separator:a963531ac18af4dd1fa9be47912cf8bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ce8bd86697eebb82ca66fdc045a3bb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#aa5ce8bd86697eebb82ca66fdc045a3bb">CCMR1</a></td></tr>
<tr class="memdesc:aa5ce8bd86697eebb82ca66fdc045a3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 1 (TIM5_CCMR1)  <a href="#aa5ce8bd86697eebb82ca66fdc045a3bb">More...</a><br /></td></tr>
<tr class="separator:aa5ce8bd86697eebb82ca66fdc045a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41693370a5de82401988e9939bbd48"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a671998fb3caccef9ce44f9fb5ba0656e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a282a4700eaa8aca44472de464d9eb3e7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a282a4700eaa8aca44472de464d9eb3e7">OC2PE</a>: 1</td></tr>
<tr class="memdesc:a282a4700eaa8aca44472de464d9eb3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 preload enable.  <a href="#a282a4700eaa8aca44472de464d9eb3e7">More...</a><br /></td></tr>
<tr class="separator:a282a4700eaa8aca44472de464d9eb3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04507194748a39088df02964361587d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ae04507194748a39088df02964361587d">OC2M</a>: 3</td></tr>
<tr class="memdesc:ae04507194748a39088df02964361587d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 2 mode.  <a href="#ae04507194748a39088df02964361587d">More...</a><br /></td></tr>
<tr class="separator:ae04507194748a39088df02964361587d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a671998fb3caccef9ce44f9fb5ba0656e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a671998fb3caccef9ce44f9fb5ba0656e">OUT</a></td></tr>
<tr class="memdesc:a671998fb3caccef9ce44f9fb5ba0656e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a671998fb3caccef9ce44f9fb5ba0656e">More...</a><br /></td></tr>
<tr class="separator:a671998fb3caccef9ce44f9fb5ba0656e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd24d357dcc1525c40f2aa8fbf05df3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7de79d1dac80e8b8ffafa028fe020ac0">CC2S</a>: 2</td></tr>
<tr class="memdesc:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 selection.  <a href="#a7de79d1dac80e8b8ffafa028fe020ac0">More...</a><br /></td></tr>
<tr class="separator:a7de79d1dac80e8b8ffafa028fe020ac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2ea9aa7b0d42c9c5516059de5e39d2c7">IC2PSC</a>: 2</td></tr>
<tr class="memdesc:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 prescaler.  <a href="#a2ea9aa7b0d42c9c5516059de5e39d2c7">More...</a><br /></td></tr>
<tr class="separator:a2ea9aa7b0d42c9c5516059de5e39d2c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e17a285899e142fce3d91a93768ede1"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a7e17a285899e142fce3d91a93768ede1">IC2F</a>: 4</td></tr>
<tr class="memdesc:a7e17a285899e142fce3d91a93768ede1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 2 filter.  <a href="#a7e17a285899e142fce3d91a93768ede1">More...</a><br /></td></tr>
<tr class="separator:a7e17a285899e142fce3d91a93768ede1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd24d357dcc1525c40f2aa8fbf05df3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a0dd24d357dcc1525c40f2aa8fbf05df3">IN</a></td></tr>
<tr class="memdesc:a0dd24d357dcc1525c40f2aa8fbf05df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#a0dd24d357dcc1525c40f2aa8fbf05df3">More...</a><br /></td></tr>
<tr class="separator:a0dd24d357dcc1525c40f2aa8fbf05df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d41693370a5de82401988e9939bbd48"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a4d41693370a5de82401988e9939bbd48">CCMR2</a></td></tr>
<tr class="memdesc:a4d41693370a5de82401988e9939bbd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 2 (TIM5_CCMR2)  <a href="#a4d41693370a5de82401988e9939bbd48">More...</a><br /></td></tr>
<tr class="separator:a4d41693370a5de82401988e9939bbd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6aeab2ac489d7858ca032b921179ce"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0410c5a4f49d322d48c6618ae8862dfa"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2160e730dff8f94800ae85bd22f8d538"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2160e730dff8f94800ae85bd22f8d538">CC3S</a>: 2</td></tr>
<tr class="memdesc:a2160e730dff8f94800ae85bd22f8d538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 selection.  <a href="#a2160e730dff8f94800ae85bd22f8d538">More...</a><br /></td></tr>
<tr class="separator:a2160e730dff8f94800ae85bd22f8d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 1</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871e28593f4b295d451b3fe102146d4b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a871e28593f4b295d451b3fe102146d4b">OC3PE</a>: 1</td></tr>
<tr class="memdesc:a871e28593f4b295d451b3fe102146d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 3 preload enable.  <a href="#a871e28593f4b295d451b3fe102146d4b">More...</a><br /></td></tr>
<tr class="separator:a871e28593f4b295d451b3fe102146d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828148891b1136d02a14a7aeee031536"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a828148891b1136d02a14a7aeee031536">OC3M</a>: 3</td></tr>
<tr class="memdesc:a828148891b1136d02a14a7aeee031536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output compare 3 mode.  <a href="#a828148891b1136d02a14a7aeee031536">More...</a><br /></td></tr>
<tr class="separator:a828148891b1136d02a14a7aeee031536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 1</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0410c5a4f49d322d48c6618ae8862dfa"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a0410c5a4f49d322d48c6618ae8862dfa">OUT</a></td></tr>
<tr class="memdesc:a0410c5a4f49d322d48c6618ae8862dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (output mode)  <a href="#a0410c5a4f49d322d48c6618ae8862dfa">More...</a><br /></td></tr>
<tr class="separator:a0410c5a4f49d322d48c6618ae8862dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab939743fd4211e9f4e75b14bb69b35e5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2160e730dff8f94800ae85bd22f8d538"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a2160e730dff8f94800ae85bd22f8d538">CC3S</a>: 2</td></tr>
<tr class="memdesc:a2160e730dff8f94800ae85bd22f8d538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 selection.  <a href="#a2160e730dff8f94800ae85bd22f8d538">More...</a><br /></td></tr>
<tr class="separator:a2160e730dff8f94800ae85bd22f8d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a192fe1cea305fd9631409548c8e495c0"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a192fe1cea305fd9631409548c8e495c0">IC3PSC</a>: 2</td></tr>
<tr class="memdesc:a192fe1cea305fd9631409548c8e495c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 3 prescaler.  <a href="#a192fe1cea305fd9631409548c8e495c0">More...</a><br /></td></tr>
<tr class="separator:a192fe1cea305fd9631409548c8e495c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ec99dd7878fdab58ce92392e52873f"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa4ec99dd7878fdab58ce92392e52873f">IC3F</a>: 4</td></tr>
<tr class="memdesc:aa4ec99dd7878fdab58ce92392e52873f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input capture 3 filter.  <a href="#aa4ec99dd7878fdab58ce92392e52873f">More...</a><br /></td></tr>
<tr class="separator:aa4ec99dd7878fdab58ce92392e52873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab939743fd4211e9f4e75b14bb69b35e5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ab939743fd4211e9f4e75b14bb69b35e5">IN</a></td></tr>
<tr class="memdesc:ab939743fd4211e9f4e75b14bb69b35e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register (input mode)  <a href="#ab939743fd4211e9f4e75b14bb69b35e5">More...</a><br /></td></tr>
<tr class="separator:ab939743fd4211e9f4e75b14bb69b35e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6aeab2ac489d7858ca032b921179ce"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#acd6aeab2ac489d7858ca032b921179ce">CCMR3</a></td></tr>
<tr class="memdesc:acd6aeab2ac489d7858ca032b921179ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare mode register 3 (TIM5_CCMR3)  <a href="#acd6aeab2ac489d7858ca032b921179ce">More...</a><br /></td></tr>
<tr class="separator:acd6aeab2ac489d7858ca032b921179ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d43c082da36983d95b8afe5053a2c5"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad85d687178cd0defcca4901c8c10cbcc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#ad85d687178cd0defcca4901c8c10cbcc">CC1E</a>: 1</td></tr>
<tr class="memdesc:ad85d687178cd0defcca4901c8c10cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output enable.  <a href="#ad85d687178cd0defcca4901c8c10cbcc">More...</a><br /></td></tr>
<tr class="separator:ad85d687178cd0defcca4901c8c10cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a4c47cd05a0f3e8c46f9dc73aba500059">CC1P</a>: 1</td></tr>
<tr class="memdesc:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 1 output polarity.  <a href="#a4c47cd05a0f3e8c46f9dc73aba500059">More...</a><br /></td></tr>
<tr class="separator:a4c47cd05a0f3e8c46f9dc73aba500059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 2</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafe470ccca1ea4c34545e39bae84128"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aeafe470ccca1ea4c34545e39bae84128">CC2E</a>: 1</td></tr>
<tr class="memdesc:aeafe470ccca1ea4c34545e39bae84128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output enable.  <a href="#aeafe470ccca1ea4c34545e39bae84128">More...</a><br /></td></tr>
<tr class="separator:aeafe470ccca1ea4c34545e39bae84128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e7029fce1cd69e7e10ebec8940994"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#abb9e7029fce1cd69e7e10ebec8940994">CC2P</a>: 1</td></tr>
<tr class="memdesc:abb9e7029fce1cd69e7e10ebec8940994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 2 output polarity.  <a href="#abb9e7029fce1cd69e7e10ebec8940994">More...</a><br /></td></tr>
<tr class="separator:abb9e7029fce1cd69e7e10ebec8940994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc6f709338eac5effe67bf1a187ea83d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#adc6f709338eac5effe67bf1a187ea83d">res2</a>: 2</td></tr>
<tr class="memdesc:adc6f709338eac5effe67bf1a187ea83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#adc6f709338eac5effe67bf1a187ea83d">More...</a><br /></td></tr>
<tr class="separator:adc6f709338eac5effe67bf1a187ea83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d43c082da36983d95b8afe5053a2c5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a42d43c082da36983d95b8afe5053a2c5">CCER1</a></td></tr>
<tr class="memdesc:a42d43c082da36983d95b8afe5053a2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 1 (TIM5_CCER1)  <a href="#a42d43c082da36983d95b8afe5053a2c5">More...</a><br /></td></tr>
<tr class="separator:a42d43c082da36983d95b8afe5053a2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc25194df27e5b17b5232cc76523e396"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a43665a1eba3a9375b881876a8dca928f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a43665a1eba3a9375b881876a8dca928f">CC3E</a>: 1</td></tr>
<tr class="memdesc:a43665a1eba3a9375b881876a8dca928f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 output enable.  <a href="#a43665a1eba3a9375b881876a8dca928f">More...</a><br /></td></tr>
<tr class="separator:a43665a1eba3a9375b881876a8dca928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3382cd7b43194a25793ce00fe0fa533"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#aa3382cd7b43194a25793ce00fe0fa533">CC3P</a>: 1</td></tr>
<tr class="memdesc:aa3382cd7b43194a25793ce00fe0fa533"><td class="mdescLeft">&#160;</td><td class="mdescRight">Capture/compare 3 output polarity.  <a href="#aa3382cd7b43194a25793ce00fe0fa533">More...</a><br /></td></tr>
<tr class="separator:aa3382cd7b43194a25793ce00fe0fa533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 6</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc25194df27e5b17b5232cc76523e396"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#abc25194df27e5b17b5232cc76523e396">CCER2</a></td></tr>
<tr class="memdesc:abc25194df27e5b17b5232cc76523e396"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 Capture/compare enable register 2 (TIM5_CCER2)  <a href="#abc25194df27e5b17b5232cc76523e396">More...</a><br /></td></tr>
<tr class="separator:abc25194df27e5b17b5232cc76523e396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1251d954b3363c8b0ef7443c75a81355"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [15:8]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1251d954b3363c8b0ef7443c75a81355"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a1251d954b3363c8b0ef7443c75a81355">CNTRH</a></td></tr>
<tr class="memdesc:a1251d954b3363c8b0ef7443c75a81355"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter high byte (TIM5_CNTRH)  <a href="#a1251d954b3363c8b0ef7443c75a81355">More...</a><br /></td></tr>
<tr class="separator:a1251d954b3363c8b0ef7443c75a81355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d69cd27059cff1352d8dcb27c4069ff"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6a7b8966748a63ca3b15dc1143f1694c">CNT</a>: 8</td></tr>
<tr class="memdesc:a6a7b8966748a63ca3b15dc1143f1694c"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit counter [7:0]  <a href="#a6a7b8966748a63ca3b15dc1143f1694c">More...</a><br /></td></tr>
<tr class="separator:a6a7b8966748a63ca3b15dc1143f1694c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d69cd27059cff1352d8dcb27c4069ff"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a3d69cd27059cff1352d8dcb27c4069ff">CNTRL</a></td></tr>
<tr class="memdesc:a3d69cd27059cff1352d8dcb27c4069ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit counter low byte (TIM5_CNTRL)  <a href="#a3d69cd27059cff1352d8dcb27c4069ff">More...</a><br /></td></tr>
<tr class="separator:a3d69cd27059cff1352d8dcb27c4069ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52565fba24ee3676bac2dfba3961bb70"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a44274c2a73e369853b32d7d10086fb8b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a44274c2a73e369853b32d7d10086fb8b">PSC</a>: 4</td></tr>
<tr class="memdesc:a44274c2a73e369853b32d7d10086fb8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock prescaler  <a href="#a44274c2a73e369853b32d7d10086fb8b">More...</a><br /></td></tr>
<tr class="separator:a44274c2a73e369853b32d7d10086fb8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b323215dab19d7595317c6a5d0d6f01"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a5b323215dab19d7595317c6a5d0d6f01">res</a>: 4</td></tr>
<tr class="memdesc:a5b323215dab19d7595317c6a5d0d6f01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a5b323215dab19d7595317c6a5d0d6f01">More...</a><br /></td></tr>
<tr class="separator:a5b323215dab19d7595317c6a5d0d6f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52565fba24ee3676bac2dfba3961bb70"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a52565fba24ee3676bac2dfba3961bb70">PSCR</a></td></tr>
<tr class="memdesc:a52565fba24ee3676bac2dfba3961bb70"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 prescaler (TIM5_PSCR)  <a href="#a52565fba24ee3676bac2dfba3961bb70">More...</a><br /></td></tr>
<tr class="separator:a52565fba24ee3676bac2dfba3961bb70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef8f25540c79f345d657122eec61643"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [15:8]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef8f25540c79f345d657122eec61643"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#acef8f25540c79f345d657122eec61643">ARRH</a></td></tr>
<tr class="memdesc:acef8f25540c79f345d657122eec61643"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value high byte (TIM5_ARRH)  <a href="#acef8f25540c79f345d657122eec61643">More...</a><br /></td></tr>
<tr class="separator:acef8f25540c79f345d657122eec61643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf48b46cc962a88482138628b2f2cd6e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a508baa83f767ffdb3b09a80870fc6b62"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a508baa83f767ffdb3b09a80870fc6b62">ARR</a>: 8</td></tr>
<tr class="memdesc:a508baa83f767ffdb3b09a80870fc6b62"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit auto-reload value [7:0]  <a href="#a508baa83f767ffdb3b09a80870fc6b62">More...</a><br /></td></tr>
<tr class="separator:a508baa83f767ffdb3b09a80870fc6b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf48b46cc962a88482138628b2f2cd6e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#abf48b46cc962a88482138628b2f2cd6e">ARRL</a></td></tr>
<tr class="memdesc:abf48b46cc962a88482138628b2f2cd6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit auto-reload value low byte (TIM5_ARRL)  <a href="#abf48b46cc962a88482138628b2f2cd6e">More...</a><br /></td></tr>
<tr class="separator:abf48b46cc962a88482138628b2f2cd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cc01266a8863a013f67a278eca3bea"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [15:8]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1cc01266a8863a013f67a278eca3bea"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#af1cc01266a8863a013f67a278eca3bea">CCR1H</a></td></tr>
<tr class="memdesc:af1cc01266a8863a013f67a278eca3bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 high byte (TIM5_CCR1H)  <a href="#af1cc01266a8863a013f67a278eca3bea">More...</a><br /></td></tr>
<tr class="separator:af1cc01266a8863a013f67a278eca3bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f1103cceb1f9b2c4e33c7e14284fa6"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:af5f3738385663b19875c6053a4aa1d80"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#af5f3738385663b19875c6053a4aa1d80">CCR1</a>: 8</td></tr>
<tr class="memdesc:af5f3738385663b19875c6053a4aa1d80"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 1 [7:0]  <a href="#af5f3738385663b19875c6053a4aa1d80">More...</a><br /></td></tr>
<tr class="separator:af5f3738385663b19875c6053a4aa1d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f1103cceb1f9b2c4e33c7e14284fa6"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a53f1103cceb1f9b2c4e33c7e14284fa6">CCR1L</a></td></tr>
<tr class="memdesc:a53f1103cceb1f9b2c4e33c7e14284fa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 1 low byte (TIM5_CCR1L)  <a href="#a53f1103cceb1f9b2c4e33c7e14284fa6">More...</a><br /></td></tr>
<tr class="separator:a53f1103cceb1f9b2c4e33c7e14284fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fdd6f7e71f65fe78b30937a88a413e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [15:8]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fdd6f7e71f65fe78b30937a88a413e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#aa1fdd6f7e71f65fe78b30937a88a413e">CCR2H</a></td></tr>
<tr class="memdesc:aa1fdd6f7e71f65fe78b30937a88a413e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 high byte (TIM5_CCR2H)  <a href="#aa1fdd6f7e71f65fe78b30937a88a413e">More...</a><br /></td></tr>
<tr class="separator:aa1fdd6f7e71f65fe78b30937a88a413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540c39d8e18a5c58b1db6515e8a0259"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a6519708591488ea351447dc78942dc79"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a6519708591488ea351447dc78942dc79">CCR2</a>: 8</td></tr>
<tr class="memdesc:a6519708591488ea351447dc78942dc79"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 2 [7:0]  <a href="#a6519708591488ea351447dc78942dc79">More...</a><br /></td></tr>
<tr class="separator:a6519708591488ea351447dc78942dc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad540c39d8e18a5c58b1db6515e8a0259"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ad540c39d8e18a5c58b1db6515e8a0259">CCR2L</a></td></tr>
<tr class="memdesc:ad540c39d8e18a5c58b1db6515e8a0259"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 2 low byte (TIM5_CCR2L)  <a href="#ad540c39d8e18a5c58b1db6515e8a0259">More...</a><br /></td></tr>
<tr class="separator:ad540c39d8e18a5c58b1db6515e8a0259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126b12aeba55baaaf22036fe3bb51de1"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a975456ed5d592e88a58d981d86b24792"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a975456ed5d592e88a58d981d86b24792">CCR3</a>: 8</td></tr>
<tr class="memdesc:a975456ed5d592e88a58d981d86b24792"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 3 [15:8]  <a href="#a975456ed5d592e88a58d981d86b24792">More...</a><br /></td></tr>
<tr class="separator:a975456ed5d592e88a58d981d86b24792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126b12aeba55baaaf22036fe3bb51de1"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#a126b12aeba55baaaf22036fe3bb51de1">CCR3H</a></td></tr>
<tr class="memdesc:a126b12aeba55baaaf22036fe3bb51de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 high byte (TIM5_CCR3H)  <a href="#a126b12aeba55baaaf22036fe3bb51de1">More...</a><br /></td></tr>
<tr class="separator:a126b12aeba55baaaf22036fe3bb51de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c386e364f1fca837b781974a4a728e"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a975456ed5d592e88a58d981d86b24792"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;<a class="el" href="struct_t_i_m5__t.html#a975456ed5d592e88a58d981d86b24792">CCR3</a>: 8</td></tr>
<tr class="memdesc:a975456ed5d592e88a58d981d86b24792"><td class="mdescLeft">&#160;</td><td class="mdescRight">16-bit capture/compare value 3 [7:0]  <a href="#a975456ed5d592e88a58d981d86b24792">More...</a><br /></td></tr>
<tr class="separator:a975456ed5d592e88a58d981d86b24792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c386e364f1fca837b781974a4a728e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m5__t.html#ab8c386e364f1fca837b781974a4a728e">CCR3L</a></td></tr>
<tr class="memdesc:ab8c386e364f1fca837b781974a4a728e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM5 16-bit capture/compare value 3 low byte (TIM5_CCR3L)  <a href="#ab8c386e364f1fca837b781974a4a728e">More...</a><br /></td></tr>
<tr class="separator:ab8c386e364f1fca837b781974a4a728e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>struct for controlling 16-Bit Timer 5 (TIM5) </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03944">3944</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1a25f10c8a00c3e95e06c5c03fe6f76a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a25f10c8a00c3e95e06c5c03fe6f76a">&#9670;&nbsp;</a></span>ARPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-reload preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03953">3953</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a508baa83f767ffdb3b09a80870fc6b62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508baa83f767ffdb3b09a80870fc6b62">&#9670;&nbsp;</a></span>ARR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> ARR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit auto-reload value [15:8] </p>
<p>16-bit auto-reload value [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04129">4129</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abf3d6b12736e0cc2322f3ad30cab1b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3d6b12736e0cc2322f3ad30cab1b6a">&#9670;&nbsp;</a></span>ARRH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit auto-reload value high byte (TIM5_ARRH) </p>

</div>
</div>
<a id="acef8f25540c79f345d657122eec61643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef8f25540c79f345d657122eec61643">&#9670;&nbsp;</a></span>ARRH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit auto-reload value high byte (TIM5_ARRH) </p>

</div>
</div>
<a id="a119fe5e1abe86e15279e8956b83f9207"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119fe5e1abe86e15279e8956b83f9207">&#9670;&nbsp;</a></span>ARRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit auto-reload value low byte (TIM5_ARRL) </p>

</div>
</div>
<a id="abf48b46cc962a88482138628b2f2cd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf48b46cc962a88482138628b2f2cd6e">&#9670;&nbsp;</a></span>ARRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   ARRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit auto-reload value low byte (TIM5_ARRL) </p>

</div>
</div>
<a id="ad85d687178cd0defcca4901c8c10cbcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85d687178cd0defcca4901c8c10cbcc">&#9670;&nbsp;</a></span>CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04091">4091</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a47af85b92b7c6dfebfb31e509e5914a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47af85b92b7c6dfebfb31e509e5914a7">&#9670;&nbsp;</a></span>CC1G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04014">4014</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a786f82f4352d8d6cd17020c14a6ee0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786f82f4352d8d6cd17020c14a6ee0f5">&#9670;&nbsp;</a></span>CC1IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03980">3980</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af991572dee03433db23951072e32ce3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af991572dee03433db23951072e32ce3e">&#9670;&nbsp;</a></span>CC1IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03992">3992</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1d21e1619a56d503d10a8f66e2fe29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d21e1619a56d503d10a8f66e2fe29f2">&#9670;&nbsp;</a></span>CC1OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1OF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 overcapture flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04004">4004</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4c47cd05a0f3e8c46f9dc73aba500059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c47cd05a0f3e8c46f9dc73aba500059">&#9670;&nbsp;</a></span>CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1P</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 1 output polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04092">4092</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a04661b216d1e723db7c426269d51e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04661b216d1e723db7c426269d51e8f3">&#9670;&nbsp;</a></span>CC1S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC1S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare 1 selection. </p>
<p>Capture 1 selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04028">4028</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aeafe470ccca1ea4c34545e39bae84128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeafe470ccca1ea4c34545e39bae84128">&#9670;&nbsp;</a></span>CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04094">4094</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a730b44d8805d024c7ad59842347d9799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730b44d8805d024c7ad59842347d9799">&#9670;&nbsp;</a></span>CC2G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04015">4015</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a4f393cf61f6e08b243f8b0c23e2e3d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f393cf61f6e08b243f8b0c23e2e3d47">&#9670;&nbsp;</a></span>CC2IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03981">3981</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acef0d6244965d131d1d1d491392092eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef0d6244965d131d1d1d491392092eb">&#9670;&nbsp;</a></span>CC2IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03993">3993</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aeb1e0cedd6607094bc43202ea0da9fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1e0cedd6607094bc43202ea0da9fd2">&#9670;&nbsp;</a></span>CC2OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2OF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 overcapture flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04005">4005</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="abb9e7029fce1cd69e7e10ebec8940994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9e7029fce1cd69e7e10ebec8940994">&#9670;&nbsp;</a></span>CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2P</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 output polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04095">4095</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7de79d1dac80e8b8ffafa028fe020ac0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7de79d1dac80e8b8ffafa028fe020ac0">&#9670;&nbsp;</a></span>CC2S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC2S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 2 selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04050">4050</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a43665a1eba3a9375b881876a8dca928f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43665a1eba3a9375b881876a8dca928f">&#9670;&nbsp;</a></span>CC3E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 output enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04102">4102</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a212ef7e8941cd9a75a2870df6b296d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212ef7e8941cd9a75a2870df6b296d48">&#9670;&nbsp;</a></span>CC3G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04016">4016</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a11ebb435f5f56695b5d4bc503098c781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11ebb435f5f56695b5d4bc503098c781">&#9670;&nbsp;</a></span>CC3IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03982">3982</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a69ba0aaf006d1fbc8da6602cb9feac17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ba0aaf006d1fbc8da6602cb9feac17">&#9670;&nbsp;</a></span>CC3IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3IF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03994">3994</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5f6c7909291d744f60cec30192ef935c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f6c7909291d744f60cec30192ef935c">&#9670;&nbsp;</a></span>CC3OF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3OF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 overcapture flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04006">4006</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa3382cd7b43194a25793ce00fe0fa533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3382cd7b43194a25793ce00fe0fa533">&#9670;&nbsp;</a></span>CC3P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3P</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 output polarity. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04103">4103</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2160e730dff8f94800ae85bd22f8d538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2160e730dff8f94800ae85bd22f8d538">&#9670;&nbsp;</a></span>CC3S</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CC3S</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare 3 selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04072">4072</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a72176e5e1c535c32bb9bfa68a96b8ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72176e5e1c535c32bb9bfa68a96b8ccd">&#9670;&nbsp;</a></span>CCER1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare enable register 1 (TIM5_CCER1) </p>

</div>
</div>
<a id="a42d43c082da36983d95b8afe5053a2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d43c082da36983d95b8afe5053a2c5">&#9670;&nbsp;</a></span>CCER1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCER1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare enable register 1 (TIM5_CCER1) </p>

</div>
</div>
<a id="aa44c2d63e9d31fb8f0b07dd416403210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44c2d63e9d31fb8f0b07dd416403210">&#9670;&nbsp;</a></span>CCER2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare enable register 2 (TIM5_CCER2) </p>

</div>
</div>
<a id="abc25194df27e5b17b5232cc76523e396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc25194df27e5b17b5232cc76523e396">&#9670;&nbsp;</a></span>CCER2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCER2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare enable register 2 (TIM5_CCER2) </p>

</div>
</div>
<a id="adba9362e5a4e6f0aa4039083c9cbe589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adba9362e5a4e6f0aa4039083c9cbe589">&#9670;&nbsp;</a></span>CCMR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 1 (TIM5_CCMR1) </p>

</div>
</div>
<a id="aa5ce8bd86697eebb82ca66fdc045a3bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5ce8bd86697eebb82ca66fdc045a3bb">&#9670;&nbsp;</a></span>CCMR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 1 (TIM5_CCMR1) </p>

</div>
</div>
<a id="a4d41693370a5de82401988e9939bbd48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d41693370a5de82401988e9939bbd48">&#9670;&nbsp;</a></span>CCMR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 2 (TIM5_CCMR2) </p>

</div>
</div>
<a id="a3353d2c6b404697a8387052667af3d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3353d2c6b404697a8387052667af3d3a">&#9670;&nbsp;</a></span>CCMR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 2 (TIM5_CCMR2) </p>

</div>
</div>
<a id="acd6aeab2ac489d7858ca032b921179ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6aeab2ac489d7858ca032b921179ce">&#9670;&nbsp;</a></span>CCMR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 3 (TIM5_CCMR3) </p>

</div>
</div>
<a id="ad9329f3f02542c12527c7013e39bf1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9329f3f02542c12527c7013e39bf1e6">&#9670;&nbsp;</a></span>CCMR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CCMR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Capture/compare mode register 3 (TIM5_CCMR3) </p>

</div>
</div>
<a id="a3fb9816c848d5499f8412def2560a104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fb9816c848d5499f8412def2560a104">&#9670;&nbsp;</a></span>CCPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCPC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare preloaded control. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03959">3959</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af5f3738385663b19875c6053a4aa1d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5f3738385663b19875c6053a4aa1d80">&#9670;&nbsp;</a></span>CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit capture/compare value 1 [15:8] </p>
<p>16-bit capture/compare value 1 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04141">4141</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7f5d1aacac2f13b7bd318de047014b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5d1aacac2f13b7bd318de047014b92">&#9670;&nbsp;</a></span>CCR1H <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 1 high byte (TIM5_CCR1H) </p>

</div>
</div>
<a id="af1cc01266a8863a013f67a278eca3bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1cc01266a8863a013f67a278eca3bea">&#9670;&nbsp;</a></span>CCR1H <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 1 high byte (TIM5_CCR1H) </p>

</div>
</div>
<a id="a8dc06634298fdbc081ead50353cf1843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc06634298fdbc081ead50353cf1843">&#9670;&nbsp;</a></span>CCR1L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 1 low byte (TIM5_CCR1L) </p>

</div>
</div>
<a id="a53f1103cceb1f9b2c4e33c7e14284fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f1103cceb1f9b2c4e33c7e14284fa6">&#9670;&nbsp;</a></span>CCR1L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR1L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 1 low byte (TIM5_CCR1L) </p>

</div>
</div>
<a id="a6519708591488ea351447dc78942dc79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6519708591488ea351447dc78942dc79">&#9670;&nbsp;</a></span>CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit capture/compare value 2 [15:8] </p>
<p>16-bit capture/compare value 2 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04153">4153</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a3e4af707965b28a5e1260d732ac8db91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4af707965b28a5e1260d732ac8db91">&#9670;&nbsp;</a></span>CCR2H <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 2 high byte (TIM5_CCR2H) </p>

</div>
</div>
<a id="aa1fdd6f7e71f65fe78b30937a88a413e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fdd6f7e71f65fe78b30937a88a413e">&#9670;&nbsp;</a></span>CCR2H <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 2 high byte (TIM5_CCR2H) </p>

</div>
</div>
<a id="a7124b2ee2c7899c85d52c5270bc29f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7124b2ee2c7899c85d52c5270bc29f8f">&#9670;&nbsp;</a></span>CCR2L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 2 low byte (TIM5_CCR2L) </p>

</div>
</div>
<a id="ad540c39d8e18a5c58b1db6515e8a0259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad540c39d8e18a5c58b1db6515e8a0259">&#9670;&nbsp;</a></span>CCR2L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR2L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 2 low byte (TIM5_CCR2L) </p>

</div>
</div>
<a id="a975456ed5d592e88a58d981d86b24792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a975456ed5d592e88a58d981d86b24792">&#9670;&nbsp;</a></span>CCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit capture/compare value 3 [15:8] </p>
<p>16-bit capture/compare value 3 [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04165">4165</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a5d319b80820dd509cf44d958449ab710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d319b80820dd509cf44d958449ab710">&#9670;&nbsp;</a></span>CCR3H <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR3H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 3 high byte (TIM5_CCR3H) </p>

</div>
</div>
<a id="a126b12aeba55baaaf22036fe3bb51de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126b12aeba55baaaf22036fe3bb51de1">&#9670;&nbsp;</a></span>CCR3H <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR3H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 3 high byte (TIM5_CCR3H) </p>

</div>
</div>
<a id="a97766f8822c1c785d9d86d3f6bd6c761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97766f8822c1c785d9d86d3f6bd6c761">&#9670;&nbsp;</a></span>CCR3L <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 3 low byte (TIM5_CCR3L) </p>

</div>
</div>
<a id="ab8c386e364f1fca837b781974a4a728e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c386e364f1fca837b781974a4a728e">&#9670;&nbsp;</a></span>CCR3L <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CCR3L</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit capture/compare value 3 low byte (TIM5_CCR3L) </p>

</div>
</div>
<a id="aa135eabba2d2ab06a3dfcd20e204582f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa135eabba2d2ab06a3dfcd20e204582f">&#9670;&nbsp;</a></span>CEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Counter enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03948">3948</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a6a7b8966748a63ca3b15dc1143f1694c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7b8966748a63ca3b15dc1143f1694c">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> CNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16-bit counter [15:8] </p>
<p>16-bit counter [7:0] </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04110">4110</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af589775395af113c554680f84c3df5ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af589775395af113c554680f84c3df5ef">&#9670;&nbsp;</a></span>CNTRH <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit counter high byte (TIM5_CNTRH) </p>

</div>
</div>
<a id="a1251d954b3363c8b0ef7443c75a81355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1251d954b3363c8b0ef7443c75a81355">&#9670;&nbsp;</a></span>CNTRH <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit counter high byte (TIM5_CNTRH) </p>

</div>
</div>
<a id="a60640fdbb692e0ca2b5a16d574f0edf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60640fdbb692e0ca2b5a16d574f0edf5">&#9670;&nbsp;</a></span>CNTRL <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit counter low byte (TIM5_CNTRL) </p>

</div>
</div>
<a id="a3d69cd27059cff1352d8dcb27c4069ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d69cd27059cff1352d8dcb27c4069ff">&#9670;&nbsp;</a></span>CNTRL <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CNTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 16-bit counter low byte (TIM5_CNTRL) </p>

</div>
</div>
<a id="a3a8f46246562c7db229b348391c9e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8f46246562c7db229b348391c9e5a0">&#9670;&nbsp;</a></span>COMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> COMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Capture/compare control update selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03961">3961</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a35d54f14e3d40a88627fe65400b2983e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d54f14e3d40a88627fe65400b2983e">&#9670;&nbsp;</a></span>CR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Control register 1 (TIM5_CR1) </p>

</div>
</div>
<a id="adfd3832e119255c54aa4f6794afafc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfd3832e119255c54aa4f6794afafc71">&#9670;&nbsp;</a></span>CR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Control register 1 (TIM5_CR1) </p>

</div>
</div>
<a id="a9e5b76c97911f0d1ca2ae8ebb768e4c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5b76c97911f0d1ca2ae8ebb768e4c2">&#9670;&nbsp;</a></span>CR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Control register 2 (TIM5_CR2) </p>

</div>
</div>
<a id="adb9ee7c09842f0d4c87c07a453f57c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9ee7c09842f0d4c87c07a453f57c6d">&#9670;&nbsp;</a></span>CR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Control register 2 (TIM5_CR2) </p>

</div>
</div>
<a id="ad2024102aebde902ae9ac064501182ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2024102aebde902ae9ac064501182ee">&#9670;&nbsp;</a></span>EGR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Event generation register (TIM5_EGR) </p>

</div>
</div>
<a id="accf3b95098fb8a297d1da3a54a71efc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accf3b95098fb8a297d1da3a54a71efc1">&#9670;&nbsp;</a></span>EGR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   EGR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Event generation register (TIM5_EGR) </p>

</div>
</div>
<a id="aedacb49f1f3f651258e0194f6fc76d3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedacb49f1f3f651258e0194f6fc76d3a">&#9670;&nbsp;</a></span>IC1F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC1F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 1 filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04039">4039</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ada38c245d766cef8dcb61d94bb8161d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada38c245d766cef8dcb61d94bb8161d6">&#9670;&nbsp;</a></span>IC1PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC1PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 1 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04038">4038</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a7e17a285899e142fce3d91a93768ede1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e17a285899e142fce3d91a93768ede1">&#9670;&nbsp;</a></span>IC2F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC2F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 2 filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04061">4061</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a2ea9aa7b0d42c9c5516059de5e39d2c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea9aa7b0d42c9c5516059de5e39d2c7">&#9670;&nbsp;</a></span>IC2PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC2PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 2 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04060">4060</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa4ec99dd7878fdab58ce92392e52873f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ec99dd7878fdab58ce92392e52873f">&#9670;&nbsp;</a></span>IC3F</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC3F</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 3 filter. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04083">4083</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a192fe1cea305fd9631409548c8e495c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a192fe1cea305fd9631409548c8e495c0">&#9670;&nbsp;</a></span>IC3PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> IC3PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input capture 3 prescaler. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04082">4082</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ab3ce9ee676012f956d016a5e78b87d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ce9ee676012f956d016a5e78b87d65">&#9670;&nbsp;</a></span>IER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Interrupt enable register (TIM5_IER) </p>

</div>
</div>
<a id="a9f55cb73ca7c604279830416d8831627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f55cb73ca7c604279830416d8831627">&#9670;&nbsp;</a></span>IER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Interrupt enable register (TIM5_IER) </p>

</div>
</div>
<a id="a963531ac18af4dd1fa9be47912cf8bd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963531ac18af4dd1fa9be47912cf8bd6">&#9670;&nbsp;</a></span>IN <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="a81876f67b752973f27f4901d8b2884f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81876f67b752973f27f4901d8b2884f7">&#9670;&nbsp;</a></span>IN <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="ad629bda3d7cde26f12ddd30493003c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad629bda3d7cde26f12ddd30493003c85">&#9670;&nbsp;</a></span>IN <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="a0dd24d357dcc1525c40f2aa8fbf05df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd24d357dcc1525c40f2aa8fbf05df3">&#9670;&nbsp;</a></span>IN <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="ab939743fd4211e9f4e75b14bb69b35e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab939743fd4211e9f4e75b14bb69b35e5">&#9670;&nbsp;</a></span>IN <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="ac2f1904e24772b68c6b7fa0c86bbfb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2f1904e24772b68c6b7fa0c86bbfb79">&#9670;&nbsp;</a></span>IN <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   IN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (input mode) </p>

</div>
</div>
<a id="a2e6f44e90aa84f0854fc74932ce16a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6f44e90aa84f0854fc74932ce16a95">&#9670;&nbsp;</a></span>MMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03963">3963</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1953b84f6a61619f4250b3fa829bbbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1953b84f6a61619f4250b3fa829bbbe0">&#9670;&nbsp;</a></span>MSM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> MSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03973">3973</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a090729f68e2b9ef131375f2d72015984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090729f68e2b9ef131375f2d72015984">&#9670;&nbsp;</a></span>OC1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC1M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 1 mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04031">4031</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aee0dbe5e3e005a7270c60577b75b9b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0dbe5e3e005a7270c60577b75b9b82">&#9670;&nbsp;</a></span>OC1PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC1PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 1 preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04030">4030</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae04507194748a39088df02964361587d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04507194748a39088df02964361587d">&#9670;&nbsp;</a></span>OC2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC2M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 2 mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04053">4053</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a282a4700eaa8aca44472de464d9eb3e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a282a4700eaa8aca44472de464d9eb3e7">&#9670;&nbsp;</a></span>OC2PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC2PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 2 preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04052">4052</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a828148891b1136d02a14a7aeee031536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828148891b1136d02a14a7aeee031536">&#9670;&nbsp;</a></span>OC3M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC3M</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 3 mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04075">4075</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a871e28593f4b295d451b3fe102146d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871e28593f4b295d451b3fe102146d4b">&#9670;&nbsp;</a></span>OC3PE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OC3PE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Output compare 3 preload enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04074">4074</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="acf3d1e5d51741ac35dd05159e43d53f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf3d1e5d51741ac35dd05159e43d53f4">&#9670;&nbsp;</a></span>OPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> OPM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One-pulse mode. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03951">3951</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="af29040841bd1f4432943037a15cfe021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29040841bd1f4432943037a15cfe021">&#9670;&nbsp;</a></span>OUT <span class="overload">[1/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a5aeef26f0c46e157773b5da9c6d5ddec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aeef26f0c46e157773b5da9c6d5ddec">&#9670;&nbsp;</a></span>OUT <span class="overload">[2/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a74ed63b1eec33a11e21e00a76340c9ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74ed63b1eec33a11e21e00a76340c9ac">&#9670;&nbsp;</a></span>OUT <span class="overload">[3/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a671998fb3caccef9ce44f9fb5ba0656e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a671998fb3caccef9ce44f9fb5ba0656e">&#9670;&nbsp;</a></span>OUT <span class="overload">[4/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a0410c5a4f49d322d48c6618ae8862dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0410c5a4f49d322d48c6618ae8862dfa">&#9670;&nbsp;</a></span>OUT <span class="overload">[5/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a29f326cd0739ed04e34dffd63ea4d649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f326cd0739ed04e34dffd63ea4d649">&#9670;&nbsp;</a></span>OUT <span class="overload">[6/6]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   OUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register (output mode) </p>

</div>
</div>
<a id="a44274c2a73e369853b32d7d10086fb8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44274c2a73e369853b32d7d10086fb8b">&#9670;&nbsp;</a></span>PSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> PSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock prescaler </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04122">4122</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8cfe7c1863512767ba63f016e92d3d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cfe7c1863512767ba63f016e92d3d67">&#9670;&nbsp;</a></span>PSCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 prescaler (TIM5_PSCR) </p>

</div>
</div>
<a id="a52565fba24ee3676bac2dfba3961bb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52565fba24ee3676bac2dfba3961bb70">&#9670;&nbsp;</a></span>PSCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   PSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 prescaler (TIM5_PSCR) </p>

</div>
</div>
<a id="a5b323215dab19d7595317c6a5d0d6f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b323215dab19d7595317c6a5d0d6f01">&#9670;&nbsp;</a></span>res</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>
<p>Reserved, forced by hardware to 0. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03952">3952</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="adc6f709338eac5effe67bf1a187ea83d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc6f709338eac5effe67bf1a187ea83d">&#9670;&nbsp;</a></span>res2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved, must be kept cleared. </p>
<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03962">3962</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a99894b9a329fc8993fe5dd222dc4739b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99894b9a329fc8993fe5dd222dc4739b">&#9670;&nbsp;</a></span>res3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> res3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03964">3964</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a99b29c57b4a24e3788ef232896647ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b29c57b4a24e3788ef232896647ca1">&#9670;&nbsp;</a></span>SMCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode control register (TIM5_SMCR) </p>

</div>
</div>
<a id="a96159ee67920ee7301ac2dc434fae701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96159ee67920ee7301ac2dc434fae701">&#9670;&nbsp;</a></span>SMCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SMCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Slave mode control register (TIM5_SMCR) </p>

</div>
</div>
<a id="a8aee8772fcc50120138ec95c28cbabc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aee8772fcc50120138ec95c28cbabc9">&#9670;&nbsp;</a></span>SMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> SMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock/trigger/slave mode selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03970">3970</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aca523bfe709d94ed682c98653fb3dc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca523bfe709d94ed682c98653fb3dc3b">&#9670;&nbsp;</a></span>SR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Status register 1 (TIM5_SR1) </p>

</div>
</div>
<a id="afb0d5112aa850d0bfa63a5d522302344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb0d5112aa850d0bfa63a5d522302344">&#9670;&nbsp;</a></span>SR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Status register 1 (TIM5_SR1) </p>

</div>
</div>
<a id="ab8ff44292700f83505b5bf8d3b7b1f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ff44292700f83505b5bf8d3b7b1f4e">&#9670;&nbsp;</a></span>SR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Status register 2 (TIM5_SR2) </p>

</div>
</div>
<a id="a5641fa9f346211b9db865a479373b045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5641fa9f346211b9db865a479373b045">&#9670;&nbsp;</a></span>SR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   SR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TIM5 Status register 2 (TIM5_SR2) </p>

</div>
</div>
<a id="a4dad1e81dd2c1ee680f1c6718042cf8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dad1e81dd2c1ee680f1c6718042cf8f">&#9670;&nbsp;</a></span>TG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04018">4018</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ac726fa713c51789cda4bb6921135fb62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac726fa713c51789cda4bb6921135fb62">&#9670;&nbsp;</a></span>TIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03984">3984</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a9e1a257dde7650e00f3ab13c0fc30968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e1a257dde7650e00f3ab13c0fc30968">&#9670;&nbsp;</a></span>TIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03996">3996</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ad1e668c5ec02fb2ddf7a6d73286f28a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1e668c5ec02fb2ddf7a6d73286f28a4">&#9670;&nbsp;</a></span>TS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> TS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Trigger selection. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03972">3972</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a1f9173caa18e2a594401adb0492d6bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f9173caa18e2a594401adb0492d6bc5">&#9670;&nbsp;</a></span>UDIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UDIS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update disable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03949">3949</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="ae8af8e3293040dc287ebb6b2d747a856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8af8e3293040dc287ebb6b2d747a856">&#9670;&nbsp;</a></span>UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update generation. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l04013">4013</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a8dfc88e5d4e806c2f0d5252efab3b772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfc88e5d4e806c2f0d5252efab3b772">&#9670;&nbsp;</a></span>UIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt enable. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03979">3979</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="a85578cbe14a06c87e9f99ac131850646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85578cbe14a06c87e9f99ac131850646">&#9670;&nbsp;</a></span>UIF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> UIF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update interrupt flag. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03991">3991</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<a id="aa928c16362c796aad8b3c4de6a0c3601"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa928c16362c796aad8b3c4de6a0c3601">&#9670;&nbsp;</a></span>URS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_t_m8_a_l.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a> URS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Update request source. </p>

<p class="definition">Definition at line <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html#l03950">3950</a> of file <a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8af_stm8s/<a class="el" href="_s_t_m8_a_f___s_t_m8_s_8h_source.html">STM8AF_STM8S.h</a></li>
<li>/home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stm8al/<a class="el" href="_s_t_m8_a_l_8h_source.html">STM8AL.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
