<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: StaticInst Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classStaticInst-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">StaticInst Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p>Base, ISA-independent static instruction class.  
 <a href="classStaticInst.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for StaticInst:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classStaticInst.png" usemap="#StaticInst_map" alt=""/>
  <map id="StaticInst_map" name="StaticInst_map">
<area href="classRefCounted.html" title="Derive from RefCounted if you want to enable reference counting of this class. " alt="RefCounted" shape="rect" coords="934,0,1191,24"/>
<area href="classArmISA_1_1ArmStaticInst.html" alt="ArmISA::ArmStaticInst" shape="rect" coords="0,112,257,136"/>
<area href="classPowerISA_1_1PowerStaticInst.html" alt="PowerISA::PowerStaticInst" shape="rect" coords="534,112,791,136"/>
<area href="classRiscvISA_1_1RiscvStaticInst.html" title="Base class for all RISC-V static instructions. " alt="RiscvISA::RiscvStaticInst" shape="rect" coords="1068,112,1325,136"/>
<area href="classSparcISA_1_1SparcStaticInst.html" title="Base class for all SPARC static instructions. " alt="SparcISA::SparcStaticInst" shape="rect" coords="1602,112,1859,136"/>
<area href="classX86ISA_1_1X86StaticInst.html" title="Base class for all X86 static instructions. " alt="X86ISA::X86StaticInst" shape="rect" coords="2136,112,2393,136"/>
<area href="classArmISA_1_1BranchEret64.html" alt="ArmISA::BranchEret64" shape="rect" coords="267,168,524,192"/>
<area href="classArmISA_1_1BranchImm64.html" alt="ArmISA::BranchImm64" shape="rect" coords="267,224,524,248"/>
<area href="classArmISA_1_1BranchImmImmReg64.html" alt="ArmISA::BranchImmImmReg64" shape="rect" coords="267,280,524,304"/>
<area href="classArmISA_1_1BranchImmReg64.html" alt="ArmISA::BranchImmReg64" shape="rect" coords="267,336,524,360"/>
<area href="classArmISA_1_1BranchReg64.html" alt="ArmISA::BranchReg64" shape="rect" coords="267,392,524,416"/>
<area href="classArmISA_1_1DataX1Reg2ImmOp.html" alt="ArmISA::DataX1Reg2ImmOp" shape="rect" coords="267,448,524,472"/>
<area href="classArmISA_1_1DataX1RegImmOp.html" alt="ArmISA::DataX1RegImmOp" shape="rect" coords="267,504,524,528"/>
<area href="classArmISA_1_1DataX1RegOp.html" alt="ArmISA::DataX1RegOp" shape="rect" coords="267,560,524,584"/>
<area href="classArmISA_1_1DataX2RegImmOp.html" alt="ArmISA::DataX2RegImmOp" shape="rect" coords="267,616,524,640"/>
<area href="classArmISA_1_1DataX2RegOp.html" alt="ArmISA::DataX2RegOp" shape="rect" coords="267,672,524,696"/>
<area href="classArmISA_1_1DataX3RegOp.html" alt="ArmISA::DataX3RegOp" shape="rect" coords="267,728,524,752"/>
<area href="classArmISA_1_1DataXCondCompImmOp.html" alt="ArmISA::DataXCondCompImmOp" shape="rect" coords="267,784,524,808"/>
<area href="classArmISA_1_1DataXCondCompRegOp.html" alt="ArmISA::DataXCondCompRegOp" shape="rect" coords="267,840,524,864"/>
<area href="classArmISA_1_1DataXCondSelOp.html" alt="ArmISA::DataXCondSelOp" shape="rect" coords="267,896,524,920"/>
<area href="classArmISA_1_1DataXERegOp.html" alt="ArmISA::DataXERegOp" shape="rect" coords="267,952,524,976"/>
<area href="classArmISA_1_1DataXImmOnlyOp.html" alt="ArmISA::DataXImmOnlyOp" shape="rect" coords="267,1008,524,1032"/>
<area href="classArmISA_1_1DataXImmOp.html" alt="ArmISA::DataXImmOp" shape="rect" coords="267,1064,524,1088"/>
<area href="classArmISA_1_1DataXSRegOp.html" alt="ArmISA::DataXSRegOp" shape="rect" coords="267,1120,524,1144"/>
<area href="classArmISA_1_1MicroOpX.html" alt="ArmISA::MicroOpX" shape="rect" coords="267,1176,524,1200"/>
<area href="classArmISA_1_1MightBeMicro64.html" alt="ArmISA::MightBeMicro64" shape="rect" coords="267,1232,524,1256"/>
<area href="classArmISA_1_1PredOp.html" title="Base class for predicated integer operations. " alt="ArmISA::PredOp" shape="rect" coords="267,1288,524,1312"/>
<area href="classArmISA_1_1SveAdrOp.html" title="ADR. " alt="ArmISA::SveAdrOp" shape="rect" coords="267,1344,524,1368"/>
<area href="classArmISA_1_1SveBinConstrPredOp.html" title="Binary, constructive, predicated SVE instruction. " alt="ArmISA::SveBinConstrPredOp" shape="rect" coords="267,1400,524,1424"/>
<area href="classArmISA_1_1SveBinDestrPredOp.html" title="Binary, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveBinDestrPredOp" shape="rect" coords="267,1456,524,1480"/>
<area href="classArmISA_1_1SveBinIdxUnpredOp.html" title="Binary, unpredicated SVE instruction. " alt="ArmISA::SveBinIdxUnpredOp" shape="rect" coords="267,1512,524,1536"/>
<area href="classArmISA_1_1SveBinImmIdxUnpredOp.html" title="Binary with immediate index, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinImmIdxUnpredOp" shape="rect" coords="267,1568,524,1592"/>
<area href="classArmISA_1_1SveBinImmPredOp.html" title="Binary with immediate, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveBinImmPredOp" shape="rect" coords="267,1624,524,1648"/>
<area href="classArmISA_1_1SveBinImmUnpredConstrOp.html" title="Binary with immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinImmUnpredConstrOp" shape="rect" coords="267,1680,524,1704"/>
<area href="classArmISA_1_1SveBinImmUnpredDestrOp.html" title="SVE vector - immediate binary operation. " alt="ArmISA::SveBinImmUnpredDestrOp" shape="rect" coords="267,1736,524,1760"/>
<area href="classArmISA_1_1SveBinUnpredOp.html" title="Binary, unpredicated SVE instruction with indexed operand. " alt="ArmISA::SveBinUnpredOp" shape="rect" coords="267,1792,524,1816"/>
<area href="classArmISA_1_1SveBinWideImmUnpredOp.html" title="Binary with wide immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveBinWideImmUnpredOp" shape="rect" coords="267,1848,524,1872"/>
<area href="classArmISA_1_1SveCmpImmOp.html" title="SVE compare-with-immediate instructions, predicated (zeroing). " alt="ArmISA::SveCmpImmOp" shape="rect" coords="267,1904,524,1928"/>
<area href="classArmISA_1_1SveCmpOp.html" title="SVE compare instructions, predicated (zeroing). " alt="ArmISA::SveCmpOp" shape="rect" coords="267,1960,524,1984"/>
<area href="classArmISA_1_1SveComplexIdxOp.html" title="SVE Complex Instructions (indexed) " alt="ArmISA::SveComplexIdxOp" shape="rect" coords="267,2016,524,2040"/>
<area href="classArmISA_1_1SveComplexOp.html" title="SVE Complex Instructions (vectors) " alt="ArmISA::SveComplexOp" shape="rect" coords="267,2072,524,2096"/>
<area href="classArmISA_1_1SveCompTermOp.html" title="Compare and terminate loop SVE instruction. " alt="ArmISA::SveCompTermOp" shape="rect" coords="267,2128,524,2152"/>
<area href="classArmISA_1_1SveContigMemSI.html" alt="ArmISA::SveContigMemSI" shape="rect" coords="267,2184,524,2208"/>
<area href="classArmISA_1_1SveContigMemSS.html" alt="ArmISA::SveContigMemSS" shape="rect" coords="267,2240,524,2264"/>
<area href="classArmISA_1_1SveDotProdIdxOp.html" title="SVE dot product instruction (indexed) " alt="ArmISA::SveDotProdIdxOp" shape="rect" coords="267,2296,524,2320"/>
<area href="classArmISA_1_1SveDotProdOp.html" title="SVE dot product instruction (vectors) " alt="ArmISA::SveDotProdOp" shape="rect" coords="267,2352,524,2376"/>
<area href="classArmISA_1_1SveElemCountOp.html" title="Element count SVE instruction. " alt="ArmISA::SveElemCountOp" shape="rect" coords="267,2408,524,2432"/>
<area href="classArmISA_1_1SveIndexIIOp.html" title="Index generation instruction, immediate operands. " alt="ArmISA::SveIndexIIOp" shape="rect" coords="267,2464,524,2488"/>
<area href="classArmISA_1_1SveIndexIROp.html" alt="ArmISA::SveIndexIROp" shape="rect" coords="267,2520,524,2544"/>
<area href="classArmISA_1_1SveIndexRIOp.html" alt="ArmISA::SveIndexRIOp" shape="rect" coords="267,2576,524,2600"/>
<area href="classArmISA_1_1SveIndexRROp.html" alt="ArmISA::SveIndexRROp" shape="rect" coords="267,2632,524,2656"/>
<area href="classArmISA_1_1SveIntCmpImmOp.html" title="Integer compare with immediate SVE instruction. " alt="ArmISA::SveIntCmpImmOp" shape="rect" coords="267,2688,524,2712"/>
<area href="classArmISA_1_1SveIntCmpOp.html" title="Integer compare SVE instruction. " alt="ArmISA::SveIntCmpOp" shape="rect" coords="267,2744,524,2768"/>
<area href="classArmISA_1_1SveMemPredFillSpill.html" alt="ArmISA::SveMemPredFillSpill" shape="rect" coords="267,2800,524,2824"/>
<area href="classArmISA_1_1SveMemVecFillSpill.html" alt="ArmISA::SveMemVecFillSpill" shape="rect" coords="267,2856,524,2880"/>
<area href="classArmISA_1_1SveOrdReducOp.html" title="SVE ordered reductions. " alt="ArmISA::SveOrdReducOp" shape="rect" coords="267,2912,524,2936"/>
<area href="classArmISA_1_1SvePartBrkOp.html" title="Partition break SVE instruction. " alt="ArmISA::SvePartBrkOp" shape="rect" coords="267,2968,524,2992"/>
<area href="classArmISA_1_1SvePartBrkPropOp.html" title="Partition break with propagation SVE instruction. " alt="ArmISA::SvePartBrkPropOp" shape="rect" coords="267,3024,524,3048"/>
<area href="classArmISA_1_1SvePredBinPermOp.html" title="Predicate binary permute instruction. " alt="ArmISA::SvePredBinPermOp" shape="rect" coords="267,3080,524,3104"/>
<area href="classArmISA_1_1SvePredCountOp.html" alt="ArmISA::SvePredCountOp" shape="rect" coords="267,3136,524,3160"/>
<area href="classArmISA_1_1SvePredCountPredOp.html" alt="ArmISA::SvePredCountPredOp" shape="rect" coords="267,3192,524,3216"/>
<area href="classArmISA_1_1SvePredLogicalOp.html" title="Predicate logical instruction. " alt="ArmISA::SvePredLogicalOp" shape="rect" coords="267,3248,524,3272"/>
<area href="classArmISA_1_1SvePredTestOp.html" title="SVE predicate test. " alt="ArmISA::SvePredTestOp" shape="rect" coords="267,3304,524,3328"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html" title="SVE unary predicate instructions with implicit destination operand. " alt="ArmISA::SvePredUnaryWImplicitDstOp" shape="rect" coords="267,3360,524,3384"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html" title="SVE unary predicate instructions with implicit source operand. " alt="ArmISA::SvePredUnaryWImplicitSrcOp" shape="rect" coords="267,3416,524,3440"/>
<area href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html" title="SVE unary predicate instructions, predicated, with implicit source operand. " alt="ArmISA::SvePredUnaryWImplicitSrcPredOp" shape="rect" coords="267,3472,524,3496"/>
<area href="classArmISA_1_1SvePtrueOp.html" title="PTRUE, PTRUES. " alt="ArmISA::SvePtrueOp" shape="rect" coords="267,3528,524,3552"/>
<area href="classArmISA_1_1SveReducOp.html" title="SVE reductions. " alt="ArmISA::SveReducOp" shape="rect" coords="267,3584,524,3608"/>
<area href="classArmISA_1_1SveSelectOp.html" title="Scalar element select SVE instruction. " alt="ArmISA::SveSelectOp" shape="rect" coords="267,3640,524,3664"/>
<area href="classArmISA_1_1SveTblOp.html" title="SVE table lookup/permute using vector of element indices (TBL) " alt="ArmISA::SveTblOp" shape="rect" coords="267,3696,524,3720"/>
<area href="classArmISA_1_1SveTerImmUnpredOp.html" title="Ternary with immediate, destructive, unpredicated SVE instruction. " alt="ArmISA::SveTerImmUnpredOp" shape="rect" coords="267,3752,524,3776"/>
<area href="classArmISA_1_1SveTerPredOp.html" title="Ternary, destructive, predicated (merging) SVE instruction. " alt="ArmISA::SveTerPredOp" shape="rect" coords="267,3808,524,3832"/>
<area href="classArmISA_1_1SveUnaryPredOp.html" title="Unary, constructive, predicated (merging) SVE instruction. " alt="ArmISA::SveUnaryPredOp" shape="rect" coords="267,3864,524,3888"/>
<area href="classArmISA_1_1SveUnaryPredPredOp.html" title="SVE unary operation on predicate (predicated) " alt="ArmISA::SveUnaryPredPredOp" shape="rect" coords="267,3920,524,3944"/>
<area href="classArmISA_1_1SveUnarySca2VecUnpredOp.html" title="Unary unpredicated scalar to vector instruction. " alt="ArmISA::SveUnarySca2VecUnpredOp" shape="rect" coords="267,3976,524,4000"/>
<area href="classArmISA_1_1SveUnaryUnpredOp.html" title="Unary, constructive, unpredicated SVE instruction. " alt="ArmISA::SveUnaryUnpredOp" shape="rect" coords="267,4032,524,4056"/>
<area href="classArmISA_1_1SveUnaryWideImmPredOp.html" title="Unary with wide immediate, constructive, predicated SVE instruction. " alt="ArmISA::SveUnaryWideImmPredOp" shape="rect" coords="267,4088,524,4112"/>
<area href="classArmISA_1_1SveUnaryWideImmUnpredOp.html" title="Unary with wide immediate, constructive, unpredicated SVE instruction. " alt="ArmISA::SveUnaryWideImmUnpredOp" shape="rect" coords="267,4144,524,4168"/>
<area href="classArmISA_1_1SveUnpackOp.html" title="SVE unpack and widen predicate. " alt="ArmISA::SveUnpackOp" shape="rect" coords="267,4200,524,4224"/>
<area href="classArmISA_1_1SveWhileOp.html" title="While predicate generation SVE instruction. " alt="ArmISA::SveWhileOp" shape="rect" coords="267,4256,524,4280"/>
<area href="classArmISA_1_1SveWImplicitSrcDstOp.html" title="SVE unary predicate instructions with implicit destination operand. " alt="ArmISA::SveWImplicitSrcDstOp" shape="rect" coords="267,4312,524,4336"/>
<area href="classDecoderFaultInst.html" alt="DecoderFaultInst" shape="rect" coords="267,4368,524,4392"/>
<area href="classFailUnimplemented.html" title="Static instruction class for unimplemented instructions that cause simulator termination. " alt="FailUnimplemented" shape="rect" coords="267,4424,524,4448"/>
<area href="classIllegalExecInst.html" title="This class is modelling instructions which are not going to be executed since they are flagged as Ill..." alt="IllegalExecInst" shape="rect" coords="267,4480,524,4504"/>
<area href="classImmOp64.html" alt="ImmOp64" shape="rect" coords="267,4536,524,4560"/>
<area href="classMcrMrcMiscInst.html" title="Certain mrc/mcr instructions act as nops or flush the pipe based on what register the instruction is ..." alt="McrMrcMiscInst" shape="rect" coords="267,4592,524,4616"/>
<area href="classMiscRegOp64.html" title="This class is implementing the Base class for a generic AArch64 instruction which is making use of sy..." alt="MiscRegOp64" shape="rect" coords="267,4648,524,4672"/>
<area href="classRegRegImmImmOp64.html" alt="RegRegImmImmOp64" shape="rect" coords="267,4704,524,4728"/>
<area href="classRegRegRegImmOp64.html" alt="RegRegRegImmOp64" shape="rect" coords="267,4760,524,4784"/>
<area href="classUnknownOp64.html" alt="UnknownOp64" shape="rect" coords="267,4816,524,4840"/>
<area href="classWarnUnimplemented.html" title="Base class for unimplemented instructions that cause a warning to be printed (but do not terminate si..." alt="WarnUnimplemented" shape="rect" coords="267,4872,524,4896"/>
<area href="classPowerISA_1_1CondLogicOp.html" title="Class for condition register logical operations. " alt="PowerISA::CondLogicOp" shape="rect" coords="801,168,1058,192"/>
<area href="classPowerISA_1_1CondMoveOp.html" title="Class for condition register move operations. " alt="PowerISA::CondMoveOp" shape="rect" coords="801,224,1058,248"/>
<area href="classPowerISA_1_1FloatOp.html" title="Base class for floating point operations. " alt="PowerISA::FloatOp" shape="rect" coords="801,280,1058,304"/>
<area href="classPowerISA_1_1IntOp.html" title="We provide a base class for integer operations and then inherit for several other classes..." alt="PowerISA::IntOp" shape="rect" coords="801,336,1058,360"/>
<area href="classPowerISA_1_1MemOp.html" title="Base class for memory operations. " alt="PowerISA::MemOp" shape="rect" coords="801,392,1058,416"/>
<area href="classPowerISA_1_1MiscOp.html" title="Class for misc operations. " alt="PowerISA::MiscOp" shape="rect" coords="801,448,1058,472"/>
<area href="classPowerISA_1_1PCDependentDisassembly.html" title="Base class for instructions whose disassembly is not purely a function of the machine instruction (i..." alt="PowerISA::PCDependentDisassembly" shape="rect" coords="801,504,1058,528"/>
<area href="classRiscvISA_1_1CompRegOp.html" title="Base class for compressed operations that work only on registers. " alt="RiscvISA::CompRegOp" shape="rect" coords="1335,168,1592,192"/>
<area href="classRiscvISA_1_1CSROp.html" title="Base class for CSR operations. " alt="RiscvISA::CSROp" shape="rect" coords="1335,224,1592,248"/>
<area href="classRiscvISA_1_1ImmOp.html" title="Base class for operations with immediates (I is the type of immediate) " alt="RiscvISA::ImmOp&lt; I &gt;" shape="rect" coords="1335,280,1592,304"/>
<area href="classRiscvISA_1_1MemInst.html" alt="RiscvISA::MemInst" shape="rect" coords="1335,336,1592,360"/>
<area href="classRiscvISA_1_1RegOp.html" title="Base class for operations that work only on registers. " alt="RiscvISA::RegOp" shape="rect" coords="1335,392,1592,416"/>
<area href="classRiscvISA_1_1RiscvMacroInst.html" title="Base class for all RISC-V Macroops. " alt="RiscvISA::RiscvMacroInst" shape="rect" coords="1335,448,1592,472"/>
<area href="classRiscvISA_1_1RiscvMicroInst.html" title="Base class for all RISC-V Microops. " alt="RiscvISA::RiscvMicroInst" shape="rect" coords="1335,504,1592,528"/>
<area href="classRiscvISA_1_1SystemOp.html" title="Base class for system operations. " alt="RiscvISA::SystemOp" shape="rect" coords="1335,560,1592,584"/>
<area href="classRiscvISA_1_1Unknown.html" title="Static instruction class for unknown (illegal) instructions. " alt="RiscvISA::Unknown" shape="rect" coords="1335,616,1592,640"/>
<area href="classSparcISA_1_1Branch.html" title="Base class for branch operations. " alt="SparcISA::Branch" shape="rect" coords="1869,168,2126,192"/>
<area href="classSparcISA_1_1FailUnimplemented.html" title="Static instruction class for unimplemented instructions that cause simulator termination. " alt="SparcISA::FailUnimplemented" shape="rect" coords="1869,224,2126,248"/>
<area href="classSparcISA_1_1FpUnimpl.html" alt="SparcISA::FpUnimpl" shape="rect" coords="1869,280,2126,304"/>
<area href="classSparcISA_1_1IntOp.html" title="Base class for integer operations. " alt="SparcISA::IntOp" shape="rect" coords="1869,336,2126,360"/>
<area href="classSparcISA_1_1Mem.html" title="Base class for memory operations. " alt="SparcISA::Mem" shape="rect" coords="1869,392,2126,416"/>
<area href="classSparcISA_1_1Nop.html" title="Nop class. " alt="SparcISA::Nop" shape="rect" coords="1869,448,2126,472"/>
<area href="classSparcISA_1_1Priv.html" title="Base class for privelege mode operations. " alt="SparcISA::Priv" shape="rect" coords="1869,504,2126,528"/>
<area href="classSparcISA_1_1SparcMacroInst.html" alt="SparcISA::SparcMacroInst" shape="rect" coords="1869,560,2126,584"/>
<area href="classSparcISA_1_1SparcMicroInst.html" alt="SparcISA::SparcMicroInst" shape="rect" coords="1869,616,2126,640"/>
<area href="classSparcISA_1_1Trap.html" title="Base class for trap instructions, or instructions that always fault. " alt="SparcISA::Trap" shape="rect" coords="1869,672,2126,696"/>
<area href="classSparcISA_1_1Unknown.html" title="Class for Unknown/Illegal instructions. " alt="SparcISA::Unknown" shape="rect" coords="1869,728,2126,752"/>
<area href="classSparcISA_1_1WarnUnimplemented.html" title="Base class for unimplemented instructions that cause a warning to be printed (but do not terminate si..." alt="SparcISA::WarnUnimplemented" shape="rect" coords="1869,784,2126,808"/>
<area href="classX86ISA_1_1MacroopBase.html" alt="X86ISA::MacroopBase" shape="rect" coords="2403,168,2660,192"/>
<area href="classX86ISA_1_1X86MicroopBase.html" alt="X86ISA::X86MicroopBase" shape="rect" coords="2403,224,2660,248"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a78875b30f05dfd3bbbb8ef799faf7659"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a> = TheISA::MaxInstSrcRegs, 
<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a> = TheISA::MaxInstDestRegs
 }</td></tr>
<tr class="separator:a78875b30f05dfd3bbbb8ef799faf7659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ce6d46a678e2cb90b5baf6fd09028e3"><td class="memItemLeft" align="right" valign="top">typedef TheISA::ExtMachInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a></td></tr>
<tr class="memdesc:a4ce6d46a678e2cb90b5baf6fd09028e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary extended machine instruction type.  <a href="#a4ce6d46a678e2cb90b5baf6fd09028e3">More...</a><br /></td></tr>
<tr class="separator:a4ce6d46a678e2cb90b5baf6fd09028e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a9771db2f6db4038da8b8e4535f685da3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9771db2f6db4038da8b8e4535f685da3">setFirstMicroop</a> ()</td></tr>
<tr class="separator:a9771db2f6db4038da8b8e4535f685da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03b4743187b4db857c1ead463c01b50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab03b4743187b4db857c1ead463c01b50">setLastMicroop</a> ()</td></tr>
<tr class="separator:ab03b4743187b4db857c1ead463c01b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a61af9ef62cdaff0c1d1cfac8a3d45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a27a61af9ef62cdaff0c1d1cfac8a3d45">setDelayedCommit</a> ()</td></tr>
<tr class="separator:a27a61af9ef62cdaff0c1d1cfac8a3d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205d6010bb036595158670f63ccfd4a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a205d6010bb036595158670f63ccfd4a6">setFlag</a> (<a class="el" href="classFlags.html">Flags</a> <a class="el" href="_2extern_8h.html#a75ba55fbba1dc7518d5c4d9709a75cdd">f</a>)</td></tr>
<tr class="separator:a205d6010bb036595158670f63ccfd4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a5ea985628d51e96ef597b94411e0bd"><td class="memItemLeft" align="right" valign="top">OpClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd">opClass</a> () const</td></tr>
<tr class="memdesc:a2a5ea985628d51e96ef597b94411e0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Operation class. Used to select appropriate function unit in issue.  <a href="#a2a5ea985628d51e96ef597b94411e0bd">More...</a><br /></td></tr>
<tr class="separator:a2a5ea985628d51e96ef597b94411e0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9c8811a17861a0986b300777326564"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a> (int i) const</td></tr>
<tr class="memdesc:a0b9c8811a17861a0986b300777326564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th destination reg.  <a href="#a0b9c8811a17861a0986b300777326564">More...</a><br /></td></tr>
<tr class="separator:a0b9c8811a17861a0986b300777326564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68494cbff467222c4911b6587a009cfa"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classRegId.html">RegId</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a> (int i) const</td></tr>
<tr class="memdesc:a68494cbff467222c4911b6587a009cfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return logical index (architectural reg num) of i'th source reg.  <a href="#a68494cbff467222c4911b6587a009cfa">More...</a><br /></td></tr>
<tr class="separator:a68494cbff467222c4911b6587a009cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33112417791c600769838cf2beccb2dc"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a33112417791c600769838cf2beccb2dc">~StaticInst</a> ()</td></tr>
<tr class="separator:a33112417791c600769838cf2beccb2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41fde2ce1e9bbfde070437faf057af8"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac41fde2ce1e9bbfde070437faf057af8">execute</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const =0</td></tr>
<tr class="separator:ac41fde2ce1e9bbfde070437faf057af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0e22a74abe34538abac6e7b8df3845"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3f0e22a74abe34538abac6e7b8df3845">initiateAcc</a> (<a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const</td></tr>
<tr class="separator:a3f0e22a74abe34538abac6e7b8df3845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d6dc224834ad683f1a3c189d63176d"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a79d6dc224834ad683f1a3c189d63176d">completeAcc</a> (<a class="el" href="classPacket.html">Packet</a> *pkt, <a class="el" href="classExecContext.html">ExecContext</a> *xc, <a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *traceData) const</td></tr>
<tr class="separator:a79d6dc224834ad683f1a3c189d63176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b6b1d5baf970022cc111373e22923d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad9b6b1d5baf970022cc111373e22923d">advancePC</a> (TheISA::PCState &amp;pcState) const =0</td></tr>
<tr class="separator:ad9b6b1d5baf970022cc111373e22923d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a133bead20d9ec3c5e4d07aaf3f4de3dd"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a133bead20d9ec3c5e4d07aaf3f4de3dd">fetchMicroop</a> (<a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a> upc) const</td></tr>
<tr class="memdesc:a133bead20d9ec3c5e4d07aaf3f4de3dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the microop that goes with a particular micropc.  <a href="#a133bead20d9ec3c5e4d07aaf3f4de3dd">More...</a><br /></td></tr>
<tr class="separator:a133bead20d9ec3c5e4d07aaf3f4de3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c8abf795e203749e802d0219d1d160"><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a> (const TheISA::PCState &amp;pc) const</td></tr>
<tr class="memdesc:a97c8abf795e203749e802d0219d1d160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target address for a PC-relative branch.  <a href="#a97c8abf795e203749e802d0219d1d160">More...</a><br /></td></tr>
<tr class="separator:a97c8abf795e203749e802d0219d1d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee56e4c63af71d25e1bfd273dfa04d4"><td class="memItemLeft" align="right" valign="top">virtual TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acee56e4c63af71d25e1bfd273dfa04d4">branchTarget</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) const</td></tr>
<tr class="memdesc:acee56e4c63af71d25e1bfd273dfa04d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the target address for an indirect branch (jump).  <a href="#acee56e4c63af71d25e1bfd273dfa04d4">More...</a><br /></td></tr>
<tr class="separator:acee56e4c63af71d25e1bfd273dfa04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c184057701c95b40b3401697ca6ce7c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0c184057701c95b40b3401697ca6ce7c">hasBranchTarget</a> (const TheISA::PCState &amp;pc, <a class="el" href="classThreadContext.html">ThreadContext</a> *tc, TheISA::PCState &amp;tgt) const</td></tr>
<tr class="memdesc:a0c184057701c95b40b3401697ca6ce7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the instruction is a control transfer, and if so, return the target address as well.  <a href="#a0c184057701c95b40b3401697ca6ce7c">More...</a><br /></td></tr>
<tr class="separator:a0c184057701c95b40b3401697ca6ce7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609c53af4b2c119921c02751d41ca338"><td class="memItemLeft" align="right" valign="top">virtual const std::string &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab=0) const</td></tr>
<tr class="memdesc:a609c53af4b2c119921c02751d41ca338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return string representation of disassembled instruction.  <a href="#a609c53af4b2c119921c02751d41ca338">More...</a><br /></td></tr>
<tr class="separator:a609c53af4b2c119921c02751d41ca338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54e50392d3cb0e68da113010f4f9edd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad54e50392d3cb0e68da113010f4f9edd">printFlags</a> (std::ostream &amp;outs, const std::string &amp;separator) const</td></tr>
<tr class="memdesc:ad54e50392d3cb0e68da113010f4f9edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Print a separator separated list of this instruction's set flag names on the given stream.  <a href="#ad54e50392d3cb0e68da113010f4f9edd">More...</a><br /></td></tr>
<tr class="separator:ad54e50392d3cb0e68da113010f4f9edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31d9a6bf6e8f9d6d1000bce82d28d8ca"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a31d9a6bf6e8f9d6d1000bce82d28d8ca">getName</a> ()</td></tr>
<tr class="memdesc:a31d9a6bf6e8f9d6d1000bce82d28d8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return name of machine instruction.  <a href="#a31d9a6bf6e8f9d6d1000bce82d28d8ca">More...</a><br /></td></tr>
<tr class="separator:a31d9a6bf6e8f9d6d1000bce82d28d8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64ab562cb395dc8b057eb5da21e53f3b"><td class="memItemLeft" align="right" valign="top">virtual size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a64ab562cb395dc8b057eb5da21e53f3b">asBytes</a> (void *buf, size_t max_size)</td></tr>
<tr class="memdesc:a64ab562cb395dc8b057eb5da21e53f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst.  <a href="#a64ab562cb395dc8b057eb5da21e53f3b">More...</a><br /></td></tr>
<tr class="separator:a64ab562cb395dc8b057eb5da21e53f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register information.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The sum of <a class="el" href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689" title="Number of floating-point destination regs. ">numFPDestRegs()</a>, <a class="el" href="classStaticInst.html#a45a2d13485764246ed5998007268093b" title="Number of integer destination regs. ">numIntDestRegs()</a>, <a class="el" href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b" title="Number of vector destination regs. ">numVecDestRegs()</a>, <a class="el" href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b" title="Number of vector element destination regs. ">numVecElemDestRegs()</a> and <a class="el" href="classStaticInst.html#a0fb6447da53826002309f73507ae3411" title="Number of predicate destination regs. ">numVecPredDestRegs()</a> equals <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f" title="Number of destination registers. ">numDestRegs()</a>.</p>
<p>The former two functions are used to track physical register usage for machines with separate int &amp; FP reg files, the next three are for machines with vector and predicate register files. </p>
</div></td></tr>
<tr class="memitem:a35d8e7517d7826b3ba6988dc6f6ec663"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663">numSrcRegs</a> () const</td></tr>
<tr class="memdesc:a35d8e7517d7826b3ba6988dc6f6ec663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of source registers.  <a href="#a35d8e7517d7826b3ba6988dc6f6ec663">More...</a><br /></td></tr>
<tr class="separator:a35d8e7517d7826b3ba6988dc6f6ec663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00777dee9811b02022022d0339b7154f"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f">numDestRegs</a> () const</td></tr>
<tr class="memdesc:a00777dee9811b02022022d0339b7154f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of destination registers.  <a href="#a00777dee9811b02022022d0339b7154f">More...</a><br /></td></tr>
<tr class="separator:a00777dee9811b02022022d0339b7154f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3230cd05498d0a8cf80a977d1675f689"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3230cd05498d0a8cf80a977d1675f689">numFPDestRegs</a> () const</td></tr>
<tr class="memdesc:a3230cd05498d0a8cf80a977d1675f689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of floating-point destination regs.  <a href="#a3230cd05498d0a8cf80a977d1675f689">More...</a><br /></td></tr>
<tr class="separator:a3230cd05498d0a8cf80a977d1675f689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45a2d13485764246ed5998007268093b"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a45a2d13485764246ed5998007268093b">numIntDestRegs</a> () const</td></tr>
<tr class="memdesc:a45a2d13485764246ed5998007268093b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of integer destination regs.  <a href="#a45a2d13485764246ed5998007268093b">More...</a><br /></td></tr>
<tr class="separator:a45a2d13485764246ed5998007268093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838e7911b052a16da9d6b5e41557358b"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a838e7911b052a16da9d6b5e41557358b">numVecDestRegs</a> () const</td></tr>
<tr class="memdesc:a838e7911b052a16da9d6b5e41557358b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of vector destination regs.  <a href="#a838e7911b052a16da9d6b5e41557358b">More...</a><br /></td></tr>
<tr class="separator:a838e7911b052a16da9d6b5e41557358b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac4684c38159326ca51b03fca7af9a8b"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aac4684c38159326ca51b03fca7af9a8b">numVecElemDestRegs</a> () const</td></tr>
<tr class="memdesc:aac4684c38159326ca51b03fca7af9a8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of vector element destination regs.  <a href="#aac4684c38159326ca51b03fca7af9a8b">More...</a><br /></td></tr>
<tr class="separator:aac4684c38159326ca51b03fca7af9a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb6447da53826002309f73507ae3411"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0fb6447da53826002309f73507ae3411">numVecPredDestRegs</a> () const</td></tr>
<tr class="memdesc:a0fb6447da53826002309f73507ae3411"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of predicate destination regs.  <a href="#a0fb6447da53826002309f73507ae3411">More...</a><br /></td></tr>
<tr class="separator:a0fb6447da53826002309f73507ae3411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4869f25570ddb40c3e3087e66d2de536"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4869f25570ddb40c3e3087e66d2de536">numCCDestRegs</a> () const</td></tr>
<tr class="memdesc:a4869f25570ddb40c3e3087e66d2de536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of coprocesor destination regs.  <a href="#a4869f25570ddb40c3e3087e66d2de536">More...</a><br /></td></tr>
<tr class="separator:a4869f25570ddb40c3e3087e66d2de536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Flag accessors.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>These functions are used to access the values of the various instruction property flags.</p>
<p>See StaticInst::Flags for descriptions of the individual flags. </p>
</div></td></tr>
<tr class="memitem:a3025b7657fc4f0133534ebdd202b5a62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a3025b7657fc4f0133534ebdd202b5a62">isNop</a> () const</td></tr>
<tr class="separator:a3025b7657fc4f0133534ebdd202b5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02711d6ac4c4c0464028b2334e167edd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a02711d6ac4c4c0464028b2334e167edd">isMemRef</a> () const</td></tr>
<tr class="separator:a02711d6ac4c4c0464028b2334e167edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6295ddfda82a32b2f2c8478ea65862"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#add6295ddfda82a32b2f2c8478ea65862">isLoad</a> () const</td></tr>
<tr class="separator:add6295ddfda82a32b2f2c8478ea65862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a8032419c82010d5bd57431f076a54"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad5a8032419c82010d5bd57431f076a54">isStore</a> () const</td></tr>
<tr class="separator:ad5a8032419c82010d5bd57431f076a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ae9a52f83feab1ad694f6c933b5293"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97ae9a52f83feab1ad694f6c933b5293">isAtomic</a> () const</td></tr>
<tr class="separator:a97ae9a52f83feab1ad694f6c933b5293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa639fd75ab3d4bff66853dbe3ebad499"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa639fd75ab3d4bff66853dbe3ebad499">isStoreConditional</a> () const</td></tr>
<tr class="separator:aa639fd75ab3d4bff66853dbe3ebad499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21d214b107277bb3d4c24f54169d0b08"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a21d214b107277bb3d4c24f54169d0b08">isInstPrefetch</a> () const</td></tr>
<tr class="separator:a21d214b107277bb3d4c24f54169d0b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97834032cc42bbf6cb101a4cf000f938"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a97834032cc42bbf6cb101a4cf000f938">isDataPrefetch</a> () const</td></tr>
<tr class="separator:a97834032cc42bbf6cb101a4cf000f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad044647a807360b192879b21eae03a8c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad044647a807360b192879b21eae03a8c">isPrefetch</a> () const</td></tr>
<tr class="separator:ad044647a807360b192879b21eae03a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a7a7fd7b256f12bf59954fd29bb2a5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a42a7a7fd7b256f12bf59954fd29bb2a5">isInteger</a> () const</td></tr>
<tr class="separator:a42a7a7fd7b256f12bf59954fd29bb2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0d1dd7e03cc8ec982d7db8b28fcf94"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aeb0d1dd7e03cc8ec982d7db8b28fcf94">isFloating</a> () const</td></tr>
<tr class="separator:aeb0d1dd7e03cc8ec982d7db8b28fcf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce1892fee8331f90d6ee579c0565e25"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#afce1892fee8331f90d6ee579c0565e25">isVector</a> () const</td></tr>
<tr class="separator:afce1892fee8331f90d6ee579c0565e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7422451981c69f589c9bc34d6f176a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac7422451981c69f589c9bc34d6f176a2">isCC</a> () const</td></tr>
<tr class="separator:ac7422451981c69f589c9bc34d6f176a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fea1d13a42fb68966922caba2647a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a628fea1d13a42fb68966922caba2647a">isControl</a> () const</td></tr>
<tr class="separator:a628fea1d13a42fb68966922caba2647a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae49dd4e5900fc2ce59b42c41ce606015"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae49dd4e5900fc2ce59b42c41ce606015">isCall</a> () const</td></tr>
<tr class="separator:ae49dd4e5900fc2ce59b42c41ce606015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaac2a3a1f8b51a608be5fec0fcd67a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aecaac2a3a1f8b51a608be5fec0fcd67a">isReturn</a> () const</td></tr>
<tr class="separator:aecaac2a3a1f8b51a608be5fec0fcd67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7536fef9633e8e96f4c3e99a178626e8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7536fef9633e8e96f4c3e99a178626e8">isDirectCtrl</a> () const</td></tr>
<tr class="separator:a7536fef9633e8e96f4c3e99a178626e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d183b0b7056612fd0218e1760f47a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae2d183b0b7056612fd0218e1760f47a2">isIndirectCtrl</a> () const</td></tr>
<tr class="separator:ae2d183b0b7056612fd0218e1760f47a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4dcf875c66744522dc3eead6a0ac8f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aec4dcf875c66744522dc3eead6a0ac8f">isCondCtrl</a> () const</td></tr>
<tr class="separator:aec4dcf875c66744522dc3eead6a0ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5158e0e0f993fd7a0ae871ab155d6a4a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5158e0e0f993fd7a0ae871ab155d6a4a">isUncondCtrl</a> () const</td></tr>
<tr class="separator:a5158e0e0f993fd7a0ae871ab155d6a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2cc60d6c0ccf4a77f37f3542a3ea8d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2cc60d6c0ccf4a77f37f3542a3ea8d2">isCondDelaySlot</a> () const</td></tr>
<tr class="separator:ad2cc60d6c0ccf4a77f37f3542a3ea8d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15cf221f6abef5e34d5bbc7a8c00667"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae15cf221f6abef5e34d5bbc7a8c00667">isThreadSync</a> () const</td></tr>
<tr class="separator:ae15cf221f6abef5e34d5bbc7a8c00667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0428d3c1aa2df55a16454a220eb4808"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae0428d3c1aa2df55a16454a220eb4808">isSerializing</a> () const</td></tr>
<tr class="separator:ae0428d3c1aa2df55a16454a220eb4808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2bb7baa2a2e61adeec7f5e06a70764b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae2bb7baa2a2e61adeec7f5e06a70764b">isSerializeBefore</a> () const</td></tr>
<tr class="separator:ae2bb7baa2a2e61adeec7f5e06a70764b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65691f4baee1c0cd3b8a8622c5f46c64"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a65691f4baee1c0cd3b8a8622c5f46c64">isSerializeAfter</a> () const</td></tr>
<tr class="separator:a65691f4baee1c0cd3b8a8622c5f46c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a690bbffa4eb8637ec43921958a62a0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5a690bbffa4eb8637ec43921958a62a0">isSquashAfter</a> () const</td></tr>
<tr class="separator:a5a690bbffa4eb8637ec43921958a62a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f71c829ce8a9fb0b7ac5ca40c1b796"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a71f71c829ce8a9fb0b7ac5ca40c1b796">isMemBarrier</a> () const</td></tr>
<tr class="separator:a71f71c829ce8a9fb0b7ac5ca40c1b796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61505fdd566f39a2e66d1b868589f1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa61505fdd566f39a2e66d1b868589f1b">isWriteBarrier</a> () const</td></tr>
<tr class="separator:aa61505fdd566f39a2e66d1b868589f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4717d148464e3a78ae27ec65e46fd1d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a4717d148464e3a78ae27ec65e46fd1d2">isNonSpeculative</a> () const</td></tr>
<tr class="separator:a4717d148464e3a78ae27ec65e46fd1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202072d973a0f03785df5ac35c85f27c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a202072d973a0f03785df5ac35c85f27c">isQuiesce</a> () const</td></tr>
<tr class="separator:a202072d973a0f03785df5ac35c85f27c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8617bbae458620467df3225ec04af433"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8617bbae458620467df3225ec04af433">isIprAccess</a> () const</td></tr>
<tr class="separator:a8617bbae458620467df3225ec04af433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f32f7c36268737636ff7c07dca557b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aa8f32f7c36268737636ff7c07dca557b">isUnverifiable</a> () const</td></tr>
<tr class="separator:aa8f32f7c36268737636ff7c07dca557b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2ce7ebc1e524cf70cf989df8bd8a71"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ace2ce7ebc1e524cf70cf989df8bd8a71">isSyscall</a> () const</td></tr>
<tr class="separator:ace2ce7ebc1e524cf70cf989df8bd8a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae4ca6f854599f3c618a003494333ec"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a8ae4ca6f854599f3c618a003494333ec">isMacroop</a> () const</td></tr>
<tr class="separator:a8ae4ca6f854599f3c618a003494333ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b24c76e188c3d64e3024c3217247856"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a0b24c76e188c3d64e3024c3217247856">isMicroop</a> () const</td></tr>
<tr class="separator:a0b24c76e188c3d64e3024c3217247856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100b2b59f2e771b0eb7daafab5713552"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a100b2b59f2e771b0eb7daafab5713552">isDelayedCommit</a> () const</td></tr>
<tr class="separator:a100b2b59f2e771b0eb7daafab5713552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e7b6deb3d16ae3a8a807422c937a55"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a18e7b6deb3d16ae3a8a807422c937a55">isLastMicroop</a> () const</td></tr>
<tr class="separator:a18e7b6deb3d16ae3a8a807422c937a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7010a5c413ff04c635dad6e296b1532b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7010a5c413ff04c635dad6e296b1532b">isFirstMicroop</a> () const</td></tr>
<tr class="separator:a7010a5c413ff04c635dad6e296b1532b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a993cc8efe1704fbc4fd733e175cce992"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a993cc8efe1704fbc4fd733e175cce992">isMicroBranch</a> () const</td></tr>
<tr class="separator:a993cc8efe1704fbc4fd733e175cce992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classRefCounted"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classRefCounted')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classRefCounted.html">RefCounted</a></td></tr>
<tr class="memitem:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a0f4d8212944ba431ea79c4fc55f093f8">RefCounted</a> ()</td></tr>
<tr class="memdesc:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">We initialize the reference count to zero and the first object to take ownership of it must increment it to one.  <a href="classRefCounted.html#a0f4d8212944ba431ea79c4fc55f093f8">More...</a><br /></td></tr>
<tr class="separator:a0f4d8212944ba431ea79c4fc55f093f8 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a5e65f84e3e6cc1c2c633b97a19d49246">~RefCounted</a> ()</td></tr>
<tr class="memdesc:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">We make the destructor virtual because we're likely to have virtual functions on reference counted objects.  <a href="classRefCounted.html#a5e65f84e3e6cc1c2c633b97a19d49246">More...</a><br /></td></tr>
<tr class="separator:a5e65f84e3e6cc1c2c633b97a19d49246 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#a675d94940b8a1a7035679133cbeb39a7">incref</a> () const</td></tr>
<tr class="memdesc:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the reference count.  <a href="classRefCounted.html#a675d94940b8a1a7035679133cbeb39a7">More...</a><br /></td></tr>
<tr class="separator:a675d94940b8a1a7035679133cbeb39a7 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classRefCounted.html#ab97228bc9c5c514aecb00e1f5d2e7d13">decref</a> () const</td></tr>
<tr class="memdesc:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decrement the reference count and destroy the object if all references are gone.  <a href="classRefCounted.html#ab97228bc9c5c514aecb00e1f5d2e7d13">More...</a><br /></td></tr>
<tr class="separator:ab97228bc9c5c514aecb00e1f5d2e7d13 inherit pub_methods_classRefCounted"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad2f509501cc362e01bc189bc49566761"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a></td></tr>
<tr class="memdesc:ad2f509501cc362e01bc189bc49566761"><td class="mdescLeft">&#160;</td><td class="mdescRight">The binary machine instruction.  <a href="#ad2f509501cc362e01bc189bc49566761">More...</a><br /></td></tr>
<tr class="separator:ad2f509501cc362e01bc189bc49566761"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a72613b9d07ecd43566ff4fac109ac689"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a72613b9d07ecd43566ff4fac109ac689">nullStaticInstPtr</a></td></tr>
<tr class="memdesc:a72613b9d07ecd43566ff4fac109ac689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a statically allocated "null" instruction object.  <a href="#a72613b9d07ecd43566ff4fac109ac689">More...</a><br /></td></tr>
<tr class="separator:a72613b9d07ecd43566ff4fac109ac689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2719eb66b678a32b90c7af0dba3469"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#acb2719eb66b678a32b90c7af0dba3469">nopStaticInstPtr</a> = new NopStaticInst</td></tr>
<tr class="memdesc:acb2719eb66b678a32b90c7af0dba3469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to a statically allocated generic "nop" instruction object.  <a href="#acb2719eb66b678a32b90c7af0dba3469">More...</a><br /></td></tr>
<tr class="separator:acb2719eb66b678a32b90c7af0dba3469"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:ac88d9c88446d669400d18194c4e478ce"><td class="memItemLeft" align="right" valign="top">virtual std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce">generateDisassembly</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, const <a class="el" href="classSymbolTable.html">SymbolTable</a> *symtab) const =0</td></tr>
<tr class="memdesc:ac88d9c88446d669400d18194c4e478ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal function to generate disassembly string.  <a href="#ac88d9c88446d669400d18194c4e478ce">More...</a><br /></td></tr>
<tr class="separator:ac88d9c88446d669400d18194c4e478ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2778e53941fac85b1be9fb0f7bd039"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a6e2778e53941fac85b1be9fb0f7bd039">StaticInst</a> (const char *_mnemonic, <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass)</td></tr>
<tr class="memdesc:a6e2778e53941fac85b1be9fb0f7bd039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor.  <a href="#a6e2778e53941fac85b1be9fb0f7bd039">More...</a><br /></td></tr>
<tr class="separator:a6e2778e53941fac85b1be9fb0f7bd039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa901bfd04ba9ff948bf5c2d566ab02e"><td class="memTemplParams" colspan="2">template&lt;typename T &gt; </td></tr>
<tr class="memitem:aaa901bfd04ba9ff948bf5c2d566ab02e"><td class="memTemplItemLeft" align="right" valign="top">size_t&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aaa901bfd04ba9ff948bf5c2d566ab02e">simpleAsBytes</a> (void *buf, size_t max_size, const T &amp;t)</td></tr>
<tr class="separator:aaa901bfd04ba9ff948bf5c2d566ab02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ae197596583d99170e6823390a040ab47"><td class="memItemLeft" align="right" valign="top">std::bitset&lt; Num_Flags &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae197596583d99170e6823390a040ab47">flags</a></td></tr>
<tr class="memdesc:ae197596583d99170e6823390a040ab47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag values for this instruction.  <a href="#ae197596583d99170e6823390a040ab47">More...</a><br /></td></tr>
<tr class="separator:ae197596583d99170e6823390a040ab47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3d218154ac8432e087a02e687578aa"><td class="memItemLeft" align="right" valign="top">OpClass&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5b3d218154ac8432e087a02e687578aa">_opClass</a></td></tr>
<tr class="memdesc:a5b3d218154ac8432e087a02e687578aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd" title="Operation class. Used to select appropriate function unit in issue. ">opClass()</a>.  <a href="#a5b3d218154ac8432e087a02e687578aa">More...</a><br /></td></tr>
<tr class="separator:a5b3d218154ac8432e087a02e687578aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecdfbe614b5f39b326d532479763067"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9ecdfbe614b5f39b326d532479763067">_numSrcRegs</a></td></tr>
<tr class="memdesc:a9ecdfbe614b5f39b326d532479763067"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663" title="Number of source registers. ">numSrcRegs()</a>.  <a href="#a9ecdfbe614b5f39b326d532479763067">More...</a><br /></td></tr>
<tr class="separator:a9ecdfbe614b5f39b326d532479763067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad50b63f8c39d57409b16d7d4dd8ff0f"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#aad50b63f8c39d57409b16d7d4dd8ff0f">_numDestRegs</a></td></tr>
<tr class="memdesc:aad50b63f8c39d57409b16d7d4dd8ff0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f" title="Number of destination registers. ">numDestRegs()</a>.  <a href="#aad50b63f8c39d57409b16d7d4dd8ff0f">More...</a><br /></td></tr>
<tr class="separator:aad50b63f8c39d57409b16d7d4dd8ff0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79c014a4247a9db72a6c0a2a14e89f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ab79c014a4247a9db72a6c0a2a14e89f2">_destRegIdx</a> [<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a>]</td></tr>
<tr class="memdesc:ab79c014a4247a9db72a6c0a2a14e89f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564" title="Return logical index (architectural reg num) of i&#39;th destination reg. ">destRegIdx()</a>.  <a href="#ab79c014a4247a9db72a6c0a2a14e89f2">More...</a><br /></td></tr>
<tr class="separator:ab79c014a4247a9db72a6c0a2a14e89f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2457d739abfa18766d0e5fad0c7a0f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegId.html">RegId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a2457d739abfa18766d0e5fad0c7a0f1c">_srcRegIdx</a> [<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a>]</td></tr>
<tr class="memdesc:a2457d739abfa18766d0e5fad0c7a0f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa" title="Return logical index (architectural reg num) of i&#39;th source reg. ">srcRegIdx()</a>.  <a href="#a2457d739abfa18766d0e5fad0c7a0f1c">More...</a><br /></td></tr>
<tr class="separator:a2457d739abfa18766d0e5fad0c7a0f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25adcfdbeb3d5c0686e7bf5445a8113"><td class="memItemLeft" align="right" valign="top">const char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad25adcfdbeb3d5c0686e7bf5445a8113">mnemonic</a></td></tr>
<tr class="memdesc:ad25adcfdbeb3d5c0686e7bf5445a8113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base mnemonic (e.g., "add").  <a href="#ad25adcfdbeb3d5c0686e7bf5445a8113">More...</a><br /></td></tr>
<tr class="separator:ad25adcfdbeb3d5c0686e7bf5445a8113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ab9f9451388a0845d467d21ebf1ff7"><td class="memItemLeft" align="right" valign="top">std::string *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7">cachedDisassembly</a></td></tr>
<tr class="memdesc:ae6ab9f9451388a0845d467d21ebf1ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338" title="Return string representation of disassembled instruction. ">disassemble()</a>).  <a href="#ae6ab9f9451388a0845d467d21ebf1ff7">More...</a><br /></td></tr>
<tr class="separator:ae6ab9f9451388a0845d467d21ebf1ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a7a9b558bd6990ad99f1e8f86d383304e"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a7a9b558bd6990ad99f1e8f86d383304e">_numFPDestRegs</a></td></tr>
<tr class="memdesc:a7a9b558bd6990ad99f1e8f86d383304e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are used to track physical register usage for machines with separate int &amp; FP reg files.  <a href="#a7a9b558bd6990ad99f1e8f86d383304e">More...</a><br /></td></tr>
<tr class="separator:a7a9b558bd6990ad99f1e8f86d383304e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69dcb83fd0c87a19690cb2c8160493e5"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a69dcb83fd0c87a19690cb2c8160493e5">_numIntDestRegs</a></td></tr>
<tr class="separator:a69dcb83fd0c87a19690cb2c8160493e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f43eb036486f160fd8fcc62bfae9fa"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ac1f43eb036486f160fd8fcc62bfae9fa">_numCCDestRegs</a></td></tr>
<tr class="separator:ac1f43eb036486f160fd8fcc62bfae9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5c64f2343dc296aa7457bfd8d78fd3c3"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a5c64f2343dc296aa7457bfd8d78fd3c3">_numVecDestRegs</a></td></tr>
<tr class="memdesc:a5c64f2343dc296aa7457bfd8d78fd3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">To use in architectures with vector register file.  <a href="#a5c64f2343dc296aa7457bfd8d78fd3c3">More...</a><br /></td></tr>
<tr class="separator:a5c64f2343dc296aa7457bfd8d78fd3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cbc185ba57281406b71353febf5c0c4"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#a9cbc185ba57281406b71353febf5c0c4">_numVecElemDestRegs</a></td></tr>
<tr class="separator:a9cbc185ba57281406b71353febf5c0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6aa1d2f84d4e34362710bb8f96cb961"><td class="memItemLeft" align="right" valign="top">int8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classStaticInst.html#ad6aa1d2f84d4e34362710bb8f96cb961">_numVecPredDestRegs</a></td></tr>
<tr class="separator:ad6aa1d2f84d4e34362710bb8f96cb961"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Base, ISA-independent static instruction class. </p>
<p>The main component of this class is the vector of flags and the associated methods for reading them. Any object that can rely solely on these flags can process instructions without being recompiled for multiple ISAs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00083">83</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a4ce6d46a678e2cb90b5baf6fd09028e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ce6d46a678e2cb90b5baf6fd09028e3">&#9670;&nbsp;</a></span>ExtMachInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef TheISA::ExtMachInst <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Binary extended machine instruction type. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00087">87</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Enumeration Documentation</h2>
<a id="a78875b30f05dfd3bbbb8ef799faf7659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78875b30f05dfd3bbbb8ef799faf7659">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2"></a>MaxInstSrcRegs&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f"></a>MaxInstDestRegs&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00089">89</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a6e2778e53941fac85b1be9fb0f7bd039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2778e53941fac85b1be9fb0f7bd039">&#9670;&nbsp;</a></span>StaticInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::StaticInst </td>
          <td>(</td>
          <td class="paramtype">const char *&#160;</td>
          <td class="paramname"><em>_mnemonic</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a>&#160;</td>
          <td class="paramname"><em>_machInst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">OpClass&#160;</td>
          <td class="paramname"><em>__opClass</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor. </p>
<p>It's important to initialize everything here to a sane default, since the decoder generally only overrides the fields that are meaningful for the particular instruction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00263">263</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a33112417791c600769838cf2beccb2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33112417791c600769838cf2beccb2dc">&#9670;&nbsp;</a></span>~StaticInst()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">StaticInst::~StaticInst </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00076">76</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad9b6b1d5baf970022cc111373e22923d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b6b1d5baf970022cc111373e22923d">&#9670;&nbsp;</a></span>advancePC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void StaticInst::advancePC </td>
          <td>(</td>
          <td class="paramtype">TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>pcState</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="debugfaults_8hh_source.html#l00057">GenericISA::M5DebugFault::advancePC()</a>, <a class="el" href="sparc_2utility_8hh_source.html#l00089">SparcISA::advancePC()</a>, <a class="el" href="x86_2utility_8hh_source.html#l00090">X86ISA::advancePC()</a>, <a class="el" href="riscv_2utility_8hh_source.html#l00172">RiscvISA::advancePC()</a>, <a class="el" href="arm_2utility_8hh_source.html#l00341">ArmISA::advancePC()</a>, <a class="el" href="minor_2decode_8cc_source.html#l00124">Minor::Decode::evaluate()</a>, and <a class="el" href="arch_2arm_2faults_8cc_source.html#l00839">ArmISA::SupervisorCall::invoke()</a>.</p>

</div>
</div>
<a id="a64ab562cb395dc8b057eb5da21e53f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64ab562cb395dc8b057eb5da21e53f3b">&#9670;&nbsp;</a></span>asBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual size_t StaticInst::asBytes </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>max_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instruction classes can override this function to return a a representation of themselves as a blob of bytes, generally assumed to be that instructions ExtMachInst. </p>
<p>buf is a buffer to hold the bytes. max_size is the size allocated for that buffer by the caller. The return value is how much data was actually put into the buffer, zero if no data was put in the buffer, or the necessary size of the buffer if there wasn't enough space. </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1ArmStaticInst.html#ac10a00fefc56d9d3f3da59fca0219360">ArmISA::ArmStaticInst</a>, <a class="el" href="classSparcISA_1_1SparcStaticInst.html#aa9bbe72178d58de873da8e6258bb5976">SparcISA::SparcStaticInst</a>, <a class="el" href="classPowerISA_1_1PowerStaticInst.html#a439f19ebc6b221abff41f9e456cbfe98">PowerISA::PowerStaticInst</a>, and <a class="el" href="classRiscvISA_1_1RiscvStaticInst.html#a1209c0518fd15f1faa9c157a6293de6d">RiscvISA::RiscvStaticInst</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00361">361</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="inst__pb__trace_8cc_source.html#l00135">Trace::InstPBTrace::traceInst()</a>.</p>

</div>
</div>
<a id="a97c8abf795e203749e802d0219d1d160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c8abf795e203749e802d0219d1d160">&#9670;&nbsp;</a></span>branchTarget() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>pc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the target address for a PC-relative branch. </p>
<p>Invalid if not a PC-relative branch (i.e. <a class="el" href="classStaticInst.html#a7536fef9633e8e96f4c3e99a178626e8">isDirectCtrl()</a> should be true). </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00107">107</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="branch64_8hh_source.html#l00053">ArmISA::BranchImm64::BranchImm64()</a>, <a class="el" href="branch64_8hh_source.html#l00157">ArmISA::BranchImmImmReg64::BranchImmImmReg64()</a>, <a class="el" href="branch64_8hh_source.html#l00133">ArmISA::BranchImmReg64::BranchImmReg64()</a>, <a class="el" href="power_2insts_2branch_8hh_source.html#l00109">PowerISA::BranchNonPCRel::BranchNonPCRel()</a>, <a class="el" href="power_2insts_2branch_8hh_source.html#l00218">PowerISA::BranchNonPCRelCond::BranchNonPCRelCond()</a>, <a class="el" href="power_2insts_2branch_8hh_source.html#l00079">PowerISA::BranchPCRel::BranchPCRel()</a>, <a class="el" href="power_2insts_2branch_8hh_source.html#l00188">PowerISA::BranchPCRelCond::BranchPCRelCond()</a>, <a class="el" href="power_2insts_2branch_8hh_source.html#l00245">PowerISA::BranchRegCond::BranchRegCond()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00580">BaseDynInst&lt; Impl &gt;::branchTarget()</a>.</p>

</div>
</div>
<a id="acee56e4c63af71d25e1bfd273dfa04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee56e4c63af71d25e1bfd273dfa04d4">&#9670;&nbsp;</a></span>branchTarget() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState StaticInst::branchTarget </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the target address for an indirect branch (jump). </p>
<p>The register value is read from the supplied thread context, so the result is valid only if the thread context is about to execute the branch in question. Invalid if not an indirect branch (i.e. <a class="el" href="classStaticInst.html#ae2d183b0b7056612fd0218e1760f47a2">isIndirectCtrl()</a> should be true). </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1BranchRegCond.html#a754d4726120383993675f3ba5180cfd4">PowerISA::BranchRegCond</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00115">115</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

</div>
</div>
<a id="a79d6dc224834ad683f1a3c189d63176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d6dc224834ad683f1a3c189d63176d">&#9670;&nbsp;</a></span>completeAcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::completeAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">Packet</a> *&#160;</td>
          <td class="paramname"><em>pkt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00282">282</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="alpha_2utility_8hh_source.html#l00108">AlphaISA::advancePC()</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="mips_2pra__constants_8hh_source.html#l00242">MipsISA::pc</a>.</p>

<p class="reference">Referenced by <a class="el" href="dyn__inst__impl_8hh_source.html#l00165">BaseO3DynInst&lt; Impl &gt;::completeAcc()</a>, and <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00878">TimingSimpleCPU::completeDataAccess()</a>.</p>

</div>
</div>
<a id="a0b9c8811a17861a0986b300777326564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9c8811a17861a0986b300777326564">&#9670;&nbsp;</a></span>destRegIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classRegId.html">RegId</a>&amp; StaticInst::destRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return logical index (architectural reg num) of i'th destination reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f" title="Number of destination registers. ">numDestRegs()</a>-1 are valid. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">216</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__record__v8_8cc_source.html#l00209">Trace::TarmacTracerRecordV8::addRegEntry()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00315">Trace::TarmacTracerRecord::addRegEntry()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00606">BaseDynInst&lt; Impl &gt;::destRegIdx()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00210">BaseO3DynInst&lt; Impl &gt;::forwardOldRegs()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00192">Minor::ExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00318">CheckerCPU::getWritableVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00349">SimpleExecContext::getWritableVecPredRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00168">Minor::ExecContext::getWritableVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00222">CheckerCPU::getWritableVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00230">SimpleExecContext::getWritableVecRegOperand()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00110">Minor::Scoreboard::markupInstDests()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00242">CheckerCPU::readVec16BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00251">CheckerCPU::readVec32BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00260">CheckerCPU::readVec64BitLaneOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00233">CheckerCPU::readVec8BitLaneOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00377">SimpleExecContext::setCCRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00384">CheckerCPU::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00424">Minor::ExecContext::setCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00208">Minor::ExecContext::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00210">SimpleExecContext::setFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00375">CheckerCPU::setFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00188">SimpleExecContext::setIntRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00200">Minor::ExecContext::setIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00366">CheckerCPU::setIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00185">BaseO3DynInst&lt; Impl &gt;::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00382">Minor::ExecContext::setMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00395">SimpleExecContext::setMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00493">CheckerCPU::setMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00311">Minor::ExecContext::setVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00330">SimpleExecContext::setVecElemOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00403">CheckerCPU::setVecElemOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00270">CheckerCPU::setVecLaneOperandT()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00278">Minor::ExecContext::setVecLaneOperandT()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00288">SimpleExecContext::setVecLaneOperandT()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00225">Minor::ExecContext::setVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00358">SimpleExecContext::setVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00412">CheckerCPU::setVecPredRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00216">Minor::ExecContext::setVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00240">SimpleExecContext::setVecRegOperand()</a>, and <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00393">CheckerCPU::setVecRegOperand()</a>.</p>

</div>
</div>
<a id="a609c53af4b2c119921c02751d41ca338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609c53af4b2c119921c02751d41ca338">&#9670;&nbsp;</a></span>disassemble()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const string &amp; StaticInst::disassemble </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&#160;</td>
          <td class="paramname"><em>symtab</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return string representation of disassembled instruction. </p>
<p>The default version of this function will call the internal virtual <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string. ">generateDisassembly()</a> function to get the string, then cache it in <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()). ">cachedDisassembly</a>. If the disassembly should not be cached, this function should be overridden directly. </p>

<p>Reimplemented in <a class="el" href="classPowerISA_1_1PCDependentDisassembly.html#a9eb091cbca0c903d11b274e7bac30e0b">PowerISA::PCDependentDisassembly</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00123">123</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00218">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="base__dyn__inst__impl_8hh_source.html#l00186">BaseDynInst&lt; Impl &gt;::dump()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00203">Minor::FUPipeline::findTiming()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00137">X86ISA::PageFault::invoke()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00843">Trace::TarmacParserRecord::printMismatchHeader()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>, and <a class="el" href="dyn__inst__impl_8hh_source.html#l00069">BaseO3DynInst&lt; Impl &gt;::~BaseO3DynInst()</a>.</p>

</div>
</div>
<a id="ac41fde2ce1e9bbfde070437faf057af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41fde2ce1e9bbfde070437faf057af8">&#9670;&nbsp;</a></span>execute()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::execute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classArmISA_1_1SveIndexedMemSV.html#af8582a35a4bfc0ddd40276d0154f2712">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classMcrMrcImplDefined.html#a0be3347e795d371d557e1e4e6fbd3583">McrMrcImplDefined</a>, <a class="el" href="classArmISA_1_1SveIndexedMemVI.html#ac131aa680333c9d2b3fad1ceab3545d4">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classMcrMrcMiscInst.html#a3bc8264f7841ffcd1d69a74e3ec64b04">McrMrcMiscInst</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a30f4baecabf45d44794799481867fb88">ArmISA::PredMacroOp</a>, <a class="el" href="classArmISA_1_1SveStStructSI.html#a99bd356e9d7f45886494aaaa5b50701b">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveLdStructSI.html#a10b039ef2f70f0e817cba0ba8e85f6c9">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classMiscRegImplDefined64.html#adf597e84b75f1619c1eaa742345d5db2">MiscRegImplDefined64</a>, <a class="el" href="classArmISA_1_1SveStStructSS.html#a9f6f44fada778f79ab855c3461d202cd">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classIllegalExecInst.html#a91da0df0839e475397cbf11b74255b5a">IllegalExecInst</a>, <a class="el" href="classWarnUnimplemented.html#af65bf384ed669866ce0b3c0a86282fc6">WarnUnimplemented</a>, <a class="el" href="classRiscvISA_1_1RiscvMacroInst.html#a5296ea47806a31ede019480c3071d125">RiscvISA::RiscvMacroInst</a>, <a class="el" href="classSparcISA_1_1WarnUnimplemented.html#a4b47e0434fa5b503e4f0583b07624bab">SparcISA::WarnUnimplemented</a>, <a class="el" href="classArmISA_1_1SveLdStructSS.html#a27d7ff3eada44fff6ee885a788410082">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classFailUnimplemented.html#a02edb43ca0f2a6803e31958d48de0861">FailUnimplemented</a>, <a class="el" href="classSparcISA_1_1SparcMacroInst.html#ad118e59b8e9e0f6c18d4b65dad6e0676">SparcISA::SparcMacroInst</a>, <a class="el" href="classSparcISA_1_1FailUnimplemented.html#af9be7f9fd10f742c329fa82fdb48d027">SparcISA::FailUnimplemented</a>, <a class="el" href="classRiscvISA_1_1Unknown.html#a5e35599dddd8732ee2091fc033183149">RiscvISA::Unknown</a>, <a class="el" href="classDecoderFaultInst.html#aaa50e9d7343c603592e12c6886c9a8c5">DecoderFaultInst</a>, <a class="el" href="classSparcISA_1_1Nop.html#a0e5e7733a86dad44e91b563359e61fb1">SparcISA::Nop</a>, <a class="el" href="classRiscvISA_1_1MemFenceMicro.html#ac1437b5a576828725700179b752fcb11">RiscvISA::MemFenceMicro</a>, and <a class="el" href="classSparcISA_1_1Unknown.html#aa0acef8129dc7bb1709b5df45af4a4d7">SparcISA::Unknown</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00774">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="dyn__inst__impl_8hh_source.html#l00129">BaseO3DynInst&lt; Impl &gt;::execute()</a>, <a class="el" href="misc64_8hh_source.html#l00215">MiscRegImplDefined64::MiscRegImplDefined64()</a>, and <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00633">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a id="a133bead20d9ec3c5e4d07aaf3f4de3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a133bead20d9ec3c5e4d07aaf3f4de3dd">&#9670;&nbsp;</a></span>fetchMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> StaticInst::fetchMicroop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a>&#160;</td>
          <td class="paramname"><em>upc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the microop that goes with a particular micropc. </p>
<p>This should only be defined/used in macroops which will contain microops </p>

<p>Reimplemented in <a class="el" href="classArmISA_1_1PredMacroOp.html#a891d392654833e49edcc7a7adcfca8ec">ArmISA::PredMacroOp</a>, <a class="el" href="classArmISA_1_1Memory.html#a586482ae013411a9a004a0c545f1edd9">ArmISA::Memory</a>, <a class="el" href="classArmISA_1_1SrsOp.html#a03de960757d430b908d0305f887b009d">ArmISA::SrsOp</a>, <a class="el" href="classArmISA_1_1Memory64.html#af90f6f2bfb351793db4ef131443315d2">ArmISA::Memory64</a>, <a class="el" href="classArmISA_1_1RfeOp.html#a39cba100160a5c3a7133d7d104403393">ArmISA::RfeOp</a>, <a class="el" href="classRiscvISA_1_1RiscvMacroInst.html#aaa711aa2d47ede751232355a49b56913">RiscvISA::RiscvMacroInst</a>, <a class="el" href="classX86ISA_1_1MacroopBase.html#a9d9f8e82b6ee6e546494fd34628a4291">X86ISA::MacroopBase</a>, and <a class="el" href="classSparcISA_1_1SparcMacroInst.html#a34e7c5ad660c18fd6aab0316df55e86c">SparcISA::SparcMacroInst</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00100">100</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2decode_8cc_source.html#l00124">Minor::Decode::evaluate()</a>, <a class="el" href="fetch__impl_8hh_source.html#l01158">DefaultFetch&lt; Impl &gt;::fetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>, and <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>.</p>

</div>
</div>
<a id="ac88d9c88446d669400d18194c4e478ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac88d9c88446d669400d18194c4e478ce">&#9670;&nbsp;</a></span>generateDisassembly()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual std::string StaticInst::generateDisassembly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classSymbolTable.html">SymbolTable</a> *&#160;</td>
          <td class="paramname"><em>symtab</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Internal function to generate disassembly string. </p>

<p>Implemented in <a class="el" href="classArmISA_1_1FpRegRegRegImmOp.html#a6a1d6b58268c8cc556e254edadadc166">ArmISA::FpRegRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegRegOp.html#aeaa05b7265a39f611d81245950823aa6">ArmISA::FpRegRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegCondOp.html#a2e61c01031d88f99ad443a05069eb887">ArmISA::FpRegRegRegCondOp</a>, <a class="el" href="classArmISA_1_1FpRegRegRegOp.html#afa452099694ce83e157e6614f9d7560b">ArmISA::FpRegRegRegOp</a>, <a class="el" href="classArmISA_1_1FpRegRegImmOp.html#af2ac0dac088b8773f0c1657d6ab134cd">ArmISA::FpRegRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegImmOp.html#adf2639715a84be8616a124384ee2f92b">ArmISA::FpRegImmOp</a>, <a class="el" href="classArmISA_1_1FpRegRegOp.html#aba20fc8fb008b17f9f0a05cc77ec3445">ArmISA::FpRegRegOp</a>, <a class="el" href="classArmISA_1_1FpCondSelOp.html#a4e9047a1e9a8bda4d703ea334f55e16f">ArmISA::FpCondSelOp</a>, <a class="el" href="classArmISA_1_1FpCondCompRegOp.html#a2c263b355d13d8fbc5848f07b6a25a3c">ArmISA::FpCondCompRegOp</a>, <a class="el" href="classArmISA_1_1SveComplexIdxOp.html#a6e6b1ed80b76fef04b4adb3b2f305532">ArmISA::SveComplexIdxOp</a>, <a class="el" href="classArmISA_1_1SveComplexOp.html#adf8f01980c0a8a1457fc45cf0cd0290d">ArmISA::SveComplexOp</a>, <a class="el" href="classArmISA_1_1SveDotProdOp.html#a3bc969ee50e1922e1d0d430dbdbf35dd">ArmISA::SveDotProdOp</a>, <a class="el" href="classArmISA_1_1SveDotProdIdxOp.html#ae2bbaca290a0574c902b5f16c227ae04">ArmISA::SveDotProdIdxOp</a>, <a class="el" href="classArmISA_1_1SveUnarySca2VecUnpredOp.html#ab8ae9774096a7e44441ed25b514ad8cc">ArmISA::SveUnarySca2VecUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmIdxUnpredOp.html#abbe8a75e7c37a56bbf023c75e62c6bad">ArmISA::SveBinImmIdxUnpredOp</a>, <a class="el" href="classArmISA_1_1SveBinImmUnpredDestrOp.html#a0fc8e3be1625aeebcf98f68229a014f9">ArmISA::SveBinImmUnpredDestrOp</a>, <a class="el" href="classArmISA_1_1SveWImplicitSrcDstOp.html#a501ba3e5f5a1d9dd63766847b73712a5">ArmISA::SveWImplicitSrcDstOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitDstOp.html#a0916cc2d5e8a93153c01fe2735414aaa">ArmISA::SvePredUnaryWImplicitDstOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcPredOp.html#aac500c758f7dab38925a1e0fd174e4d7">ArmISA::SvePredUnaryWImplicitSrcPredOp</a>, <a class="el" href="classArmISA_1_1SvePredUnaryWImplicitSrcOp.html#a90d79b8e0651f805c244f2d319d6fbec">ArmISA::SvePredUnaryWImplicitSrcOp</a>, <a class="el" href="classArmISA_1_1SvePredTestOp.html#af4828a1192277fbb4e0278904ecbfd79">ArmISA::SvePredTestOp</a>, <a class="el" href="classArmISA_1_1SveUnpackOp.html#a4e24f3adf56ee5c383dd08454acb11ac">ArmISA::SveUnpackOp</a>, <a class="el" href="classArmISA_1_1SveTblOp.html#aca24c3f09771e2f61ec83345edf3a754">ArmISA::SveTblOp</a>, <a class="el" href="classArmISA_1_1SveUnaryPredPredOp.html#ad93e8457a2015fd6cb1ccb49a09c111e">ArmISA::SveUnaryPredPredOp</a>, <a class="el" href="classArmISA_1_1SveSelectOp.html#a9f75ef25a23790da1a21185e630f1165">ArmISA::SveSelectOp</a>, <a class="el" href="classArmISA_1_1SvePartBrkPropOp.html#ad9e7ec91e5b7b967803898782863eba7">ArmISA::SvePartBrkPropOp</a>, <a class="el" href="classArmISA_1_1SvePartBrkOp.html#a9730a3e325d2c05993d4b57ae8cb5db1">ArmISA::SvePartBrkOp</a>, <a class="el" href="classArmISA_1_1SveElemCountOp.html#aa72e45801a49fbb86c130f679978a0a6">ArmISA::SveElemCountOp</a>, <a class="el" href="classArmISA_1_1SveAdrOp.html#a3d64fdf2a81b39526fe0d30d72e981dd">ArmISA::SveAdrOp</a>, <a class="el" href="classArmISA_1_1SveIntCmpImmOp.html#ac657fbf4260661f57df56ce22905ecf9">ArmISA::SveIntCmpImmOp</a>, <a class="el" href="classArmISA_1_1SveIndexedMemSV.html#ac37950e91137eafdf752721277551da7">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classArmISA_1_1SveIntCmpOp.html#a583ea9449b19fa409bf36edcb050a099">ArmISA::SveIntCmpOp</a>, <a class="el" href="classArmISA_1_1SvePtrueOp.html#abc12f6d37d8e61c34f9d822c26bb7e23">ArmISA::SvePtrueOp</a>, <a class="el" href="classArmISA_1_1SveOrdReducOp.html#a5e7a075165a3d21f199d6a4963613fcf">ArmISA::SveOrdReducOp</a>, <a class="el" href="classArmISA_1_1SveReducOp.html#a910ed9af65f60413baf198e2fa1727ef">ArmISA::SveReducOp</a>, <a class="el" href="classArmISA_1_1SveTerImmUnpredOp.html#accab522f1213e2a4f56d3cec64735909">ArmISA::SveTerImmUnpredOp</a>, <a class="el" href="classArmISA_1_1SveTerPredOp.html#a03a38380bfd0212f6618f84cc819b869">ArmISA::SveTerPredOp</a>, <a class="el" href="classArmISA_1_1MicroMemPairOp.html#a95164a38e897f3c36bc236a4505c1d58">ArmISA::MicroMemPairOp</a>, <a class="el" href="classMcrMrcImplDefined.html#a87031a6f5f72733608923820907b9524">McrMrcImplDefined</a>, <a class="el" href="classArmISA_1_1SveIndexedMemVI.html#a11b6daf671dcf278aba3c2bb58210361">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;</a>, <a class="el" href="classArmISA_1_1SveCmpImmOp.html#a1ac2d21ab6cd7db9b920a75235746799">ArmISA::SveCmpImmOp</a>, <a class="el" href="classArmISA_1_1MicroMemOp.html#af486047276cc263616a8e19c413227fe">ArmISA::MicroMemOp</a>, <a class="el" href="classMcrMrcMiscInst.html#a89c619f301faa494ed98cce7c6671372">McrMrcMiscInst</a>, <a class="el" href="classArmISA_1_1SveCmpOp.html#af6aa918073e0f541dffe127e6575e99d">ArmISA::SveCmpOp</a>, <a class="el" href="classArmISA_1_1SvePredBinPermOp.html#a19b3c10ec42f2afdffe10fba4e7666bd">ArmISA::SvePredBinPermOp</a>, <a class="el" href="classArmISA_1_1PredMacroOp.html#a0060e29aa974c5c9188ab53992f4e23e">ArmISA::PredMacroOp</a>, <a class="el" href="classUnknownOp.html#aa3e0e2becc19580db7c9645b1d106cb3">UnknownOp</a>, <a class="el" href="classArmISA_1_1SvePredLogicalOp.html#ae5057c6e69ce8642dc484bd2210701ec">ArmISA::SvePredLogicalOp</a>, <a class="el" href="classArmISA_1_1MicroIntRegXOp.html#ab9899e83e278e9098e6a94b44f8453ff">ArmISA::MicroIntRegXOp</a>, <a class="el" href="classRegImmRegShiftOp.html#a8039585b53fd47b7bec0c292a728eace">RegImmRegShiftOp</a>, <a class="el" href="classArmISA_1_1SveBinIdxUnpredOp.html#abe6475155afc55cba6a5921e1cd592d5">ArmISA::SveBinIdxUnpredOp</a>, <a class="el" href="classArmISA_1_1MicroIntOp.html#af3eb4339271fed03585a56ea687da10a">ArmISA::MicroIntOp</a>, <a class="el" href="classRegRegImmImmOp.html#a796f05dd9a4cae90cb377992c8e5fc45">RegRegImmImmOp</a>, <a class="el" href="classArmISA_1_1SveBinUnpredOp.html#a6ed4077f21944ebd68762bcdfb6ab0c2">ArmISA::SveBinUnpredOp</a>, <a class="el" href="classArmISA_1_1DataRegRegOp.html#ac4df10d8f59f4d53e88405de3205e360">ArmISA::DataRegRegOp</a>, <a class="el" href="classArmISA_1_1MicroIntImmXOp.html#a1e56813f64d6e02be10f57c7a2cef88b">ArmISA::MicroIntImmXOp</a>, <a class="el" href="classRegImmImmOp.html#a3fa2270052e14cbf1b434359dc94bcbe">RegImmImmOp</a>, <a class="el" href="classArmISA_1_1SveBinConstrPredOp.html#a3c83a0b5e3f7eb2aef81cd5cb23e825e">ArmISA::SveBinConstrPredOp</a>, <a class="el" href="classArmISA_1_1SveStStructSI.html#aa1687662b7f2c575fc73a0259b49ba32">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1DataRegOp.html#a2b79bd98ab47c424a3ef18bd5898826a">ArmISA::DataRegOp</a>, <a class="el" href="classArmISA_1_1MicroIntImmOp.html#ae7cf516c93a2baafd9c753e8d1daaadc">ArmISA::MicroIntImmOp</a>, <a class="el" href="classRegMiscRegImmOp.html#afcfd4c1f2b2f7e7d38183e631866a419">RegMiscRegImmOp</a>, <a class="el" href="classArmISA_1_1SveBinDestrPredOp.html#a99f1fda371c13841ceca2f4aa1371739">ArmISA::SveBinDestrPredOp</a>, <a class="el" href="classArmISA_1_1DataImmOp.html#a2914d62e11899d966313ad920c3b2243">ArmISA::DataImmOp</a>, <a class="el" href="classArmISA_1_1SveBinWideImmUnpredOp.html#a80dfa4a734759f22eab591065cbe7b85">ArmISA::SveBinWideImmUnpredOp</a>, <a class="el" href="classMiscRegRegImmOp.html#aaf05323932052a321530756890ebff30">MiscRegRegImmOp</a>, <a class="el" href="classArmISA_1_1MicroIntMov.html#a98f94085ccd8105618e9fef44d761d8e">ArmISA::MicroIntMov</a>, <a class="el" href="classArmISA_1_1PredIntOp.html#ae1a65a027cc823fe7cf6204594727605">ArmISA::PredIntOp</a>, <a class="el" href="classArmISA_1_1SveBinImmPredOp.html#a629654a61520762f9fe4206e7f024181">ArmISA::SveBinImmPredOp</a>, <a class="el" href="classRegRegImmOp.html#af32367ae661a46dfa49033042ccb07d6">RegRegImmOp</a>, <a class="el" href="classArmISA_1_1MicroSetPCCPSR.html#a4fc34c98352add6b40cd2c76cca534b8">ArmISA::MicroSetPCCPSR</a>, <a class="el" href="classArmISA_1_1DataXCondSelOp.html#a88897092a2b81b1d44c93bae62b497c2">ArmISA::DataXCondSelOp</a>, <a class="el" href="classArmISA_1_1MemoryLiteral64.html#ae20943bb28bcacea71b05f3ca4995247">ArmISA::MemoryLiteral64</a>, <a class="el" href="classArmISA_1_1SveBinImmUnpredConstrOp.html#a216ad864fcf1e6e92b1df16c222bf38c">ArmISA::SveBinImmUnpredConstrOp</a>, <a class="el" href="classPowerISA_1_1BranchRegCond.html#a8b7fab0a31ff6a1efa251d585dbad117">PowerISA::BranchRegCond</a>, <a class="el" href="classArmISA_1_1PredImmOp.html#ae77290c2591830068f75d17e7f8364eb">ArmISA::PredImmOp</a>, <a class="el" href="classRegRegRegOp.html#aa945539b0ed5d957862da6ba74e4bf64">RegRegRegOp</a>, <a class="el" href="classArmISA_1_1MemoryEx64.html#a50cc36a133b06a4cc00b39aadf987c1a">ArmISA::MemoryEx64</a>, <a class="el" href="classArmISA_1_1DataXCondCompRegOp.html#af40767301ea4631688dec212428a1b8b">ArmISA::DataXCondCompRegOp</a>, <a class="el" href="classArmISA_1_1SveLdStructSI.html#acbca4dbd09c9ac5ecb149eddb680108d">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classArmISA_1_1SveUnaryWideImmPredOp.html#ac62eba9d958c943621b39110038bf763">ArmISA::SveUnaryWideImmPredOp</a>, <a class="el" href="classArmISA_1_1MemoryRaw64.html#a6c306a6c804dec3a3697c6638948689f">ArmISA::MemoryRaw64</a>, <a class="el" href="classRegRegRegRegOp.html#a15f386425d948abc4ee2e001ab917ee2">RegRegRegRegOp</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRelCond.html#a303a2960f5b00037078cdc6115a1913c">PowerISA::BranchNonPCRelCond</a>, <a class="el" href="classMiscRegImplDefined64.html#a65ee90802dc3542f06b53114e1a19047">MiscRegImplDefined64</a>, <a class="el" href="classArmISA_1_1DataXCondCompImmOp.html#ac5e724aab8fde4f1117c9773dab6ff41">ArmISA::DataXCondCompImmOp</a>, <a class="el" href="classArmISA_1_1MemoryReg64.html#a8f767d750330006c394bd39abbc7dd51">ArmISA::MemoryReg64</a>, <a class="el" href="classArmISA_1_1SveUnaryWideImmUnpredOp.html#a4f1c96b76cbd683bca91500f683fd9c7">ArmISA::SveUnaryWideImmUnpredOp</a>, <a class="el" href="classRegRegRegImmOp.html#ab51305fe900bc438b380e4e58e68fa9f">RegRegRegImmOp</a>, <a class="el" href="classArmISA_1_1DataX3RegOp.html#a297f516a637f23430f396b9f4b15c392">ArmISA::DataX3RegOp</a>, <a class="el" href="classArmISA_1_1SveUnaryUnpredOp.html#aeb0e5ad7ba100fa84780d4ddf7f8c600">ArmISA::SveUnaryUnpredOp</a>, <a class="el" href="classArmISA_1_1MemoryPostIndex64.html#a81ca2159ad0fc3a72a73582ec8b741ef">ArmISA::MemoryPostIndex64</a>, <a class="el" href="classPowerISA_1_1BranchPCRelCond.html#a68effed4e362ce8428d23773eb41a85a">PowerISA::BranchPCRelCond</a>, <a class="el" href="classRegMiscRegImmOp64.html#afd5a741b17ac16e13d8779b0ed383fd4">RegMiscRegImmOp64</a>, <a class="el" href="classArmISA_1_1ArmStaticInst.html#a2b949b20644edba3a5af9c22410ab872">ArmISA::ArmStaticInst</a>, <a class="el" href="classRegImmRegOp.html#a1388a156f68ac5272155c3c7020c9370">RegImmRegOp</a>, <a class="el" href="classArmISA_1_1DataX2RegImmOp.html#abf1d5aadd015a6e1cfb4c557906f69c0">ArmISA::DataX2RegImmOp</a>, <a class="el" href="classArmISA_1_1SveUnaryPredOp.html#a35de088aa9859dac45df9ccae4c2017f">ArmISA::SveUnaryPredOp</a>, <a class="el" href="classArmISA_1_1MemoryPreIndex64.html#a5c55e29f2d41a3c8659b5869ce8bfd71">ArmISA::MemoryPreIndex64</a>, <a class="el" href="classMiscRegRegImmOp64.html#a20e893980b4240f7b09d140ef2cad28a">MiscRegRegImmOp64</a>, <a class="el" href="classRegRegOp.html#a5f30b5213f7dbde0bebf5817c975bce9">RegRegOp</a>, <a class="el" href="classArmISA_1_1MemoryDImmEx64.html#a088ccb44f6e6fb96f093f28aec1f784e">ArmISA::MemoryDImmEx64</a>, <a class="el" href="classArmISA_1_1SveCompTermOp.html#ac83642530b83975cbc37057e20ff532c">ArmISA::SveCompTermOp</a>, <a class="el" href="classArmISA_1_1DataX2RegOp.html#a4737e167cfb2f699f1159a2383c769c9">ArmISA::DataX2RegOp</a>, <a class="el" href="classPowerISA_1_1IntRotateOp.html#ad2f37fb55c2f41116724adcccee6e3fa">PowerISA::IntRotateOp</a>, <a class="el" href="classArmISA_1_1BranchImmImmReg64.html#aec5b9ae6d1837b440bd29385da058504">ArmISA::BranchImmImmReg64</a>, <a class="el" href="classArmISA_1_1SveStStructSS.html#a1253931d32282c400124812970b123fe">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;</a>, <a class="el" href="classMiscRegImmOp64.html#aafecd85183cfb5cda8d07ceeaf883eb6">MiscRegImmOp64</a>, <a class="el" href="classArmISA_1_1SveWhileOp.html#a600db2d6cd026788a21a9180522bb170">ArmISA::SveWhileOp</a>, <a class="el" href="classRegImmOp.html#aef8883536536989aed0eb5632ced59ea">RegImmOp</a>, <a class="el" href="classArmISA_1_1DataX1Reg2ImmOp.html#ab68c8ed96c4638807334af009b046358">ArmISA::DataX1Reg2ImmOp</a>, <a class="el" href="classArmISA_1_1MemoryDImm64.html#ab112d3a4516e4ed92391cdbddba0236a">ArmISA::MemoryDImm64</a>, <a class="el" href="classArmISA_1_1SrsOp.html#ad48dd20f4d35342b21e88d88089baf74">ArmISA::SrsOp</a>, <a class="el" href="classX86ISA_1_1LdStSplitOp.html#a8ec2c4bdb0190dc37709b4ba94630ea0">X86ISA::LdStSplitOp</a>, <a class="el" href="classArmISA_1_1SvePredCountPredOp.html#a630d9a6af3fc9def8985ea6e3bd511a5">ArmISA::SvePredCountPredOp</a>, <a class="el" href="classImmOp.html#a78f3808bce58b547acd6ac620b7a4973">ImmOp</a>, <a class="el" href="classArmISA_1_1SveContigMemSI.html#a0b46159a185adc03da413ce11f7c4f6c">ArmISA::SveContigMemSI</a>, <a class="el" href="classPowerISA_1_1FloatOp.html#a125cfecef6eb198fe5b79ec9c661907e">PowerISA::FloatOp</a>, <a class="el" href="classArmISA_1_1MemoryImm64.html#ae6532f87346c870f9e594a57eaf673fd">ArmISA::MemoryImm64</a>, <a class="el" href="classArmISA_1_1BranchImmReg64.html#a8461af948d4362fe4f378f0ca594702a">ArmISA::BranchImmReg64</a>, <a class="el" href="classArmISA_1_1DataX1RegImmOp.html#aea58f578bedc4599480d9328cc2e524e">ArmISA::DataX1RegImmOp</a>, <a class="el" href="classPowerISA_1_1IntShiftOp.html#a0b109be220450a852987aeb326c7e32f">PowerISA::IntShiftOp</a>, <a class="el" href="classMcrrOp.html#a2edd8624aeb1f2cb7fdd0c3332e0604e">McrrOp</a>, <a class="el" href="classArmISA_1_1SvePredCountOp.html#a699187f97f7390727fd29dfc719decd7">ArmISA::SvePredCountOp</a>, <a class="el" href="classX86ISA_1_1MediaOpImm.html#a8ef039ca2dd339ecf858122afb60e89e">X86ISA::MediaOpImm</a>, <a class="el" href="classArmISA_1_1DataX1RegOp.html#a49f6bb85fd70c72d4e827795fd7a3e20">ArmISA::DataX1RegOp</a>, <a class="el" href="classSparcISA_1_1SetHi.html#ac455fd1198a3ae3dc7bedc0092e925e9">SparcISA::SetHi</a>, <a class="el" href="classPowerISA_1_1BranchNonPCRel.html#aaadac1825dc8c57839b5c12b533c51e5">PowerISA::BranchNonPCRel</a>, <a class="el" href="classArmISA_1_1SveContigMemSS.html#a846d405230c4a030ff357b76f51905ef">ArmISA::SveContigMemSS</a>, <a class="el" href="classArmISA_1_1BranchEret64.html#a750a3de786701326999440dac667d283">ArmISA::BranchEret64</a>, <a class="el" href="classArmISA_1_1BranchRegReg.html#a2a4cf5cf8ebb7d7ce9e563534cc75e22">ArmISA::BranchRegReg</a>, <a class="el" href="classX86ISA_1_1RegOpImm.html#a931417aa994a613db6ce047a4ba4962d">X86ISA::RegOpImm</a>, <a class="el" href="classWarnUnimplemented.html#a0305b5c4f4d9638ebbb4a7d7e0736ebf">WarnUnimplemented</a>, <a class="el" href="classPowerISA_1_1IntImmOp.html#a7f1e98b19a7e0d34e04745e69fa935c0">PowerISA::IntImmOp</a>, <a class="el" href="classX86ISA_1_1LdStOp.html#a588eca2fb8ee4a3647c5c2663e642e21">X86ISA::LdStOp</a>, <a class="el" href="classMrrcOp.html#a6c60563b9424ca4108c772eaa6222685">MrrcOp</a>, <a class="el" href="classArmISA_1_1SveIndexRROp.html#a5cef4343616cafc8be43bb0a41c2f464">ArmISA::SveIndexRROp</a>, <a class="el" href="classRiscvISA_1_1AtomicMemOpMicro.html#a339db3d9707e57bc0ec0c8b5ec9f3599">RiscvISA::AtomicMemOpMicro</a>, <a class="el" href="classSparcISA_1_1BranchImm13.html#afe8158c0b25fb2cd3c902c251b5f84de">SparcISA::BranchImm13</a>, <a class="el" href="classArmISA_1_1DataXERegOp.html#a59100fed07ba26952e9067e1b96eded0">ArmISA::DataXERegOp</a>, <a class="el" href="classX86ISA_1_1X86MicroopBase.html#a26e0e60fc7537e4134344ea03e8a7562">X86ISA::X86MicroopBase</a>, <a class="el" href="classArmISA_1_1RfeOp.html#a1d8c66a83a61773aadb5fd83ab360a08">ArmISA::RfeOp</a>, <a class="el" href="classSparcISA_1_1WarnUnimplemented.html#a225a4f2ac7a5651699e1bffb19b51e91">SparcISA::WarnUnimplemented</a>, <a class="el" href="classArmISA_1_1BranchRet64.html#a1ed35b579843121d52b614b184314611">ArmISA::BranchRet64</a>, <a class="el" href="classSparcISA_1_1WrPrivImm.html#a532035967298cc2c51a74b6a3cf4e0cc">SparcISA::WrPrivImm</a>, <a class="el" href="classX86ISA_1_1MediaOpReg.html#afeaf229c45465e7fd506b6dc1702cfc3">X86ISA::MediaOpReg</a>, <a class="el" href="classUnknownOp64.html#ae125894c4cea347dffddaf847034a42f">UnknownOp64</a>, <a class="el" href="classRiscvISA_1_1AtomicMemOp.html#a5e69c84ea9002e2d7349da13eabe290a">RiscvISA::AtomicMemOp</a>, <a class="el" href="classRiscvISA_1_1CSROp.html#ae2810c0ee5d66edafa49f0c2ab80a598">RiscvISA::CSROp</a>, <a class="el" href="classArmISA_1_1SveIndexRIOp.html#a7e7dcf02aa510bcd79a415ac6449f209">ArmISA::SveIndexRIOp</a>, <a class="el" href="classArmISA_1_1SveLdStructSS.html#aa5f721bcbbf25f8e35a4d92adbe05802">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;</a>, <a class="el" href="classX86ISA_1_1RegOp.html#abdaa2e8a6a1869fe7129bb57d16b7da8">X86ISA::RegOp</a>, <a class="el" href="classArmISA_1_1BranchReg64.html#a600b1e741a30cbf588775eae9bc46195">ArmISA::BranchReg64</a>, <a class="el" href="classMsrRegOp.html#ab94ecf4504728069832a380b67530f89">MsrRegOp</a>, <a class="el" href="classArmISA_1_1SveMemPredFillSpill.html#a0ffbc83cb9673d55877bff703ce03dad">ArmISA::SveMemPredFillSpill</a>, <a class="el" href="classArmISA_1_1DataXSRegOp.html#ad38613278b8aeeb3820a680cc03ff16e">ArmISA::DataXSRegOp</a>, <a class="el" href="classRiscvISA_1_1StoreCondMicro.html#ad4262a4f4f14e31445c0050dc17916b8">RiscvISA::StoreCondMicro</a>, <a class="el" href="classRegRegRegImmOp64.html#ad8416a44c8645b1eef6201aa0b37891e">RegRegRegImmOp64</a>, <a class="el" href="classPowerISA_1_1BranchPCRel.html#ab2a8e48c70795a70bb4c3e82fee9d52d">PowerISA::BranchPCRel</a>, <a class="el" href="classPowerISA_1_1IntOp.html#abba08171a0b00f2ac02664a58f9f0395">PowerISA::IntOp</a>, <a class="el" href="classSparcISA_1_1SparcStaticInst.html#abbd68ef82508d4e07b94c67d47becf1e">SparcISA::SparcStaticInst</a>, <a class="el" href="classX86ISA_1_1X86StaticInst.html#a30eb7ac24b89b28c8ff9e4f84e916182">X86ISA::X86StaticInst</a>, <a class="el" href="classArmISA_1_1BranchReg.html#ac7fd16ab893bccf45036e63a28b30eeb">ArmISA::BranchReg</a>, <a class="el" href="classFailUnimplemented.html#aca9bb64bc0e60a28ce6ebe0b7a5eccdf">FailUnimplemented</a>, <a class="el" href="classX86ISA_1_1MacroopBase.html#aa669c3b6236b9d2ad91f6f9f58bd805d">X86ISA::MacroopBase</a>, <a class="el" href="classArmISA_1_1SveIndexIROp.html#ac8107868494bd18ccb54cf614bd259d1">ArmISA::SveIndexIROp</a>, <a class="el" href="classRiscvISA_1_1StoreCond.html#a0abec7e69ad4eda1a039562f5e1218b5">RiscvISA::StoreCond</a>, <a class="el" href="classSparcISA_1_1BlockMemImmMicro.html#abb5ad10002a94fc0968b431352344718">SparcISA::BlockMemImmMicro</a>, <a class="el" href="classMsrImmOp.html#a6f3c20482fc918e5851c19ee4a24ad0d">MsrImmOp</a>, <a class="el" href="classPowerISA_1_1CondMoveOp.html#aae107be4153c3ee8ab886b4313e4c22e">PowerISA::CondMoveOp</a>, <a class="el" href="classArmISA_1_1BranchImmCond64.html#acb2bf407df7678423f4464c500d1ee3b">ArmISA::BranchImmCond64</a>, <a class="el" href="classRiscvISA_1_1SystemOp.html#a0f62275a8a623ac9b9ffa02a4d4aef3a">RiscvISA::SystemOp</a>, <a class="el" href="classSparcISA_1_1WrPriv.html#a3b7d4435f1ac6fe327b27f99eb3f8a40">SparcISA::WrPriv</a>, <a class="el" href="classX86ISA_1_1FpOp.html#a782f39235f99fc6be50c23e6513af652">X86ISA::FpOp</a>, <a class="el" href="classArmISA_1_1DataXImmOnlyOp.html#ac86715196d6e4e95ed9cea6646075f8a">ArmISA::DataXImmOnlyOp</a>, <a class="el" href="classPowerISA_1_1MemDispOp.html#ab608527a7c2270ce19b5ca16520780af">PowerISA::MemDispOp</a>, <a class="el" href="classRegRegImmImmOp64.html#a2bd22377493eef81ba8729c6ae24abf3">RegRegImmImmOp64</a>, <a class="el" href="classRiscvISA_1_1LoadReservedMicro.html#a150109d84b92889119241cd42c8ee8f8">RiscvISA::LoadReservedMicro</a>, <a class="el" href="classSparcISA_1_1IntOpImm.html#af578742944fb0684e6a7236f7a09c293">SparcISA::IntOpImm</a>, <a class="el" href="classSparcISA_1_1FailUnimplemented.html#a05ba9a26ce4833690104a134506f06ea">SparcISA::FailUnimplemented</a>, <a class="el" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">ArmISA::SveMemVecFillSpill</a>, <a class="el" href="classSparcISA_1_1FpUnimpl.html#ae24c35dabe385f14e1070d1907d5f047">SparcISA::FpUnimpl</a>, <a class="el" href="classArmISA_1_1SveIndexIIOp.html#a73fddacfc22aced6a9557189c3e085ae">ArmISA::SveIndexIIOp</a>, <a class="el" href="classSparcISA_1_1MemImm.html#a10d446ab07465bb29330928c132557c5">SparcISA::MemImm</a>, <a class="el" href="classSparcISA_1_1RdPriv.html#a0bdbe00df2bf13277cca0e3571d7cb8a">SparcISA::RdPriv</a>, <a class="el" href="classRiscvISA_1_1Store.html#aa796d577c1db6675bf29d99a78602fd6">RiscvISA::Store</a>, <a class="el" href="classSparcISA_1_1BlockMemMicro.html#aaaf592ffe470c245593388076830b763">SparcISA::BlockMemMicro</a>, <a class="el" href="classSparcISA_1_1BranchDisp.html#a8e603da9ff7053aca0ad6fbdfe9b844f">SparcISA::BranchDisp</a>, <a class="el" href="classRiscvISA_1_1Unknown.html#a9e3e042babda378cfb35e76bf9430529">RiscvISA::Unknown</a>, <a class="el" href="classRiscvISA_1_1LoadReserved.html#ad0253cf195ad053bde772f4b324d2e81">RiscvISA::LoadReserved</a>, <a class="el" href="classSparcISA_1_1Nop.html#a07eaa7ee1b30ee61bd8801febfd5672b">SparcISA::Nop</a>, <a class="el" href="classArmISA_1_1BranchImm64.html#af6ceb284171cccf928d884c311490854">ArmISA::BranchImm64</a>, <a class="el" href="classArmISA_1_1SysDC64.html#a41dcb851b5c1cf0395f711b1ad5882b7">ArmISA::SysDC64</a>, <a class="el" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">PowerISA::PowerStaticInst</a>, <a class="el" href="classDecoderFaultInst.html#a4f7948825a8828ec047ca7456233406c">DecoderFaultInst</a>, <a class="el" href="classArmISA_1_1BranchImm.html#a55cb248fa59897514c1c1040869d409d">ArmISA::BranchImm</a>, <a class="el" href="classArmISA_1_1DataXImmOp.html#a740ab5b3f39b36b19685a420e407c384">ArmISA::DataXImmOp</a>, <a class="el" href="classPowerISA_1_1CondLogicOp.html#ae3ce2d9dcc00b91273ebfce0679e2455">PowerISA::CondLogicOp</a>, <a class="el" href="classRiscvISA_1_1Load.html#af6b4e559ab2af1af9f814a965f23edf4">RiscvISA::Load</a>, <a class="el" href="classSparcISA_1_1SparcMacroInst.html#a8502174b277f29e1366ea2342bad8605">SparcISA::SparcMacroInst</a>, <a class="el" href="classSparcISA_1_1Trap.html#a24b577c993a2b1a920d55ee88a9891a0">SparcISA::Trap</a>, <a class="el" href="classSparcISA_1_1Unknown.html#a5109def4791afa70f0c4eaf539d9ceab">SparcISA::Unknown</a>, <a class="el" href="classImmOp64.html#aed0b36da4cdea6819271a140cd7bb9ef">ImmOp64</a>, <a class="el" href="classPowerISA_1_1MemOp.html#ad7eabe6ca0bb7c938962639e994dc022">PowerISA::MemOp</a>, <a class="el" href="classMrsOp.html#a45bd008ee85d6adaf3e6732e20514db7">MrsOp</a>, <a class="el" href="classRiscvISA_1_1MemFenceMicro.html#a6e4f237de285bbd9ef57960649d3c8a0">RiscvISA::MemFenceMicro</a>, <a class="el" href="classSparcISA_1_1IntOp.html#a398dfa86f68f9d9da806d47aeee887b9">SparcISA::IntOp</a>, <a class="el" href="classSparcISA_1_1Mem.html#aab3e9aca7200610799aa1eff94709f0f">SparcISA::Mem</a>, <a class="el" href="classRiscvISA_1_1RegOp.html#a9b852e8db2353d1c13d64fcb828b8789">RiscvISA::RegOp</a>, <a class="el" href="classSparcISA_1_1Branch.html#a5d3449a7e7ed6b3e99c21575e5ee5e66">SparcISA::Branch</a>, <a class="el" href="classPowerISA_1_1MiscOp.html#a181fe0481ccba1da7c6856a0f8febb88">PowerISA::MiscOp</a>, <a class="el" href="classRiscvISA_1_1CompRegOp.html#a7e69cbbf5f82826c7090bc0af1923267">RiscvISA::CompRegOp</a>, and <a class="el" href="classSparcISA_1_1Priv.html#ae20d7d9a97648324ef3356eb46d3b605">SparcISA::Priv</a>.</p>

</div>
</div>
<a id="a31d9a6bf6e8f9d6d1000bce82d28d8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31d9a6bf6e8f9d6d1000bce82d28d8ca">&#9670;&nbsp;</a></span>getName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string StaticInst::getName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return name of machine instruction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00336">336</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2dyn__inst_8cc_source.html#l00118">Minor::operator&lt;&lt;()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>.</p>

</div>
</div>
<a id="a0c184057701c95b40b3401697ca6ce7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c184057701c95b40b3401697ca6ce7c">&#9670;&nbsp;</a></span>hasBranchTarget()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::hasBranchTarget </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>pc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>tgt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the instruction is a control transfer, and if so, return the target address as well. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00083">83</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

</div>
</div>
<a id="a3f0e22a74abe34538abac6e7b8df3845"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f0e22a74abe34538abac6e7b8df3845">&#9670;&nbsp;</a></span>initiateAcc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> StaticInst::initiateAcc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classExecContext.html">ExecContext</a> *&#160;</td>
          <td class="paramname"><em>xc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classTrace_1_1InstRecord.html">Trace::InstRecord</a> *&#160;</td>
          <td class="paramname"><em>traceData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reimplemented in <a class="el" href="classRiscvISA_1_1RiscvMacroInst.html#ad1fe3172054e7804fad8b550491abae2">RiscvISA::RiscvMacroInst</a>, and <a class="el" href="classSparcISA_1_1SparcMacroInst.html#a4916829ade1780570be66240418458fd">SparcISA::SparcMacroInst</a>.</p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00276">276</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="logging_8hh_source.html#l00167">panic</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00774">TimingSimpleCPU::completeIfetch()</a>, and <a class="el" href="dyn__inst__impl_8hh_source.html#l00147">BaseO3DynInst&lt; Impl &gt;::initiateAcc()</a>.</p>

</div>
</div>
<a id="a97ae9a52f83feab1ad694f6c933b5293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97ae9a52f83feab1ad694f6c933b5293">&#9670;&nbsp;</a></span>isAtomic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isAtomic </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00161">161</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00511">BaseDynInst&lt; Impl &gt;::isAtomic()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>.</p>

</div>
</div>
<a id="ae49dd4e5900fc2ce59b42c41ce606015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae49dd4e5900fc2ce59b42c41ce606015">&#9670;&nbsp;</a></span>isCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCall </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00174">174</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00520">BaseDynInst&lt; Impl &gt;::isCall()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00121">MPP_StatisticalCorrector_8KB::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00136">MPP_StatisticalCorrector_64KB::scHistoryUpdate()</a>, <a class="el" href="mips_2stacktrace_8hh_source.html#l00110">MipsISA::StackTrace::trace()</a>, <a class="el" href="x86_2stacktrace_8hh_source.html#l00110">X86ISA::StackTrace::trace()</a>, <a class="el" href="power_2stacktrace_8hh_source.html#l00124">PowerISA::StackTrace::trace()</a>, <a class="el" href="riscv_2stacktrace_8hh_source.html#l00124">RiscvISA::StackTrace::trace()</a>, <a class="el" href="alpha_2stacktrace_8hh_source.html#l00114">AlphaISA::StackTrace::trace()</a>, <a class="el" href="arm_2stacktrace_8hh_source.html#l00109">ArmISA::StackTrace::trace()</a>, and <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00600">MultiperspectivePerceptronTAGE::update()</a>.</p>

</div>
</div>
<a id="ac7422451981c69f589c9bc34d6f176a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7422451981c69f589c9bc34d6f176a2">&#9670;&nbsp;</a></span>isCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCC </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00171">171</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="aec4dcf875c66744522dc3eead6a0ac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4dcf875c66744522dc3eead6a0ac8f">&#9670;&nbsp;</a></span>isCondCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00178">178</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00524">BaseDynInst&lt; Impl &gt;::isCondCtrl()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, and <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00600">MultiperspectivePerceptronTAGE::update()</a>.</p>

</div>
</div>
<a id="ad2cc60d6c0ccf4a77f37f3542a3ea8d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2cc60d6c0ccf4a77f37f3542a3ea8d2">&#9670;&nbsp;</a></span>isCondDelaySlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isCondDelaySlot </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00180">180</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00526">BaseDynInst&lt; Impl &gt;::isCondDelaySlot()</a>.</p>

</div>
</div>
<a id="a628fea1d13a42fb68966922caba2647a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628fea1d13a42fb68966922caba2647a">&#9670;&nbsp;</a></span>isControl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isControl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00173">173</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00667">BaseSimpleCPU::advancePC()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00519">BaseDynInst&lt; Impl &gt;::isControl()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>, and <a class="el" href="simpoint_8cc_source.html#l00078">SimPoint::profile()</a>.</p>

</div>
</div>
<a id="a97834032cc42bbf6cb101a4cf000f938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97834032cc42bbf6cb101a4cf000f938">&#9670;&nbsp;</a></span>isDataPrefetch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDataPrefetch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00164">164</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00515">BaseDynInst&lt; Impl &gt;::isDataPrefetch()</a>.</p>

</div>
</div>
<a id="a100b2b59f2e771b0eb7daafab5713552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a100b2b59f2e771b0eb7daafab5713552">&#9670;&nbsp;</a></span>isDelayedCommit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00198">198</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00654">TimingSimpleCPU::fetch()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00543">BaseDynInst&lt; Impl &gt;::isDelayedCommit()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00154">BaseSimpleCPU::swapActiveThread()</a>, and <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00633">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a id="a7536fef9633e8e96f4c3e99a178626e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7536fef9633e8e96f4c3e99a178626e8">&#9670;&nbsp;</a></span>isDirectCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isDirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00176">176</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00522">BaseDynInst&lt; Impl &gt;::isDirectCtrl()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00121">MPP_StatisticalCorrector_8KB::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00136">MPP_StatisticalCorrector_64KB::scHistoryUpdate()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00104">TAGE_SC_L_8KB_StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00141">TAGE_SC_L_64KB_StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00288">StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00600">MultiperspectivePerceptronTAGE::update()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00187">MPP_TAGE::updateHistories()</a>, and <a class="el" href="tage__sc__l_8cc_source.html#l00265">TAGE_SC_L_TAGE::updateHistories()</a>.</p>

</div>
</div>
<a id="a7010a5c413ff04c635dad6e296b1532b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7010a5c413ff04c635dad6e296b1532b">&#9670;&nbsp;</a></span>isFirstMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFirstMicroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00200">200</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00774">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="inst__pb__trace_8cc_source.html#l00057">Trace::InstPBTraceRecord::dump()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00341">Trace::TarmacTracerRecord::dump()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00545">BaseDynInst&lt; Impl &gt;::isFirstMicroop()</a>, and <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00633">AtomicSimpleCPU::tick()</a>.</p>

</div>
</div>
<a id="aeb0d1dd7e03cc8ec982d7db8b28fcf94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0d1dd7e03cc8ec982d7db8b28fcf94">&#9670;&nbsp;</a></span>isFloating()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isFloating </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00169">169</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="macromem_8cc_source.html#l01595">ArmISA::MicroMemOp::generateDisassembly()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00517">BaseDynInst&lt; Impl &gt;::isFloating()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>.</p>

</div>
</div>
<a id="ae2d183b0b7056612fd0218e1760f47a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d183b0b7056612fd0218e1760f47a2">&#9670;&nbsp;</a></span>isIndirectCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIndirectCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00177">177</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00523">BaseDynInst&lt; Impl &gt;::isIndirectCtrl()</a>.</p>

</div>
</div>
<a id="a21d214b107277bb3d4c24f54169d0b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21d214b107277bb3d4c24f54169d0b08">&#9670;&nbsp;</a></span>isInstPrefetch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInstPrefetch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00163">163</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00514">BaseDynInst&lt; Impl &gt;::isInstPrefetch()</a>.</p>

</div>
</div>
<a id="a42a7a7fd7b256f12bf59954fd29bb2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a7a7fd7b256f12bf59954fd29bb2a5">&#9670;&nbsp;</a></span>isInteger()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isInteger </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00168">168</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00516">BaseDynInst&lt; Impl &gt;::isInteger()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>.</p>

</div>
</div>
<a id="a8617bbae458620467df3225ec04af433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8617bbae458620467df3225ec04af433">&#9670;&nbsp;</a></span>isIprAccess()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isIprAccess </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00193">193</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00538">BaseDynInst&lt; Impl &gt;::isIprAccess()</a>.</p>

</div>
</div>
<a id="a18e7b6deb3d16ae3a8a807422c937a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e7b6deb3d16ae3a8a807422c937a55">&#9670;&nbsp;</a></span>isLastMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00199">199</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2base_8cc_source.html#l00667">BaseSimpleCPU::advancePC()</a>, <a class="el" href="macromem_8cc_source.html#l00368">ArmISA::BigFpMemPostOp::BigFpMemPostOp()</a>, <a class="el" href="macromem_8cc_source.html#l00394">ArmISA::BigFpMemPreOp::BigFpMemPreOp()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00170">BaseSimpleCPU::countInst()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00873">Trace::TarmacParserRecord::dump()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00341">Trace::TarmacTracerRecord::dump()</a>, <a class="el" href="minor_2decode_8cc_source.html#l00124">Minor::Decode::evaluate()</a>, <a class="el" href="fetch__impl_8hh_source.html#l01158">DefaultFetch&lt; Impl &gt;::fetch()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00544">BaseDynInst&lt; Impl &gt;::isLastMicroop()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00092">Minor::MinorDynInst::isLastOpInInst()</a>, <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>, <a class="el" href="simpoint_8cc_source.html#l00078">SimPoint::profile()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, and <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>.</p>

</div>
</div>
<a id="add6295ddfda82a32b2f2c8478ea65862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6295ddfda82a32b2f2c8478ea65862">&#9670;&nbsp;</a></span>isLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isLoad </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00159">159</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00509">BaseDynInst&lt; Impl &gt;::isLoad()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, and <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>.</p>

</div>
</div>
<a id="a8ae4ca6f854599f3c618a003494333ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae4ca6f854599f3c618a003494333ec">&#9670;&nbsp;</a></span>isMacroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMacroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00196">196</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2decode_8cc_source.html#l00124">Minor::Decode::evaluate()</a>, <a class="el" href="fetch__impl_8hh_source.html#l01158">DefaultFetch&lt; Impl &gt;::fetch()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00541">BaseDynInst&lt; Impl &gt;::isMacroop()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>, and <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>.</p>

</div>
</div>
<a id="a71f71c829ce8a9fb0b7ac5ca40c1b796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f71c829ce8a9fb0b7ac5ca40c1b796">&#9670;&nbsp;</a></span>isMemBarrier()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemBarrier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00189">189</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00534">BaseDynInst&lt; Impl &gt;::isMemBarrier()</a>.</p>

</div>
</div>
<a id="a02711d6ac4c4c0464028b2334e167edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02711d6ac4c4c0464028b2334e167edd">&#9670;&nbsp;</a></span>isMemRef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMemRef </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00158">158</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00774">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="minor_2dyn__inst_8hh_source.html#l00259">Minor::MinorDynInst::isMemRef()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00508">BaseDynInst&lt; Impl &gt;::isMemRef()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>.</p>

</div>
</div>
<a id="a993cc8efe1704fbc4fd733e175cce992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a993cc8efe1704fbc4fd733e175cce992">&#9670;&nbsp;</a></span>isMicroBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroBranch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00202">202</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00546">BaseDynInst&lt; Impl &gt;::isMicroBranch()</a>.</p>

</div>
</div>
<a id="a0b24c76e188c3d64e3024c3217247856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b24c76e188c3d64e3024c3217247856">&#9670;&nbsp;</a></span>isMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isMicroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00197">197</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2nativetrace_8cc_source.html#l00139">Trace::ArmNativeTrace::check()</a>, <a class="el" href="cpu_2simple_2timing_8cc_source.html#l00774">TimingSimpleCPU::completeIfetch()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00170">BaseSimpleCPU::countInst()</a>, <a class="el" href="inst__pb__trace_8cc_source.html#l00057">Trace::InstPBTraceRecord::dump()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00873">Trace::TarmacParserRecord::dump()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00341">Trace::TarmacTracerRecord::dump()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00092">Minor::MinorDynInst::isLastOpInInst()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00542">BaseDynInst&lt; Impl &gt;::isMicroop()</a>, <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>, <a class="el" href="simpoint_8cc_source.html#l00078">SimPoint::profile()</a>, <a class="el" href="cpu_2simple_2atomic_8cc_source.html#l00633">AtomicSimpleCPU::tick()</a>, and <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="a4717d148464e3a78ae27ec65e46fd1d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4717d148464e3a78ae27ec65e46fd1d2">&#9670;&nbsp;</a></span>isNonSpeculative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNonSpeculative </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00191">191</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00536">BaseDynInst&lt; Impl &gt;::isNonSpeculative()</a>.</p>

</div>
</div>
<a id="a3025b7657fc4f0133534ebdd202b5a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3025b7657fc4f0133534ebdd202b5a62">&#9670;&nbsp;</a></span>isNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isNop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00156">156</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00507">BaseDynInst&lt; Impl &gt;::isNop()</a>.</p>

</div>
</div>
<a id="ad044647a807360b192879b21eae03a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad044647a807360b192879b21eae03a8c">&#9670;&nbsp;</a></span>isPrefetch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isPrefetch </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00165">165</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a202072d973a0f03785df5ac35c85f27c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202072d973a0f03785df5ac35c85f27c">&#9670;&nbsp;</a></span>isQuiesce()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isQuiesce </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00192">192</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00537">BaseDynInst&lt; Impl &gt;::isQuiesce()</a>.</p>

</div>
</div>
<a id="aecaac2a3a1f8b51a608be5fec0fcd67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaac2a3a1f8b51a608be5fec0fcd67a">&#9670;&nbsp;</a></span>isReturn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isReturn </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00175">175</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00521">BaseDynInst&lt; Impl &gt;::isReturn()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00121">MPP_StatisticalCorrector_8KB::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00136">MPP_StatisticalCorrector_64KB::scHistoryUpdate()</a>, <a class="el" href="mips_2stacktrace_8hh_source.html#l00110">MipsISA::StackTrace::trace()</a>, <a class="el" href="x86_2stacktrace_8hh_source.html#l00110">X86ISA::StackTrace::trace()</a>, <a class="el" href="power_2stacktrace_8hh_source.html#l00124">PowerISA::StackTrace::trace()</a>, <a class="el" href="riscv_2stacktrace_8hh_source.html#l00124">RiscvISA::StackTrace::trace()</a>, <a class="el" href="alpha_2stacktrace_8hh_source.html#l00114">AlphaISA::StackTrace::trace()</a>, <a class="el" href="arm_2stacktrace_8hh_source.html#l00109">ArmISA::StackTrace::trace()</a>, and <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00600">MultiperspectivePerceptronTAGE::update()</a>.</p>

</div>
</div>
<a id="a65691f4baee1c0cd3b8a8622c5f46c64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65691f4baee1c0cd3b8a8622c5f46c64">&#9670;&nbsp;</a></span>isSerializeAfter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeAfter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00187">187</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00531">BaseDynInst&lt; Impl &gt;::isSerializeAfter()</a>.</p>

</div>
</div>
<a id="ae2bb7baa2a2e61adeec7f5e06a70764b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2bb7baa2a2e61adeec7f5e06a70764b">&#9670;&nbsp;</a></span>isSerializeBefore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializeBefore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00186">186</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00529">BaseDynInst&lt; Impl &gt;::isSerializeBefore()</a>.</p>

</div>
</div>
<a id="ae0428d3c1aa2df55a16454a220eb4808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0428d3c1aa2df55a16454a220eb4808">&#9670;&nbsp;</a></span>isSerializing()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSerializing </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00183">183</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00528">BaseDynInst&lt; Impl &gt;::isSerializing()</a>.</p>

</div>
</div>
<a id="a5a690bbffa4eb8637ec43921958a62a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a690bbffa4eb8637ec43921958a62a0">&#9670;&nbsp;</a></span>isSquashAfter()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSquashAfter </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00188">188</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00533">BaseDynInst&lt; Impl &gt;::isSquashAfter()</a>.</p>

</div>
</div>
<a id="ad5a8032419c82010d5bd57431f076a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a8032419c82010d5bd57431f076a54">&#9670;&nbsp;</a></span>isStore()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStore </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00160">160</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00510">BaseDynInst&lt; Impl &gt;::isStore()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00370">BaseCPU::probeInstCommit()</a>.</p>

</div>
</div>
<a id="aa639fd75ab3d4bff66853dbe3ebad499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa639fd75ab3d4bff66853dbe3ebad499">&#9670;&nbsp;</a></span>isStoreConditional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isStoreConditional </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00162">162</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00512">BaseDynInst&lt; Impl &gt;::isStoreConditional()</a>.</p>

</div>
</div>
<a id="ace2ce7ebc1e524cf70cf989df8bd8a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace2ce7ebc1e524cf70cf989df8bd8a71">&#9670;&nbsp;</a></span>isSyscall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isSyscall </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00195">195</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2x86_2nativetrace_8cc_source.html#l00141">Trace::X86NativeTrace::check()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00540">BaseDynInst&lt; Impl &gt;::isSyscall()</a>.</p>

</div>
</div>
<a id="ae15cf221f6abef5e34d5bbc7a8c00667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15cf221f6abef5e34d5bbc7a8c00667">&#9670;&nbsp;</a></span>isThreadSync()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isThreadSync </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00182">182</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00527">BaseDynInst&lt; Impl &gt;::isThreadSync()</a>.</p>

</div>
</div>
<a id="a5158e0e0f993fd7a0ae871ab155d6a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5158e0e0f993fd7a0ae871ab155d6a4a">&#9670;&nbsp;</a></span>isUncondCtrl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUncondCtrl </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00179">179</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00525">BaseDynInst&lt; Impl &gt;::isUncondCtrl()</a>, <a class="el" href="bpred__unit_8cc_source.html#l00172">BPredUnit::predict()</a>, <a class="el" href="multiperspective__perceptron__tage__8KB_8cc_source.html#l00121">MPP_StatisticalCorrector_8KB::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage__64KB_8cc_source.html#l00136">MPP_StatisticalCorrector_64KB::scHistoryUpdate()</a>, <a class="el" href="tage__sc__l__8KB_8cc_source.html#l00104">TAGE_SC_L_8KB_StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="tage__sc__l__64KB_8cc_source.html#l00141">TAGE_SC_L_64KB_StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="statistical__corrector_8cc_source.html#l00288">StatisticalCorrector::scHistoryUpdate()</a>, <a class="el" href="multiperspective__perceptron__tage_8cc_source.html#l00187">MPP_TAGE::updateHistories()</a>, and <a class="el" href="tage__sc__l_8cc_source.html#l00265">TAGE_SC_L_TAGE::updateHistories()</a>.</p>

</div>
</div>
<a id="aa8f32f7c36268737636ff7c07dca557b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8f32f7c36268737636ff7c07dca557b">&#9670;&nbsp;</a></span>isUnverifiable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isUnverifiable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00194">194</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00539">BaseDynInst&lt; Impl &gt;::isUnverifiable()</a>.</p>

</div>
</div>
<a id="afce1892fee8331f90d6ee579c0565e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce1892fee8331f90d6ee579c0565e25">&#9670;&nbsp;</a></span>isVector()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isVector </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00170">170</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch2_8cc_source.html#l00239">Minor::Fetch2::evaluate()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00518">BaseDynInst&lt; Impl &gt;::isVector()</a>, and <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>.</p>

</div>
</div>
<a id="aa61505fdd566f39a2e66d1b868589f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa61505fdd566f39a2e66d1b868589f1b">&#9670;&nbsp;</a></span>isWriteBarrier()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool StaticInst::isWriteBarrier </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00190">190</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00535">BaseDynInst&lt; Impl &gt;::isWriteBarrier()</a>.</p>

</div>
</div>
<a id="a4869f25570ddb40c3e3087e66d2de536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4869f25570ddb40c3e3087e66d2de536">&#9670;&nbsp;</a></span>numCCDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numCCDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of coprocesor destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00147">147</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00593">BaseDynInst&lt; Impl &gt;::numCCDestRegs()</a>.</p>

</div>
</div>
<a id="a00777dee9811b02022022d0339b7154f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00777dee9811b02022022d0339b7154f">&#9670;&nbsp;</a></span>numDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of destination registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00135">135</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="tarmac__record__v8_8cc_source.html#l00209">Trace::TarmacTracerRecordV8::addRegEntry()</a>, <a class="el" href="tarmac__record_8cc_source.html#l00315">Trace::TarmacTracerRecord::addRegEntry()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00183">Minor::Scoreboard::clearInstDests()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00110">Minor::Scoreboard::markupInstDests()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00587">BaseDynInst&lt; Impl &gt;::numDestRegs()</a>, and <a class="el" href="arm_2insts_2misc_8cc_source.html#l00076">MsrBase::printMsrBase()</a>.</p>

</div>
</div>
<a id="a3230cd05498d0a8cf80a977d1675f689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3230cd05498d0a8cf80a977d1675f689">&#9670;&nbsp;</a></span>numFPDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numFPDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of floating-point destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00137">137</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00591">BaseDynInst&lt; Impl &gt;::numFPDestRegs()</a>.</p>

</div>
</div>
<a id="a45a2d13485764246ed5998007268093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45a2d13485764246ed5998007268093b">&#9670;&nbsp;</a></span>numIntDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numIntDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of integer destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00139">139</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00592">BaseDynInst&lt; Impl &gt;::numIntDestRegs()</a>.</p>

</div>
</div>
<a id="a35d8e7517d7826b3ba6988dc6f6ec663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35d8e7517d7826b3ba6988dc6f6ec663">&#9670;&nbsp;</a></span>numSrcRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numSrcRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of source registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00133">133</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00218">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00154">Minor::Scoreboard::execSeqNumToWaitFor()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00584">BaseDynInst&lt; Impl &gt;::numSrcRegs()</a>.</p>

</div>
</div>
<a id="a838e7911b052a16da9d6b5e41557358b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838e7911b052a16da9d6b5e41557358b">&#9670;&nbsp;</a></span>numVecDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numVecDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of vector destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00141">141</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00594">BaseDynInst&lt; Impl &gt;::numVecDestRegs()</a>.</p>

</div>
</div>
<a id="aac4684c38159326ca51b03fca7af9a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4684c38159326ca51b03fca7af9a8b">&#9670;&nbsp;</a></span>numVecElemDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numVecElemDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of vector element destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00143">143</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00595">BaseDynInst&lt; Impl &gt;::numVecElemDestRegs()</a>.</p>

</div>
</div>
<a id="a0fb6447da53826002309f73507ae3411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb6447da53826002309f73507ae3411">&#9670;&nbsp;</a></span>numVecPredDestRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::numVecPredDestRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of predicate destination regs. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00145">145</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="base__dyn__inst_8hh_source.html#l00600">BaseDynInst&lt; Impl &gt;::numVecPredDestRegs()</a>.</p>

</div>
</div>
<a id="a2a5ea985628d51e96ef597b94411e0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a5ea985628d51e96ef597b94411e0bd">&#9670;&nbsp;</a></span>opClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">OpClass StaticInst::opClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Operation class. Used to select appropriate function unit in issue. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00211">211</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2func__unit_8cc_source.html#l00203">Minor::FUPipeline::findTiming()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00099">Minor::MinorDynInst::isNoCostInst()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="base__dyn__inst_8hh_source.html#l00577">BaseDynInst&lt; Impl &gt;::opClass()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00578">BaseSimpleCPU::postExecute()</a>, <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>, <a class="el" href="inst__pb__trace_8cc_source.html#l00135">Trace::InstPBTrace::traceInst()</a>, and <a class="el" href="inst__pb__trace_8cc_source.html#l00166">Trace::InstPBTrace::traceMem()</a>.</p>

</div>
</div>
<a id="ad54e50392d3cb0e68da113010f4f9edd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54e50392d3cb0e68da113010f4f9edd">&#9670;&nbsp;</a></span>printFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::printFlags </td>
          <td>(</td>
          <td class="paramtype">std::ostream &amp;&#160;</td>
          <td class="paramname"><em>outs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>separator</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Print a separator separated list of this instruction's set flag names on the given stream. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8cc_source.html#l00132">132</a> of file <a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, and <a class="el" href="exetrace_8cc_source.html#l00072">Trace::ExeTracerRecord::traceInst()</a>.</p>

</div>
</div>
<a id="a27a61af9ef62cdaff0c1d1cfac8a3d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a61af9ef62cdaff0c1d1cfac8a3d45">&#9670;&nbsp;</a></span>setDelayedCommit()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setDelayedCommit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00207">207</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="a9771db2f6db4038da8b8e4535f685da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9771db2f6db4038da8b8e4535f685da3">&#9670;&nbsp;</a></span>setFirstMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setFirstMicroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00205">205</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00347">ArmISA::BigFpMemImmOp::BigFpMemImmOp()</a>, <a class="el" href="macromem_8cc_source.html#l00446">ArmISA::BigFpMemLitOp::BigFpMemLitOp()</a>, <a class="el" href="macromem_8cc_source.html#l00368">ArmISA::BigFpMemPostOp::BigFpMemPostOp()</a>, <a class="el" href="macromem_8cc_source.html#l00394">ArmISA::BigFpMemPreOp::BigFpMemPreOp()</a>, <a class="el" href="macromem_8cc_source.html#l00420">ArmISA::BigFpMemRegOp::BigFpMemRegOp()</a>, <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a id="a205d6010bb036595158670f63ccfd4a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205d6010bb036595158670f63ccfd4a6">&#9670;&nbsp;</a></span>setFlag()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classFlags.html">Flags</a>&#160;</td>
          <td class="paramname"><em>f</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00208">208</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00067">ArmISA::f</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>.</p>

</div>
</div>
<a id="ab03b4743187b4db857c1ead463c01b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab03b4743187b4db857c1ead463c01b50">&#9670;&nbsp;</a></span>setLastMicroop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void StaticInst::setLastMicroop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00206">206</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="macromem_8cc_source.html#l00446">ArmISA::BigFpMemLitOp::BigFpMemLitOp()</a>, <a class="el" href="macromem_8cc_source.html#l00056">ArmISA::MacroMemOp::MacroMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l01437">ArmISA::MacroVFPMemOp::MacroVFPMemOp()</a>, <a class="el" href="macromem_8cc_source.html#l00242">ArmISA::PairMemOp::PairMemOp()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01120">ArmISA::VldMultOp64::VldMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l01290">ArmISA::VldSingleOp64::VldSingleOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l01205">ArmISA::VstMultOp64::VstMultOp64()</a>, <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>, and <a class="el" href="macromem_8cc_source.html#l01364">ArmISA::VstSingleOp64::VstSingleOp64()</a>.</p>

</div>
</div>
<a id="aaa901bfd04ba9ff948bf5c2d566ab02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa901bfd04ba9ff948bf5c2d566ab02e">&#9670;&nbsp;</a></span>simpleAsBytes()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">size_t StaticInst::simpleAsBytes </td>
          <td>(</td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>buf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">size_t&#160;</td>
          <td class="paramname"><em>max_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const T &amp;&#160;</td>
          <td class="paramname"><em>t</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00341">341</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00058">RiscvISA::RiscvStaticInst::asBytes()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00074">PowerISA::PowerStaticInst::asBytes()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8hh_source.html#l00111">SparcISA::SparcStaticInst::asBytes()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00539">ArmISA::ArmStaticInst::asBytes()</a>.</p>

</div>
</div>
<a id="a68494cbff467222c4911b6587a009cfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68494cbff467222c4911b6587a009cfa">&#9670;&nbsp;</a></span>srcRegIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classRegId.html">RegId</a>&amp; StaticInst::srcRegIdx </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return logical index (architectural reg num) of i'th source reg. </p>
<p>Only the entries from 0 through <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663" title="Number of source registers. ">numSrcRegs()</a>-1 are valid. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">220</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">References <a class="el" href="miscregs__types_8hh_source.html#l00066">ArmISA::i</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2scoreboard_8cc_source.html#l00218">Minor::Scoreboard::canInstIssue()</a>, <a class="el" href="timing__expr_8cc_source.html#l00059">TimingExprSrcReg::eval()</a>, <a class="el" href="minor_2scoreboard_8cc_source.html#l00154">Minor::Scoreboard::execSeqNumToWaitFor()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00046">MrsOp::generateDisassembly()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00326">CheckerCPU::readCCRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00368">SimpleExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00416">Minor::ExecContext::readCCRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00152">Minor::ExecContext::readFloatRegOperandBits()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00199">SimpleExecContext::readFloatRegOperandBits()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00200">CheckerCPU::readFloatRegOperandBits()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00144">Minor::ExecContext::readIntRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00178">SimpleExecContext::readIntRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00192">CheckerCPU::readIntRegOperand()</a>, <a class="el" href="o3_2dyn__inst_8hh_source.html#l00174">BaseO3DynInst&lt; Impl &gt;::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00374">Minor::ExecContext::readMiscRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00386">SimpleExecContext::readMiscRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00485">CheckerCPU::readMiscRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00247">Minor::ExecContext::readVec16BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00257">Minor::ExecContext::readVec32BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00267">Minor::ExecContext::readVec64BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00237">Minor::ExecContext::readVec8BitLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00176">Minor::ExecContext::readVecElemOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00303">CheckerCPU::readVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00320">SimpleExecContext::readVecElemOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00254">SimpleExecContext::readVecLaneOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00184">Minor::ExecContext::readVecPredRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00310">CheckerCPU::readVecPredRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00340">SimpleExecContext::readVecPredRegOperand()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00160">Minor::ExecContext::readVecRegOperand()</a>, <a class="el" href="cpu_2checker_2cpu_8hh_source.html#l00211">CheckerCPU::readVecRegOperand()</a>, <a class="el" href="simple_2exec__context_8hh_source.html#l00220">SimpleExecContext::readVecRegOperand()</a>, and <a class="el" href="base__dyn__inst_8hh_source.html#l00609">BaseDynInst&lt; Impl &gt;::srcRegIdx()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ab79c014a4247a9db72a6c0a2a14e89f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79c014a4247a9db72a6c0a2a14e89f2">&#9670;&nbsp;</a></span>_destRegIdx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegId.html">RegId</a> StaticInst::_destRegIdx[<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659a266c08853dc10d16134b9f9f54d1226f">MaxInstDestRegs</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564" title="Return logical index (architectural reg num) of i&#39;th destination reg. ">destRegIdx()</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00234">234</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="compressed_8cc_source.html#l00044">RiscvISA::CompRegOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00039">SparcISA::Mem::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00038">SparcISA::BlockMemMicro::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00066">SparcISA::MemImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00063">SparcISA::BlockMemImmMicro::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00090">SparcISA::SparcStaticInst::printDestReg()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00116">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a id="ac1f43eb036486f160fd8fcc62bfae9fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f43eb036486f160fd8fcc62bfae9fa">&#9670;&nbsp;</a></span>_numCCDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numCCDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00113">113</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="aad50b63f8c39d57409b16d7d4dd8ff0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad50b63f8c39d57409b16d7d4dd8ff0f">&#9670;&nbsp;</a></span>_numDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a00777dee9811b02022022d0339b7154f" title="Number of destination registers. ">numDestRegs()</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00106">106</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00047">SparcISA::Branch::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00083">SparcISA::IntOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00098">SparcISA::IntOpImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00061">SparcISA::BranchImm13::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00090">SparcISA::SparcStaticInst::printDestReg()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00116">X86ISA::X86StaticInst::printDestReg()</a>.</p>

</div>
</div>
<a id="a7a9b558bd6990ad99f1e8f86d383304e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a9b558bd6990ad99f1e8f86d383304e">&#9670;&nbsp;</a></span>_numFPDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numFPDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The following are used to track physical register usage for machines with separate int &amp; FP reg files. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00111">111</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a69dcb83fd0c87a19690cb2c8160493e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69dcb83fd0c87a19690cb2c8160493e5">&#9670;&nbsp;</a></span>_numIntDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numIntDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00112">112</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a9ecdfbe614b5f39b326d532479763067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecdfbe614b5f39b326d532479763067">&#9670;&nbsp;</a></span>_numSrcRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numSrcRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a35d8e7517d7826b3ba6988dc6f6ec663" title="Number of source registers. ">numSrcRegs()</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00103">103</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2insts_2branch_8cc_source.html#l00154">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00047">SparcISA::Branch::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00083">SparcISA::IntOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00098">SparcISA::IntOpImm::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00061">SparcISA::BranchImm13::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00058">SparcISA::IntOpImm::printPseudoOps()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00083">SparcISA::SparcStaticInst::printSrcReg()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00109">X86ISA::X86StaticInst::printSrcReg()</a>.</p>

</div>
</div>
<a id="a5c64f2343dc296aa7457bfd8d78fd3c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c64f2343dc296aa7457bfd8d78fd3c3">&#9670;&nbsp;</a></span>_numVecDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numVecDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>To use in architectures with vector register file. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00118">118</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a9cbc185ba57281406b71353febf5c0c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cbc185ba57281406b71353febf5c0c4">&#9670;&nbsp;</a></span>_numVecElemDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numVecElemDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00119">119</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="ad6aa1d2f84d4e34362710bb8f96cb961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6aa1d2f84d4e34362710bb8f96cb961">&#9670;&nbsp;</a></span>_numVecPredDestRegs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int8_t StaticInst::_numVecPredDestRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00120">120</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a5b3d218154ac8432e087a02e687578aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3d218154ac8432e087a02e687578aa">&#9670;&nbsp;</a></span>_opClass</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">OpClass StaticInst::_opClass</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a2a5ea985628d51e96ef597b94411e0bd" title="Operation class. Used to select appropriate function unit in issue. ">opClass()</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00100">100</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

</div>
</div>
<a id="a2457d739abfa18766d0e5fad0c7a0f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2457d739abfa18766d0e5fad0c7a0f1c">&#9670;&nbsp;</a></span>_srcRegIdx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegId.html">RegId</a> StaticInst::_srcRegIdx[<a class="el" href="classStaticInst.html#a78875b30f05dfd3bbbb8ef799faf7659af2d9ecd405e26b246e37ca82fcd8c3f2">MaxInstSrcRegs</a>]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa" title="Return logical index (architectural reg num) of i&#39;th source reg. ">srcRegIdx()</a>. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00236">236</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2insts_2branch_8cc_source.html#l00154">PowerISA::BranchRegCond::branchTarget()</a>, <a class="el" href="compressed_8cc_source.html#l00044">RiscvISA::CompRegOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00047">SparcISA::Branch::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00039">SparcISA::Mem::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00083">SparcISA::IntOp::generateDisassembly()</a>, <a class="el" href="trap_8cc_source.html#l00038">SparcISA::Trap::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00038">SparcISA::BlockMemMicro::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00066">SparcISA::MemImm::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00098">SparcISA::IntOpImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00063">SparcISA::WrPriv::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00063">SparcISA::BlockMemImmMicro::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00083">SparcISA::WrPrivImm::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00061">SparcISA::BranchImm13::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00044">SparcISA::IntOp::printPseudoOps()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00058">SparcISA::IntOpImm::printPseudoOps()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00083">SparcISA::SparcStaticInst::printSrcReg()</a>, and <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00109">X86ISA::X86StaticInst::printSrcReg()</a>.</p>

</div>
</div>
<a id="ae6ab9f9451388a0845d467d21ebf1ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ab9f9451388a0845d467d21ebf1ff7">&#9670;&nbsp;</a></span>cachedDisassembly</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string* StaticInst::cachedDisassembly</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">mutable</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>String representation of disassembly (lazily evaluated via <a class="el" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338" title="Return string representation of disassembled instruction. ">disassemble()</a>). </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00250">250</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="power_2insts_2branch_8cc_source.html#l00039">PowerISA::PCDependentDisassembly::disassemble()</a>.</p>

</div>
</div>
<a id="ae197596583d99170e6823390a040ab47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae197596583d99170e6823390a040ab47">&#9670;&nbsp;</a></span>flags</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::bitset&lt;Num_Flags&gt; StaticInst::flags</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Flag values for this instruction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00097">97</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2mem_8hh_source.html#l00058">ArmISA::MightBeMicro::advancePC()</a>, <a class="el" href="macromem_8hh_source.html#l00076">ArmISA::MicroOp::advancePC()</a>, <a class="el" href="mem64_8hh_source.html#l00076">ArmISA::MightBeMicro64::advancePC()</a>, <a class="el" href="macromem_8hh_source.html#l00097">ArmISA::MicroOpX::advancePC()</a>, <a class="el" href="micro_8hh_source.html#l00103">SparcISA::SparcMicroInst::advancePC()</a>, <a class="el" href="arch_2riscv_2insts_2static__inst_8cc_source.html#l00042">RiscvISA::RiscvMicroInst::advancePC()</a>, <a class="el" href="vfp_8hh_source.html#l00854">ArmISA::FpOp::advancePC()</a>, <a class="el" href="microop_8cc_source.html#l00047">X86ISA::X86MicroopBase::checkCondition()</a>, <a class="el" href="pseudo_8cc_source.html#l00048">DecoderFaultInst::DecoderFaultInst()</a>, <a class="el" href="pseudo_8cc_source.html#l00110">FailUnimplemented::FailUnimplemented()</a>, <a class="el" href="vfp_8hh_source.html#l00941">ArmISA::FpRegImmOp::FpRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00960">ArmISA::FpRegRegImmOp::FpRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00923">ArmISA::FpRegRegOp::FpRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l00999">ArmISA::FpRegRegRegCondOp::FpRegRegRegCondOp()</a>, <a class="el" href="vfp_8hh_source.html#l01042">ArmISA::FpRegRegRegImmOp::FpRegRegRegImmOp()</a>, <a class="el" href="vfp_8hh_source.html#l00979">ArmISA::FpRegRegRegOp::FpRegRegRegOp()</a>, <a class="el" href="vfp_8hh_source.html#l01021">ArmISA::FpRegRegRegRegOp::FpRegRegRegRegOp()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00039">SparcISA::Mem::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00038">SparcISA::BlockMemMicro::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00066">SparcISA::MemImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00063">SparcISA::BlockMemImmMicro::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00047">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00063">X86ISA::LdStSplitOp::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00050">X86ISA::RegOpBase::genFlags()</a>, <a class="el" href="macroop_8hh_source.html#l00060">X86ISA::MacroopBase::MacroopBase()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00330">McrMrcMiscInst::McrMrcMiscInst()</a>, <a class="el" href="nop_8hh_source.html#l00052">SparcISA::Nop::Nop()</a>, <a class="el" href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00072">RiscvISA::RiscvMacroInst::RiscvMacroInst()</a>, <a class="el" href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00113">RiscvISA::RiscvMicroInst::RiscvMicroInst()</a>, <a class="el" href="micro_8hh_source.html#l00116">SparcISA::SparcDelayedMicroInst::SparcDelayedMicroInst()</a>, <a class="el" href="micro_8hh_source.html#l00045">SparcISA::SparcMacroInst::SparcMacroInst()</a>, <a class="el" href="micro_8hh_source.html#l00095">SparcISA::SparcMicroInst::SparcMicroInst()</a>, and <a class="el" href="pseudo_8cc_source.html#l00145">WarnUnimplemented::WarnUnimplemented()</a>.</p>

</div>
</div>
<a id="ad2f509501cc362e01bc189bc49566761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2f509501cc362e01bc189bc49566761">&#9670;&nbsp;</a></span>machInst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> StaticInst::machInst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The binary machine instruction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00229">229</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00648">ArmISA::ArmStaticInst::advSIMDFPAccessTrap64()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00146">ArmISA::ArmStaticInst::ArmStaticInst()</a>, <a class="el" href="arch_2riscv_2insts_2static__inst_8hh_source.html#l00058">RiscvISA::RiscvStaticInst::asBytes()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8hh_source.html#l00074">PowerISA::PowerStaticInst::asBytes()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8hh_source.html#l00111">SparcISA::SparcStaticInst::asBytes()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00539">ArmISA::ArmStaticInst::asBytes()</a>, <a class="el" href="arm_2insts_2branch_8hh_source.html#l00068">ArmISA::BranchImmCond::BranchImmCond()</a>, <a class="el" href="arm_2insts_2branch_8hh_source.html#l00097">ArmISA::BranchRegCond::BranchRegCond()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">ArmISA::ArmStaticInst::checkForWFxTrap32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00842">ArmISA::ArmStaticInst::checkForWFxTrap64()</a>, <a class="el" href="decode__cache_8cc_source.html#l00042">GenericISA::BasicDecodeCache::decode()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00533">ArmISA::ArmStaticInst::encoding()</a>, <a class="el" href="pseudo_8cc_source.html#l00059">DecoderFaultInst::execute()</a>, <a class="el" href="riscv_2insts_2unknown_8hh_source.html#l00060">RiscvISA::Unknown::execute()</a>, <a class="el" href="unimp_8hh_source.html#l00064">SparcISA::FailUnimplemented::execute()</a>, <a class="el" href="pseudo_8cc_source.html#l00131">FailUnimplemented::execute()</a>, <a class="el" href="misc64_8cc_source.html#l00373">MiscRegImplDefined64::execute()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00340">McrMrcMiscInst::execute()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00365">McrMrcImplDefined::execute()</a>, <a class="el" href="minor_2func__unit_8cc_source.html#l00203">Minor::FUPipeline::findTiming()</a>, <a class="el" href="pred__inst_8cc_source.html#l00065">ArmISA::PredImmOp::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00048">ArmISA::PredIntOp::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00094">X86ISA::MacroopBase::getExtMachInst()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00521">ArmISA::ArmStaticInst::instSize()</a>, <a class="el" href="arch_2alpha_2faults_8cc_source.html#l00150">AlphaISA::DtbFault::invoke()</a>, <a class="el" href="arch_2x86_2faults_8cc_source.html#l00127">X86ISA::InvalidOpcode::invoke()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00156">RiscvISA::UnknownInstFault::invokeSE()</a>, <a class="el" href="arch_2riscv_2faults_8cc_source.html#l00163">RiscvISA::IllegalInstFault::invokeSE()</a>, <a class="el" href="minor_2dyn__inst_8cc_source.html#l00183">Minor::MinorDynInst::minorTraceInst()</a>, <a class="el" href="vfp_8cc_source.html#l01170">ArmISA::VfpMacroOp::nextIdxs()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00487">BaseSimpleCPU::preExecute()</a>, <a class="el" href="tarmac__parser_8cc_source.html#l00843">Trace::TarmacParserRecord::printMismatchHeader()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">ArmISA::ArmStaticInst::printMnemonic()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00630">ArmISA::ArmStaticInst::softwareBreakpoint32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00972">ArmISA::ArmStaticInst::sveAccessTrap()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00449">ArmISA::SveIndexedMemSV&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemSV()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00349">ArmISA::SveIndexedMemVI&lt; RegElemType, MemElemType, MicroopType, FirstFaultWritebackMicroopType &gt;::SveIndexedMemVI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00205">ArmISA::SveLdStructSI&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00061">ArmISA::SveLdStructSS&lt; Element, MicroopLdMemType, MicroopDeIntrlvType &gt;::SveLdStructSS()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00277">ArmISA::SveStStructSI&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSI()</a>, <a class="el" href="sve__macromem_8hh_source.html#l00132">ArmISA::SveStStructSS&lt; Element, MicroopStMemType, MicroopIntrlvType &gt;::SveStStructSS()</a>, <a class="el" href="tarmac__base_8cc_source.html#l00054">Trace::TarmacBaseRecord::TarmacBaseRecord()</a>, <a class="el" href="misc64_8cc_source.html#l00087">MiscRegOp64::trap()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">ArmISA::ArmStaticInst::undefinedFault32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00952">ArmISA::ArmStaticInst::undefinedFault64()</a>, <a class="el" href="macromem_8cc_source.html#l00459">ArmISA::VldMultOp::VldMultOp()</a>, <a class="el" href="macromem_8cc_source.html#l00554">ArmISA::VldSingleOp::VldSingleOp()</a>, <a class="el" href="macromem_8cc_source.html#l00822">ArmISA::VstMultOp::VstMultOp()</a>, and <a class="el" href="macromem_8cc_source.html#l00917">ArmISA::VstSingleOp::VstSingleOp()</a>.</p>

</div>
</div>
<a id="ad25adcfdbeb3d5c0686e7bf5445a8113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25adcfdbeb3d5c0686e7bf5445a8113">&#9670;&nbsp;</a></span>mnemonic</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const char* StaticInst::mnemonic</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Base mnemonic (e.g., "add"). </p>
<p>Used by <a class="el" href="classStaticInst.html#ac88d9c88446d669400d18194c4e478ce" title="Internal function to generate disassembly string. ">generateDisassembly()</a> methods. Also useful to readily identify instructions from within the debugger when <a class="el" href="classStaticInst.html#ae6ab9f9451388a0845d467d21ebf1ff7" title="String representation of disassembly (lazily evaluated via disassemble()). ">cachedDisassembly</a> has not been initialized. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00244">244</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00698">ArmISA::ArmStaticInst::checkAdvSIMDOrFPEnabled32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00802">ArmISA::ArmStaticInst::checkForWFxTrap32()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8hh_source.html#l00365">ArmISA::ArmStaticInst::disabledFault()</a>, <a class="el" href="unimp_8hh_source.html#l00064">SparcISA::FailUnimplemented::execute()</a>, <a class="el" href="pseudo_8cc_source.html#l00131">FailUnimplemented::execute()</a>, <a class="el" href="unimp_8hh_source.html#l00100">SparcISA::WarnUnimplemented::execute()</a>, <a class="el" href="pseudo_8cc_source.html#l00166">WarnUnimplemented::execute()</a>, <a class="el" href="misc64_8cc_source.html#l00373">MiscRegImplDefined64::execute()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00365">McrMrcImplDefined::execute()</a>, <a class="el" href="priv_8cc_source.html#l00040">SparcISA::Priv::generateDisassembly()</a>, <a class="el" href="compressed_8cc_source.html#l00044">RiscvISA::CompRegOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2misc_8cc_source.html#l00036">PowerISA::MiscOp::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00047">SparcISA::Branch::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00039">SparcISA::Mem::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00083">SparcISA::IntOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00038">PowerISA::MemOp::generateDisassembly()</a>, <a class="el" href="trap_8cc_source.html#l00038">SparcISA::Trap::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00036">PowerISA::CondLogicOp::generateDisassembly()</a>, <a class="el" href="micro_8cc_source.html#l00037">SparcISA::SparcMacroInst::generateDisassembly()</a>, <a class="el" href="arch_2power_2insts_2static__inst_8cc_source.html#l00059">PowerISA::PowerStaticInst::generateDisassembly()</a>, <a class="el" href="nop_8hh_source.html#l00065">SparcISA::Nop::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00078">SparcISA::BranchDisp::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00038">SparcISA::BlockMemMicro::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00050">SparcISA::RdPriv::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2mem_8cc_source.html#l00066">SparcISA::MemImm::generateDisassembly()</a>, <a class="el" href="trap_8hh_source.html#l00071">SparcISA::FpUnimpl::generateDisassembly()</a>, <a class="el" href="unimp_8hh_source.html#l00072">SparcISA::FailUnimplemented::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00098">SparcISA::IntOpImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2mem_8cc_source.html#l00044">PowerISA::MemDispOp::generateDisassembly()</a>, <a class="el" href="microfpop_8cc_source.html#l00056">X86ISA::FpOp::generateDisassembly()</a>, <a class="el" href="standard_8hh_source.html#l00080">RiscvISA::SystemOp::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00063">SparcISA::WrPriv::generateDisassembly()</a>, <a class="el" href="condition_8cc_source.html#l00049">PowerISA::CondMoveOp::generateDisassembly()</a>, <a class="el" href="blockmem_8cc_source.html#l00063">SparcISA::BlockMemImmMicro::generateDisassembly()</a>, <a class="el" href="macroop_8hh_source.html#l00087">X86ISA::MacroopBase::generateDisassembly()</a>, <a class="el" href="pseudo_8cc_source.html#l00137">FailUnimplemented::generateDisassembly()</a>, <a class="el" href="arch_2x86_2insts_2static__inst_8cc_source.html#l00269">X86ISA::X86StaticInst::generateDisassembly()</a>, <a class="el" href="arch_2sparc_2insts_2static__inst_8cc_source.html#l00251">SparcISA::SparcStaticInst::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00063">PowerISA::BranchPCRel::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00081">X86ISA::RegOp::generateDisassembly()</a>, <a class="el" href="micromediaop_8cc_source.html#l00039">X86ISA::MediaOpReg::generateDisassembly()</a>, <a class="el" href="priv_8cc_source.html#l00083">SparcISA::WrPrivImm::generateDisassembly()</a>, <a class="el" href="unimp_8hh_source.html#l00111">SparcISA::WarnUnimplemented::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2branch_8cc_source.html#l00061">SparcISA::BranchImm13::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00047">X86ISA::LdStOp::generateDisassembly()</a>, <a class="el" href="pseudo_8cc_source.html#l00178">WarnUnimplemented::generateDisassembly()</a>, <a class="el" href="microregop_8cc_source.html#l00095">X86ISA::RegOpImm::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00087">PowerISA::BranchNonPCRel::generateDisassembly()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00116">SparcISA::SetHi::generateDisassembly()</a>, <a class="el" href="micromediaop_8cc_source.html#l00053">X86ISA::MediaOpImm::generateDisassembly()</a>, <a class="el" href="floating_8cc_source.html#l00036">PowerISA::FloatOp::generateDisassembly()</a>, <a class="el" href="microldstop_8cc_source.html#l00063">X86ISA::LdStSplitOp::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00109">PowerISA::BranchPCRelCond::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00135">PowerISA::BranchNonPCRelCond::generateDisassembly()</a>, <a class="el" href="power_2insts_2branch_8cc_source.html#l00161">PowerISA::BranchRegCond::generateDisassembly()</a>, <a class="el" href="pred__inst_8cc_source.html#l00106">ArmISA::PredMacroOp::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00353">McrMrcMiscInst::generateDisassembly()</a>, <a class="el" href="arm_2insts_2misc_8cc_source.html#l00379">McrMrcImplDefined::generateDisassembly()</a>, <a class="el" href="sve_8cc_source.html#l00525">ArmISA::SveElemCountOp::generateDisassembly()</a>, <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00374">ArmISA::ArmStaticInst::printMnemonic()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00044">SparcISA::IntOp::printPseudoOps()</a>, <a class="el" href="sparc_2insts_2integer_8cc_source.html#l00058">SparcISA::IntOpImm::printPseudoOps()</a>, and <a class="el" href="arch_2arm_2insts_2static__inst_8cc_source.html#l00933">ArmISA::ArmStaticInst::undefinedFault32()</a>.</p>

</div>
</div>
<a id="acb2719eb66b678a32b90c7af0dba3469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb2719eb66b678a32b90c7af0dba3469">&#9670;&nbsp;</a></span>nopStaticInstPtr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> StaticInst::nopStaticInstPtr = new NopStaticInst</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pointer to a statically allocated generic "nop" instruction object. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00226">226</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="fetch__impl_8hh_source.html#l00654">DefaultFetch&lt; Impl &gt;::finishTranslation()</a>.</p>

</div>
</div>
<a id="a72613b9d07ecd43566ff4fac109ac689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72613b9d07ecd43566ff4fac109ac689">&#9670;&nbsp;</a></span>nullStaticInstPtr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="static__inst__fwd_8hh.html#a4b6fbf82d4c9efbe38369f7003d5b253">StaticInstPtr</a> StaticInst::nullStaticInstPtr</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pointer to a statically allocated "null" instruction object. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2static__inst_8hh_source.html#l00223">223</a> of file <a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="arch_2arm_2faults_8hh_source.html#l00438">ArmISA::AbortFault&lt; DataAbort &gt;::AbortFault()</a>, <a class="el" href="cpu_2simple_2base_8cc_source.html#l00667">BaseSimpleCPU::advancePC()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00072">Checker&lt; O3CPUImpl &gt;::advancePC()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00206">ArmISA::ArmFault::ArmFault()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00601">ArmISA::ArmSev::ArmSev()</a>, <a class="el" href="bpred__unit_8hh_source.html#l00167">BPredUnit::BTBLookup()</a>, <a class="el" href="commit__impl_8hh_source.html#l01155">DefaultCommit&lt; Impl &gt;::commitHead()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00111">AlphaISA::ArithmeticFault::countStat()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00163">AlphaISA::NDtbMissFault::countStat()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00257">AlphaISA::ItbPageFault::countStat()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00140">AlphaISA::DtbFault::DtbFault()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00227">SparcISA::FastDataAccessMMUMiss::FastDataAccessMMUMiss()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00214">SparcISA::FastInstructionAccessMMUMiss::FastInstructionAccessMMUMiss()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00068">SparcISA::SparcFaultBase::FaultVals::FaultVals()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00262">SparcISA::FillNNormal::FillNNormal()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00111">GenericAlignmentFault::GenericAlignmentFault()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00099">GenericPageTableFault::GenericPageTableFault()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00093">Checker&lt; O3CPUImpl &gt;::handlePendingInt()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00400">X86ISA::InitInterrupt::InitInterrupt()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00248">X86ISA::InvalidOpcode::InvalidOpcode()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00083">X86ISA::X86FaultBase::isSoft()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00238">AlphaISA::ItbFault::ItbFault()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00063">UnimpFault::name()</a>, <a class="el" href="arch_2riscv_2faults_8hh_source.html#l00122">RiscvISA::Reset::name()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00322">X86ISA::PageFault::PageFault()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00562">ArmISA::PCAlignmentFault::PCAlignmentFault()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00072">ReExec::ReExec()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00344">ArmISA::SecureMonitorCall::SecureMonitorCall()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00246">SparcISA::SpillNNormal::SpillNNormal()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00411">X86ISA::StartupInterrupt::StartupInterrupt()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00328">ArmISA::SupervisorCall::SupervisorCall()</a>, <a class="el" href="sim_2faults_8hh_source.html#l00088">SyscallRetryFault::SyscallRetryFault()</a>, <a class="el" href="arch_2sparc_2faults_8hh_source.html#l00279">SparcISA::TrapInstruction::TrapInstruction()</a>, <a class="el" href="arch_2arm_2faults_8hh_source.html#l00309">ArmISA::UndefinedInstruction::UndefinedInstruction()</a>, <a class="el" href="arch_2mips_2faults_8hh_source.html#l00100">MipsISA::MipsFaultBase::vect()</a>, <a class="el" href="cpu__impl_8hh_source.html#l00127">Checker&lt; O3CPUImpl &gt;::verify()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00131">X86ISA::X86Abort::X86Abort()</a>, <a class="el" href="arch_2x86_2faults_8hh_source.html#l00118">X86ISA::X86Trap::X86Trap()</a>, <a class="el" href="arch_2alpha_2faults_8hh_source.html#l00051">AlphaISA::AlphaFault::~AlphaFault()</a>, and <a class="el" href="tage__base_8hh_source.html#l00176">TAGEBase::BranchInfo::~BranchInfo()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>cpu/<a class="el" href="cpu_2static__inst_8hh_source.html">static_inst.hh</a></li>
<li>cpu/<a class="el" href="cpu_2static__inst_8cc_source.html">static_inst.cc</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:21 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
