HRTIM_Master:
  _derive:
    CMP2R: CMP1R
    CMP3R: CMP1R
    CMP4R: CMP1R
  CR:
    _array:
      T[A-F]CEN: {}
  ISR:
    _array:
      CMP[1-4]: {}
  ICR:
    _array:
      CMP[1-4]C: {}
  DIER:
    _array:
      CMP[1-4]IE: {}
      CMP[1-4]DE: {}

"HRTIM_TIM[AB-F]":
  _derive:
    CNTR: HRTIM_Master.CNTR
    PERR: HRTIM_Master.PERR
    REPR: HRTIM_Master.REPR
    CMP1R: HRTIM_Master.CMP1R
    CMP2R: CMP1R
    CMP3R: CMP1R
    CMP4R: CMP1R
    CPT2R: CPT1R
    SET2R: SET1R
    RST2R: RST1R
    CPT2CR: CPT1CR
  CR:
    _derive:
      CKPSC: HRTIM_Master.CR.CKPSC
      CONT: HRTIM_Master.CR.CONT
      RETRIG: HRTIM_Master.CR.RETRIG
      HALF: HRTIM_Master.CR.HALF
      SYNCRST: HRTIM_Master.CR.SYNCRST
      SYNCSTRT: HRTIM_Master.CR.SYNCSTRT
      DACSYNC: HRTIM_Master.CR.DACSYNC
      PREEN: HRTIM_Master.CR.PREEN
  ISR:
    _array:
      CMP[1-4]: {}
      CPT[12]: {}
      SET[12]: {}
  ICR:
    _array:
      CMP[1-4]C: {}
      CPT[12]C: {}
      SET[12]C: {}
  DIER:
    _array:
      CMP[1-4]IE: {}
      CMP[1-4]DE: {}
      CPT[12]IE: {}
      CPT[12]DE: {}
      SET[12]IE:
        description: Output %s set interrupt enable
      SET[12]DE:
        description: Output %s set DMA request enable
  FLTR:
    _array:
      FLT[1-6]EN: {}
  EEFR[12]:
    _array:
      EE*LTCH: {}
      EE*FLTR: {}
  "SET1R,RST1R":
    _array:
      EXTEVNT*: {}
      "MSTCMP[1-4]": {}
      "CMP[1-4]": {}
  CPT1CR:
    _array:
      EXEV*CPT: {}

"HRTIM_TIM[B-F]":
  _derive:
    ISR: HRTIM_TIMA.ISR
    ICR: HRTIM_TIMA.ICR
    DIER: HRTIM_TIMA.DIER
    CMP1CR: HRTIM_TIMA.CMP1CR
    DTR: HRTIM_TIMA.DTR
    EEFR1: HRTIM_TIMA.EEFR1
    EEFR2: HRTIM_TIMA.EEFR2
    CHPR: HRTIM_TIMA.CHPR
    OUTR: HRTIM_TIMA.OUTR
    FLTR: HRTIM_TIMA.FLTR
    CPT1R: HRTIM_TIMA.CPT1R

  CR:
    _derive:
      PSHPLL: HRTIM_TIMA.CR.PSHPLL
      DELCMP2: HRTIM_TIMA.CR.DELCMP2
      DELCMP4: HRTIM_TIMA.CR.DELCMP4
      TREPU: HRTIM_TIMA.CR.TREPU
      TRSTU: HRTIM_TIMA.CR.TRSTU
      MSTU: HRTIM_TIMA.CR.MSTU
      UPDGAT: HRTIM_TIMA.CR.UPDGAT

HRTIM_Common:
  _derive:
    ADC3R: ADC1R
    ADC4R: ADC2R
    BDTBUPR:
      _from: BDTAUPR
      addressOffset: 0x60
    BDTCUPR:
      _from: BDTAUPR
      addressOffset: 0x64
    BDTDUPR:
      _from: BDTAUPR
      addressOffset: 0x68
    BDTEUPR:
      _from: BDTAUPR
      addressOffset: 0x6C

  CR1:
    _array:
      T[A-F]UDIS:
        description: Timer %s Update Disable
      AD[1-4]USRC: {}
  CR2:
    _array:
      T[A-F]SWU:
        description: Timer %s Software Update
      T[A-F]RST:
        description: Timer %s counter software reset

  EECR[12]:
    _array:
      EE*SRC: {}
      EE*POL: {}
      EE*SNS: {}
  EECR1:
    _array:
      EE*FAST: {}

  FLTINR[12]:
    _array:
      FLT[1-6]E:
        dimIncrement: 8
      FLT[1-6]P:
        dimIncrement: 8
      FLT[1-6]SRC:
        dimIncrement: 8
        description: Fault %s source
      FLT[1-6]F:
        dimIncrement: 8

  BMCR:
    _array:
      T[A-F]BM:
        description: Timer %s Burst Mode

  ADC[1-4]R:
    _array:
      MC[1-4]: {}
      EEV*: {}

  OENR:
    _array:
      "T[A-F]1OEN":
        description: Timer %s Output 1 Enable
      "T[A-F]2OEN":
        description: Timer %s Output 2 Enable
  ODISR:
    _array:
      "T[A-F]1ODIS": {}
      "T[A-F]2ODIS": {}
  ODSR:
    _array:
      "T[A-F]1ODS":
        description: Timer %s Output 1 disable status
      "T[A-F]2ODS":
        description: Timer %s Output 2 disable status
