<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status" kind="group">
    <compoundname>RCC_AHB_Peripheral_Clock_Enable_Disable_Status</compoundname>
    <title>AHB Peripheral Clock Enable Disable Status</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gaab05e603c9cadd72e4b6397837b46cef" prot="public" static="no">
        <name>__HAL_RCC_DMA1_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="372" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="372" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gae89d94d6252c79e450623f69eb939ed6" prot="public" static="no">
        <name>__HAL_RCC_DMA1_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gac8c3053f1ce37c9f643f0e31471927ea" kindref="member">RCC_AHBENR_DMA1EN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="373" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="373" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga87efa23f18c79992ea64654c4d159f3b" prot="public" static="no">
        <name>__HAL_RCC_SRAM_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="374" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="374" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga44b59a52419512fd34d2d87190bf39c8" prot="public" static="no">
        <name>__HAL_RCC_SRAM_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga295a704767cb94ee624cbc4dd4c4cd9a" kindref="member">RCC_AHBENR_SRAMEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="375" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="375" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga40f5675d8f45c678b8a2f43fca8f991e" prot="public" static="no">
        <name>__HAL_RCC_FLITF_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="376" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="376" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1gaeab36991bb98be402aae3d70b0887658" prot="public" static="no">
        <name>__HAL_RCC_FLITF_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1ga67a12de126652d191a1bc2c114c3395a" kindref="member">RCC_AHBENR_FLITFEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="377" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="377" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga0e1b25cbf589c1c47c1d069e4c803d56" prot="public" static="no">
        <name>__HAL_RCC_CRC_IS_CLK_ENABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>)) != RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="378" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="378" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status_1ga3d2645916b9ee9bad8c724a719c621d9" prot="public" static="no">
        <name>__HAL_RCC_CRC_IS_CLK_DISABLED</name>
        <param></param>
        <initializer>((RCC-&gt;AHBENR &amp; (<ref refid="group___peripheral___registers___bits___definition_1gade3ee302bf659a2bfbf75e1a00630242" kindref="member">RCC_AHBENR_CRCEN</ref>)) == RESET)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="379" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="379" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>Get the enable or disable status of the AHB peripheral clock. </para>
    </briefdescription>
    <detaileddescription>
<para><simplesect kind="note"><para>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </para>
</simplesect>
</para>
    </detaileddescription>
  </compounddef>
</doxygen>
