0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_5/project_5.sim/sim_1/impl/timing/up_down_counter_tb_time_impl.v,1508196518,verilog,,,,glbl;up_down_count,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_5/project_5.srcs/sim_1/new/up_down_counter_tb.vhd,1508196496,vhdl,,,,up_down_counter_tb,,,,,,,,
