

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_32u_relu_config13_s'
================================================================
* Date:           Wed Nov 10 01:08:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.288 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67| 0.670 us | 0.670 us |   67|   67|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |       65|       65|         3|          1|          1|    64|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1258|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    642|    -|
|Register         |        -|      -|     241|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     241|   1900|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_375_p2                       |     +    |      0|  0|  15|           7|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op432         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op76          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_1149_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_11_fu_1213_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_12_fu_1277_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_13_fu_1341_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_14_fu_1405_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_15_fu_1469_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_16_fu_1533_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_17_fu_1597_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_18_fu_1661_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_19_fu_1725_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_1_fu_573_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_20_fu_1789_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_21_fu_1853_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_22_fu_1917_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_23_fu_1981_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_24_fu_2045_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_25_fu_2109_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_26_fu_2173_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_27_fu_2237_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_28_fu_2301_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_29_fu_2365_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_2_fu_637_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_30_fu_2429_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_31_fu_2493_p2         |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_3_fu_701_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_4_fu_765_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_5_fu_829_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_6_fu_893_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_7_fu_957_p2           |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_8_fu_1021_p2          |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_9_fu_1085_p2          |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln1494_fu_509_p2             |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln60_fu_369_p2               |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln785_10_fu_1185_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_11_fu_1249_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_12_fu_1313_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_13_fu_1377_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_14_fu_1441_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_15_fu_1505_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_16_fu_1569_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_17_fu_1633_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_18_fu_1697_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_19_fu_1761_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_1_fu_609_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_20_fu_1825_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_21_fu_1889_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_22_fu_1953_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_23_fu_2017_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_24_fu_2081_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_25_fu_2145_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_26_fu_2209_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_27_fu_2273_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_28_fu_2337_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_29_fu_2401_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_2_fu_673_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_30_fu_2465_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_31_fu_2529_p2          |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_3_fu_737_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_4_fu_801_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_5_fu_865_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_6_fu_929_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_7_fu_993_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_8_fu_1057_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_9_fu_1121_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln785_fu_545_p2              |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln785_10_fu_1191_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_11_fu_1255_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_12_fu_1319_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_13_fu_1383_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_14_fu_1447_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_15_fu_1511_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_16_fu_1575_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_17_fu_1639_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_18_fu_1703_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_19_fu_1767_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_1_fu_615_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_20_fu_1831_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_21_fu_1895_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_22_fu_1959_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_23_fu_2023_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_24_fu_2087_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_25_fu_2151_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_26_fu_2215_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_27_fu_2279_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_28_fu_2343_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_29_fu_2407_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_2_fu_679_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_30_fu_2471_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_31_fu_2535_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln785_3_fu_743_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_4_fu_807_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_5_fu_871_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_6_fu_935_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_7_fu_999_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln785_8_fu_1063_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_9_fu_1127_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_551_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln785_35_fu_621_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_36_fu_685_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_37_fu_749_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_38_fu_813_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_39_fu_877_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_40_fu_941_p3         |  select  |      0|  0|   7|           1|           2|
    |select_ln785_41_fu_1005_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_42_fu_1069_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_43_fu_1133_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_44_fu_1197_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_45_fu_1261_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_46_fu_1325_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_47_fu_1389_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_48_fu_1453_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_49_fu_1517_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_50_fu_1581_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_51_fu_1645_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_52_fu_1709_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_53_fu_1773_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_54_fu_1837_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_55_fu_1901_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_56_fu_1965_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_57_fu_2029_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_58_fu_2093_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_59_fu_2157_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_60_fu_2221_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_61_fu_2285_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_62_fu_2349_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_63_fu_2413_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_64_fu_2477_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_65_fu_2541_p3        |  select  |      0|  0|   7|           1|           2|
    |select_ln785_fu_557_p3            |  select  |      0|  0|   7|           1|           2|
    |tmp_data_0_V_fu_565_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_10_V_fu_1205_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_11_V_fu_1269_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_12_V_fu_1333_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_13_V_fu_1397_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_14_V_fu_1461_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_15_V_fu_1525_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_16_V_fu_1589_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_17_V_fu_1653_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_18_V_fu_1717_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_19_V_fu_1781_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_1_V_fu_629_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_20_V_fu_1845_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_21_V_fu_1909_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_22_V_fu_1973_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_23_V_fu_2037_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_24_V_fu_2101_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_25_V_fu_2165_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_26_V_fu_2229_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_27_V_fu_2293_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_28_V_fu_2357_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_29_V_fu_2421_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_2_V_fu_693_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_30_V_fu_2485_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_31_V_fu_2549_p3          |  select  |      0|  0|   7|           1|           7|
    |tmp_data_3_V_fu_757_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_4_V_fu_821_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_5_V_fu_885_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_6_V_fu_949_p3            |  select  |      0|  0|   7|           1|           7|
    |tmp_data_7_V_fu_1013_p3           |  select  |      0|  0|   7|           1|           7|
    |tmp_data_8_V_fu_1077_p3           |  select  |      0|  0|   7|           1|           7|
    |tmp_data_9_V_fu_1141_p3           |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1258|         503|         402|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_16_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_17_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_18_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_19_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_20_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_21_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_22_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_23_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_24_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_25_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_26_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_27_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_28_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_29_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_30_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_31_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_358              |   9|          2|    7|         14|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_16_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_17_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_18_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_19_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_20_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_21_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_22_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_23_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_24_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_25_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_26_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_27_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_28_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_29_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_30_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_31_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 642|        142|   76|        154|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |i_0_reg_358                       |  7|   0|    7|          0|
    |icmp_ln60_reg_2685                |  1|   0|    1|          0|
    |icmp_ln60_reg_2685_pp0_iter1_reg  |  1|   0|    1|          0|
    |start_once_reg                    |  1|   0|    1|          0|
    |tmp_data_0_V_reg_2694             |  7|   0|    7|          0|
    |tmp_data_10_V_reg_2744            |  7|   0|    7|          0|
    |tmp_data_11_V_reg_2749            |  7|   0|    7|          0|
    |tmp_data_12_V_reg_2754            |  7|   0|    7|          0|
    |tmp_data_13_V_reg_2759            |  7|   0|    7|          0|
    |tmp_data_14_V_reg_2764            |  7|   0|    7|          0|
    |tmp_data_15_V_reg_2769            |  7|   0|    7|          0|
    |tmp_data_16_V_reg_2774            |  7|   0|    7|          0|
    |tmp_data_17_V_reg_2779            |  7|   0|    7|          0|
    |tmp_data_18_V_reg_2784            |  7|   0|    7|          0|
    |tmp_data_19_V_reg_2789            |  7|   0|    7|          0|
    |tmp_data_1_V_reg_2699             |  7|   0|    7|          0|
    |tmp_data_20_V_reg_2794            |  7|   0|    7|          0|
    |tmp_data_21_V_reg_2799            |  7|   0|    7|          0|
    |tmp_data_22_V_reg_2804            |  7|   0|    7|          0|
    |tmp_data_23_V_reg_2809            |  7|   0|    7|          0|
    |tmp_data_24_V_reg_2814            |  7|   0|    7|          0|
    |tmp_data_25_V_reg_2819            |  7|   0|    7|          0|
    |tmp_data_26_V_reg_2824            |  7|   0|    7|          0|
    |tmp_data_27_V_reg_2829            |  7|   0|    7|          0|
    |tmp_data_28_V_reg_2834            |  7|   0|    7|          0|
    |tmp_data_29_V_reg_2839            |  7|   0|    7|          0|
    |tmp_data_2_V_reg_2704             |  7|   0|    7|          0|
    |tmp_data_30_V_reg_2844            |  7|   0|    7|          0|
    |tmp_data_31_V_reg_2849            |  7|   0|    7|          0|
    |tmp_data_3_V_reg_2709             |  7|   0|    7|          0|
    |tmp_data_4_V_reg_2714             |  7|   0|    7|          0|
    |tmp_data_5_V_reg_2719             |  7|   0|    7|          0|
    |tmp_data_6_V_reg_2724             |  7|   0|    7|          0|
    |tmp_data_7_V_reg_2729             |  7|   0|    7|          0|
    |tmp_data_8_V_reg_2734             |  7|   0|    7|          0|
    |tmp_data_9_V_reg_2739             |  7|   0|    7|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |241|   0|  241|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,32u>,relu_config13> | return value |
|data_V_data_0_V_dout      |  in |    9|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout      |  in |    9|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout      |  in |    9|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout      |  in |    9|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout      |  in |    9|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout      |  in |    9|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout      |  in |    9|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout      |  in |    9|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_8_V_dout      |  in |    9|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_9_V_dout      |  in |    9|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_10_V_dout     |  in |    9|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_11_V_dout     |  in |    9|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_12_V_dout     |  in |    9|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_13_V_dout     |  in |    9|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_14_V_dout     |  in |    9|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_15_V_dout     |  in |    9|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_16_V_dout     |  in |    9|   ap_fifo  |                data_V_data_16_V               |    pointer   |
|data_V_data_16_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_16_V               |    pointer   |
|data_V_data_16_V_read     | out |    1|   ap_fifo  |                data_V_data_16_V               |    pointer   |
|data_V_data_17_V_dout     |  in |    9|   ap_fifo  |                data_V_data_17_V               |    pointer   |
|data_V_data_17_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_17_V               |    pointer   |
|data_V_data_17_V_read     | out |    1|   ap_fifo  |                data_V_data_17_V               |    pointer   |
|data_V_data_18_V_dout     |  in |    9|   ap_fifo  |                data_V_data_18_V               |    pointer   |
|data_V_data_18_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_18_V               |    pointer   |
|data_V_data_18_V_read     | out |    1|   ap_fifo  |                data_V_data_18_V               |    pointer   |
|data_V_data_19_V_dout     |  in |    9|   ap_fifo  |                data_V_data_19_V               |    pointer   |
|data_V_data_19_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_19_V               |    pointer   |
|data_V_data_19_V_read     | out |    1|   ap_fifo  |                data_V_data_19_V               |    pointer   |
|data_V_data_20_V_dout     |  in |    9|   ap_fifo  |                data_V_data_20_V               |    pointer   |
|data_V_data_20_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_20_V               |    pointer   |
|data_V_data_20_V_read     | out |    1|   ap_fifo  |                data_V_data_20_V               |    pointer   |
|data_V_data_21_V_dout     |  in |    9|   ap_fifo  |                data_V_data_21_V               |    pointer   |
|data_V_data_21_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_21_V               |    pointer   |
|data_V_data_21_V_read     | out |    1|   ap_fifo  |                data_V_data_21_V               |    pointer   |
|data_V_data_22_V_dout     |  in |    9|   ap_fifo  |                data_V_data_22_V               |    pointer   |
|data_V_data_22_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_22_V               |    pointer   |
|data_V_data_22_V_read     | out |    1|   ap_fifo  |                data_V_data_22_V               |    pointer   |
|data_V_data_23_V_dout     |  in |    9|   ap_fifo  |                data_V_data_23_V               |    pointer   |
|data_V_data_23_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_23_V               |    pointer   |
|data_V_data_23_V_read     | out |    1|   ap_fifo  |                data_V_data_23_V               |    pointer   |
|data_V_data_24_V_dout     |  in |    9|   ap_fifo  |                data_V_data_24_V               |    pointer   |
|data_V_data_24_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_24_V               |    pointer   |
|data_V_data_24_V_read     | out |    1|   ap_fifo  |                data_V_data_24_V               |    pointer   |
|data_V_data_25_V_dout     |  in |    9|   ap_fifo  |                data_V_data_25_V               |    pointer   |
|data_V_data_25_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_25_V               |    pointer   |
|data_V_data_25_V_read     | out |    1|   ap_fifo  |                data_V_data_25_V               |    pointer   |
|data_V_data_26_V_dout     |  in |    9|   ap_fifo  |                data_V_data_26_V               |    pointer   |
|data_V_data_26_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_26_V               |    pointer   |
|data_V_data_26_V_read     | out |    1|   ap_fifo  |                data_V_data_26_V               |    pointer   |
|data_V_data_27_V_dout     |  in |    9|   ap_fifo  |                data_V_data_27_V               |    pointer   |
|data_V_data_27_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_27_V               |    pointer   |
|data_V_data_27_V_read     | out |    1|   ap_fifo  |                data_V_data_27_V               |    pointer   |
|data_V_data_28_V_dout     |  in |    9|   ap_fifo  |                data_V_data_28_V               |    pointer   |
|data_V_data_28_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_28_V               |    pointer   |
|data_V_data_28_V_read     | out |    1|   ap_fifo  |                data_V_data_28_V               |    pointer   |
|data_V_data_29_V_dout     |  in |    9|   ap_fifo  |                data_V_data_29_V               |    pointer   |
|data_V_data_29_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_29_V               |    pointer   |
|data_V_data_29_V_read     | out |    1|   ap_fifo  |                data_V_data_29_V               |    pointer   |
|data_V_data_30_V_dout     |  in |    9|   ap_fifo  |                data_V_data_30_V               |    pointer   |
|data_V_data_30_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_30_V               |    pointer   |
|data_V_data_30_V_read     | out |    1|   ap_fifo  |                data_V_data_30_V               |    pointer   |
|data_V_data_31_V_dout     |  in |    9|   ap_fifo  |                data_V_data_31_V               |    pointer   |
|data_V_data_31_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_31_V               |    pointer   |
|data_V_data_31_V_read     | out |    1|   ap_fifo  |                data_V_data_31_V               |    pointer   |
|res_V_data_0_V_din        | out |    8|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din        | out |    8|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din        | out |    8|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din        | out |    8|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din        | out |    8|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din        | out |    8|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din        | out |    8|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din        | out |    8|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din        | out |    8|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din        | out |    8|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din       | out |    8|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din       | out |    8|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din       | out |    8|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din       | out |    8|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din       | out |    8|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din       | out |    8|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_16_V_din       | out |    8|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_16_V_write     | out |    1|   ap_fifo  |                res_V_data_16_V                |    pointer   |
|res_V_data_17_V_din       | out |    8|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_17_V_write     | out |    1|   ap_fifo  |                res_V_data_17_V                |    pointer   |
|res_V_data_18_V_din       | out |    8|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_18_V_write     | out |    1|   ap_fifo  |                res_V_data_18_V                |    pointer   |
|res_V_data_19_V_din       | out |    8|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_19_V_write     | out |    1|   ap_fifo  |                res_V_data_19_V                |    pointer   |
|res_V_data_20_V_din       | out |    8|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_20_V_write     | out |    1|   ap_fifo  |                res_V_data_20_V                |    pointer   |
|res_V_data_21_V_din       | out |    8|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_21_V_write     | out |    1|   ap_fifo  |                res_V_data_21_V                |    pointer   |
|res_V_data_22_V_din       | out |    8|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_22_V_write     | out |    1|   ap_fifo  |                res_V_data_22_V                |    pointer   |
|res_V_data_23_V_din       | out |    8|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_23_V_write     | out |    1|   ap_fifo  |                res_V_data_23_V                |    pointer   |
|res_V_data_24_V_din       | out |    8|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_24_V_write     | out |    1|   ap_fifo  |                res_V_data_24_V                |    pointer   |
|res_V_data_25_V_din       | out |    8|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_25_V_write     | out |    1|   ap_fifo  |                res_V_data_25_V                |    pointer   |
|res_V_data_26_V_din       | out |    8|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_26_V_write     | out |    1|   ap_fifo  |                res_V_data_26_V                |    pointer   |
|res_V_data_27_V_din       | out |    8|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_27_V_write     | out |    1|   ap_fifo  |                res_V_data_27_V                |    pointer   |
|res_V_data_28_V_din       | out |    8|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_28_V_write     | out |    1|   ap_fifo  |                res_V_data_28_V                |    pointer   |
|res_V_data_29_V_din       | out |    8|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_29_V_write     | out |    1|   ap_fifo  |                res_V_data_29_V                |    pointer   |
|res_V_data_30_V_din       | out |    8|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_30_V_write     | out |    1|   ap_fifo  |                res_V_data_30_V                |    pointer   |
|res_V_data_31_V_din       | out |    8|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
|res_V_data_31_V_write     | out |    1|   ap_fifo  |                res_V_data_31_V                |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+

