{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683386401595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683386401595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:50:01 2023 " "Processing started: Sat May 06 20:50:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683386401595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386401595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Instr_Fetch -c Instr_Fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Instr_Fetch -c Instr_Fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386401595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683386401987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683386401987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.vhd 8 4 " "Found 8 design units, including 4 entities, in source file instr_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-program " "Found design unit 1: PC-program" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory_unit1-tacit " "Found design unit 2: memory_unit1-tacit" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ALU2-alu2_arch " "Found design unit 3: ALU2-alu2_arch" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 instr_fetch-fetch_flow " "Found design unit 4: instr_fetch-fetch_flow" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_unit1 " "Found entity 2: memory_unit1" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU2 " "Found entity 3: ALU2" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""} { "Info" "ISGN_ENTITY_NAME" "4 instr_fetch " "Found entity 4: instr_fetch" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386409472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Instr_Fetch " "Elaborating entity \"Instr_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683386409501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU2 ALU2:alu2_instance " "Elaborating entity \"ALU2\" for hierarchy \"ALU2:alu2_instance\"" {  } { { "Instr_Fetch.vhd" "alu2_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386409516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit1 memory_unit1:mem1_instance " "Elaborating entity \"memory_unit1\" for hierarchy \"memory_unit1:mem1_instance\"" {  } { { "Instr_Fetch.vhd" "mem1_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386409527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_instance " "Elaborating entity \"PC\" for hierarchy \"PC:pc_instance\"" {  } { { "Instr_Fetch.vhd" "pc_instance" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386409564 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_data Instr_Fetch.vhd(19) " "VHDL Process Statement warning at Instr_Fetch.vhd(19): inferring latch(es) for signal or variable \"pc_data\", which holds its previous value in one or more paths through the process" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683386409565 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[0\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[0\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409565 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[1\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[1\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409565 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[2\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[2\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409565 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[3\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[3\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[4\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[4\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[5\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[5\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[6\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[6\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[7\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[7\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[8\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[8\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[9\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[9\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[10\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[10\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[11\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[11\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[12\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[12\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[13\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[13\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409566 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[14\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[14\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409567 "|Instr_Fetch|PC:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_data\[15\] Instr_Fetch.vhd(19) " "Inferred latch for \"pc_data\[15\]\" at Instr_Fetch.vhd(19)" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386409567 "|Instr_Fetch|PC:pc_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[0\] GND " "Pin \"mem1_out\[0\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[1\] GND " "Pin \"mem1_out\[1\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[2\] GND " "Pin \"mem1_out\[2\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[3\] GND " "Pin \"mem1_out\[3\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[4\] GND " "Pin \"mem1_out\[4\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[5\] GND " "Pin \"mem1_out\[5\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[6\] GND " "Pin \"mem1_out\[6\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[7\] GND " "Pin \"mem1_out\[7\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[8\] GND " "Pin \"mem1_out\[8\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[9\] GND " "Pin \"mem1_out\[9\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[10\] GND " "Pin \"mem1_out\[10\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[11\] GND " "Pin \"mem1_out\[11\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[12\] GND " "Pin \"mem1_out\[12\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[13\] GND " "Pin \"mem1_out\[13\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[14\] GND " "Pin \"mem1_out\[14\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mem1_out\[15\] GND " "Pin \"mem1_out\[15\]\" is stuck at GND" {  } { { "Instr_Fetch.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Instr_Fetch/Instr_Fetch.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386409917 "|instr_fetch|mem1_out[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683386409917 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683386409965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683386410293 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386410293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683386410319 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683386410319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683386410319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683386410319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683386410338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:50:10 2023 " "Processing ended: Sat May 06 20:50:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683386410338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683386410338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683386410338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386410338 ""}
