Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec  6 15:32:41 2023
| Host         : DESKTOP-KTBA880 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     92          
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (210)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (182)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (210)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (182)
--------------------------------------------------
 There are 182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.266        0.000                      0                  241        0.177        0.000                      0                  241        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.266        0.000                      0                  241        0.177        0.000                      0                  241        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.390ns  (logic 2.397ns (32.437%)  route 4.993ns (67.563%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.543    11.854    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  graph_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.567    12.545    rcounter_unit/E[0]
    SLICE_X13Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X13Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X13Y6          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.545    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.397ns (32.631%)  route 4.949ns (67.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.573    11.884    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.008 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.493    12.501    timer_unit/E[0]
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDPE (Setup_fdpe_C_CE)      -0.205    14.812    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.397ns (32.631%)  route 4.949ns (67.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.573    11.884    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.008 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.493    12.501    timer_unit/E[0]
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDPE (Setup_fdpe_C_CE)      -0.205    14.812    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.397ns (32.631%)  route 4.949ns (67.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.573    11.884    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.008 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.493    12.501    timer_unit/E[0]
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X9Y1           FDPE                                         r  timer_unit/timer_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X9Y1           FDPE (Setup_fdpe_C_CE)      -0.205    14.812    timer_unit/timer_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.397ns (32.631%)  route 4.949ns (67.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.573    11.884    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.008 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.493    12.501    timer_unit/E[0]
    SLICE_X8Y1           FDPE                                         r  timer_unit/timer_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X8Y1           FDPE                                         r  timer_unit/timer_reg_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y1           FDPE (Setup_fdpe_C_CE)      -0.169    14.848    timer_unit/timer_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.397ns (32.631%)  route 4.949ns (67.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.573    11.884    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I1_O)        0.124    12.008 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.493    12.501    timer_unit/E[0]
    SLICE_X8Y1           FDPE                                         r  timer_unit/timer_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.451    14.792    timer_unit/CLK
    SLICE_X8Y1           FDPE                                         r  timer_unit/timer_reg_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y1           FDPE (Setup_fdpe_C_CE)      -0.169    14.848    timer_unit/timer_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 2.397ns (32.804%)  route 4.910ns (67.196%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.543    11.854    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  graph_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.485    12.462    rcounter_unit/E[0]
    SLICE_X11Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X11Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X11Y7          FDCE (Setup_fdce_C_CE)      -0.205    14.811    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.397ns (32.687%)  route 4.936ns (67.313%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.543    11.854    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  graph_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.511    12.489    rcounter_unit/E[0]
    SLICE_X14Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.847    rcounter_unit/r_digr1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.397ns (32.687%)  route 4.936ns (67.313%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.543    11.854    graph_unit/x_ball_reg_reg[4]_0
    SLICE_X10Y6          LUT6 (Prop_lut6_I1_O)        0.124    11.978 r  graph_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.511    12.489    rcounter_unit/E[0]
    SLICE_X14Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X14Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.847    rcounter_unit/r_digr1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.397ns (32.831%)  route 4.904ns (67.169%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.634     5.155    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_ball_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.673 r  graph_unit/y_ball_reg_reg[1]/Q
                         net (fo=27, routed)          0.837     6.511    graph_unit/y_ball_reg_reg[9]_0[1]
    SLICE_X2Y6           LUT2 (Prop_lut2_I1_O)        0.150     6.661 r  graph_unit/x_delta_next3_carry_i_13/O
                         net (fo=1, routed)           0.469     7.130    graph_unit/x_delta_next3_carry_i_13_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I3_O)        0.328     7.458 f  graph_unit/x_delta_next3_carry_i_10/O
                         net (fo=6, routed)           0.642     8.099    graph_unit/x_delta_next3_carry_i_10_n_0
    SLICE_X2Y3           LUT6 (Prop_lut6_I5_O)        0.124     8.223 r  graph_unit/x_delta_next3_carry_i_1/O
                         net (fo=1, routed)           0.610     8.833    graph_unit/x_delta_next3_carry_i_1_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.218 r  graph_unit/x_delta_next3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.218    graph_unit/x_delta_next3_carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.489 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=2, routed)           0.730    10.220    graph_unit/x_delta_next318_in
    SLICE_X8Y7           LUT6 (Prop_lut6_I4_O)        0.373    10.593 f  graph_unit/FSM_onehot_state_reg[2]_i_9/O
                         net (fo=1, routed)           0.594    11.187    graph_unit/FSM_onehot_state_reg[2]_i_9_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.311 f  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          0.540    11.851    rcounter_unit/r_digr0_reg[0]_1
    SLICE_X10Y6          LUT6 (Prop_lut6_I4_O)        0.124    11.975 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.482    12.456    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450    14.791    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y6          FDCE (Setup_fdce_C_CE)      -0.169    14.847    rcounter_unit/r_digr0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.578%)  route 0.134ns (41.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    lcounter_unit/CLK
    SLICE_X13Y8          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  lcounter_unit/r_digl0_reg[1]/Q
                         net (fo=7, routed)           0.134     1.723    lcounter_unit/Q[1]
    SLICE_X12Y8          LUT4 (Prop_lut4_I0_O)        0.048     1.771 r  lcounter_unit/r_digl0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.771    lcounter_unit/digl0_next[2]
    SLICE_X12Y8          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    lcounter_unit/CLK
    SLICE_X12Y8          FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.133     1.594    lcounter_unit/r_digl0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.871%)  route 0.148ns (51.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    lcounter_unit/CLK
    SLICE_X13Y7          FDCE                                         r  lcounter_unit/r_digl1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  lcounter_unit/r_digl1_reg[1]/Q
                         net (fo=6, routed)           0.148     1.737    digl1[1]
    SLICE_X14Y7          FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  num3_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.064     1.528    num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.354%)  route 0.145ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    lcounter_unit/CLK
    SLICE_X13Y8          FDCE                                         r  lcounter_unit/r_digl0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  lcounter_unit/r_digl0_reg[1]/Q
                         net (fo=7, routed)           0.145     1.734    digl0[1]
    SLICE_X14Y7          FDRE                                         r  num2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  num2_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.060     1.524    num2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.027%)  route 0.145ns (46.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  rcounter_unit/r_digr0_reg[0]/Q
                         net (fo=7, routed)           0.145     1.758    digr0[0]
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.075     1.539    num0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.715%)  route 0.128ns (46.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  rcounter_unit/r_digr0_reg[3]/Q
                         net (fo=5, routed)           0.128     1.725    digr0[3]
    SLICE_X14Y7          FDRE                                         r  num0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X14Y7          FDRE                                         r  num0_reg[3]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X14Y7          FDRE (Hold_fdre_C_D)         0.023     1.487    num0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.158%)  route 0.170ns (50.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    lcounter_unit/CLK
    SLICE_X12Y8          FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  lcounter_unit/r_digl0_reg[0]/Q
                         net (fo=8, routed)           0.170     1.782    digl0[0]
    SLICE_X12Y7          FDRE                                         r  num2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num2_reg[0]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.063     1.527    num2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.315%)  route 0.148ns (53.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    lcounter_unit/CLK
    SLICE_X13Y7          FDCE                                         r  lcounter_unit/r_digl1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDCE (Prop_fdce_C_Q)         0.128     1.576 r  lcounter_unit/r_digl1_reg[3]/Q
                         net (fo=5, routed)           0.148     1.724    digl1[3]
    SLICE_X12Y7          FDRE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num3_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y7          FDRE (Hold_fdre_C_D)         0.007     1.468    num3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.565     1.448    rcounter_unit/CLK
    SLICE_X11Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141     1.589 f  rcounter_unit/r_digr1_reg[0]/Q
                         net (fo=7, routed)           0.168     1.757    rcounter_unit/r_digr1_reg[3]_0[0]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.045     1.802 r  rcounter_unit/r_digr1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.802    rcounter_unit/digr1_next[0]
    SLICE_X11Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    rcounter_unit/CLK
    SLICE_X11Y7          FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.091     1.539    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 graph_unit/x_delta_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/x_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.566     1.449    graph_unit/CLK
    SLICE_X9Y6           FDCE                                         r  graph_unit/x_delta_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDCE (Prop_fdce_C_Q)         0.141     1.590 r  graph_unit/x_delta_reg_reg[8]/Q
                         net (fo=16, routed)          0.168     1.758    graph_unit/x_delta_reg[8]
    SLICE_X9Y6           LUT6 (Prop_lut6_I5_O)        0.045     1.803 r  graph_unit/x_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.803    graph_unit/x_delta_reg[8]_i_1_n_0
    SLICE_X9Y6           FDCE                                         r  graph_unit/x_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.836     1.963    graph_unit/CLK
    SLICE_X9Y6           FDCE                                         r  graph_unit/x_delta_reg_reg[8]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X9Y6           FDCE (Hold_fdce_C_D)         0.091     1.540    graph_unit/x_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timer_unit/timer_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.567     1.450    timer_unit/CLK
    SLICE_X8Y2           FDPE                                         r  timer_unit/timer_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDPE (Prop_fdpe_C_Q)         0.164     1.614 r  timer_unit/timer_reg_reg[5]/Q
                         net (fo=2, routed)           0.175     1.789    graph_unit/timer_reg_reg[6]_0[5]
    SLICE_X8Y2           LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  graph_unit/timer_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.834    timer_unit/D[5]
    SLICE_X8Y2           FDPE                                         r  timer_unit/timer_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.837     1.964    timer_unit/CLK
    SLICE_X8Y2           FDPE                                         r  timer_unit/timer_reg_reg[5]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X8Y2           FDPE (Hold_fdpe_C_D)         0.120     1.570    timer_unit/timer_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X9Y4     FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y5     FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y7    num0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y7    num0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y9    num0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y7    num0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y7    num1_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y7    num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y7    num0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y7    num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y7    num0_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X9Y4     FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y5     FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y4     FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y7    num0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y7    num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y7    num0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y7    num0_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.685ns (47.869%)  route 5.102ns (52.131%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.511     0.989    q7seg/ps[1]
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.295     1.284 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     2.450    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.152     2.602 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.425     6.027    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.786 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.786    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.686ns  (logic 4.432ns (45.759%)  route 5.254ns (54.241%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.879     1.357    q7seg/ps[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.295     1.652 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.968     2.620    q7seg/sel0[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     2.744 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.406     6.151    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.686 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.686    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.657ns  (logic 4.664ns (48.300%)  route 4.993ns (51.700%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.879     1.357    q7seg/ps[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.295     1.652 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.968     2.620    q7seg/sel0[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.153     2.773 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.146     5.919    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738     9.657 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.657    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.531ns  (logic 4.408ns (46.247%)  route 5.123ns (53.753%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.511     0.989    q7seg/ps[1]
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.295     1.284 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.175     2.458    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.124     2.582 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.438     6.020    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.531 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.531    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.524ns  (logic 4.627ns (48.584%)  route 4.897ns (51.416%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.511     0.989    q7seg/ps[1]
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.295     1.284 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.175     2.458    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.146     2.604 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.212     5.816    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708     9.524 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.524    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 4.426ns (47.120%)  route 4.967ns (52.880%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.511     0.989    q7seg/ps[1]
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.295     1.284 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     2.450    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     2.574 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.290     5.864    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.393 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.393    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.417ns (47.089%)  route 4.963ns (52.911%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.879     1.357    q7seg/ps[1]
    SLICE_X12Y9          LUT6 (Prop_lut6_I3_O)        0.295     1.652 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.982     2.634    q7seg/sel0[2]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.124     2.758 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.102     5.860    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.380 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.380    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.303ns  (logic 3.974ns (42.717%)  route 5.329ns (57.283%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  uart/transmitter/bit_out_reg/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/transmitter/bit_out_reg/Q
                         net (fo=1, routed)           5.329     5.785    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     9.303 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     9.303    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.512ns (49.890%)  route 4.532ns (50.110%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.440     1.918    q7seg/ps[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I0_O)        0.323     2.241 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.092     5.333    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     9.044 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.044    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.524ns (51.501%)  route 4.260ns (48.499%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X14Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.226     1.704    q7seg/ps[1]
    SLICE_X32Y14         LUT2 (Prop_lut2_I1_O)        0.321     2.025 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.035     5.059    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.784 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.784    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  uart/receiver/received_reg/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/received_reg/Q
                         net (fo=4, routed)           0.089     0.230    uart/received
    SLICE_X4Y17          FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[5]/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[5]/Q
                         net (fo=2, routed)           0.102     0.243    uart/data_out[5]
    SLICE_X2Y17          FDRE                                         r  uart/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X5Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.126     0.267    uart/data_out[7]
    SLICE_X2Y17          FDRE                                         r  uart/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    uart/transmitter/Q[2]
    SLICE_X3Y17          FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.116     0.280    uart/transmitter/Q[3]
    SLICE_X3Y17          FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.421%)  route 0.103ns (35.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[3]/C
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[3]/Q
                         net (fo=6, routed)           0.103     0.244    uart/transmitter/count_reg[3]
    SLICE_X4Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.289 r  uart/transmitter/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.289    uart/transmitter/p_0_in__0[7]
    SLICE_X4Y19          FDRE                                         r  uart/transmitter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.148ns (49.805%)  route 0.149ns (50.195%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.149     0.297    uart/transmitter/Q[5]
    SLICE_X3Y17          FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDRE                         0.000     0.000 r  uart/receiver/last_bit_reg/C
    SLICE_X7Y17          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.070     0.198    uart/receiver/last_bit
    SLICE_X7Y17          LUT6 (Prop_lut6_I1_O)        0.099     0.297 r  uart/receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.297    uart/receiver/receiving_i_1_n_0
    SLICE_X7Y17          FDRE                                         r  uart/receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  uart/data_in_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[1]/Q
                         net (fo=1, routed)           0.135     0.299    uart/transmitter/Q[1]
    SLICE_X3Y17          FDRE                                         r  uart/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/transmitter/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.189ns (61.365%)  route 0.119ns (38.635%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  uart/transmitter/count_reg[1]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/transmitter/count_reg[1]/Q
                         net (fo=7, routed)           0.119     0.260    uart/transmitter/count_reg[1]
    SLICE_X5Y19          LUT3 (Prop_lut3_I1_O)        0.048     0.308 r  uart/transmitter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.308    uart/transmitter/p_0_in__0[2]
    SLICE_X5Y19          FDRE                                         r  uart/transmitter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.049ns  (logic 4.554ns (45.313%)  route 5.496ns (54.687%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     7.802    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.152     7.954 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.425    11.379    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.138 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.138    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.832ns  (logic 4.301ns (43.746%)  route 5.531ns (56.254%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 f  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 f  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.220     7.856    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.124     7.980 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.406    11.386    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.921 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.921    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 4.533ns (46.243%)  route 5.270ns (53.757%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.220     7.856    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I1_O)        0.153     8.009 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.146    11.154    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    14.893 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.893    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.277ns (43.668%)  route 5.517ns (56.332%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.175     7.810    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.124     7.934 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.438    11.372    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.883 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.883    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 4.496ns (45.941%)  route 5.291ns (54.059%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.175     7.810    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I2_O)        0.146     7.956 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.212    11.168    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    14.877 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.877    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.656ns  (logic 4.295ns (44.481%)  route 5.361ns (55.519%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  num0_reg[0]/Q
                         net (fo=1, routed)           0.904     6.512    q7seg/seg_OBUF[1]_inst_i_1_0[0]
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.636 r  q7seg/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.167     7.802    q7seg/sel0[0]
    SLICE_X14Y10         LUT4 (Prop_lut4_I3_O)        0.124     7.926 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.290    11.216    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.745 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.745    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.417ns (47.443%)  route 4.893ns (52.557%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.568     5.089    clk_IBUF_BUFG
    SLICE_X12Y7          FDRE                                         r  num3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.478     5.567 f  num3_reg[3]/Q
                         net (fo=1, routed)           0.793     6.360    q7seg/seg_OBUF[1]_inst_i_1_1[3]
    SLICE_X15Y7          LUT6 (Prop_lut6_I2_O)        0.295     6.655 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.999     7.654    q7seg/sel0[3]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     7.778 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.102    10.879    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.399 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.399    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.489ns  (logic 3.986ns (61.439%)  route 2.502ns (38.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.618     5.139    clk_IBUF_BUFG
    SLICE_X0Y24          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.502     8.097    rgb_reg_reg[7]_lopt_replica_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.628 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.628    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.953ns (62.966%)  route 2.325ns (37.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.633     5.154    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y9           FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.456     5.610 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.325     7.935    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.432 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.432    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 3.981ns (63.522%)  route 2.286ns (36.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.286     7.889    rgb_reg_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.414 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.414    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.968%)  route 0.105ns (36.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y3           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[5]/Q
                         net (fo=23, routed)          0.105     1.724    vga_unit/Q[5]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.769    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X2Y3           FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.680%)  route 0.106ns (36.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=20, routed)          0.106     1.726    vga_unit/Q[7]
    SLICE_X0Y2           LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  vga_unit/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.771    vga_unit/v_count_next[9]_i_2_n_0
    SLICE_X0Y2           FDCE                                         r  vga_unit/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X6Y11          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.094     1.732    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X7Y11          LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    vga_unit/h_count_next_0[0]
    SLICE_X7Y11          FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.773%)  route 0.160ns (46.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=24, routed)          0.160     1.780    vga_unit/Q[2]
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.045     1.825 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.189ns (54.170%)  route 0.160ns (45.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.596     1.479    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vga_unit/v_count_reg_reg[2]/Q
                         net (fo=24, routed)          0.160     1.780    vga_unit/Q[2]
    SLICE_X0Y2           LUT5 (Prop_lut5_I3_O)        0.048     1.828 r  vga_unit/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_unit/v_count_next[3]_i_1_n_0
    SLICE_X0Y2           FDCE                                         r  vga_unit/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.416%)  route 0.155ns (42.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.593     1.476    vga_unit/v_sync_reg_reg_0
    SLICE_X6Y3           FDCE                                         r  vga_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDCE (Prop_fdce_C_Q)         0.164     1.640 r  vga_unit/v_count_reg_reg[6]/Q
                         net (fo=21, routed)          0.155     1.795    vga_unit/Q[6]
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  vga_unit/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga_unit/v_count_next[6]_i_1_n_0
    SLICE_X7Y3           FDCE                                         r  vga_unit/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/row_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.141ns (38.492%)  route 0.225ns (61.508%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.595     1.478    vga_unit/v_sync_reg_reg_0
    SLICE_X0Y4           FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=27, routed)          0.225     1.844    text_unit/addr_reg_reg[0]
    SLICE_X7Y4           LDCE                                         r  text_unit/row_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.708%)  route 0.188ns (50.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    vga_unit/v_sync_reg_reg_0
    SLICE_X7Y8           FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     1.616 f  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=15, routed)          0.188     1.804    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  vga_unit/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_unit/h_count_next_0[8]
    SLICE_X7Y9           FDCE                                         r  vga_unit/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/bit_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.267     1.855    text_unit/Q[0]
    SLICE_X8Y7           LDCE                                         r  text_unit/bit_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.226ns (57.584%)  route 0.166ns (42.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.592     1.475    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y9           FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.128     1.603 r  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=16, routed)          0.166     1.770    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X7Y9           LUT6 (Prop_lut6_I3_O)        0.098     1.868 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga_unit/h_count_next_0[9]
    SLICE_X7Y9           FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_padl_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.156ns  (logic 1.441ns (27.955%)  route 3.715ns (72.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.715     5.156    graph_unit/AR[0]
    SLICE_X0Y5           FDCE                                         f  graph_unit/y_padl_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.519     4.860    graph_unit/CLK
    SLICE_X0Y5           FDCE                                         r  graph_unit/y_padl_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.441ns (28.644%)  route 3.591ns (71.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.591     5.032    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520     4.861    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.441ns (28.644%)  route 3.591ns (71.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.591     5.032    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520     4.861    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.441ns (28.644%)  route 3.591ns (71.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.591     5.032    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520     4.861    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.032ns  (logic 1.441ns (28.644%)  route 3.591ns (71.356%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.591     5.032    vga_unit/AR[0]
    SLICE_X1Y2           FDCE                                         f  vga_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.520     4.861    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr0_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.441ns (29.291%)  route 3.479ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.479     4.921    rcounter_unit/AR[0]
    SLICE_X12Y6          FDCE                                         f  rcounter_unit/r_digr0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr0_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.441ns (29.291%)  route 3.479ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.479     4.921    rcounter_unit/AR[0]
    SLICE_X12Y6          FDCE                                         f  rcounter_unit/r_digr0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr0_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.441ns (29.291%)  route 3.479ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.479     4.921    rcounter_unit/AR[0]
    SLICE_X12Y6          FDCE                                         f  rcounter_unit/r_digr0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr0_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.441ns (29.291%)  route 3.479ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.479     4.921    rcounter_unit/AR[0]
    SLICE_X12Y6          FDCE                                         f  rcounter_unit/r_digr0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    rcounter_unit/CLK
    SLICE_X12Y6          FDCE                                         r  rcounter_unit/r_digr0_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rcounter_unit/r_digr1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.441ns (29.291%)  route 3.479ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.479     4.921    rcounter_unit/AR[0]
    SLICE_X13Y6          FDCE                                         f  rcounter_unit/r_digr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.450     4.791    rcounter_unit/CLK
    SLICE_X13Y6          FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.114     0.242    vga_unit/v_count_next[1]
    SLICE_X0Y4           FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X0Y4           FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[8]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.110     0.251    vga_unit/v_count_next[8]
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y4           FDCE                                         r  vga_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[9]/C
    SLICE_X0Y2           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.112     0.253    vga_unit/v_count_next[9]
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.867     1.994    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y2           FDCE                                         r  vga_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[0]
    SLICE_X6Y11          FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.862     1.989    vga_unit/v_sync_reg_reg_0
    SLICE_X6Y11          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.436%)  route 0.119ns (44.564%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.119     0.267    vga_unit/h_count_next[2]
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X10Y8          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/h_count_next[6]
    SLICE_X9Y8           FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.835     1.962    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y8           FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X2Y3           FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/v_count_next[5]
    SLICE_X3Y3           FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X3Y3           FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.117     0.281    vga_unit/h_count_next[3]
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.834     1.961    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y10          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.866%)  route 0.154ns (52.134%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.154     0.295    vga_unit/v_count_next[0]
    SLICE_X0Y4           FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.866     1.993    vga_unit/v_sync_reg_reg_0
    SLICE_X0Y4           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.801%)  route 0.160ns (53.199%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[5]/C
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.160     0.301    vga_unit/h_count_next[5]
    SLICE_X5Y9           FDCE                                         r  vga_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.863     1.990    vga_unit/v_sync_reg_reg_0
    SLICE_X5Y9           FDCE                                         r  vga_unit/h_count_reg_reg[5]/C





