

================================================================
== Vitis HLS Report for 'Filter_vertical_HW'
================================================================
* Date:           Mon Oct 21 18:53:18 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hw7
* Solution:       solution_FILTER_VERTICAL (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   233209|   233209|  1.555 ms|  1.555 ms|  233210|  233210|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_152_2   |   233208|   233208|       492|          -|          -|   474|        no|
        | + VITIS_LOOP_154_3  |       81|       81|        76|          1|          1|     6|       yes|
        | + VITIS_LOOP_158_4  |      406|      406|       144|          1|          1|   264|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    766|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     724|    996|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    387|    -|
|Register         |        -|    -|    1171|    192|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    2|    1895|   2341|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  548|  700|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  724|  996|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_10s_12_4_1_U1  |mac_muladd_3ns_10ns_10s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_15ns_16_4_1_U2  |mac_muladd_8ns_8ns_15ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln152_fu_588_p2                   |         +|   0|  0|  16|           9|           1|
    |add_ln154_fu_619_p2                   |         +|   0|  0|  10|           3|           1|
    |add_ln156_2_fu_628_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln156_fu_604_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln158_fu_639_p2                   |         +|   0|  0|  16|           9|           1|
    |add_ln170_1_fu_671_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln170_2_fu_651_p2                 |         +|   0|  0|  24|          17|           9|
    |add_ln170_fu_661_p2                   |         +|   0|  0|  24|          17|          12|
    |add_ln172_1_fu_849_p2                 |         +|   0|  0|  64|          16|          16|
    |add_ln172_3_fu_854_p2                 |         +|   0|  0|  21|          14|          14|
    |add_ln172_4_fu_864_p2                 |         +|   0|  0|  23|          16|          16|
    |add_ln172_5_fu_869_p2                 |         +|   0|  0|  64|          16|          16|
    |add_ln172_fu_769_p2                   |         +|   0|  0|  23|          16|          16|
    |add_ln174_1_fu_687_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln174_fu_682_p2                   |         +|   0|  0|  64|          64|          64|
    |sub_ln172_1_fu_759_p2                 |         -|   0|  0|  22|          15|          15|
    |sub_ln172_2_fu_799_p2                 |         -|   0|  0|  22|          15|          15|
    |sub_ln172_3_fu_828_p2                 |         -|   0|  0|  20|          13|          13|
    |sub_ln172_fu_729_p2                   |         -|   0|  0|  20|          13|          13|
    |ap_block_state151_pp1_stage0_iter71   |       and|   0|  0|   2|           1|           1|
    |ap_block_state154_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state155_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state223_pp1_stage0_iter143  |       and|   0|  0|   2|           1|           1|
    |ap_block_state77_pp0_stage0_iter74    |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state81_io                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln152_fu_594_p2                  |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln154_fu_609_p2                  |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln158_fu_645_p2                  |      icmp|   0|  0|  11|           9|           9|
    |ap_block_pp0_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001             |        or|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 766|         543|         511|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Input_buffer_1_1_reg_334                       |   9|          2|    8|         16|
    |Input_buffer_1_3_reg_575                       |   9|          2|    8|         16|
    |Input_buffer_1_reg_562                         |   9|          2|    8|         16|
    |Input_buffer_2_1_reg_323                       |   9|          2|    8|         16|
    |Input_buffer_2_reg_549                         |   9|          2|    8|         16|
    |Input_buffer_3_1_reg_312                       |   9|          2|    8|         16|
    |Input_buffer_3_reg_536                         |   9|          2|    8|         16|
    |Input_buffer_4_1_reg_301                       |   9|          2|    8|         16|
    |Input_buffer_4_reg_523                         |   9|          2|    8|         16|
    |Input_buffer_5_1_reg_290                       |   9|          2|    8|         16|
    |Input_buffer_5_reg_511                         |   9|          2|    8|         16|
    |Input_buffer_6_1_reg_279                       |   9|          2|    8|         16|
    |X_reg_256                                      |   9|          2|    9|         18|
    |Y_reg_489                                      |   9|          2|    9|         18|
    |ap_NS_fsm                                      |  37|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter75                       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter143                      |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter72                       |   9|          2|    1|          2|
    |ap_phi_mux_Input_buffer_1_2_29_phi_fu_469_p12  |  14|          3|    8|         24|
    |ap_phi_mux_Input_buffer_1_3_phi_fu_579_p4      |   9|          2|    8|         16|
    |ap_phi_mux_Input_buffer_2_2_phi_fu_445_p12     |  14|          3|    8|         24|
    |ap_phi_mux_Input_buffer_3_2_phi_fu_421_p12     |  14|          3|    8|         24|
    |ap_phi_mux_Input_buffer_3_phi_fu_540_p4        |   9|          2|    8|         16|
    |ap_phi_mux_Input_buffer_4_2_phi_fu_397_p12     |  14|          3|    8|         24|
    |ap_phi_mux_Input_buffer_5_2_phi_fu_373_p12     |  14|          3|    8|         24|
    |ap_phi_mux_Input_buffer_6_2_phi_fu_349_p12     |  14|          3|    8|         24|
    |ap_phi_mux_i_phi_fu_271_p4                     |   9|          2|    3|          6|
    |gmem_ARADDR                                    |  14|          3|   64|        192|
    |gmem_blk_n_AR                                  |   9|          2|    1|          2|
    |gmem_blk_n_AW                                  |   9|          2|    1|          2|
    |gmem_blk_n_B                                   |   9|          2|    1|          2|
    |gmem_blk_n_R                                   |   9|          2|    1|          2|
    |gmem_blk_n_W                                   |   9|          2|    1|          2|
    |i_reg_267                                      |   9|          2|    3|          6|
    |phi_mul_reg_500                                |   9|          2|   17|         34|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 387|         84|  275|        667|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |Input_buffer_1_0_reg_244               |   8|   0|    8|          0|
    |Input_buffer_1_1_reg_334               |   8|   0|    8|          0|
    |Input_buffer_1_2_reg_953               |   8|   0|    8|          0|
    |Input_buffer_1_3_reg_575               |   8|   0|    8|          0|
    |Input_buffer_1_reg_562                 |   8|   0|    8|          0|
    |Input_buffer_2_0_reg_232               |   8|   0|    8|          0|
    |Input_buffer_2_1_reg_323               |   8|   0|    8|          0|
    |Input_buffer_2_reg_549                 |   8|   0|    8|          0|
    |Input_buffer_3_0_reg_220               |   8|   0|    8|          0|
    |Input_buffer_3_1_reg_312               |   8|   0|    8|          0|
    |Input_buffer_3_reg_536                 |   8|   0|    8|          0|
    |Input_buffer_4_0_reg_208               |   8|   0|    8|          0|
    |Input_buffer_4_1_reg_301               |   8|   0|    8|          0|
    |Input_buffer_4_reg_523                 |   8|   0|    8|          0|
    |Input_buffer_4_reg_523_pp1_iter72_reg  |   8|   0|    8|          0|
    |Input_buffer_5_0_reg_196               |   8|   0|    8|          0|
    |Input_buffer_5_1_reg_290               |   8|   0|    8|          0|
    |Input_buffer_5_reg_511                 |   8|   0|    8|          0|
    |Input_buffer_6_0_reg_184               |   8|   0|    8|          0|
    |Input_buffer_6_1_reg_279               |   8|   0|    8|          0|
    |Input_buffer_6_reg_989                 |   8|   0|    8|          0|
    |X_reg_256                              |   9|   0|    9|          0|
    |Y_reg_489                              |   9|   0|    9|          0|
    |add_ln152_reg_913                      |   9|   0|    9|          0|
    |add_ln154_reg_942                      |   3|   0|    3|          0|
    |add_ln156_reg_927                      |  64|   0|   64|          0|
    |add_ln172_reg_1010                     |  15|   0|   16|          1|
    |add_ln172_reg_1010_pp1_iter73_reg      |  15|   0|   16|          1|
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter100              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter101              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter102              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter103              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter104              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter105              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter106              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter107              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter108              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter109              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter110              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter111              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter112              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter113              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter114              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter115              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter116              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter117              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter118              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter119              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter120              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter121              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter122              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter123              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter124              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter125              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter126              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter127              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter128              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter129              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter130              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter131              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter132              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter133              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter134              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter135              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter136              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter137              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter138              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter139              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter140              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter141              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter142              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter143              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter76               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter77               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter78               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter79               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter80               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter81               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter82               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter83               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter84               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter85               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter86               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter87               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter88               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter89               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter90               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter91               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter92               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter93               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter94               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter95               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter96               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter97               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter98               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter99               |   1|   0|    1|          0|
    |ap_rst_n_inv                           |   1|   0|    1|          0|
    |ap_rst_reg_1                           |   1|   0|    1|          0|
    |ap_rst_reg_2                           |   1|   0|    1|          0|
    |gmem_addr_1_reg_977                    |  64|   0|   64|          0|
    |gmem_addr_2_reg_983                    |  64|   0|   64|          0|
    |gmem_addr_reg_947                      |  64|   0|   64|          0|
    |i_reg_267                              |   3|   0|    3|          0|
    |icmp_ln154_reg_933                     |   1|   0|    1|          0|
    |icmp_ln158_reg_968                     |   1|   0|    1|          0|
    |phi_mul_reg_500                        |  17|   0|   17|          0|
    |shl_ln_reg_995                         |   8|   0|    9|          1|
    |sub_ln172_reg_1005                     |  13|   0|   13|          0|
    |sub_ln172_reg_1005_pp1_iter73_reg      |  13|   0|   13|          0|
    |trunc_ln1_reg_1020                     |   8|   0|    8|          0|
    |zext_ln152_reg_922                     |   9|   0|   64|         55|
    |Input_buffer_5_reg_511                 |  64|  32|    8|          0|
    |Input_buffer_6_reg_989                 |  64|  32|    8|          0|
    |gmem_addr_2_reg_983                    |  64|  32|   64|          0|
    |i_reg_267                              |  64|  32|    3|          0|
    |icmp_ln154_reg_933                     |  64|  32|    1|          0|
    |icmp_ln158_reg_968                     |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1171| 192|  930|         58|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

