# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/system/ipshared/1313/hdl" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/system/ipshared/0ab1/hdl" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/sensor_readout/ipshared/0ab1/hdl" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl" --include "../../../../Spektrop2_CMV4000_V2.srcs/sources_1/ip/clk_wiz_0" --include "E:/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../Spektrop2_CMV4000_V2.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/sim/design_1_v_vid_in_axi4s_0_0.v" \
"../../../../Spektrop2_CMV4000_V2.ip_user_files/bd/design_1/ip/design_1_v_vid_in_axi4s_0_1/sim/design_1_v_vid_in_axi4s_0_1.v" \
"../../../../Spektrop2_CMV4000_V2.ip_user_files/bd/design_1/ip/design_1_axis_combiner_0_0/sim/design_1_axis_combiner_0_0.v" \
"../../../../Spektrop2_CMV4000_V2.ip_user_files/bd/design_1/ip/design_1_axis_dwidth_converter_0_0/sim/design_1_axis_dwidth_converter_0_0.v" \
"../../../../Spektrop2_CMV4000_V2.ip_user_files/bd/design_1/ip/design_1_axis_dwidth_converter_0_1/sim/design_1_axis_dwidth_converter_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
