# MIPS_Multi_Cycle_Verilog

## Summary
Mips Multi-Cycle Processor implemented with verilog. Includes multi-cycle datapath as well as finite state machine control unit.

##Contents
- memfile.dat - test machine code
- mipsmem.v   - unified memmory
- mipsmulti.v - processor datapath and control
- tb.v        - test bench for processor
- topmulti.v  - connects processor module to memmory module
