Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 26 19:48:09 2025
| Host         : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file RBU_control_sets_placed.rpt
| Design       : RBU
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1239 |          187 |
| No           | No                    | Yes                    |             576 |          123 |
| No           | Yes                   | No                     |             436 |           83 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        | Enable Signal |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+
|  mux_lat_sel_mu_reg_i_2_n_0 |               |                                                  |                1 |              1 |         1.00 |
|  mux_lat_sel_reg[0]_i_1_n_0 |               |                                                  |                1 |              1 |         1.00 |
|  mux_lat_sel_reg[2]_i_2_n_0 |               |                                                  |                1 |              1 |         1.00 |
|  mux_lat_sel_reg[4]_i_2_n_0 |               |                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |               | ModMul_0/mul_z0/out_reg_i_132_psdsp_inv_n        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              |               | ModMul_0/mul_z0/out_reg_i_181_psdsp_inv_n        |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG              |               | ModMul_0/mul_z0/buffer[0][30]__0_i_3_psdsp_inv_n |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG              |               | ModMul_0/pipe_z3/out_reg_i_20__0_psdsp_inv_n     |                8 |             34 |         4.25 |
|  clk_IBUF_BUFG              |               | rstn_IBUF_inst/O                                 |              154 |            882 |         5.73 |
|  clk_IBUF_BUFG              |               |                                                  |              185 |           1572 |         8.50 |
+-----------------------------+---------------+--------------------------------------------------+------------------+----------------+--------------+


