# vsim -assertdebug -novopt apb_top -c -do "run -all; exit" "+UVM_TESTNAME=apb_simple_rd_tc" 
# Start time: 18:37:13 on Oct 18,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  Questa Sim-64
# //  Version 10.4e win64 Apr  9 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.apb_pkg
# Loading work.apb_top_sv_unit
# Loading work.apb_top
# Loading work.apb_inf
# Loading mtiUvm.questa_uvm_pkg
# Loading C:/questasim64_10.4e/uvm-1.1d\win64\uvm_dpi.dll
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_simple_rd_tc...
# Warning: In instance '\/apb_pkg::apb_subscriber::apb_cov ' the 'option.per_instance' is set to '0' (false). Assignment to members 'weight', 'goal' and 'comment' of 'option' would not have any effect.
# ** Warning: (vsim-3881) ../ENV/apb_subscriber.sv(36): Sign-and-Width conversion applied in bin 'addr' for Coverpoint 'ADDR'. Value '32' changed to '31 (maximum)' value.
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# ** Warning: (vsim-3882) ../ENV/apb_subscriber.sv(36): Out of bounds value range in bin 'addr' for Coverpoint 'ADDR' converted to nearest valid bounded range of [0:31].
#    Time: 0 ns  Iteration: 7  Region: /uvm_pkg::uvm_phase::m_run_phases
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 apb_simple_rd_tc            -     @478 
#   env_h                      apb_env                     -     @486 
#     apb_sb                   apb_scoreboard              -     @528 
#       mas_item_collect_imp   uvm_analysis_imp_mas        -     @536 
#       put_imp                uvm_blocking_put_imp        -     @554 
#       slv_item_collect_imp   uvm_analysis_imp_slv        -     @545 
#     apb_subs                 apb_subscriber              -     @563 
#       analysis_imp           uvm_analysis_imp            -     @571 
#     master_uvc               apb_master_uvc              -     @494 
#       item_req_port_c        uvm_analysis_port           -     @502 
#       master_agt[0]          apb_master_agent            -     @604 
#         drv_h                apb_master_drv              -     @624 
#           put_port           uvm_blocking_put_port       -     @650 
#           rsp_port           uvm_analysis_port           -     @641 
#           seq_item_port      uvm_seq_item_pull_port      -     @632 
#         item_req_port_b      uvm_analysis_port           -     @612 
#         mon_h                apb_master_mon              -     @782 
#           item_req_port_a    uvm_analysis_port           -     @790 
#         seqr_h               apb_master_seqr             -     @659 
#           rsp_export         uvm_analysis_export         -     @667 
#           seq_item_export    uvm_seq_item_pull_imp       -     @773 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     slave_uvc                apb_slave_uvc               -     @511 
#       item_req_port          uvm_analysis_port           -     @519 
#       slave_agt[0]           apb_slave_agent             -     @813 
#         drv_h                apb_slave_drv               -     @833 
#           rsp_port           uvm_analysis_port           -     @850 
#           seq_item_port      uvm_seq_item_pull_port      -     @841 
#         item_req_port        uvm_analysis_port           -     @821 
#         mon_h                apb_slave_mon               -     @1044
#           item_collect_port  uvm_analysis_port           -     @1056
#           item_req_port      uvm_analysis_port           -     @1065
#         seqr_h               apb_slave_seqr              -     @859 
#           item_collect_fifo  uvm_tlm_analysis_fifo #(T)  -     @991 
#             analysis_export  uvm_analysis_imp            -     @1035
#             get_ap           uvm_analysis_port           -     @1026
#             get_peek_export  uvm_get_peek_imp            -     @1008
#             put_ap           uvm_analysis_port           -     @1017
#             put_export       uvm_put_imp                 -     @999 
#           item_export        uvm_analysis_export         -     @982 
#           rsp_export         uvm_analysis_export         -     @867 
#           seq_item_export    uvm_seq_item_pull_imp       -     @973 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
# --------------------------------------------------------------------
# 
# UVM_ERROR ..\ENV/apb_inf.sv(134) @ 5: reporter [ASSERTION] penable_checking assertion failed
# UVM_ERROR ..\ENV/apb_inf.sv(152) @ 5: reporter [ASSERTION] penable zero check assertion failed
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 26: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 56: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 76: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 96: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 116: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 136: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 196: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 226: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 246: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO ..\ENV/apb_scoreboard.sv(147) @ 266: uvm_test_top.env_h.apb_sb [SCOREBOARD] -----PRDATA PASS-----  ||  actual prdata = 0 | expected prdata = 0 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 275: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ..\ENV/apb_scoreboard.sv(179) @ 275: uvm_test_top.env_h.apb_sb [SCOREBOARD] TOTAL NUMBER OF PSLVERR OCCURED ARE = 0
# <<<<<<<<<< COVERAGE >>>>>>>>>>
# Overall Coverage for apb_cov is 14.732143
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    2
# UVM_FATAL :    0
# ** Report counts by id
# [ASSERTION]     2
# [Questa UVM]     2
# [RNTST]     1
# [SCOREBOARD]    11
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : C:/questasim64_10.4e/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 275 ns  Iteration: 61  Instance: /apb_top
# End time: 18:37:17 on Oct 18,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 4
