var messages = { "messageData" :[
{"recid":0,"messageId":"9bad6386","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alu_seq, File D:/Github/DigitalDesign_Diploma/Session_Labs/Session3/4BitALU.v, Line 12.","moduleName":"alu_seq","uniqueModuleName":"alu_seq_365783704","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":12}],"argList":{"2":"alu_seq"},"argFileList":{"3":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"4":"12"},"rtlId":""},
{"recid":1,"messageId":"9bad6386_1","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alu_seq, File D:/Github/DigitalDesign_Diploma/Session_Labs/Session3/4BitALU.v, Line 22.","moduleName":"alu_seq","uniqueModuleName":"alu_seq_365783704","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":22}],"argList":{"2":"alu_seq"},"argFileList":{"3":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"4":"22"},"rtlId":""},
{"recid":2,"messageId":"28590b63","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module alu_seq, File D:/Github/DigitalDesign_Diploma/Session_Labs/Session3/4BitALU.v, Line 2.","moduleName":"alu_seq","uniqueModuleName":"alu_seq_365783704","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":2}],"argList":{"2":"alu_seq"},"argFileList":{"3":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"4":"2"},"rtlId":""},
{"recid":3,"messageId":"28590b63_1","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multi_ports_in_single_line","messagesString":"Multiple ports are declared in one line. Module alu_seq, File D:/Github/DigitalDesign_Diploma/Session_Labs/Session3/4BitALU.v, Line 4.","moduleName":"alu_seq","uniqueModuleName":"alu_seq_365783704","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.5.6.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":4}],"argList":{"2":"alu_seq"},"argFileList":{"3":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"4":"4"},"rtlId":""}]};
