*******************************************************************

  Operator    [gopIOGDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOGDDR
{
    parameter
    (
        string IN_MUX_SEL         = "DIN",       // "DIN"     : IN_FROM_PAD
                                                 // "DIN_CDR" : IN_PAD_FOR_CDR
        string LEFT_EN          = "TRUE",      // if TRUE, it can be placed on left iol.
        bit    GRS_EN           = 1'b0,
        bit    DPI_EN           = 1'b0,
        bit    IDDR_LRS_EN      = 1'b0,
        bit    ODDR_LRS_EN      = 1'b0,
        bit    CLK_I_INV        = 1'b0,
        bit    CLK_O_INV        = 1'b0,
        bit    LRS_INV          = 1'b0
    );
    port
    (
        input   D[1:0],
        input   T,        

        output  Q[1:0],
        output  OUT,
    
        input   DPI_CTRL[1:0],
        input   DPI_STS_CLR,
        output  DPI_STS[1:0],

        input   SYSCLK /* pragma PAP_ARC_GOP_CTRL_PIN = "GCLK|RCLK"*/,

        input   RESET /* pragma PAP_ARC_GOP_CTRL_PIN = RST*/,
        input   SLIP,

        input   PADI,
        output  PADO,
        output  PADT,

        output  DO_OUT,
        output  TO_OUT
    );
};

implementation impl_l of gopIOGDDR
{
    if (LEFT_EN == "FALSE")
    {
        device devIOGDDRIOL gate_iogddriol
        parameter map
        (
            IN_MUX_SEL      => IN_MUX_SEL,
            GRS_EN       =>   GRS_EN,
            DPI_EN       =>   DPI_EN,
 
            IDDR_LRS_EN  =>   IDDR_LRS_EN,
            ODDR_LRS_EN  =>   ODDR_LRS_EN,
                                    
            CLK_I_INV    =>   CLK_I_INV,
            CLK_O_INV    =>   CLK_O_INV,
            LRS_INV      =>   LRS_INV
        )

        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>  OUT,

            TX_DATA      =>   D,
            TS_CTRL[0]   =>   T,

            DPI_CTRL     =>   DPI_CTRL,
            DPI_STS_CLR  =>   DPI_STS_CLR,
            DPI_STS      =>   DPI_STS,

            SYSCLK       =>   SYSCLK,
            LRS          =>   RESET,
            SLIP         =>   SLIP,
            
            DIN          =>   IN_MUX_SEL == "DIN"     ? PADI : 1'bx,
            DIN_CDR      =>   IN_MUX_SEL == "DIN_CDR" ? PADI : 1'bx,
            DO           =>   PADO, 
            TO           =>   PADT,

            DO_OUT       =>  DO_OUT,
            TO_OUT       =>  TO_OUT 
        );
    }
    else
    {
        device devIOGDDRIOLL gate_iogddrioll
        parameter map
        (
            GRS_EN       =>   GRS_EN,
            IDDR_LRS_EN  =>   IDDR_LRS_EN,
            ODDR_LRS_EN  =>   ODDR_LRS_EN,
                                    
            CLK_I_INV    =>   CLK_I_INV,
            CLK_O_INV    =>   CLK_O_INV,
            LRS_INV      =>   LRS_INV
        )

        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>  OUT,
            TX_DATA      =>   D,
            TS_CTRL      =>   T,
            
            DPI_CTRL     =>   DPI_CTRL,
            DPI_STS_CLR  =>   DPI_STS_CLR,
            DPI_STS      =>   DPI_STS,


            SYSCLK       =>   SYSCLK,
            LRS          =>   RESET,
            SLIP         =>   SLIP,
            
            DIN          =>   PADI,
            DO           =>   PADO, 
            TO           =>   PADT,

            DO_OUT       =>  DO_OUT,
            TO_OUT       =>  TO_OUT
        );    
    }    
};

implementation impl of gopIOGDDR
{
    device devIOGDDRIOL gate_iogddriol
    parameter map
    (
        IN_MUX_SEL      => IN_MUX_SEL,
        GRS_EN       =>   GRS_EN,
        DPI_EN       =>   DPI_EN,
   
        IDDR_LRS_EN  =>   IDDR_LRS_EN,
        ODDR_LRS_EN  =>   ODDR_LRS_EN,
                                
        CLK_I_INV    =>   CLK_I_INV,
        CLK_O_INV    =>   CLK_O_INV,
        LRS_INV      =>   LRS_INV
    )
   
    port map 
    (
        RX_DATA      =>   Q,
        RX_DATA_DD   =>  OUT,
   
        TX_DATA      =>   D,
        TS_CTRL[0]   =>   T,
   
        DPI_CTRL     =>   DPI_CTRL,
        DPI_STS_CLR  =>   DPI_STS_CLR,
        DPI_STS      =>   DPI_STS,
   
        SYSCLK       =>   SYSCLK,
        LRS          =>   RESET,
        SLIP         =>   SLIP,
        
        
        DIN          =>   IN_MUX_SEL == "DIN"     ? PADI : 1'bx,
        DIN_CDR      =>   IN_MUX_SEL == "DIN_CDR" ? PADI : 1'bx,
        DO           =>   PADO, 
        TO           =>   PADT,
   
        DO_OUT       =>  DO_OUT,
        TO_OUT       =>  TO_OUT 
    );   
};

