INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sources_1/new/step_replay_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_replay_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/BConv/BConv.srcs/sim_1/new/step_replay_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_replay_memory_tb
