==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.04 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.99 seconds; current allocated memory: 456.906 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare()' (detector_solid/abs_solid_detector.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float*)' (detector_solid/abs_solid_detector.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'score_region(REGION_T*, REGION_T*)' into 'find_closest_region(int, float*)' (detector_solid/abs_solid_detector.cpp:120:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float*)' into 'insert_point(float*, bool)' (detector_solid/abs_solid_detector.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'find_region(float*)' into 'insert_point(float*, bool)' (detector_solid/abs_solid_detector.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'update_train_regions(int, float*, bool)' into 'insert_point(float*, bool)' (detector_solid/abs_solid_detector.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, float*)' into 'insert_point(float*, bool)' (detector_solid/abs_solid_detector.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'merge_regions(int, int)' into 'insert_point(float*, bool)' (detector_solid/abs_solid_detector.cpp:155:0)
INFO: [HLS 214-178] Inlining function 'compare()' into 'train()' (detector_solid/abs_solid_detector.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'train()' into 'main' (detector_solid/abs_solid_detector.cpp:246:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.21 seconds; current allocated memory: 457.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 457.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 477.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 485.070 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_16_1' (detector_solid/abs_solid_detector.cpp:16) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (detector_solid/abs_solid_detector.cpp:26) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (detector_solid/abs_solid_detector.cpp:69) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_173_1' (detector_solid/abs_solid_detector.cpp:173) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_69_1' (detector_solid/abs_solid_detector.cpp:69) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_122_1' (detector_solid/abs_solid_detector.cpp:188) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_137_1' (detector_solid/abs_solid_detector.cpp:137) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_150_2' (detector_solid/abs_solid_detector.cpp:150) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_1' (detector_solid/abs_solid_detector.cpp:77) in function 'main' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_26_1' (detector_solid/abs_solid_detector.cpp:26) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_122_1' (detector_solid/abs_solid_detector.cpp:188) in function 'insert_point' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_31_2' (detector_solid/abs_solid_detector.cpp:30) in function 'insert_point' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_93_1' (detector_solid/abs_solid_detector.cpp:93) in function 'insert_point' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_2' (detector_solid/abs_solid_detector.cpp:99) in function 'insert_point' completely with a factor of 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:26:27) to (detector_solid/abs_solid_detector.cpp:26:19) in function 'insert_point'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:188:10) to (detector_solid/abs_solid_detector.cpp:122:20) in function 'insert_point'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'insert_point' (detector_solid/abs_solid_detector.cpp:26:20)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 517.035 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_187_2' (detector_solid/abs_solid_detector.cpp:188:10) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:70:54)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:71:59)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:72:25)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:174:88)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:174:57)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:174:29)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:139:24)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' (detector_solid/abs_solid_detector.cpp:142:24)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' (detector_solid/abs_solid_detector.cpp:144:26)
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:151:14)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 587.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'load' operation ('regions_max_load_1', detector_solid/abs_solid_detector.cpp:34) on array 'regions_max' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_26_1' (loop 'VITIS_LOOP_26_1'): Unable to schedule 'load' operation ('regions_max_load_3', detector_solid/abs_solid_detector.cpp:34) on array 'regions_max' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_max'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 38, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 590.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 590.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_69_1' (loop 'VITIS_LOOP_69_1'): Unable to schedule 'store' operation ('regions_min_addr_write_ln71', detector_solid/abs_solid_detector.cpp:71) of constant 0 on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 590.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 590.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_173_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_173_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 591.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 591.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_69_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_69_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_69_11' (loop 'VITIS_LOOP_69_1'): Unable to schedule 'store' operation ('regions_min_addr_write_ln71', detector_solid/abs_solid_detector.cpp:71) of constant 0 on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 14, loop 'VITIS_LOOP_69_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 591.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 591.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_122_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_122_1' (loop 'VITIS_LOOP_122_1'): Unable to schedule 'load' operation ('regions_min_load_10', detector_solid/abs_solid_detector.cpp:101) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_122_1' (loop 'VITIS_LOOP_122_1'): Unable to schedule 'load' operation ('regions_min_load_12', detector_solid/abs_solid_detector.cpp:101) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 32, loop 'VITIS_LOOP_122_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 594.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 594.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_137_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_137_1' (loop 'VITIS_LOOP_137_1'): Unable to schedule 'load' operation ('regions_min_load_6', detector_solid/abs_solid_detector.cpp:138) on array 'regions_min' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_137_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 595.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 595.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_150_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_150_2' (loop 'VITIS_LOOP_150_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_addr_write_ln151', detector_solid/abs_solid_detector.cpp:151) of variable 'regions_center_load_1', detector_solid/abs_solid_detector.cpp:151 on array 'regions_center' and 'load' operation ('regions_center_load_1', detector_solid/abs_solid_detector.cpp:151) on array 'regions_center'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_150_2' (loop 'VITIS_LOOP_150_2'): Unable to schedule 'load' operation ('regions_min_load_8', detector_solid/abs_solid_detector.cpp:151) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_150_2' (loop 'VITIS_LOOP_150_2'): Unable to schedule 'store' operation ('regions_min_addr_write_ln151', detector_solid/abs_solid_detector.cpp:151) of variable 'regions_min_load', detector_solid/abs_solid_detector.cpp:151 on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_150_2' (loop 'VITIS_LOOP_150_2'): Unable to schedule 'store' operation ('regions_min_addr_11_write_ln151', detector_solid/abs_solid_detector.cpp:151) of variable 'regions_min_load_7', detector_solid/abs_solid_detector.cpp:151 on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_150_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 596.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 596.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 597.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 597.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 597.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 597.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 599.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_69_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_69_1' pipeline 'VITIS_LOOP_69_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5571] Variable length array is not supported (detector_solid/abs_solid_detector.cpp:318:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.49 seconds; current allocated memory: 457.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:330:4)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(ap_int<32>, REGION_T (*) [5], ap_int<16>*, unsigned short*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.36 seconds; current allocated memory: 457.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 457.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 489.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 537.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 593.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 601.684 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 602.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 602.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 602.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 602.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 603.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5571] Variable length array is not supported (detector_solid/abs_solid_detector.cpp:318:34)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.5 seconds; current allocated memory: 457.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-167] The program may have out of bound array access
INFO: [HLS 214-115] Multiple burst reads of length 150 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:330:4)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(ap_int<32>, REGION_T (*) [5], ap_int<16>*, unsigned short*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.95 seconds; current allocated memory: 457.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 457.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 489.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 537.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 593.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 601.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 602.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 602.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 602.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 602.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 603.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.15 seconds. CPU system time: 0.86 seconds. Elapsed time: 20.57 seconds; current allocated memory: 460.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (detector_solid/abs_solid_detector.cpp:304:9)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.88 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 478.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 494.145 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_330_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 535.543 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_330_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 538.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8388608' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '1073741824'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_330_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_330_1' (loop 'VITIS_LOOP_330_1'): Unable to schedule bus request operation ('empty_24', detector_solid/abs_solid_detector.cpp:343) on port 'gmem' (detector_solid/abs_solid_detector.cpp:343) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'VITIS_LOOP_330_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 539.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 539.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 539.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_330_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_330_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20 seconds. CPU system time: 1.02 seconds. Elapsed time: 20.72 seconds; current allocated memory: 460.516 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (detector_solid/abs_solid_detector.cpp:304:9)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.99 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 478.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 490.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_329_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.211 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_329_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8388608' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '1073741824'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_VITIS_LOOP_329_1' (loop 'VITIS_LOOP_329_1'): Unable to schedule bus request operation ('empty_24', detector_solid/abs_solid_detector.cpp:342) on port 'gmem' (detector_solid/abs_solid_detector.cpp:342) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 530.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 530.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 531.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 531.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.14 seconds. CPU system time: 0.94 seconds. Elapsed time: 21.08 seconds; current allocated memory: 460.527 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
WARNING: [HLS 214-191] The stream pragma on function argument, in 'call' is unsupported (detector_solid/abs_solid_detector.cpp:304:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:338:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:335:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:338:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:335:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.54 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.12 seconds; current allocated memory: 460.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 478.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 490.277 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.230 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_329_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 530.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8388608' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '1073741824'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 72, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 530.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 531.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 531.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 531.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.8 seconds. CPU system time: 1.07 seconds. Elapsed time: 21.2 seconds; current allocated memory: 460.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:338:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:335:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:338:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:335:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.17 seconds; current allocated memory: 461.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 478.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 490.289 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.230 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_329_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8388608' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '1073741824'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 72, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 530.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 530.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 531.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 531.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 531.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.6 seconds. CPU system time: 1.02 seconds. Elapsed time: 21.25 seconds; current allocated memory: 460.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:338:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:335:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:338:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:335:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [2048], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:301:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:301:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.11 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 478.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 494.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 535.559 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_329_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 538.316 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8388608' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '1073741824'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_329_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 73, loop 'VITIS_LOOP_329_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 538.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 538.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 539.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 539.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_329_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_329_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 539.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.01 seconds. CPU system time: 0.8 seconds. Elapsed time: 20.19 seconds; current allocated memory: 460.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:341:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:338:5)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:341:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:302:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:338:5) in function 'run' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:302:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:302:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:302:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.74 seconds; current allocated memory: 460.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 460.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 478.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 491.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.195 MB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_332_1' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.195 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_332_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 73, loop 'VITIS_LOOP_332_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 530.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_332_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_332_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.74 seconds. CPU system time: 0.86 seconds. Elapsed time: 20.01 seconds; current allocated memory: 460.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-354] Changing the port bit width of top function 'run(hls::stream<controlStr, 0>&, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:302:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:302:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.65 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 476.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 494.109 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:352:2) in function 'run'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 535.996 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 538.336 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 538.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 538.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'sharedMem', 'realTaskId', 'n_regions_in', 'return' and 'trainedRegions' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 538.336 MB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 20', using 20 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 538.336 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 543.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24.97 seconds. CPU system time: 1.2 seconds. Elapsed time: 25.56 seconds; current allocated memory: -947.535 MB.
INFO: [HLS 200-112] Total CPU user time: 27.7 seconds. Total CPU system time: 1.7 seconds. Total elapsed time: 27.44 seconds; peak allocated memory: 1.456 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.11 seconds. CPU system time: 0.76 seconds. Elapsed time: 20.25 seconds; current allocated memory: 460.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:303:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:303:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.57 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 476.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 493.984 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:353:2) in function 'run'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 535.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 538.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 538.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 538.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realTaskId', 'n_regions_in', 'return' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 538.523 MB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 20', using 20 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 538.523 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 542.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.22 seconds. CPU system time: 1.11 seconds. Elapsed time: 25.69 seconds; current allocated memory: -947.836 MB.
INFO: [HLS 200-112] Total CPU user time: 27.96 seconds. Total CPU system time: 1.52 seconds. Total elapsed time: 27.5 seconds; peak allocated memory: 1.456 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.91 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.18 seconds; current allocated memory: 460.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'writeOutcomeInRam(OutcomeStr*, bool)' into 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:308:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:308:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:308:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.59 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 476.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 493.988 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:358:2) in function 'run'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 535.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 538.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 538.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 538.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realTaskId', 'n_regions_in', 'return' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 538.535 MB.
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 20', using 20 ns in generated Vivado XDC
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 538.535 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 542.965 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-789] **** Estimated Fmax: 91.32 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 25.08 seconds. CPU system time: 1.15 seconds. Elapsed time: 25.63 seconds; current allocated memory: -947.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20 seconds. CPU system time: 0.94 seconds. Elapsed time: 20.34 seconds; current allocated memory: 460.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:310:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:310:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.67 seconds; current allocated memory: 460.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 460.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 475.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 490.270 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:360:2) in function 'run'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.547 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 530.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 530.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realTaskId', 'n_regions_in' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.9 seconds. CPU system time: 0.93 seconds. Elapsed time: 20.3 seconds; current allocated memory: 460.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:266:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:310:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [1024], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '3072' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:310:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:310:0)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:370:4)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.27 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.66 seconds; current allocated memory: 461.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 485.141 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 502.172 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_2' (detector_solid/abs_solid_detector.cpp:180) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (detector_solid/abs_solid_detector.cpp:57) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_1' (detector_solid/abs_solid_detector.cpp:218) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_167_1' (detector_solid/abs_solid_detector.cpp:167) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_203_1' (detector_solid/abs_solid_detector.cpp:203) in function 'insert_point' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_152_1' (detector_solid/abs_solid_detector.cpp:218) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_99_1' (detector_solid/abs_solid_detector.cpp:99) in function 'update_train_regions' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_167_1' (detector_solid/abs_solid_detector.cpp:167) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_203_1' (detector_solid/abs_solid_detector.cpp:203) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (detector_solid/abs_solid_detector.cpp:123) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_2' (detector_solid/abs_solid_detector.cpp:127) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_1' (detector_solid/abs_solid_detector.cpp:99) in function 'update_train_regions' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'update_train_regions' into 'insert_point' (detector_solid/abs_solid_detector.cpp:193) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:218:10) to (detector_solid/abs_solid_detector.cpp:152:20) in function 'insert_point'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 544.195 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (detector_solid/abs_solid_detector.cpp:56:27) in function 'insert_point'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (detector_solid/abs_solid_detector.cpp:218:10) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:181:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 629.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '4194304' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '536870912'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load') on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_1') on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_2') on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_3') on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_66') on array 'trainedRegions' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_81') on array 'trainedRegions' due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_89') on array 'trainedRegions' due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_93') on array 'trainedRegions' due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_94') on array 'trainedRegions' due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 163, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 123.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 123.85 seconds; current allocated memory: 652.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.1 seconds; current allocated memory: 658.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.19 seconds; current allocated memory: 660.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 660.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 660.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 661.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 661.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_152_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 661.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 661.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_addr_63_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_center_load', detector_solid/abs_solid_detector.cpp:181 on array 'regions_center' and 'load' operation ('regions_center_load', detector_solid/abs_solid_detector.cpp:181) on array 'regions_center'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_3', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_5', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_7', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation ('regions_min_addr_68_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_min_load_5', detector_solid/abs_solid_detector.cpp:181 on array 'regions_min' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation ('regions_min_addr_84_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_min_load_21', detector_solid/abs_solid_detector.cpp:181 on array 'regions_min' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation ('regions_min_addr_92_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_min_load_29', detector_solid/abs_solid_detector.cpp:181 on array 'regions_min' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 33, loop 'VITIS_LOOP_180_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 665.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 665.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 665.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 666.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 666.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 666.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 667.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_83_2_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_8ns_7_66_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.13 seconds; current allocated memory: 693.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.21 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_3/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_56_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_152_1' pipeline 'VITIS_LOOP_152_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions' pipeline 'VITIS_LOOP_180_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 736.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 745.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 748.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.94 seconds. CPU system time: 0.95 seconds. Elapsed time: 20.25 seconds; current allocated memory: 460.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:150:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:185:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:266:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:310:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:310:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:310:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.2 seconds; current allocated memory: 461.047 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.047 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 484.199 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 500.520 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_2' (detector_solid/abs_solid_detector.cpp:180) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (detector_solid/abs_solid_detector.cpp:57) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_152_1' (detector_solid/abs_solid_detector.cpp:218) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_167_1' (detector_solid/abs_solid_detector.cpp:167) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_203_1' (detector_solid/abs_solid_detector.cpp:203) in function 'insert_point' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_152_1' (detector_solid/abs_solid_detector.cpp:218) in function 'insert_point' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_99_1' (detector_solid/abs_solid_detector.cpp:99) in function 'update_train_regions' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_167_1' (detector_solid/abs_solid_detector.cpp:167) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_203_1' (detector_solid/abs_solid_detector.cpp:203) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_123_1' (detector_solid/abs_solid_detector.cpp:123) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_129_2' (detector_solid/abs_solid_detector.cpp:127) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_99_1' (detector_solid/abs_solid_detector.cpp:99) in function 'update_train_regions' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'update_train_regions' into 'insert_point' (detector_solid/abs_solid_detector.cpp:193) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:218:10) to (detector_solid/abs_solid_detector.cpp:152:20) in function 'insert_point'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 541.395 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_1' (detector_solid/abs_solid_detector.cpp:56:27) in function 'insert_point'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_217_2' (detector_solid/abs_solid_detector.cpp:218:10) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min' (detector_solid/abs_solid_detector.cpp:181:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 620.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '32768' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '2097152'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load') on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_1') on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_2') on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_3') on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_34') on array 'trainedRegions' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_42') on array 'trainedRegions' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_46') on array 'trainedRegions' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 138, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.62 seconds; current allocated memory: 636.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.39 seconds; current allocated memory: 642.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.54 seconds; current allocated memory: 644.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 644.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' (loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:67) and 'select' operation ('select_ln1073').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_56_1_VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 645.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 645.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_152_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 645.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 645.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions_Pipeline_VITIS_LOOP_180_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_addr_31_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_center_load', detector_solid/abs_solid_detector.cpp:181 on array 'regions_center' and 'load' operation ('regions_center_load', detector_solid/abs_solid_detector.cpp:181) on array 'regions_center'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_3', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_5', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'load' operation ('regions_min_load_7', detector_solid/abs_solid_detector.cpp:181) on array 'regions_min' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation ('regions_min_addr_36_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_min_load_5', detector_solid/abs_solid_detector.cpp:181 on array 'regions_min' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_180_2' (loop 'VITIS_LOOP_180_2'): Unable to schedule 'store' operation ('regions_min_addr_44_write_ln181', detector_solid/abs_solid_detector.cpp:181) of variable 'regions_min_load_13', detector_solid/abs_solid_detector.cpp:181 on array 'regions_min' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'regions_min'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_180_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 647.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 647.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 647.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 647.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 648.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 648.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 648.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 648.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 649.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 649.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_57ns_5ns_57_61_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_7ns_6_66_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 665.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.62 seconds; current allocated memory: 690.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_56_1_VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 692.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_152_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_152_1' pipeline 'VITIS_LOOP_152_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_152_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 693.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions_Pipeline_VITIS_LOOP_180_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions_Pipeline_VITIS_LOOP_180_2' pipeline 'VITIS_LOOP_180_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions_Pipeline_VITIS_LOOP_180_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 695.984 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.4 seconds. CPU system time: 0.93 seconds. Elapsed time: 21.04 seconds; current allocated memory: 460.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:313:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:313:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:313:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.59 seconds. CPU system time: 0.49 seconds. Elapsed time: 7.4 seconds; current allocated memory: 461.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 486.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.96 seconds; current allocated memory: 518.918 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_2' (detector_solid/abs_solid_detector.cpp:183) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:221) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_206_1' (detector_solid/abs_solid_detector.cpp:206) in function 'insert_point.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:221) in function 'insert_point.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_206_1' (detector_solid/abs_solid_detector.cpp:206) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (detector_solid/abs_solid_detector.cpp:126) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (detector_solid/abs_solid_detector.cpp:130) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'update_train_regions' into 'insert_point.1' (detector_solid/abs_solid_detector.cpp:196) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:221:10) to (detector_solid/abs_solid_detector.cpp:155:20) in function 'insert_point.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.4 seconds; current allocated memory: 557.371 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59:27) in function 'insert_point.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_220_2' (detector_solid/abs_solid_detector.cpp:221:10) in function 'insert_point.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.max_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.center_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' (detector_solid/abs_solid_detector.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.69 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.83 seconds; current allocated memory: 655.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' to 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_155_1' to 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1' to 'insert_point_1'.
WARNING: [SYN 201-506] An incorrect offset '32768' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '2097152'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=empty_44) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load') on array 'trainedRegions' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_1') on array 'trainedRegions' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_2') on array 'trainedRegions' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_3') on array 'trainedRegions' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_34') on array 'trainedRegions' due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_42') on array 'trainedRegions' due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'load' operation ('trainedRegions_load_46') on array 'trainedRegions' due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array 'trainedRegions'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 138, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 19.91 seconds; current allocated memory: 686.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.87 seconds; current allocated memory: 689.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.79 seconds; current allocated memory: 690.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 690.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 692.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 692.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 693.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 693.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_0_addr_31_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_32', detector_solid/abs_solid_detector.cpp:184 on array 'regions_center_0' and 'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:184) on array 'regions_center_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_3', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_5', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_7', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_36_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_9', detector_solid/abs_solid_detector.cpp:184 on array 'regions_min_14' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_44_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_13', detector_solid/abs_solid_detector.cpp:184 on array 'regions_min_14' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_183_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.04 seconds. CPU system time: 0 seconds. Elapsed time: 31.04 seconds; current allocated memory: 728.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 728.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 728.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 728.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 728.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 728.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 728.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 728.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 728.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 728.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_129_2_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_10ns_12ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_57ns_5ns_57_61_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_62s_7ns_6_66_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.94 seconds; current allocated memory: 741.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.14 seconds; current allocated memory: 796.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 796.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 796.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions_Pipeline_VITIS_LOOP_183_2' pipeline 'VITIS_LOOP_183_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_regions_Pipeline_VITIS_LOOP_183_2' is 9985 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions_Pipeline_VITIS_LOOP_183_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 803.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.63 seconds; current allocated memory: 873.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 878.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.64 seconds. CPU system time: 0.91 seconds. Elapsed time: 21.06 seconds; current allocated memory: 460.539 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:188:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:269:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:313:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:313:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:313:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.05 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.8 seconds; current allocated memory: 461.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 486.043 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 509.945 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_2' (detector_solid/abs_solid_detector.cpp:183) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:221) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_206_1' (detector_solid/abs_solid_detector.cpp:206) in function 'insert_point.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:221) in function 'insert_point.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_206_1' (detector_solid/abs_solid_detector.cpp:206) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (detector_solid/abs_solid_detector.cpp:126) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (detector_solid/abs_solid_detector.cpp:130) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'update_train_regions' into 'insert_point.1' (detector_solid/abs_solid_detector.cpp:196) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:221:10) to (detector_solid/abs_solid_detector.cpp:155:20) in function 'insert_point.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 547.621 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59:27) in function 'insert_point.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_220_2' (detector_solid/abs_solid_detector.cpp:221:10) in function 'insert_point.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' (detector_solid/abs_solid_detector.cpp:184:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 604.617 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' to 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_155_1' to 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1' to 'insert_point_1'.
WARNING: [SYN 201-506] An incorrect offset '32768' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '2097152'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 607.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 607.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 608.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 608.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_0_addr_16_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_32', detector_solid/abs_solid_detector.cpp:184 on array 'regions_center_0' and 'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:184) on array 'regions_center_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_3', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_5', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_7', detector_solid/abs_solid_detector.cpp:184) on array 'regions_min_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_21_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_9', detector_solid/abs_solid_detector.cpp:184 on array 'regions_min_14' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions_Pipeline_VITIS_LOOP_183_2' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_29_write_ln184', detector_solid/abs_solid_detector.cpp:184) of variable 'tmp_13', detector_solid/abs_solid_detector.cpp:184 on array 'regions_min_14' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_183_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 28.75 seconds; current allocated memory: 647.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 647.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 647.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 647.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 647.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 647.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions_Pipeline_VITIS_LOOP_183_2' pipeline 'VITIS_LOOP_183_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_regions_Pipeline_VITIS_LOOP_183_2' is 9985 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions_Pipeline_VITIS_LOOP_183_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 657.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 724.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 15 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.51 seconds. CPU system time: 1.01 seconds. Elapsed time: 20.96 seconds; current allocated memory: 460.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Cyclic partitioning with factor 16 on dimension 1. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [15], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:314:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.52 seconds. CPU system time: 0.5 seconds. Elapsed time: 6.25 seconds; current allocated memory: 461.176 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.176 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 486.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 513.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point.1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point.1' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (detector_solid/abs_solid_detector.cpp:126) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (detector_solid/abs_solid_detector.cpp:130) in function 'insert_point.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'update_train_regions' into 'insert_point.1' (detector_solid/abs_solid_detector.cpp:197) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:222:10) to (detector_solid/abs_solid_detector.cpp:155:20) in function 'insert_point.1'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 548.484 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59:27) in function 'insert_point.1'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_2' (detector_solid/abs_solid_detector.cpp:222:10) in function 'insert_point.1' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' (detector_solid/abs_solid_detector.cpp:185:21)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 614.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' to 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1_Pipeline_VITIS_LOOP_155_1' to 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
WARNING: [SYN 201-103] Legalizing function name 'insert_point.1' to 'insert_point_1'.
WARNING: [SYN 201-506] An incorrect offset '32768' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '2097152'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
WARNING: [HLS 200-880] The II Violation in module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('area', detector_solid/abs_solid_detector.cpp:70) and 'select' operation ('select_ln1073').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 618.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 618.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 618.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 618.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 16, Final II = 16, Depth = 17, loop 'VITIS_LOOP_183_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 655.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 655.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 655.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 655.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 655.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_1_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 655.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions_Pipeline_VITIS_LOOP_183_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions_Pipeline_VITIS_LOOP_183_2' pipeline 'VITIS_LOOP_183_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_regions_Pipeline_VITIS_LOOP_183_2' is 9985 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions_Pipeline_VITIS_LOOP_183_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 667.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 734.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 739.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 742.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'regions_max_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'regions_max_1' will not be exposed as RTL port.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.9 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.18 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:314:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.71 seconds. CPU system time: 0.38 seconds. Elapsed time: 5.11 seconds; current allocated memory: 461.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 485.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 505.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_2' (detector_solid/abs_solid_detector.cpp:183) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions.1' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point.2' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point.2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions.1' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.15 seconds. CPU system time: 0.91 seconds. Elapsed time: 20.43 seconds; current allocated memory: 460.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data_key': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '1536' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:314:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.39 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.8 seconds; current allocated memory: 461.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 485.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 505.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_2' (detector_solid/abs_solid_detector.cpp:183) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (detector_solid/abs_solid_detector.cpp:126) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (detector_solid/abs_solid_detector.cpp:130) in function 'insert_point' completely with a factor of 0.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:222:10) to (detector_solid/abs_solid_detector.cpp:155:20) in function 'insert_point'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.56 seconds; current allocated memory: 549.574 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59:27) in function 'insert_point'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_2' (detector_solid/abs_solid_detector.cpp:222:10) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' (detector_solid/abs_solid_detector.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 592.973 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '32768' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '2097152'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('area_write_ln64', detector_solid/abs_solid_detector.cpp:64) of variable 'area', detector_solid/abs_solid_detector.cpp:70 on local variable 'area' and 'load' operation ('area', detector_solid/abs_solid_detector.cpp:77) on local variable 'area'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('area_write_ln64', detector_solid/abs_solid_detector.cpp:64) of variable 'area', detector_solid/abs_solid_detector.cpp:70 on local variable 'area' and 'load' operation ('area', detector_solid/abs_solid_detector.cpp:77) on local variable 'area'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 21, loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 595.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 595.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 596.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 596.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_0_addr_write_ln185', detector_solid/abs_solid_detector.cpp:185) of variable 'tmp_32', detector_solid/abs_solid_detector.cpp:185 on array 'regions_center_0' and 'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:185) on array 'regions_center_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_3', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_5', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_7', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_5_write_ln185', detector_solid/abs_solid_detector.cpp:185) of variable 'tmp_s', detector_solid/abs_solid_detector.cpp:185 on array 'regions_min_14' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_13_write_ln185', detector_solid/abs_solid_detector.cpp:185) of variable 'tmp_13', detector_solid/abs_solid_detector.cpp:185 on array 'regions_min_14' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, loop 'VITIS_LOOP_183_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 20.86 seconds; current allocated memory: 624.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 624.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 624.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 624.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 624.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions' pipeline 'VITIS_LOOP_183_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'merge_regions' is 10048 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 627.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 673.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 677.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.12 seconds. CPU system time: 0.86 seconds. Elapsed time: 20.32 seconds; current allocated memory: 460.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_fabs<float>(float)' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:12:0)
INFO: [HLS 214-178] Inlining function 'float generic_fabs<float>(float)' into 'fabsf' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fabsf' into 'std::fabs(float)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242:0)
INFO: [HLS 214-178] Inlining function 'std::fabs(float)' into 'compare(int, float*)' (detector_solid/abs_solid_detector.cpp:109:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'score_region(int, REGION_T*, REGION_T*)' into 'find_closest_region(int, int, float*)' (detector_solid/abs_solid_detector.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'find_closest_region(int, int, float*)' into 'insert_point(int, float*, bool)' (detector_solid/abs_solid_detector.cpp:189:0)
INFO: [HLS 214-178] Inlining function 'compare(int, float*)' into 'train(int, float*)' (detector_solid/abs_solid_detector.cpp:270:0)
INFO: [HLS 214-178] Inlining function 'train(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data_key': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:314:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'toScheduler' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.33 seconds; current allocated memory: 461.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 485.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 502.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_183_2' (detector_solid/abs_solid_detector.cpp:183) in function 'merge_regions' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_155_1' (detector_solid/abs_solid_detector.cpp:222) in function 'insert_point' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_1' (detector_solid/abs_solid_detector.cpp:102) in function 'update_train_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_170_1' (detector_solid/abs_solid_detector.cpp:170) in function 'merge_regions' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_207_1' (detector_solid/abs_solid_detector.cpp:207) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_126_1' (detector_solid/abs_solid_detector.cpp:126) in function 'insert_point' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_132_2' (detector_solid/abs_solid_detector.cpp:130) in function 'insert_point' completely with a factor of 0.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:222:10) to (detector_solid/abs_solid_detector.cpp:155:20) in function 'insert_point'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 545.699 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59:27) in function 'insert_point'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_221_2' (detector_solid/abs_solid_detector.cpp:222:10) in function 'insert_point' the outer loop is not a perfect loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.min_0' (detector_solid/abs_solid_detector.cpp:185:22)
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 593.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('area_write_ln64', detector_solid/abs_solid_detector.cpp:64) of variable 'area', detector_solid/abs_solid_detector.cpp:70 on local variable 'area' and 'load' operation ('area', detector_solid/abs_solid_detector.cpp:77) on local variable 'area'.
WARNING: [HLS 200-880] The II Violation in module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' (loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('area_write_ln64', detector_solid/abs_solid_detector.cpp:64) of variable 'area', detector_solid/abs_solid_detector.cpp:70 on local variable 'area' and 'load' operation ('area', detector_solid/abs_solid_detector.cpp:77) on local variable 'area'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 21, loop 'VITIS_LOOP_59_1_VITIS_LOOP_64_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 595.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 595.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_155_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_155_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 596.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 596.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_183_2'.
WARNING: [HLS 200-880] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('regions_center_0_addr_write_ln185', detector_solid/abs_solid_detector.cpp:185) of variable 'tmp_16', detector_solid/abs_solid_detector.cpp:185 on array 'regions_center_0' and 'load' operation ('regions_center_0_load', detector_solid/abs_solid_detector.cpp:185) on array 'regions_center_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_3', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_0_load_5', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'load' operation ('regions_min_14_load_7', detector_solid/abs_solid_detector.cpp:185) on array 'regions_min_14' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
WARNING: [HLS 200-885] The II Violation in module 'merge_regions' (loop 'VITIS_LOOP_183_2'): Unable to schedule 'store' operation ('regions_min_14_addr_5_write_ln185', detector_solid/abs_solid_detector.cpp:185) of variable 'tmp_s', detector_solid/abs_solid_detector.cpp:185 on array 'regions_min_14' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'regions_min_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 9, loop 'VITIS_LOOP_183_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.25 seconds. CPU system time: 0 seconds. Elapsed time: 5.26 seconds; current allocated memory: 609.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 609.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 609.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 609.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 609.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 609.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 609.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 609.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline 'VITIS_LOOP_59_1_VITIS_LOOP_64_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1632_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_59_1_VITIS_LOOP_64_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 609.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point_Pipeline_VITIS_LOOP_155_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point_Pipeline_VITIS_LOOP_155_1' pipeline 'VITIS_LOOP_155_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point_Pipeline_VITIS_LOOP_155_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 610.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_regions' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_regions' pipeline 'VITIS_LOOP_183_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_regions'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 616.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 638.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 642.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realTaskId', 'n_regions_in', 'return' and 'trainedRegions' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.02 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.42 seconds; current allocated memory: 460.547 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test_point(int, float*)' (detector_solid/abs_solid_detector.cpp:246:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'test_point(int, float*)' (detector_solid/abs_solid_detector.cpp:246:0)
INFO: [HLS 214-178] Inlining function 'test_point(int, float*)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:262:0)
INFO: [HLS 214-178] Inlining function 'test(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:314:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.64 seconds; current allocated memory: 461.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.059 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_64_2' (detector_solid/abs_solid_detector.cpp:60) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_1' (detector_solid/abs_solid_detector.cpp:59) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.789 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'on' (detector_solid/abs_solid_detector.cpp:29:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.19 seconds. CPU system time: 0.83 seconds. Elapsed time: 20.38 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(int, float*)' (detector_solid/abs_solid_detector.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'is_valid(int, float*)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'test(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:333:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:333:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.83 seconds; current allocated memory: 461.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.094 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.902 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 513.469 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.99 seconds. CPU system time: 0.8 seconds. Elapsed time: 20.16 seconds; current allocated memory: 460.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:276:6)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int, float*)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'test(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:333:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:333:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.07 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.37 seconds; current allocated memory: 461.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.422 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.03 seconds. CPU system time: 0.84 seconds. Elapsed time: 20.21 seconds; current allocated memory: 460.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:286:12)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'test(int)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:334:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:334:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.51 seconds; current allocated memory: 461.074 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 480.633 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_60_1' (detector_solid/abs_solid_detector.cpp:60) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_65_2' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_1' (detector_solid/abs_solid_detector.cpp:60) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 513.434 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.402 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.402 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.93 seconds. CPU system time: 0.89 seconds. Elapsed time: 20.18 seconds; current allocated memory: 460.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:286:12)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:263:0)
INFO: [HLS 214-178] Inlining function 'test(int)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:337:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:337:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.4 seconds; current allocated memory: 461.043 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.043 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.062 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.859 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_60_1' (detector_solid/abs_solid_detector.cpp:60) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_65_2' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_60_1' (detector_solid/abs_solid_detector.cpp:60) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.785 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 530.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.395 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.88 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.12 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:287:12)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'test(int)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.42 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.082 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.797 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.445 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.76 seconds. CPU system time: 0.88 seconds. Elapsed time: 20.01 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:287:12)
INFO: [HLS 214-131] Inlining function 'writeOutcomeInRam(OutcomeStr*, bool)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:406:2)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'test(int)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.39 seconds; current allocated memory: 461.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 470.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.812 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.414 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 522.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 522.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 522.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 522.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.95 seconds. CPU system time: 0.84 seconds. Elapsed time: 20.16 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:287:12)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'test(int)' (detector_solid/abs_solid_detector.cpp:264:0)
INFO: [HLS 214-178] Inlining function 'test(int)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.43 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 513.797 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.449 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.89 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.2 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:399:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.09 seconds. CPU system time: 0.32 seconds. Elapsed time: 3.4 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.629 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 513.422 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.11 seconds. CPU system time: 0.9 seconds. Elapsed time: 20.38 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:399:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_66_2'(detector_solid/abs_solid_detector.cpp:66:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:66:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.48 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 512.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 514.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 515.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 515.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 516.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 516.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.76 seconds. CPU system time: 0.93 seconds. Elapsed time: 20.08 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:399:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_66_2'(detector_solid/abs_solid_detector.cpp:66:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:66:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.48 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 469.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.613 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 512.445 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 514.879 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 515.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 515.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 516.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 516.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 516.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.97 seconds. CPU system time: 0.81 seconds. Elapsed time: 20.22 seconds; current allocated memory: 460.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:399:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:338:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.43 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_66_2' (detector_solid/abs_solid_detector.cpp:62) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.797 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 530.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.86 seconds. CPU system time: 0.83 seconds. Elapsed time: 20.04 seconds; current allocated memory: 460.582 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:400:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:339:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:339:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:339:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.48 seconds; current allocated memory: 461.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.883 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.426 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 530.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.87 seconds. CPU system time: 0.85 seconds. Elapsed time: 20.16 seconds; current allocated memory: 460.637 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:401:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:340:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:340:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:340:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.52 seconds; current allocated memory: 461.078 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.078 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 470.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 480.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_1' (detector_solid/abs_solid_detector.cpp:61) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 513.820 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.465 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 530.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 530.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.84 seconds. CPU system time: 0.93 seconds. Elapsed time: 20.04 seconds; current allocated memory: 460.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.38 seconds; current allocated memory: 461.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.113 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 480.648 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64) in function 'run' automatically.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 513.816 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 530.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.04 seconds. CPU system time: 0.94 seconds. Elapsed time: 20.32 seconds; current allocated memory: 460.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:13)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-178] Inlining function 'find_region(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.center': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.max': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.min': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-354] Changing the port bit width of top function 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' argument 'trainedRegions': from '768' to '32' due to access pattern. (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_int<16>s' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.44 seconds; current allocated memory: 461.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.082 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 470.152 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 481.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64) in function 'run' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_2' (detector_solid/abs_solid_detector.cpp:65) in function 'run' completely with a factor of 0.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 514.398 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'n_regions.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 546.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
WARNING: [SYN 201-506] An incorrect offset '8192' is defined with AXILite port 'trainedRegions', and it will be replaced with a new offset '262144'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 547.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 547.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 547.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 548.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 548.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 548.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 549.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 549.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 549.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 550.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_64_1' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 551.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 553.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'contr', 'sharedMem', 'realTaskId', 'n_regions_in' and 'trainedRegions' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 556.711 MB.
INFO: [RTMG 210-278] Implementing memory 'run_run_Pipeline_2_data_0_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-278] Implementing memory 'run_n_regions_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 561.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:130:24)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 48.672 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:403:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:412:35)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:90)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (detector_solid/abs_solid_detector.cpp:69:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'n_regions_in' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:372:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.699 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.077 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:65) in function 'find_region' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:65:8) in function 'find_region'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'find_region' into 'run' (detector_solid/abs_solid_detector.cpp:404) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'run' (detector_solid/abs_solid_detector.cpp:34:41)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.141 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.551 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.153 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_64_1' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.687 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.077 GB.
INFO: [RTMG 210-278] Implementing memory 'run_data_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.731 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.485 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 2 seconds. Elapsed time: 78.709 seconds; current allocated memory: 1.617 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 4 seconds. Total elapsed time: 85.335 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 927.164 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:130:24)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 49.078 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:412:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:404:90)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (detector_solid/abs_solid_detector.cpp:69:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'n_regions_in' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:343:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:372:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.52 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:65) in function 'find_region' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-602] Inlining function 'find_region' into 'run' (detector_solid/abs_solid_detector.cpp:404) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:65:8) in function 'run'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 49, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_64_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_VITIS_LOOP_64_1' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_165_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_64_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.627 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.091 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.821 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 15 seconds. CPU system time: 1 seconds. Elapsed time: 71.224 seconds; current allocated memory: 178.805 MB.
INFO: [HLS 200-112] Total CPU user time: 18 seconds. Total CPU system time: 3 seconds. Total elapsed time: 74.921 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 849.895 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:132:24)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 47.899 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:406:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:416:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:406:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:406:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:406:90)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:345:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:345:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'n_regions_in' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:345:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:345:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:374:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.908 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.189 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.292 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 66.531 seconds; current allocated memory: 255.652 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 3 seconds. Total elapsed time: 69.757 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 792.219 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'compare' (detector_solid/abs_solid_detector.cpp:315:14)
ERROR: [HLS 207-3771] use of undeclared identifier 'insert_point' (detector_solid/abs_solid_detector.cpp:318:2)
ERROR: [HLS 207-3771] use of undeclared identifier 'insert_point' (detector_solid/abs_solid_detector.cpp:319:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.279 seconds; current allocated memory: 310.062 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.034 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 924.652 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 46.321 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:421:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:431:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:421:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:421:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:429:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:421:90)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:360:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:360:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'n_regions_in' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:360:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:360:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:389:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.555 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.196 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 63.397 seconds; current allocated memory: 180.641 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 66.303 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 866.324 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 46.994 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:432:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:430:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:90)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'n_regions_in' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (detector_solid/abs_solid_detector.cpp:390:2)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.416 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'writeOutcomeInRam' (function 'writeOutcomeInRam'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln0') on port 'gmem' and bus write operation ('gmem_addr_write_ln0') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (15.6ns) exceeds the target (target clock period: 20ns, clock uncertainty: 5.4ns, effective delay budget: 14.6ns).
WARNING: [HLS 200-1016] The critical path in module 'run' consists of the following:	wire read operation ('n_regions_in_read', detector_solid/abs_solid_detector.cpp:361) on port 'n_regions_in' (detector_solid/abs_solid_detector.cpp:361) [27]  (1 ns)
	'getelementptr' operation ('gmem_addr', detector_solid/abs_solid_detector.cpp:390) [39]  (0 ns)
	bus request operation ('empty', detector_solid/abs_solid_detector.cpp:390) on port 'gmem' (detector_solid/abs_solid_detector.cpp:390) [40]  (14.6 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.165 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'run_Pipeline_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.155 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.021 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 64.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 65.616 seconds; current allocated memory: 240.914 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 3 seconds. Total elapsed time: 69.889 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 873.352 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 46.344 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:432:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:430:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:90)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.509 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'writeOutcomeInRam' (function 'writeOutcomeInRam'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem_addr_write_ln0') on port 'gmem' and bus write operation ('gmem_addr_write_ln0') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.139 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10 seconds. CPU system time: 2 seconds. Elapsed time: 63.608 seconds; current allocated memory: 232.270 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 65.809 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 859.176 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 45.947 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:432:32)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:430:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:422:90)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(controlStr, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.747 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/contr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'contr', 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.232 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.345 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 65.889 seconds; current allocated memory: 247.859 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 3 seconds. Total elapsed time: 68.415 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 846.207 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:364:38)
WARNING: [HLS 207-5540] invalid variable expr  (detector_solid/abs_solid_detector.cpp:364:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.988 seconds; current allocated memory: 257.441 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.551 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 883.645 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 92.577 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:412:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:402:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:410:37)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:402:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:402:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:402:92)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.2': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.1': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'regions.0': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 1024 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 1024 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 19.977 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.063 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.026 GB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'run' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_396_1' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:92:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:76:40)...435 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.237 seconds; current allocated memory: 1.026 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_396_1' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_7' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_8' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_9' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_10' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_11' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_12' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_13' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_14' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.0_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.1_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions.2_15' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 17.89 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1') on port 'gmem' and bus read operation ('gmem_addr_read') on port 'gmem'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('regions_0_14_addr_3_write_ln0') of variable 'empty_41' on array 'regions_0_14' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_0_14'.
WARNING: [HLS 200-885] The II Violation in module 'run_Pipeline_1' (loop 'Loop 1'): Unable to schedule 'store' operation ('regions_0_14_addr_5_write_ln0') of variable 'empty_43' on array 'regions_0_14' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_0_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 77, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.538 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.685 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_region'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_1_0_load_1', detector_solid/abs_solid_detector.cpp:76) on array 'regions_1_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_1_0'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_1_0_load_3', detector_solid/abs_solid_detector.cpp:76) on array 'regions_1_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'regions_1_0'.
WARNING: [HLS 200-885] The II Violation in module 'find_region' (function 'find_region'): Unable to schedule 'load' operation ('regions_1_0_load_5', detector_solid/abs_solid_detector.cpp:76) on array 'regions_1_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'regions_1_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 66, function 'find_region'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 20.241 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 14.774 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 16.222 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_396_1'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 10 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 11 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
WARNING: [HLS 200-875] II = 13 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 14 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 15 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
WARNING: [HLS 200-875] II = 17 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 18 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-875] II = 19 is infeasible due to multiple pipeline iteration latency = 66 and incompatible II = 4 of 'call' operation ('tmp', detector_solid/abs_solid_detector.cpp:402) to 'find_region'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 138, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_396_1' (loop 'VITIS_LOOP_396_1'): Unable to enforce a carried dependence constraint (II = 141, distance = 1, offset = 1) between bus request operation ('gmem_load_req', C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) and 'call' operation ('_ln410', detector_solid/abs_solid_detector.cpp:410) to 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 142, Depth = 210, loop 'VITIS_LOOP_396_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.615 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.53 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.296 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.405 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.717 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'find_region' pipeline 'find_region' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'find_region' is 5257 from HDL expression: ((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 68 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.957 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 41 seconds. CPU system time: 7 seconds. Elapsed time: 49.251 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_396_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'run_Pipeline_VITIS_LOOP_396_1' is 28185 from HDL expression: (((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp289) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp288) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp287) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp286) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp285) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp283) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp282) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp281) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp280) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp279) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp278) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp277) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp276) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp275) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp274) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp273) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp272) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp271) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp270) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp269) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp268) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp267) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp266) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp265) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp264) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp263) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp262) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp261) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp260) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp259) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp258) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp257) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp256) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp255) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp254) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp253) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp252) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp251) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp250) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp249) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp248) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp247) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp246) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp245) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp244) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp243) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp242) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp241) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp240) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp239) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp238) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp237) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp236) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp235) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp234) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp233) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp232) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp231) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp230) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp229) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp228) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp227) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp226) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp225) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp222) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_396_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.636 seconds; current allocated memory: 1.026 GB.
INFO: [RTMG 210-278] Implementing memory 'run_regions_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 19.423 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.659 seconds; current allocated memory: 1.026 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 190 seconds. CPU system time: 11 seconds. Elapsed time: 317.487 seconds; current allocated memory: 175.543 MB.
INFO: [HLS 200-112] Total CPU user time: 193 seconds. Total CPU system time: 13 seconds. Total elapsed time: 320.686 seconds; peak allocated memory: 1.026 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 837.617 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3661] array type 'region_t [16]' is not assignable (detector_solid/abs_solid_detector.cpp:393:13)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.903 seconds; current allocated memory: 268.465 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.631 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 909.582 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3522] subscript of pointer to incomplete type 'void' (detector_solid/abs_solid_detector.cpp:393:20)
ERROR: [HLS 207-3522] subscript of pointer to incomplete type 'void' (detector_solid/abs_solid_detector.cpp:393:51)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.253 seconds; current allocated memory: 194.906 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.788 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 852.289 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3741] subscripted value is not an array, pointer, or vector (detector_solid/abs_solid_detector.cpp:410:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.272 seconds; current allocated memory: 254.359 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.974 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 850.582 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 45.781 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:425:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:410:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:423:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:73)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:393:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:393:25)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:410:40)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:410:38)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.423 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.073 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_402_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_402_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 73, loop 'VITIS_LOOP_402_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_402_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_402_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'state' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.022 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 2 seconds. Elapsed time: 64.027 seconds; current allocated memory: 256.781 MB.
INFO: [HLS 200-112] Total CPU user time: 13 seconds. Total CPU system time: 3 seconds. Total elapsed time: 65.874 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 841.543 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-1237] extraneous closing brace ('}') (detector_solid/abs_solid_detector.cpp:450:1)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.369 seconds; current allocated memory: 264.141 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.891 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 909.598 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 50.496 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:425:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:410:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:423:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:92)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:73)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:414:15)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:393:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:393:25)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:410:40)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:410:38)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.138 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_402_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.072 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_402_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_402_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 73, loop 'VITIS_LOOP_402_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem', 'return' and 'ap_local_deadlock' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'run/toScheduler_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.109 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.685 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 71.055 seconds; current allocated memory: 196.883 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 3 seconds. Total elapsed time: 73.841 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 906.520 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 48.778 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:418:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:400:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:416:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:72)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:14)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:25)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.523 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'run' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:61:35) to (detector_solid/abs_solid_detector.cpp:92:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-602] Inlining function 'find_region' into 'run' (detector_solid/abs_solid_detector.cpp:407) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'run' (detector_solid/abs_solid_detector.cpp:0:7)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.073 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 148, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 152, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 153, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 154, Depth = 234, loop 'VITIS_LOOP_393_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.291 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_393_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.688 seconds; current allocated memory: 1.073 GB.
INFO: [RTMG 210-278] Implementing memory 'run_run_Pipeline_VITIS_LOOP_393_2_data_0_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.236 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.441 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 76.788 seconds; current allocated memory: 199.984 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 78.812 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 854.520 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'taskId' (detector_solid/abs_solid_detector.cpp:27:19)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 48.008 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:418:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:400:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:416:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:88)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:69)
INFO: [HLS 214-131] Inlining function 'is_valid(int, float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:11)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:356:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_1' (detector_solid/abs_solid_detector.cpp:30:19) in function 'run' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:356:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:348:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (detector_solid/abs_solid_detector.cpp:64:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_71_2' (detector_solid/abs_solid_detector.cpp:71:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:61:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:361:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:25)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:361:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.179 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'run' completely with a factor of 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:61:35) to (detector_solid/abs_solid_detector.cpp:92:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-602] Inlining function 'find_region' into 'run' (detector_solid/abs_solid_detector.cpp:407) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'run' (detector_solid/abs_solid_detector.cpp:0:7)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.072 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 148, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 152, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 153, Depth = 233, loop 'VITIS_LOOP_393_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.819 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.464 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_393_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.404 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.268 seconds; current allocated memory: 1.072 GB.
INFO: [RTMG 210-278] Implementing memory 'run_run_Pipeline_VITIS_LOOP_393_2_data_0_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.017 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.116 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 2 seconds. Elapsed time: 76.075 seconds; current allocated memory: 251.574 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 4 seconds. Total elapsed time: 79.088 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 891.090 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:73:30)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:74:25)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:74:44)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:80:13)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:80:40)
ERROR: [HLS 207-3771] use of undeclared identifier 'data' (detector_solid/abs_solid_detector.cpp:293:31)
ERROR: [HLS 207-3771] use of undeclared identifier 'data' (detector_solid/abs_solid_detector.cpp:307:29)
ERROR: [HLS 207-3334] no matching function for call to 'is_valid' (detector_solid/abs_solid_detector.cpp:407:11)
INFO: [HLS 207-4369] candidate function not viable: requires single argument 'val', but 2 arguments were provided (detector_solid/abs_solid_detector.cpp:26:6)
ERROR: [HLS 207-3334] no matching function for call to 'find_region' (detector_solid/abs_solid_detector.cpp:407:57)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'region_t [16]' to 'region_t' (aka 'REGION_T') for 2nd argument (detector_solid/abs_solid_detector.cpp:59:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.73 seconds; current allocated memory: 215.574 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.423 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 865.262 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:73:30)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:74:25)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:74:44)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:80:13)
ERROR: [HLS 207-3332] type 'region_t' (aka 'REGION_T') does not provide a subscript operator (detector_solid/abs_solid_detector.cpp:80:40)
ERROR: [HLS 207-3334] no matching function for call to 'is_valid' (detector_solid/abs_solid_detector.cpp:407:11)
INFO: [HLS 207-4369] candidate function not viable: requires single argument 'val', but 2 arguments were provided (detector_solid/abs_solid_detector.cpp:26:6)
ERROR: [HLS 207-3334] no matching function for call to 'find_region' (detector_solid/abs_solid_detector.cpp:407:57)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'region_t [16]' to 'region_t' (aka 'REGION_T') for 2nd argument (detector_solid/abs_solid_detector.cpp:59:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7 seconds; current allocated memory: 239.020 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.151 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 865.352 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3772] use of undeclared identifier 'region'; did you mean 'regions'? (detector_solid/abs_solid_detector.cpp:73:24)
INFO: [HLS 207-4431] 'regions' declared here (detector_solid/abs_solid_detector.cpp:59:38)
ERROR: [HLS 207-3772] use of undeclared identifier 'region'; did you mean 'regions'? (detector_solid/abs_solid_detector.cpp:74:19)
ERROR: [HLS 207-3772] use of undeclared identifier 'region'; did you mean 'regions'? (detector_solid/abs_solid_detector.cpp:74:38)
ERROR: [HLS 207-3772] use of undeclared identifier 'region'; did you mean 'regions'? (detector_solid/abs_solid_detector.cpp:80:7)
ERROR: [HLS 207-3772] use of undeclared identifier 'region'; did you mean 'regions'? (detector_solid/abs_solid_detector.cpp:80:34)
ERROR: [HLS 207-3334] no matching function for call to 'is_valid' (detector_solid/abs_solid_detector.cpp:407:11)
INFO: [HLS 207-4369] candidate function not viable: requires single argument 'val', but 2 arguments were provided (detector_solid/abs_solid_detector.cpp:26:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.329 seconds; current allocated memory: 238.742 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.307 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 839.648 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3334] no matching function for call to 'is_valid' (detector_solid/abs_solid_detector.cpp:407:11)
INFO: [HLS 207-4369] candidate function not viable: requires single argument 'val', but 2 arguments were provided (detector_solid/abs_solid_detector.cpp:26:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.971 seconds; current allocated memory: 265.996 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.029 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 897.672 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 207-5539] Invalid variable in '#pragma HLS reset': expect variable to be static or global (detector_solid/abs_solid_detector.cpp:381:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 47.556 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:418:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:400:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:416:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:407:60)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:354:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:354:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:346:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (detector_solid/abs_solid_detector.cpp:62:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_2' (detector_solid/abs_solid_detector.cpp:69:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:59:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_1' (detector_solid/abs_solid_detector.cpp:28:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float*)' (detector_solid/abs_solid_detector.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:359:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:389:25)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:378:8)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:379:11)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:359:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.355 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'run' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'regions.min' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.1' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.1' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.1' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.2' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.2' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.2' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.3' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.3' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.3' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.4' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.4' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.4' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.5' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.5' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.5' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.6' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.6' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.6' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.7' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.7' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.7' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.8' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.8' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.8' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.9' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.9' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.9' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.10' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.10' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.10' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.11' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.11' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.11' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.12' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.12' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.12' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.13' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.13' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.13' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.14' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.14' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.14' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.min.15' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.max.15' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions.center.15' (detector_solid/abs_solid_detector.cpp:379) in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (detector_solid/abs_solid_detector.cpp:90:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:59)...435 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 6.378 seconds; current allocated memory: 1.073 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_393_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.876 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'find_region'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 64, function 'find_region'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.514 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.738 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 19.961 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_393_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_393_2'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_detector.cpp:416) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_393_2' (loop 'VITIS_LOOP_393_2'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'call' operation ('_ln416', detector_solid/abs_solid_de==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 878.973 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 49.371 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:419:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:401:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:417:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:408:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:408:83)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:408:60)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:357:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:357:2) in function 'writeOutcomeInRam' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (detector_solid/abs_solid_detector.cpp:65:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (detector_solid/abs_solid_detector.cpp:72:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (detector_solid/abs_solid_detector.cpp:31:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float*)' (detector_solid/abs_solid_detector.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float*)' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (detector_solid/abs_solid_detector.cpp:362:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:390:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:390:25)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 16-bits (detector_solid/abs_solid_detector.cpp:362:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcomeInRam(OutcomeStr*, bool) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<16>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<16>, 0>&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.685 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.072 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_394_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_394_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'run' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'regions_9.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.0' in dimension 2 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:62:23) to (detector_solid/abs_solid_detector.cpp:93:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-602] Inlining function 'find_region' into 'run' (detector_solid/abs_solid_detector.cpp:408) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'run' (detector_solid/abs_solid_detector.cpp:0:7)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.987 seconds; current allocated memory: 1.072 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_394_2' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcomeInRam'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 72, function 'writeOutcomeInRam'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_Pipeline_VITIS_LOOP_394_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_394_2'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-875] II = 9 is infeasible due to multiple pipeline iteration latency = 72 and incompatible II = 2 of 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 148, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
WARNING: [HLS 200-880] The II Violation in module 'run_Pipeline_VITIS_LOOP_394_2' (loop 'VITIS_LOOP_394_2'): Unable to enforce a carried dependence constraint (II = 152, distance = 1, offset = 1) between 'call' operation ('_ln417', detector_solid/abs_solid_detector.cpp:417) to 'writeOutcomeInRam' and bus request operation ('gmem_load_req') on port 'gmem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 153, Depth = 233, loop 'VITIS_LOOP_394_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.518 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.131 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcomeInRam' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcomeInRam' pipeline 'writeOutcomeInRam' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcomeInRam'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_Pipeline_VITIS_LOOP_394_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_Pipeline_VITIS_LOOP_394_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.236 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Global array 'data_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'data_7' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.294 seconds; current allocated memory: 1.072 GB.
INFO: [RTMG 210-278] Implementing memory 'run_run_Pipeline_VITIS_LOOP_394_2_data_0_RAM_AUTO_0R0W_ram (RAM)' using auto RAMs with reset.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.279 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.177 seconds; current allocated memory: 1.072 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 2 seconds. Elapsed time: 76.669 seconds; current allocated memory: 226.828 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 4 seconds. Total elapsed time: 79.567 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 834.961 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3334] no matching function for call to 'memcpy' (detector_solid/abs_solid_detector.cpp:400:3)
INFO: [HLS 207-4368] candidate function not viable: requires 3 arguments, but 1 was provided (C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:41:37)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.964 seconds; current allocated memory: 270.535 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.009 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 850.801 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-2967] no member named 'outcome' in 'OutcomeStr' (detector_solid/abs_solid_detector.cpp:355:6)
ERROR: [HLS 207-2704] 'dest' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:361:65)
ERROR: [HLS 207-1239] extraneous ')' before ';' (detector_solid/abs_solid_detector.cpp:417:63)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:417:29)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.942 seconds; current allocated memory: 256.574 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.495 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 869.062 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-2704] 'val' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:29:25)
ERROR: [HLS 207-2704] 'd' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:62:25)
ERROR: [HLS 207-2704] 'regions' declared as array of references of type 'region_t &' (aka 'REGION_T &') (detector_solid/abs_solid_detector.cpp:62:47)
ERROR: [HLS 207-7] expected '>' (detector_solid/abs_solid_detector.cpp:349:99)
ERROR: [HLS 207-2967] no member named 'error' in 'OutcomeStr' (detector_solid/abs_solid_detector.cpp:355:6)
ERROR: [HLS 207-2704] 'dest' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:363:65)
ERROR: [HLS 207-3797] unknown type name 'ControlStr'; did you mean 'controlStr'? (detector_solid/abs_solid_detector.cpp:363:93)
INFO: [HLS 207-4431] 'controlStr' declared here (detector_solid/abs_solid_detector.cpp:344:8)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:365:14)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:409:25)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:409:60)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:409:83)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.925 seconds; current allocated memory: 237.727 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.127 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 863.117 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-2704] 'val' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:29:25)
ERROR: [HLS 207-2704] 'd' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:62:25)
ERROR: [HLS 207-2704] 'regions' declared as array of references of type 'region_t &' (aka 'REGION_T &') (detector_solid/abs_solid_detector.cpp:62:47)
ERROR: [HLS 207-7] expected '>' (detector_solid/abs_solid_detector.cpp:349:99)
ERROR: [HLS 207-2967] no member named 'error' in 'OutcomeStr' (detector_solid/abs_solid_detector.cpp:355:6)
ERROR: [HLS 207-2704] 'dest' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:363:65)
ERROR: [HLS 207-3797] unknown type name 'ControlStr'; did you mean 'controlStr'? (detector_solid/abs_solid_detector.cpp:363:93)
INFO: [HLS 207-4431] 'controlStr' declared here (detector_solid/abs_solid_detector.cpp:344:8)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:365:14)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.212 seconds; current allocated memory: 240.715 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.588 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 851.637 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-2704] 'val' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:29:25)
ERROR: [HLS 207-2704] 'd' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:62:25)
ERROR: [HLS 207-2704] 'regions' declared as array of references of type 'region_t &' (aka 'REGION_T &') (detector_solid/abs_solid_detector.cpp:62:47)
ERROR: [HLS 207-1213] expected ';' after expression (detector_solid/abs_solid_detector.cpp:358:28)
ERROR: [HLS 207-2276] cannot cast from type 'OutcomeStr' to pointer type 'void *' (detector_solid/abs_solid_detector.cpp:359:9)
ERROR: [HLS 207-2704] 'dest' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:363:65)
ERROR: [HLS 207-3797] unknown type name 'ControlStr'; did you mean 'controlStr'? (detector_solid/abs_solid_detector.cpp:363:93)
INFO: [HLS 207-4431] 'controlStr' declared here (detector_solid/abs_solid_detector.cpp:344:8)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:365:14)
ERROR: [HLS 207-3334] no matching function for call to 'writeOutcome' (detector_solid/abs_solid_detector.cpp:418:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'hls::stream<ap_int<8> >' to 'hls::stream<ap_int<16> > &' for 4th argument (detector_solid/abs_solid_detector.cpp:349:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.039 seconds; current allocated memory: 252.301 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.452 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 876.707 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-2276] cannot cast from type 'OutcomeStr' to pointer type 'void *' (detector_solid/abs_solid_detector.cpp:359:9)
ERROR: [HLS 207-2704] 'dest' declared as array of references of type 'float &' (detector_solid/abs_solid_detector.cpp:363:65)
ERROR: [HLS 207-3771] use of undeclared identifier 'contr' (detector_solid/abs_solid_detector.cpp:365:14)
ERROR: [HLS 207-3334] no matching function for call to 'writeOutcome' (detector_solid/abs_solid_detector.cpp:418:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'hls::stream<ap_int<8> >' to 'hls::stream<ap_int<16> > &' for 4th argument (detector_solid/abs_solid_detector.cpp:349:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.605 seconds; current allocated memory: 233.766 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.873 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 861.180 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3772] use of undeclared identifier 'controlstr'; did you mean 'control'? (detector_solid/abs_solid_detector.cpp:364:2)
INFO: [HLS 207-4431] 'control' declared here (detector_solid/abs_solid_detector.cpp:363:41)
ERROR: [HLS 207-3339] no viable overloaded '=' (detector_solid/abs_solid_detector.cpp:364:12)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'controlStr' to 'const stream<controlStr>' for 1st argument (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:116:51)
ERROR: [HLS 207-3334] no matching function for call to 'writeOutcome' (detector_solid/abs_solid_detector.cpp:418:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'hls::stream<ap_int<8> >' to 'hls::stream<ap_int<16> > &' for 4th argument (detector_solid/abs_solid_detector.cpp:349:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.034 seconds; current allocated memory: 249.320 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.751 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 875.738 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3334] no matching function for call to 'writeOutcome' (detector_solid/abs_solid_detector.cpp:418:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'hls::stream<ap_int<8> >' to 'hls::stream<ap_int<16> > &' for 4th argument (detector_solid/abs_solid_detector.cpp:349:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.365 seconds; current allocated memory: 233.555 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 10.39 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 825.695 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (detector_solid/abs_solid_detector.cpp:402:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:408:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:408:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:418:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:418:30)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (detector_solid/abs_solid_detector.cpp:409:3)
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 47.49 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'ap_int_base<16, true>::operator long long() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:587:0)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'read_test(hls::stream<controlStr, 0>&, float (*) [8], float*, controlStr&)' (detector_solid/abs_solid_detector.cpp:365:14)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int<16>(ap_int<16> const&)' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:358:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:359:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<8>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:409:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<8>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:409:60)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<8>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:409:83)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:359:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:359:2) in function 'writeOutcome' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (detector_solid/abs_solid_detector.cpp:65:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (detector_solid/abs_solid_detector.cpp:72:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (detector_solid/abs_solid_detector.cpp:31:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float*)' (detector_solid/abs_solid_detector.cpp:29:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:398:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:398:25)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 8-bits (detector_solid/abs_solid_detector.cpp:370:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.121 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.766 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-102] Partitioning array 'regions_9.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.0' in dimension 2 automatically.
ERROR: [HLS 200-997] Found unsupported dataflow constructs in function 'run' (detector_solid/abs_solid_detector.cpp:381:20): control flows are not allowed outside of loops.

WARNING: [XFORM 203-713] Infinite loop inside a dataflow region in function 'run'(detector_solid/abs_solid_detector.cpp:406) is a deprecated feature.
Please use bounded or variable bound loops instead.
ERROR: [HLS 200-967] Function 'run' (detector_solid/abs_solid_detector.cpp:381:20) failed dataflow checking: control flows are not allowed inside a dataflow region  (detector_solid/abs_solid_detector.cpp:406:14).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 59.992 seconds; current allocated memory: 281.316 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 63.68 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 823.660 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
ERROR: [HLS 207-3334] no matching function for call to 'find_region' (detector_solid/abs_solid_detector.cpp:369:31)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'region_t' (aka 'REGION_T') to 'region_t *' (aka 'REGION_T *') for 2nd argument; take the address of the argument with & (detector_solid/abs_solid_detector.cpp:62:5)
ERROR: [HLS 207-3334] no matching function for call to 'run_test' (detector_solid/abs_solid_detector.cpp:413:3)
INFO: [HLS 207-4373] candidate function not viable: no known conversion from 'region_t [16]' to 'region_t &' (aka 'REGION_T &') for 3rd argument (detector_solid/abs_solid_detector.cpp:368:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 7.033 seconds; current allocated memory: 281.680 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.196 seconds; peak allocated memory: 1.072 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 889.785 MB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (detector_solid/abs_solid_detector.cpp:406:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:412:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:412:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:413:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:413:39)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:422:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:422:30)
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file detector_solid/abs_solid_detector.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 48.308 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'ap_int_base<16, true>::operator long long() const', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:587:0)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'read_test(hls::stream<controlStr, 0>&, float (*) [8], float*, controlStr&)' (detector_solid/abs_solid_detector.cpp:365:14)
INFO: [HLS 214-131] Inlining function 'ap_int<8>::ap_int<16>(ap_int<16> const&)' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:358:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:359:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<8>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:413:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::operator long long() const' into 'run(hls::stream<controlStr, 0>&, REGION_T (*) [16], ap_int<8>*, ap_int<16>*, ap_int<32>*, hls::stream<ap_int<8>, 0>&)' (detector_solid/abs_solid_detector.cpp:413:47)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:359:2)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (detector_solid/abs_solid_detector.cpp:359:2) in function 'writeOutcome' completely with a factor of 1 (detector_solid/abs_solid_detector.cpp:349:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_1' (detector_solid/abs_solid_detector.cpp:65:19) in function 'find_region' completely with a factor of 16 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_2' (detector_solid/abs_solid_detector.cpp:72:20) in function 'find_region' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:62:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (detector_solid/abs_solid_detector.cpp:31:19) in function 'is_valid' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float*)' (detector_solid/abs_solid_detector.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float*)' into 'run_test(bool&, float*, REGION_T*)' (detector_solid/abs_solid_detector.cpp:368:0)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:402:27)
WARNING: [HLS 214-167] The program may have out of bound array access (detector_solid/abs_solid_detector.cpp:402:25)
INFO: [HLS 214-248] Applying array_partition to 'regions': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:24:0)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 2. (detector_solid/abs_solid_detector.cpp:23:0)
INFO: [HLS 214-241] Aggregating maxi variable 'realTaskId' with compact=none mode in 8-bits (detector_solid/abs_solid_detector.cpp:374:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.OutcomeStrs' into 'writeOutcome(OutcomeStr*, ap_int<16>, bool, hls::stream<ap_int<8>, 0>&) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.825 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.073 GB.
INFO: [XFORM 203-102] Partitioning array 'regions_9.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_9.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_8.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_7.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_6.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_5.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_4.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_3.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_2.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_15.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_14.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_13.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_12.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_11.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_10.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_1.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'regions_0.0' in dimension 2 automatically.
WARNING: [XFORM 203-713] Infinite loop inside a dataflow region in function 'run'(detector_solid/abs_solid_detector.cpp:409) is a deprecated feature.
Please use bounded or variable bound loops instead.
INFO: [XFORM 203-712] Applying dataflow to function 'run' (detector_solid/abs_solid_detector.cpp:385:20), detected/extracted 3 process function(s): 
	 'read_test'
	 'run_test'
	 'writeOutcome'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:62:23) to (detector_solid/abs_solid_detector.cpp:93:2) in function 'find_region'... converting 31 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'find_region' (detector_solid/abs_solid_detector.cpp:62)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.734 seconds; current allocated memory: 1.073 GB.
WARNING: [XFORM 203-561] 'VITIS_LOOP_406_2' (detector_solid/abs_solid_detector.cpp:409:7) in function 'run' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'data_0' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_1' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_2' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_3' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_4' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_5' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_6' 
INFO: [HLS 200-472] Inferring partial write operation for 'data_7' 
WARNING: [HLS 200-1449] Process writeOutcome has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'run' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'writeOutcome'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 71, function 'writeOutcome'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO contr_taskId_V_channel (from read_test_U0 to writeOutcome_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.943 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_region'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.943 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'writeOutcome' pipeline 'writeOutcome' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.557 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/control' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegions' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/realTaskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/sharedMem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/toScheduler' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'trainedRegions', 'realTaskId', 'n_regions_in', 'sharedMem' and 'ap_local_deadlock' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-741] Implementing PIPO run_data_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'run_data_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs with reset.
INFO: [RTMG 210-285] Implementing FIFO 'contr_taskId_V_U(run_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'contr_taskId_V_channel_U(run_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'error_U(run_fifo_w1_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.113 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.526 seconds; current allocated memory: 1.073 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 3 seconds. Elapsed time: 79.701 seconds; current allocated memory: 215.688 MB.
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 5 seconds. Total elapsed time: 84.078 seconds; peak allocated memory: 1.073 GB.
