// Generated by CIRCT firtool-1.62.0
module Queue1_UInt32(
  input         clock,
                reset,
  output        io_enq_ready,
  input         io_enq_valid,
  input  [31:0] io_enq_bits,
  output        io_deq_valid,
  output [31:0] io_deq_bits,
  output        io_count
);

  reg [31:0] ram;
  reg        full;
  always @(posedge clock) begin
    automatic logic do_enq;
    do_enq = ~full & io_enq_valid;
    if (do_enq)
      ram <= io_enq_bits;
    if (reset)
      full <= 1'h0;
    else if (do_enq)
      full <= do_enq;
  end // always @(posedge)
  assign io_enq_ready = ~full;
  assign io_deq_valid = full;
  assign io_deq_bits = ram;
  assign io_count = full;
endmodule

