
---------- Begin Simulation Statistics ----------
final_tick                                 2901160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864092                       # Number of bytes of host memory used
host_op_rate                                    59062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.99                       # Real time elapsed on the host
host_tick_rate                               15598307                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9618614                       # Number of instructions simulated
sim_ops                                      10984977                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002901                       # Number of seconds simulated
sim_ticks                                  2901160000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.286614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1138882                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1147065                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33645                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1736997                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              77612                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           79536                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1924                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2650664                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect      1151175                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       438615                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect       983850                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong       605940                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1778                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          370                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        66472                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         6287                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         7877                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         2985                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7        11335                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         2416                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9         5092                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         4526                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         9001                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         3186                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         9467                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         4608                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15        11175                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16        10669                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17        15903                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18        10784                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19        10737                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20        16583                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22        20040                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24        17817                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26        10908                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1738                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         8125                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         3456                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         4263                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect      1311899                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         3966                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         5741                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         5612                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         7145                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         9467                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         9045                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         3125                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10        28307                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11        21336                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12         6619                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         6033                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         8134                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         7185                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         7555                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         8760                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18         6221                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19        12144                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20        25912                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22        14863                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24        19842                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26        28426                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28        13631                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         4503                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       234787                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         2356                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        12431                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  351454                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          652                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4494703                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3693279                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30790                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2418226                       # Number of branches committed
system.cpu.commit.bw_lim_events                575532                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             329                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          973609                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9622745                       # Number of instructions committed
system.cpu.commit.committedOps               10989108                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5471872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.008290                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.640989                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2435602     44.51%     44.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       880947     16.10%     60.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       543179      9.93%     70.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       386830      7.07%     77.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       223321      4.08%     81.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       237330      4.34%     86.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       146794      2.68%     88.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        42337      0.77%     89.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       575532     10.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5471872                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               322767                       # Number of function calls committed.
system.cpu.commit.int_insts                   9549706                       # Number of committed integer instructions.
system.cpu.commit.loads                       1247672                       # Number of loads committed
system.cpu.commit.membars                         270                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          589      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8387331     76.32%     76.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           68608      0.62%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                9      0.00%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           7468      0.07%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           9555      0.09%     77.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          48762      0.44%     77.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         43570      0.40%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        20577      0.19%     78.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          20138      0.18%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         29626      0.27%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          2058      0.02%     78.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1298      0.01%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3092      0.03%     78.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            2365      0.02%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               5      0.00%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1936      0.02%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1247672     11.35%     90.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1094449      9.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10989108                       # Class of committed instruction
system.cpu.commit.refs                        2342121                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    256840                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9618614                       # Number of Instructions Simulated
system.cpu.committedOps                      10984977                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.603239                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.603239                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1195616                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  2915                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1127725                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12208911                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1904919                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2352761                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  31196                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  9646                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                127385                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2650664                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1973618                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3453641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  9296                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10964727                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   68102                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.456828                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2124095                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1567948                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.889714                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5611877                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.224758                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.845328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2931815     52.24%     52.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   186040      3.32%     55.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   481780      8.59%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   443379      7.90%     72.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   164027      2.92%     74.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   392408      6.99%     81.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   279718      4.98%     86.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   152806      2.72%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   579904     10.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5611877                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          190444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35517                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2511143                       # Number of branches executed
system.cpu.iew.exec_nop                          6089                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.019041                       # Inst execution rate
system.cpu.iew.exec_refs                      2530877                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1145965                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  227425                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1348406                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                406                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              5966                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1203869                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11963573                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1384912                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             61109                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11715123                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1036                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 19415                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31196                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 21940                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            37992                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        69648                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       100734                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       109420                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            362                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        18946                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          16571                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11267847                       # num instructions consuming a value
system.cpu.iew.wb_count                      11615755                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.520234                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5861912                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.001915                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11626875                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13112218                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8468774                       # number of integer regfile writes
system.cpu.ipc                               1.657718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.657718                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               604      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8907144     75.64%     75.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                90572      0.77%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     76.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7488      0.06%     76.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               12219      0.10%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               56235      0.48%     77.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              48709      0.41%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           20602      0.17%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               23861      0.20%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              39709      0.34%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               3379      0.03%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1334      0.01%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3149      0.03%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 2420      0.02%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    5      0.00%     78.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1963      0.02%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1399670     11.89%     90.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1157156      9.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11776232                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      117667                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009992                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   36745     31.23%     31.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.01%     31.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     31.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     1      0.00%     31.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     31.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     7      0.01%     31.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                16672     14.17%     45.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               487      0.41%     45.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    30      0.03%     45.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                13641     11.59%     57.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     57.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      8      0.01%     57.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     21      0.02%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     57.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20536     17.45%     74.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 29504     25.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11567102                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28663608                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11328718                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12483010                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11957078                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11776232                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 406                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          972506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2126                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       710113                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5611877                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.098448                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.031364                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1543945     27.51%     27.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1178355     21.00%     48.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              892243     15.90%     64.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              785344     13.99%     78.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              348639      6.21%     84.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              389957      6.95%     91.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              270547      4.82%     96.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              133040      2.37%     98.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69807      1.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5611877                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.029573                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 326193                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             620526                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       287037                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            447324                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            117428                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           112700                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1348406                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1203869                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8393595                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 154088                       # number of misc regfile writes
system.cpu.numCycles                          5802321                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  374317                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11889045                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 168345                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1966773                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   5703                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  7614                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              19593178                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12099911                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13081006                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2411579                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 169068                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  31196                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                394403                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1191961                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13506811                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         433609                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              19552                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    596182                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            430                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           418556                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16857666                       # The number of ROB reads
system.cpu.rob.rob_writes                    24065982                       # The number of ROB writes
system.cpu.timesIdled                            4336                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   325349                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  219338                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9261                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        77055                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5419                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3757                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3757                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5419                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18437                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       587264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  587264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9261                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9261    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9261                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48398500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33805                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14825                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6513                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16677                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5107                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7026                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        26780                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          127                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          127                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        95530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                116094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       866432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2989568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3856000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            39040                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000051                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  39038     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39040                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59865500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47894499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10541991                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4691                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25046                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29737                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4691                       # number of overall hits
system.l2.overall_hits::.cpu.data               25046                       # number of overall hits
system.l2.overall_hits::total                   29737                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6841                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9176                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2335                       # number of overall misses
system.l2.overall_misses::.cpu.data              6841                       # number of overall misses
system.l2.overall_misses::total                  9176                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    181912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    518387500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        700300000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    181912500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    518387500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       700300000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31887                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38913                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31887                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38913                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.332337                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.214539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.235808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.332337                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.214539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.235808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77906.852248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75776.567753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76318.657367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77906.852248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75776.567753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76318.657367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9176                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    158562500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    449977500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    608540000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    158562500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    449977500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    608540000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.332337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.214539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.235808                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.332337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.214539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.235808                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67906.852248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65776.567753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66318.657367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67906.852248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65776.567753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66318.657367                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        14825                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            14825                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        14825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        14825                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6513                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6513                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6513                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6513                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1350                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1350                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3757                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    284587000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     284587000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5107                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.735657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735657                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75748.469524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75748.469524                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    247017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    247017000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.735657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735657                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65748.469524                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65748.469524                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    181912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    181912500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.332337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.332337                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77906.852248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77906.852248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    158562500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    158562500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.332337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.332337                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67906.852248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67906.852248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3084                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    233800500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    233800500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        26780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         26780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.115161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.115161                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75810.797665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75810.797665                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3084                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    202960500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    202960500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.115161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115161                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65810.797665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65810.797665                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            42                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                42                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           85                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           127                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.669291                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.669291                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1637000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1637000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.669291                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.669291                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19258.823529                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19258.823529                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6360.502854                       # Cycle average of tags in use
system.l2.tags.total_refs                       76969                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.275347                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.382597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1694.080822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4609.039435                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.051699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.140657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.194107                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          518                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.282562                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    625733                       # Number of tag accesses
system.l2.tags.data_accesses                   625733                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         149440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         437824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             587264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       149440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        149440                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9176                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          51510430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         150913428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             202423858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     51510430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         51510430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         51510430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        150913428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            202423858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000594750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18996                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     59658250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               231708250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6501.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25251.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     7890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1274                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.202512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   276.663201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.280109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          312     24.49%     24.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          259     20.33%     44.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          142     11.15%     55.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64      5.02%     60.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      4.24%     65.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      2.35%     67.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      3.22%     70.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      3.45%     74.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          328     25.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1274                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 587264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  587264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       202.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    202.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2901099000                       # Total gap between requests
system.mem_ctrls.avgGap                     316161.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       149440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       437824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 51510430.310634367168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 150913427.732355356216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62505250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    169203000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26768.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24733.66                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    85.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4762380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2504700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32122860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        455130180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        730777920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1453944120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.159578                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1894947750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    909492250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4419660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2330130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            33393780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     228646080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        411999420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        767098560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1447887630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.071968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1989352000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     96720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    815088000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1965703                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1965703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1965703                       # number of overall hits
system.cpu.icache.overall_hits::total         1965703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7914                       # number of overall misses
system.cpu.icache.overall_misses::total          7914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    286454998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    286454998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    286454998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    286454998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1973617                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1973617                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1973617                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1973617                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36195.981552                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36195.981552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36195.981552                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36195.981552                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2252                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    72.645161                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6513                       # number of writebacks
system.cpu.icache.writebacks::total              6513                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          888                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          888                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          888                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7026                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7026                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7026                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7026                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    242135999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    242135999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    242135999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    242135999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003560                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003560                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003560                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003560                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34462.852121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34462.852121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34462.852121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34462.852121                       # average overall mshr miss latency
system.cpu.icache.replacements                   6513                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1965703                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1965703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    286454998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    286454998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1973617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1973617                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36195.981552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36195.981552                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          888                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7026                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    242135999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    242135999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003560                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34462.852121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34462.852121                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.343743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1972728                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7025                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            280.815374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.343743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3954259                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3954259                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2287115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2287115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2288701                       # number of overall hits
system.cpu.dcache.overall_hits::total         2288701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84277                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84277                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84352                       # number of overall misses
system.cpu.dcache.overall_misses::total         84352                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2887644891                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2887644891                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2887644891                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2887644891                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2371392                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2371392                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2373053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2373053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035546                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34263.736144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34263.736144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34233.271185                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34233.271185                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        63655                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        32862                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2683                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             281                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.725307                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.946619                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14825                       # number of writebacks
system.cpu.dcache.writebacks::total             14825                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52340                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52340                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52340                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31937                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32009                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    833358788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    833358788                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    834681788                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834681788                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013489                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013489                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26093.834361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26093.834361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26076.471867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26076.471867                       # average overall mshr miss latency
system.cpu.dcache.replacements                  31502                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1221818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1221818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        55033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         55033                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1309627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1309627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1276851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1276851                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043101                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23797.130812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23797.130812                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        28330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        28330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        26703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        26703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    522589500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    522589500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020913                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19570.441523                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19570.441523                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1065137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1065137                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1575682444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1575682444                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1094302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1094302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026652                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54026.485308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54026.485308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24010                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5155                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    308513341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    308513341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004711                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59847.398836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59847.398836                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1586                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1586                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           75                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1661                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1661                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.045154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045154                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           72                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1323000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1323000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.043347                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043347                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        18375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        18375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          160                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           79                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      2334947                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      2334947                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          239                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.330544                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 29556.291139                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 29556.291139                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           79                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      2255947                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      2255947                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.330544                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 28556.291139                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 28556.291139                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       430000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       430000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.059406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059406                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 23888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23888.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           13                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       157500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016502                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        31500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        31500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          267                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          267                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           496.680623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2321267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32014                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             72.507872                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   496.680623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.970079                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970079                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4779260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4779260                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2901160000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2901160000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
