// Seed: 1759534792
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    module_0,
    id_9
);
  inout wire id_9;
  output tri1 id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd38
) (
    output tri1  id_0,
    input  wire  id_1,
    output wor   id_2,
    output logic id_3
);
  assign id_3 = 1'b0;
  initial $clog2(45);
  ;
  initial id_3 = #_id_5 id_1;
  wire [id_5  ==  ~  id_5 : (  !  id_5  )] id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
