;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 270, 61
	JMP -7, @-20
	ADD 270, 61
	SLT -7, <-20
	SUB @127, 106
	SUB @127, 106
	SPL 8, -6
	SPL 8, -6
	SLT @0, @2
	SUB @127, 106
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -7, <-20
	CMP @127, 106
	SUB 308, 99
	JMN 8, -6
	SUB 7, <20
	SUB @27, 0
	MOV -7, <-20
	SUB @27, 0
	SPL 8, -6
	SPL 0, <753
	SUB @121, 103
	MOV 308, 99
	CMP @121, 103
	CMP @-127, 100
	SLT -702, -1
	DJN <-30, 9
	SLT <0, @2
	SLT -702, -1
	SUB 7, <20
	JMP -7, @-20
	MOV 308, 99
	SUB @127, 106
	CMP @27, 0
	JMP <121, 106
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <-20
	SUB @127, 106
	CMP -207, <-320
	SPL 0, <753
	SPL 0, <753
	CMP -207, <-320
	ADD 210, 60
	SUB 10, <1
