<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Apr 24 17:47:08 2016


Command Line:  synthesis -f i2s_mask_impl1_lattice.synproj -gui -msgset C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-640HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-640HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask (searchpath added)
-p C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/impl1 (searchpath added)
-p C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask (searchpath added)
Verilog design file = C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/i2s_mask.v
Verilog design file = C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/top.v
Verilog design file = C:/Users/Francois Campbell/GoogleDrive/Electronics/LatticeDiamond/i2s_mask/clk_div.v
NGD file = i2s_mask_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v. VERI-1482
Analyzing Verilog file c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/top.v. VERI-1482
Analyzing Verilog file c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/clk_div.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/top.v(1): compiling module top. VERI-1018
INFO - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/clk_div.v(1): compiling module clk_div. VERI-1018
INFO - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(1): compiling module i2s_mask. VERI-1018
WARNING - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(62): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(63): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(67): expression size 32 truncated to fit in target size 12. VERI-1209
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/Program Files/Lattice/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.36.
Top-level module name = top.
WARNING - synthesis: c:/users/francois campbell/googledrive/electronics/latticediamond/i2s_mask/i2s_mask.v(82): Register \mask/led_oe_108 is stuck at One. VDB-5014



WARNING - synthesis: Bit 10 of Register \mask/first_bit_index is stuck at Zero
WARNING - synthesis: Bit 11 of Register \mask/first_bit_index is stuck at Zero
GSR instance connected to net rst_n_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file i2s_mask_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 58 of 877 (6 % )
CCU2D => 100
FD1P3AX => 37
FD1S3AX => 6
FD1S3AY => 1
FD1S3IX => 14
GSR => 1
IB => 11
LUT4 => 128
OB => 10
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : div_4/i2s_clk_div4, loads : 56
  Net : i2s_clk_c, loads : 3
Clock Enable Nets
Number of Clock Enables: 8
Top 8 highest fanout Clock Enables:
  Net : mask/i2s_clk_div4_enable_25, loads : 19
  Net : mask/reading_header, loads : 16
  Net : mask/i2s_clk_div4_enable_29, loads : 6
  Net : mask/i2s_clk_div4_enable_32, loads : 4
  Net : mask/i2s_clk_div4_enable_35, loads : 4
  Net : rst_n_c, loads : 3
  Net : mask/i2s_clk_div4_enable_9, loads : 1
  Net : mask/i2s_clk_div4_enable_24, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : mask/num_modules_x_0, loads : 45
  Net : mask/num_modules_x_1, loads : 27
  Net : mask/num_modules_x_2, loads : 24
  Net : mask/num_modules_y_0, loads : 21
  Net : mask/i2s_clk_div4_enable_25, loads : 19
  Net : mask/num_modules_x_3, loads : 17
  Net : mask/reading_header, loads : 16
  Net : mask/num_modules_y_1, loads : 13
  Net : mask/current_bit_index_0, loads : 12
  Net : mask/n200, loads : 12
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets i2s_clk_div4]            |    1.000 MHz|   58.374 MHz|    14  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets i2s_clk_c]               |    1.000 MHz|  232.288 MHz|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 62.465  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.172  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
