	LLB R1, 0X8A		-- R1=008A
	LLB R6, 0X80		
	LHB R6, 0X01		R6=0180
	
D-Miss

	SW R1, R6, 0		R1 (008A) --> [R6+0] (0180)
	LLB R1, 0X10		R1 = 0010
	LLB R2, 0X70		R2 = 0070
	LLB R3, 0X02		R3 = 0002
	
D-Miss

WR_LP1:	SW  R1, R2, 0   0010 --> [0070], 000E -->[0072] --> works for 5 iterations 

I-Miss	

	ADD R2, R2, R3		R2 = 0072, 0074
	SUB R1, R1, R3		R1 = 000E, 000C
	B 000, WR_LP1       Yes to WR_LP1 -- Branches 5 times
	LLB R1, 0X10		R1 = 0010
	LLB R2, 0X70		R2 = 0070
	LLB R5, 0X80		R5 = 0080
	
No data miss
MV_LP:	LW R4, R2, 0	R4 = 0010 <-- 0070, happens 5 times [0070 to 0078] -- same data
	ADD R2, R2, R3      R2 = 0072 -- R2 changes, hence R4 changes
	
I-Miss + D-Miss	
	SW R4, R5, 0        0010 --> [0080], happens 5 times [0080 to 0088] -- same data 
	ADD R5, R5, R3		R5 = 0082 
	SUB R1, R1, R3      
	B 000, MV_LP
	
	LLB R1, 0X10		R1 = 10
	LLB R5, 0X80	    R5 = 0080
	
CHK_LP:	LW R4, R5, 0     R4 = 10   	
	SUB R0, R4, R1       R0 = 0
	
I-miss	
	B 000, FAIL	         Branch Taken
	ADD R5, R5, R3		
	SUB R1, R1, R3		
	B 000, CHK_LP		
	LW R2, R6, 0		
	LLB R1, 0X8A		
	SUB R0, R1, R2	
	B 000, FAIL
	LLB R6, 0X80
	LHB R6, 0X00		
	LW R2, R6, 0
	LLB R1, 0X10
	SUB R0, R1, R2
	B 001, PASS
FAIL:	LLB R1, 0XFF	R1 = 00FF	
	HLT	-------------------------------------------------------------> ??	ENDS HERE ??
	ADD R11, R11, R10	
	ADD R11, R11, R10	
	ADD R11, R11, R10   
PASS:	LLB R1, 0XAA		
	LHB R1, 0XAA		
	HLT