# âš¡ åˆçº§è·¯å¾„ï¼ˆ2å‘¨ï¼‰

## ç›®æ ‡

æŒæ¡ SystemVerilog åŸºç¡€å’Œ UVM ç»„ä»¶ï¼Œèƒ½å¤Ÿæ­å»ºç®€å•éªŒè¯å¹³å°ã€‚

## é¢„è®¡æ—¶é—´

- **æ€»æ—¶é•¿**: çº¦ 20-30 å°æ—¶
- **æ¯å‘¨**: 10-15 å°æ—¶
- **æ¯æ—¥**: 1-2 å°æ—¶

## å‰ç½®è¦æ±‚

| è¦æ±‚ | è¯´æ˜ |
|------|------|
| ç¼–ç¨‹åŸºç¡€ | äº†è§£ä¸€ç§ç¼–ç¨‹è¯­è¨€ |
| æ•°å­—ç”µè·¯ | äº†è§£åŸºæœ¬æ¦‚å¿µ |
| éªŒè¯æ¦‚å¿µ | äº†è§£éªŒè¯é‡è¦æ€§ |

## å­¦ä¹ é¡ºåº

### Week 1: SystemVerilog åŸºç¡€ ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 1-2 | [01-data-types](../01-sv-fundamentals/01-data-types/) | 3h | æ•°æ®ç±»å‹ã€æšä¸¾ã€ç»“æ„ä½“ |
| Day 3-4 | [02-classes-oop](../01-sv-fundamentals/02-classes-oop/) | 4h | ç±»ã€å¯¹è±¡ã€ç»§æ‰¿ |
| Day 5 | [03-interfaces](../01-sv-fundamentals/03-interfaces/) | 2h | æ¥å£ã€modport |
| Day 6-7 | [04-threads-communication](../01-sv-fundamentals/04-threads-communication/) | 3h | fork/joinã€äº‹ä»¶ã€é‚®ç®± |

### Week 2: UVM ç»„ä»¶ ğŸ“…

| å¤©æ•° | ç« èŠ‚ | é¢„è®¡æ—¶é—´ | å†…å®¹ |
|------|------|----------|------|
| Day 8-9 | [01-uvm-basics](../02-uvm-basics/01-basics/) | 3h | UVM æ¶æ„ã€å®ã€å·¥å‚ |
| Day 10-11 | [02-uvm-components](../02-uvm-basics/02-components/) | 4h | Agentã€Monitorã€Driver |
| Day 12-13 | [03-sequences](../03-sequences/01-sequences/) | 3h | Sequenceã€Sequencer |
| Day 14 | [04-simple-agent](../03-sequences/02-agent/) | 2h | å®Œæ•´ Agent ç¤ºä¾‹ |

## æ ¸å¿ƒçŸ¥è¯†ç‚¹

### SystemVerilog

```systemverilog
// æ•°æ®ç±»å‹
bit [31:0] addr;
logic [7:0] data;
enum {IDLE, BUSY} state;

// ç±»
class transaction;
    rand bit [31:0] addr;
    rand bit [7:0] data;
endclass

// æ¥å£
interface bus_if;
    logic [31:0] addr;
    logic [7:0] data;
endinterface
```

### UVM

```systemverilog
// ç»„ä»¶
class my_driver extends uvm_driver#(trans);
    `uvm_component_utils(my_driver)
    
    virtual task run_phase(uvm_phase phase);
        forever begin
            seq_item_port.get_next_item(req);
            drive(req);
            seq_item_port.item_done();
        end
    endtask
endclass

// åºåˆ—
class my_sequence extends uvm_sequence#(trans);
    `uvm_object_utils(my_sequence)
    
    virtual task body();
        repeat(10) begin
            trans req;
            `uvm_do(req)
        end
    endtask
endclass
```

## å®è·µé¡¹ç›®

å®Œæˆä¸€ä¸ªç®€å•çš„ Bus Agentï¼š

```
è¦æ±‚:
â”œâ”€â”€ äº‹åŠ¡: addr, data, is_read
â”œâ”€â”€ Driver: é©±åŠ¨äº‹åŠ¡
â”œâ”€â”€ Monitor: ç›‘æµ‹äº‹åŠ¡
â”œâ”€â”€ Sequencer: ç”Ÿæˆäº‹åŠ¡
â””â”€â”€ Agent: ç»„è£…ç»„ä»¶
```

## æ£€æŸ¥æ¸…å•

- [ ] ç†è§£ SystemVerilog OOP
- [ ] æŒæ¡ UVM ç»„ä»¶å±‚æ¬¡
- [ ] èƒ½ç¼–å†™ç®€å•åºåˆ—
- [ ] ç†è§£ TLM é€šä¿¡
- [ ] å®Œæˆå®è·µé¡¹ç›®

## å¸¸è§é—®é¢˜

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å®ä¸å·¥ä½œ | ç¡®ä¿ `include `uvm_macros.svh |
| å·¥å‚æœªç”Ÿæ•ˆ | æ£€æŸ¥ type_id::create |
| åºåˆ—ä¸è¿è¡Œ | æ£€æŸ¥ start() è°ƒç”¨ |

## ä¸‹ä¸€æ­¥

å®Œæˆåˆçº§è·¯å¾„åï¼Œè¿›å…¥ [ä¸­çº§è·¯å¾„](intermediate.md)ã€‚

## èµ„æº

- [EDA Playground](https://edaplayground.com/)
- [SystemVerilog LRM](https://ieee.org/)
