<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p261" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_261{left:96px;bottom:1124px;letter-spacing:0.15px;}
#t2_261{left:588px;bottom:1130px;}
#t3_261{left:588px;bottom:1124px;letter-spacing:0.13px;}
#t4_261{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_261{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t6_261{left:138px;bottom:1069px;letter-spacing:0.02px;word-spacing:0.11px;}
#t7_261{left:138px;bottom:1043px;letter-spacing:0.11px;word-spacing:1.83px;}
#t8_261{left:378px;bottom:1043px;letter-spacing:0.09px;}
#t9_261{left:515px;bottom:1043px;letter-spacing:0.11px;word-spacing:1.82px;}
#ta_261{left:138px;bottom:1025px;letter-spacing:0.11px;word-spacing:0.01px;}
#tb_261{left:138px;bottom:999px;letter-spacing:0.11px;word-spacing:0.67px;}
#tc_261{left:138px;bottom:981px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_261{left:138px;bottom:955px;letter-spacing:0.11px;word-spacing:0.52px;}
#te_261{left:444px;bottom:955px;letter-spacing:0.11px;word-spacing:0.54px;}
#tf_261{left:138px;bottom:936px;letter-spacing:0.11px;}
#tg_261{left:138px;bottom:910px;letter-spacing:0.11px;word-spacing:1.79px;}
#th_261{left:138px;bottom:892px;letter-spacing:0.1px;word-spacing:-0.32px;}
#ti_261{left:138px;bottom:874px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tj_261{left:648px;bottom:874px;letter-spacing:0.09px;}
#tk_261{left:138px;bottom:848px;letter-spacing:0.11px;word-spacing:0.6px;}
#tl_261{left:724px;bottom:848px;letter-spacing:0.12px;}
#tm_261{left:740px;bottom:848px;letter-spacing:0.11px;word-spacing:0.57px;}
#tn_261{left:138px;bottom:829px;letter-spacing:0.11px;word-spacing:0.13px;}
#to_261{left:138px;bottom:811px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tp_261{left:137px;bottom:793px;letter-spacing:0.1px;}
#tq_261{left:137px;bottom:767px;letter-spacing:0.12px;word-spacing:0.68px;}
#tr_261{left:137px;bottom:748px;letter-spacing:0.1px;}
#ts_261{left:137px;bottom:715px;letter-spacing:0.08px;word-spacing:-0.03px;}
#tt_261{left:137px;bottom:689px;letter-spacing:0.11px;word-spacing:0.01px;}
#tu_261{left:516px;bottom:689px;letter-spacing:0.1px;word-spacing:0.05px;}
#tv_261{left:137px;bottom:663px;letter-spacing:0.1px;word-spacing:-0.26px;}
#tw_261{left:137px;bottom:644px;letter-spacing:0.11px;word-spacing:0.03px;}
#tx_261{left:137px;bottom:618px;letter-spacing:0.08px;word-spacing:-0.31px;}
#ty_261{left:637px;bottom:618px;letter-spacing:-0.45px;}
#tz_261{left:653px;bottom:618px;letter-spacing:0.11px;word-spacing:-0.35px;}
#t10_261{left:137px;bottom:600px;letter-spacing:0.1px;word-spacing:-0.28px;}
#t11_261{left:137px;bottom:582px;letter-spacing:0.11px;word-spacing:0.03px;}
#t12_261{left:137px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t13_261{left:137px;bottom:530px;letter-spacing:0.11px;}
#t14_261{left:137px;bottom:496px;letter-spacing:0.13px;}
#t15_261{left:165px;bottom:472px;letter-spacing:-0.15px;}
#t16_261{left:193px;bottom:472px;letter-spacing:-0.15px;}
#t17_261{left:234px;bottom:472px;}
#t18_261{left:254px;bottom:472px;letter-spacing:-0.17px;}
#t19_261{left:165px;bottom:455px;letter-spacing:-0.18px;}
#t1a_261{left:198px;bottom:455px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1b_261{left:289px;bottom:453px;}
#t1c_261{left:317px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1d_261{left:457px;bottom:453px;}
#t1e_261{left:478px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.05px;}
#t1f_261{left:220px;bottom:438px;letter-spacing:-0.1px;}
#t1g_261{left:245px;bottom:438px;}
#t1h_261{left:265px;bottom:438px;letter-spacing:-0.18px;}
#t1i_261{left:192px;bottom:422px;letter-spacing:-0.18px;}
#t1j_261{left:220px;bottom:405px;letter-spacing:-0.1px;}
#t1k_261{left:245px;bottom:405px;}
#t1l_261{left:265px;bottom:405px;letter-spacing:-0.18px;}
#t1m_261{left:298px;bottom:403px;letter-spacing:-0.01px;}
#t1n_261{left:379px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.1px;}
#t1o_261{left:220px;bottom:388px;letter-spacing:-0.15px;}
#t1p_261{left:286px;bottom:388px;}
#t1q_261{left:306px;bottom:388px;letter-spacing:-0.15px;}
#t1r_261{left:339px;bottom:386px;}
#t1s_261{left:193px;bottom:371px;letter-spacing:-0.17px;}
#t1t_261{left:193px;bottom:354px;letter-spacing:-0.16px;}
#t1u_261{left:138px;bottom:321px;letter-spacing:0.11px;}
#t1v_261{left:138px;bottom:295px;letter-spacing:0.15px;}
#t1w_261{left:138px;bottom:261px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1x_261{left:138px;bottom:235px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1y_261{left:138px;bottom:217px;letter-spacing:0.11px;word-spacing:0.62px;}
#t1z_261{left:138px;bottom:198px;letter-spacing:0.11px;word-spacing:-0.15px;}
#t20_261{left:138px;bottom:180px;letter-spacing:0.11px;word-spacing:0.73px;}
#t21_261{left:138px;bottom:162px;letter-spacing:0.11px;word-spacing:1.2px;}
#t22_261{left:138px;bottom:143px;letter-spacing:0.11px;word-spacing:0.34px;}
#t23_261{left:138px;bottom:125px;letter-spacing:0.11px;word-spacing:1.53px;}

.s1_261{font-size:15px;font-family:Helvetica-Bold_ykj;color:#000;}
.s2_261{font-size:3px;font-family:Arial-Bold_vl;color:#7F7F7F;}
.s3_261{font-size:15px;font-family:Arial-Bold_vl;color:#000;}
.s4_261{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s5_261{font-size:15px;font-family:TimesNewRomanPSMT_vi;color:#000;}
.s6_261{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_261{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s8_261{font-size:15px;font-family:sub_Times-Roman_lfr;color:#000;}
.s9_261{font-size:15px;font-family:Palatino-Bold_vy;color:#000;}
.sa_261{font-size:14px;font-family:Courier-Bold_vu;color:#000;}
.sb_261{font-size:14px;font-family:Courier_vm;color:#000;}
.sc_261{font-size:14px;font-family:Wingdings3_vw;color:#000;}
.sd_261{font-size:11px;font-family:Courier_vm;color:#000;}
.t.v0_261{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts261" type="text/css" >

@font-face {
	font-family: Arial-Bold_vl;
	src: url("fonts/Arial-Bold_vl.woff") format("woff");
}

@font-face {
	font-family: Courier-Bold_vu;
	src: url("fonts/Courier-Bold_vu.woff") format("woff");
}

@font-face {
	font-family: Courier_vm;
	src: url("fonts/Courier_vm.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Bold_ykj;
	src: url("fonts/Helvetica-Bold_ykj.woff") format("woff");
}

@font-face {
	font-family: Palatino-Bold_vy;
	src: url("fonts/Palatino-Bold_vy.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_vi;
	src: url("fonts/TimesNewRomanPSMT_vi.woff") format("woff");
}

@font-face {
	font-family: Wingdings3_vw;
	src: url("fonts/Wingdings3_vw.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_Times-Roman_lfr;
	src: url("fonts/sub_Times-Roman_lfr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg261Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg261" style="-webkit-user-select: none;"><object width="935" height="1210" data="261/261.svg" type="image/svg+xml" id="pdf261" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_261" class="t s1_261">JR.HB </span><span id="t2_261" class="t v0_261 s2_261">I</span><span id="t3_261" class="t s3_261">Jump Register with Hazard Barrier </span>
<span id="t4_261" class="t s4_261">The MIPS64Â® Instruction Set Reference Manual, Revision 6.06 </span><span id="t5_261" class="t s4_261">284 </span>
<span id="t6_261" class="t s5_261">include all branches and jumps, NAL, ERET, ERETNC, DERET, WAIT, and PAUSE. </span>
<span id="t7_261" class="t s5_261">Pre-Release 6: Processor operation is </span><span id="t8_261" class="t s6_261">UNPREDICTABLE </span><span id="t9_261" class="t s5_261">if a control transfer instruction (CTI) is placed in the </span>
<span id="ta_261" class="t s5_261">delay slot of a branch or jump. </span>
<span id="tb_261" class="t s5_261">Release 6: If a control transfer instruction (CTI) is executed in the delay slot of a branch or jump, Release 6 imple- </span>
<span id="tc_261" class="t s5_261">mentations are required to signal a Reserved Instruction exception. </span>
<span id="td_261" class="t s7_261">Restrictions Related to Multiple Instruction Sets: </span><span id="te_261" class="t s5_261">This instruction can change the active instruction set, if more than </span>
<span id="tf_261" class="t s5_261">one instruction set is implemented. </span>
<span id="tg_261" class="t s5_261">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="th_261" class="t s5_261">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="ti_261" class="t s5_261">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="tj_261" class="t s7_261">rs. </span>
<span id="tk_261" class="t s5_261">For processors that do not implement the microMIPS ISA, the effective target address in GPR </span><span id="tl_261" class="t s7_261">rs </span><span id="tm_261" class="t s5_261">must be naturally- </span>
<span id="tn_261" class="t s5_261">aligned. For processors that do not implement the MIPS16 ASE or microMIPS ISA, if either of the two least-signifi- </span>
<span id="to_261" class="t s5_261">cant bits are not zero, an Address Error exception occurs when the branch target is subsequently fetched as an instruc- </span>
<span id="tp_261" class="t s5_261">tion. </span>
<span id="tq_261" class="t s5_261">For processors that do implement the MIPS16 ASE or microMIPS ISA, if bit 0 is zero and bit 1 is one, an Address </span>
<span id="tr_261" class="t s5_261">Error exception occurs when the jump target is subsequently fetched as an instruction. </span>
<span id="ts_261" class="t s6_261">Availability and Compatibility: </span>
<span id="tt_261" class="t s7_261">Release 6 maps JR and JR.HB to JALR and JALR.HB with rd </span><span id="tu_261" class="t s7_261">= 0: </span>
<span id="tv_261" class="t s8_261">Pre-Release 6, JR.HB and JALR.HB were distinct instructions, both with primary opcode SPECIAL, but with distinct </span>
<span id="tw_261" class="t s8_261">function codes. </span>
<span id="tx_261" class="t s8_261">Release 6: JR.HB is defined to be JALR.HB with the destination register specifier </span><span id="ty_261" class="t s7_261">rd </span><span id="tz_261" class="t s8_261">set to 0. The primary opcode and </span>
<span id="t10_261" class="t s8_261">function field are the same for JR.HB and JALR.HB. The pre-Release 6 instruction encoding for JR.HB is removed in </span>
<span id="t11_261" class="t s8_261">Release 6. </span>
<span id="t12_261" class="t s8_261">Release 6 assemblers should accept the JR and JR.HB mnemonics, mapping them to the Release 6 instruction encod- </span>
<span id="t13_261" class="t s8_261">ings. </span>
<span id="t14_261" class="t s9_261">Operation: </span>
<span id="t15_261" class="t sa_261">I: </span><span id="t16_261" class="t sb_261">temp </span><span id="t17_261" class="t sc_261">î </span><span id="t18_261" class="t sb_261">GPR[rs] </span>
<span id="t19_261" class="t sa_261">I+1:</span><span id="t1a_261" class="t sb_261">if (Config3 </span>
<span id="t1b_261" class="t sd_261">ISA </span>
<span id="t1c_261" class="t sb_261">= 0) and (Config1 </span>
<span id="t1d_261" class="t sd_261">CA </span>
<span id="t1e_261" class="t sb_261">= 0) then </span>
<span id="t1f_261" class="t sb_261">PC </span><span id="t1g_261" class="t sc_261">î </span><span id="t1h_261" class="t sb_261">temp </span>
<span id="t1i_261" class="t sb_261">else </span>
<span id="t1j_261" class="t sb_261">PC </span><span id="t1k_261" class="t sc_261">î </span><span id="t1l_261" class="t sb_261">temp </span>
<span id="t1m_261" class="t sd_261">GPRLEN-1..1 </span>
<span id="t1n_261" class="t sb_261">|| 0 </span>
<span id="t1o_261" class="t sb_261">ISAMode </span><span id="t1p_261" class="t sc_261">î </span><span id="t1q_261" class="t sb_261">temp </span>
<span id="t1r_261" class="t sd_261">0 </span>
<span id="t1s_261" class="t sb_261">endif </span>
<span id="t1t_261" class="t sb_261">ClearHazards() </span>
<span id="t1u_261" class="t s6_261">Exceptions: </span>
<span id="t1v_261" class="t s5_261">None </span>
<span id="t1w_261" class="t s6_261">Programming Notes: </span>
<span id="t1x_261" class="t s5_261">This instruction implements the final step in clearing execution and instruction hazards before execution continues. A </span>
<span id="t1y_261" class="t s5_261">hazard is created when a Coprocessor 0 or TLB write affects execution or the mapping of the instruction stream, or </span>
<span id="t1z_261" class="t s5_261">after a write to the instruction stream. When such a situation exists, software must explicitly indicate to hardware that </span>
<span id="t20_261" class="t s5_261">the hazard should be cleared. Execution hazards alone can be cleared with the EHB instruction. Instruction hazards </span>
<span id="t21_261" class="t s5_261">can only be cleared with a JR.HB, JALR.HB, or ERET instruction. These instructions cause hardware to clear the </span>
<span id="t22_261" class="t s5_261">hazard before the instruction at the target of the jump is fetched. Note that because these instructions are encoded as </span>
<span id="t23_261" class="t s5_261">jumps, the process of clearing an instruction hazard can often be included as part of a call (JALR) or return (JR) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
