// Seed: 355327330
module module_0 #(
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd50
) ();
  wire _id_1;
  wire _id_2[id_1 : -1], id_3[id_2 : id_2];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5["" : 1&&-1],
    id_6[1 :-1],
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output logic [7:0] id_5;
  inout reg id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    @(negedge 1 or negedge -1 or posedge id_4) id_4 <= -1'b0;
    $unsigned(41);
    ;
  end
  wire id_10;
  always
  `define pp_11 0
  module_0 modCall_1 ();
  wire id_12;
  ;
  assign id_12 = id_9;
endmodule
