INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL Vivado Codes/VHDL-Working-Place/Clock_Generator/Clock_Generator.srcs/sources_1/new/Clock_Generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clock_Generator'
