WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2547203 heartbeat IPC: 3.92588 cumulative IPC: 3.92588 (Simulation time: 0 hr 0 min 26 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2547204 cumulative IPC: 3.92588 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2547204 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7372562 heartbeat IPC: 2.07239 cumulative IPC: 2.07239 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 13758266 heartbeat IPC: 1.566 cumulative IPC: 1.78396 (Simulation time: 0 hr 1 min 47 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19357670 heartbeat IPC: 1.78591 cumulative IPC: 1.78461 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24899823 heartbeat IPC: 1.80436 cumulative IPC: 1.7895 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 30987321 heartbeat IPC: 1.64272 cumulative IPC: 1.75809 (Simulation time: 0 hr 4 min 38 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 28440118 cumulative IPC: 1.75808 (Simulation time: 0 hr 4 min 38 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 28440118 (Simulation time: 0 hr 4 min 38 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/627.cam4_s-490B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.75808 instructions: 50000001 cycles: 28440118
CPU 0 Branch Prediction Accuracy: 90.2314% MPKI: 9.43456 Average ROB Occupancy at Mispredict: 31.1865
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00628
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.42804
BRANCH_DIRECT_CALL: 0.0001
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00014

LLC TOTAL       ACCESS:     723208  HIT:     496113  MISS:     227095
LLC LOAD         ACCESS:     307640  HIT:     207416  MISS:     100224
LLC RFO          ACCESS:     264627  HIT:     137858  MISS:     126769
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     150833  HIT:     150833  MISS:          0
LLC TRANSLATION  ACCESS:        108  HIT:          6  MISS:        102
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 225.91 cycles
cpu0_DTLB TOTAL       ACCESS:    8137570  HIT:    8088288  MISS:      49282
cpu0_DTLB LOAD         ACCESS:    8137570  HIT:    8088288  MISS:      49282
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.81466 cycles
cpu0_ITLB TOTAL       ACCESS:       9463  HIT:       9441  MISS:         22
cpu0_ITLB LOAD         ACCESS:       9463  HIT:       9441  MISS:         22
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 123.819 cycles
cpu0_L1D TOTAL       ACCESS:   11041555  HIT:    6056631  MISS:    4984924
cpu0_L1D LOAD         ACCESS:    7269705  HIT:    4403755  MISS:    2865950
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3770774  HIT:    1652152  MISS:    2118622
cpu0_L1D TRANSLATION  ACCESS:       1076  HIT:        724  MISS:        352
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 14.5405 cycles
cpu0_L1I TOTAL       ACCESS:      12895  HIT:       9017  MISS:       3878
cpu0_L1I LOAD         ACCESS:      12895  HIT:       9017  MISS:       3878
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 86.2584 cycles
cpu0_L2C TOTAL       ACCESS:    1261590  HIT:     689153  MISS:     572437
cpu0_L2C LOAD         ACCESS:     630677  HIT:     323033  MISS:     307644
cpu0_L2C RFO          ACCESS:     279558  HIT:      14929  MISS:     264629
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     351217  HIT:     351161  MISS:         56
cpu0_L2C TRANSLATION  ACCESS:        138  HIT:         30  MISS:        108
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 110.045 cycles
cpu0_STLB TOTAL       ACCESS:      15716  HIT:      14859  MISS:        857
cpu0_STLB LOAD         ACCESS:      15716  HIT:      14859  MISS:        857
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 247.193 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     143008
  ROW_BUFFER_MISS:      83727
 AVG DBUS CONGESTED CYCLE:    3.93559
 WQ ROW_BUFFER_HIT:      11521
  ROW_BUFFER_MISS:      36008  FULL:          0

