INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sources_1/new/sum_completo_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum_completo_bit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzo/Desktop/Labo_3/codigo/clase_4/clase_4.srcs/sim_1/new/sum_completo_bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum_completo_bit_test'
