
SystemIdentification.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016188  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae8  08016338  08016338  00017338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000140  08017e20  08017e20  00018e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000200  08017f60  08017f60  00018f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08018160  08018160  0001a1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  08018160  08018160  00019160  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  08018170  08018170  00019170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0801817c  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001a1e0  2**0
                  CONTENTS
 10 .bss          000058d0  200001e0  200001e0  0001a1e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20005ab0  20005ab0  0001a1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001a1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00030cfc  00000000  00000000  0001a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f80  00000000  00000000  0004af0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f48  00000000  00000000  0004fe90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001854  00000000  00000000  00051dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002d0ee  00000000  00000000  0005362c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020fc5  00000000  00000000  0008071a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00106152  00000000  00000000  000a16df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001a7831  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000e90c  00000000  00000000  001a7874  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  001b6180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08016320 	.word	0x08016320

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	08016320 	.word	0x08016320

080001f0 <d_make_comp>:
 80001f0:	2931      	cmp	r1, #49	@ 0x31
 80001f2:	b570      	push	{r4, r5, r6, lr}
 80001f4:	4684      	mov	ip, r0
 80001f6:	d83c      	bhi.n	8000272 <d_make_comp+0x82>
 80001f8:	2928      	cmp	r1, #40	@ 0x28
 80001fa:	d90a      	bls.n	8000212 <d_make_comp+0x22>
 80001fc:	f1a1 0029 	sub.w	r0, r1, #41	@ 0x29
 8000200:	2808      	cmp	r0, #8
 8000202:	d834      	bhi.n	800026e <d_make_comp+0x7e>
 8000204:	e8df f000 	tbb	[pc, r0]
 8000208:	3318191a 	.word	0x3318191a
 800020c:	411a1a18 	.word	0x411a1a18
 8000210:	19          	.byte	0x19
 8000211:	00          	.byte	0x00
 8000212:	290a      	cmp	r1, #10
 8000214:	d90e      	bls.n	8000234 <d_make_comp+0x44>
 8000216:	f1a1 050b 	sub.w	r5, r1, #11
 800021a:	482f      	ldr	r0, [pc, #188]	@ (80002d8 <d_make_comp+0xe8>)
 800021c:	b2ed      	uxtb	r5, r5
 800021e:	2401      	movs	r4, #1
 8000220:	40ac      	lsls	r4, r5
 8000222:	4020      	ands	r0, r4
 8000224:	bb88      	cbnz	r0, 800028a <d_make_comp+0x9a>
 8000226:	f414 1f7f 	tst.w	r4, #4177920	@ 0x3fc000
 800022a:	d107      	bne.n	800023c <d_make_comp+0x4c>
 800022c:	482b      	ldr	r0, [pc, #172]	@ (80002dc <d_make_comp+0xec>)
 800022e:	4020      	ands	r0, r4
 8000230:	b910      	cbnz	r0, 8000238 <d_make_comp+0x48>
 8000232:	bd70      	pop	{r4, r5, r6, pc}
 8000234:	2904      	cmp	r1, #4
 8000236:	d816      	bhi.n	8000266 <d_make_comp+0x76>
 8000238:	b1ca      	cbz	r2, 800026e <d_make_comp+0x7e>
 800023a:	b1c3      	cbz	r3, 800026e <d_make_comp+0x7e>
 800023c:	e9dc 4005 	ldrd	r4, r0, [ip, #20]
 8000240:	4284      	cmp	r4, r0
 8000242:	da14      	bge.n	800026e <d_make_comp+0x7e>
 8000244:	f8dc 5010 	ldr.w	r5, [ip, #16]
 8000248:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 800024c:	eb05 008e 	add.w	r0, r5, lr, lsl #2
 8000250:	3401      	adds	r4, #1
 8000252:	2600      	movs	r6, #0
 8000254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8000258:	f8cc 4014 	str.w	r4, [ip, #20]
 800025c:	f805 102e 	strb.w	r1, [r5, lr, lsl #2]
 8000260:	e9c0 2303 	strd	r2, r3, [r0, #12]
 8000264:	bd70      	pop	{r4, r5, r6, pc}
 8000266:	f1a1 0009 	sub.w	r0, r1, #9
 800026a:	2801      	cmp	r0, #1
 800026c:	d90d      	bls.n	800028a <d_make_comp+0x9a>
 800026e:	2000      	movs	r0, #0
 8000270:	bd70      	pop	{r4, r5, r6, pc}
 8000272:	294f      	cmp	r1, #79	@ 0x4f
 8000274:	d80c      	bhi.n	8000290 <d_make_comp+0xa0>
 8000276:	2933      	cmp	r1, #51	@ 0x33
 8000278:	d9f9      	bls.n	800026e <d_make_comp+0x7e>
 800027a:	f1a1 0534 	sub.w	r5, r1, #52	@ 0x34
 800027e:	4818      	ldr	r0, [pc, #96]	@ (80002e0 <d_make_comp+0xf0>)
 8000280:	b2ed      	uxtb	r5, r5
 8000282:	2401      	movs	r4, #1
 8000284:	40ac      	lsls	r4, r5
 8000286:	4020      	ands	r0, r4
 8000288:	b1f0      	cbz	r0, 80002c8 <d_make_comp+0xd8>
 800028a:	2a00      	cmp	r2, #0
 800028c:	d1d6      	bne.n	800023c <d_make_comp+0x4c>
 800028e:	e7ee      	b.n	800026e <d_make_comp+0x7e>
 8000290:	f1a1 0052 	sub.w	r0, r1, #82	@ 0x52
 8000294:	2809      	cmp	r0, #9
 8000296:	d8d1      	bhi.n	800023c <d_make_comp+0x4c>
 8000298:	a401      	add	r4, pc, #4	@ (adr r4, 80002a0 <d_make_comp+0xb0>)
 800029a:	f854 f020 	ldr.w	pc, [r4, r0, lsl #2]
 800029e:	bf00      	nop
 80002a0:	0800028b 	.word	0x0800028b
 80002a4:	0800023b 	.word	0x0800023b
 80002a8:	0800023b 	.word	0x0800023b
 80002ac:	08000239 	.word	0x08000239
 80002b0:	0800028b 	.word	0x0800028b
 80002b4:	0800028b 	.word	0x0800028b
 80002b8:	0800023d 	.word	0x0800023d
 80002bc:	0800028b 	.word	0x0800028b
 80002c0:	0800028b 	.word	0x0800028b
 80002c4:	0800028b 	.word	0x0800028b
 80002c8:	4806      	ldr	r0, [pc, #24]	@ (80002e4 <d_make_comp+0xf4>)
 80002ca:	4020      	ands	r0, r4
 80002cc:	2800      	cmp	r0, #0
 80002ce:	d1b3      	bne.n	8000238 <d_make_comp+0x48>
 80002d0:	294e      	cmp	r1, #78	@ 0x4e
 80002d2:	d0b3      	beq.n	800023c <d_make_comp+0x4c>
 80002d4:	bd70      	pop	{r4, r5, r6, pc}
 80002d6:	bf00      	nop
 80002d8:	2f801ffe 	.word	0x2f801ffe
 80002dc:	00400001 	.word	0x00400001
 80002e0:	01c71107 	.word	0x01c71107
 80002e4:	0a002ef8 	.word	0x0a002ef8

080002e8 <d_number>:
 80002e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ea:	68c2      	ldr	r2, [r0, #12]
 80002ec:	7811      	ldrb	r1, [r2, #0]
 80002ee:	296e      	cmp	r1, #110	@ 0x6e
 80002f0:	4686      	mov	lr, r0
 80002f2:	d025      	beq.n	8000340 <d_number+0x58>
 80002f4:	3930      	subs	r1, #48	@ 0x30
 80002f6:	b2cb      	uxtb	r3, r1
 80002f8:	2b09      	cmp	r3, #9
 80002fa:	d82b      	bhi.n	8000354 <d_number+0x6c>
 80002fc:	2600      	movs	r6, #0
 80002fe:	4d16      	ldr	r5, [pc, #88]	@ (8000358 <d_number+0x70>)
 8000300:	2000      	movs	r0, #0
 8000302:	f06f 4400 	mvn.w	r4, #2147483648	@ 0x80000000
 8000306:	e002      	b.n	800030e <d_number+0x26>
 8000308:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
 800030c:	dc15      	bgt.n	800033a <d_number+0x52>
 800030e:	3201      	adds	r2, #1
 8000310:	f8ce 200c 	str.w	r2, [lr, #12]
 8000314:	7813      	ldrb	r3, [r2, #0]
 8000316:	3b30      	subs	r3, #48	@ 0x30
 8000318:	fa5f fc83 	uxtb.w	ip, r3
 800031c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8000320:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8000324:	f1bc 0f09 	cmp.w	ip, #9
 8000328:	4619      	mov	r1, r3
 800032a:	eba4 0303 	sub.w	r3, r4, r3
 800032e:	fba5 7303 	umull	r7, r3, r5, r3
 8000332:	d9e9      	bls.n	8000308 <d_number+0x20>
 8000334:	b106      	cbz	r6, 8000338 <d_number+0x50>
 8000336:	4240      	negs	r0, r0
 8000338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800033a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800033e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000340:	1c53      	adds	r3, r2, #1
 8000342:	60c3      	str	r3, [r0, #12]
 8000344:	7851      	ldrb	r1, [r2, #1]
 8000346:	3930      	subs	r1, #48	@ 0x30
 8000348:	b2ca      	uxtb	r2, r1
 800034a:	2a09      	cmp	r2, #9
 800034c:	d802      	bhi.n	8000354 <d_number+0x6c>
 800034e:	461a      	mov	r2, r3
 8000350:	2601      	movs	r6, #1
 8000352:	e7d4      	b.n	80002fe <d_number+0x16>
 8000354:	2000      	movs	r0, #0
 8000356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000358:	cccccccd 	.word	0xcccccccd

0800035c <d_call_offset>:
 800035c:	b510      	push	{r4, lr}
 800035e:	4604      	mov	r4, r0
 8000360:	b929      	cbnz	r1, 800036e <d_call_offset+0x12>
 8000362:	68c3      	ldr	r3, [r0, #12]
 8000364:	781a      	ldrb	r2, [r3, #0]
 8000366:	b16a      	cbz	r2, 8000384 <d_call_offset+0x28>
 8000368:	1c5a      	adds	r2, r3, #1
 800036a:	60c2      	str	r2, [r0, #12]
 800036c:	7819      	ldrb	r1, [r3, #0]
 800036e:	2968      	cmp	r1, #104	@ 0x68
 8000370:	d00c      	beq.n	800038c <d_call_offset+0x30>
 8000372:	2976      	cmp	r1, #118	@ 0x76
 8000374:	d106      	bne.n	8000384 <d_call_offset+0x28>
 8000376:	4620      	mov	r0, r4
 8000378:	f7ff ffb6 	bl	80002e8 <d_number>
 800037c:	68e3      	ldr	r3, [r4, #12]
 800037e:	781a      	ldrb	r2, [r3, #0]
 8000380:	2a5f      	cmp	r2, #95	@ 0x5f
 8000382:	d001      	beq.n	8000388 <d_call_offset+0x2c>
 8000384:	2000      	movs	r0, #0
 8000386:	bd10      	pop	{r4, pc}
 8000388:	3301      	adds	r3, #1
 800038a:	60e3      	str	r3, [r4, #12]
 800038c:	4620      	mov	r0, r4
 800038e:	f7ff ffab 	bl	80002e8 <d_number>
 8000392:	68e3      	ldr	r3, [r4, #12]
 8000394:	781a      	ldrb	r2, [r3, #0]
 8000396:	2a5f      	cmp	r2, #95	@ 0x5f
 8000398:	d1f4      	bne.n	8000384 <d_call_offset+0x28>
 800039a:	3301      	adds	r3, #1
 800039c:	60e3      	str	r3, [r4, #12]
 800039e:	2001      	movs	r0, #1
 80003a0:	bd10      	pop	{r4, pc}
 80003a2:	bf00      	nop

080003a4 <d_discriminator>:
 80003a4:	68c3      	ldr	r3, [r0, #12]
 80003a6:	781a      	ldrb	r2, [r3, #0]
 80003a8:	2a5f      	cmp	r2, #95	@ 0x5f
 80003aa:	d001      	beq.n	80003b0 <d_discriminator+0xc>
 80003ac:	2001      	movs	r0, #1
 80003ae:	4770      	bx	lr
 80003b0:	b510      	push	{r4, lr}
 80003b2:	1c5a      	adds	r2, r3, #1
 80003b4:	60c2      	str	r2, [r0, #12]
 80003b6:	785a      	ldrb	r2, [r3, #1]
 80003b8:	2a5f      	cmp	r2, #95	@ 0x5f
 80003ba:	4604      	mov	r4, r0
 80003bc:	d004      	beq.n	80003c8 <d_discriminator+0x24>
 80003be:	f7ff ff93 	bl	80002e8 <d_number>
 80003c2:	43c0      	mvns	r0, r0
 80003c4:	0fc0      	lsrs	r0, r0, #31
 80003c6:	bd10      	pop	{r4, pc}
 80003c8:	3302      	adds	r3, #2
 80003ca:	60c3      	str	r3, [r0, #12]
 80003cc:	f7ff ff8c 	bl	80002e8 <d_number>
 80003d0:	2800      	cmp	r0, #0
 80003d2:	db07      	blt.n	80003e4 <d_discriminator+0x40>
 80003d4:	2809      	cmp	r0, #9
 80003d6:	dc01      	bgt.n	80003dc <d_discriminator+0x38>
 80003d8:	2001      	movs	r0, #1
 80003da:	bd10      	pop	{r4, pc}
 80003dc:	68e3      	ldr	r3, [r4, #12]
 80003de:	781a      	ldrb	r2, [r3, #0]
 80003e0:	2a5f      	cmp	r2, #95	@ 0x5f
 80003e2:	d001      	beq.n	80003e8 <d_discriminator+0x44>
 80003e4:	2000      	movs	r0, #0
 80003e6:	bd10      	pop	{r4, pc}
 80003e8:	3301      	adds	r3, #1
 80003ea:	60e3      	str	r3, [r4, #12]
 80003ec:	e7f4      	b.n	80003d8 <d_discriminator+0x34>
 80003ee:	bf00      	nop

080003f0 <d_count_templates_scopes>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	f000 8091 	beq.w	8000518 <d_count_templates_scopes+0x128>
 80003f6:	b538      	push	{r3, r4, r5, lr}
 80003f8:	4605      	mov	r5, r0
 80003fa:	460c      	mov	r4, r1
 80003fc:	68a2      	ldr	r2, [r4, #8]
 80003fe:	2a01      	cmp	r2, #1
 8000400:	dc35      	bgt.n	800046e <d_count_templates_scopes+0x7e>
 8000402:	f8d5 011c 	ldr.w	r0, [r5, #284]	@ 0x11c
 8000406:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 800040a:	dc30      	bgt.n	800046e <d_count_templates_scopes+0x7e>
 800040c:	7823      	ldrb	r3, [r4, #0]
 800040e:	3201      	adds	r2, #1
 8000410:	2b41      	cmp	r3, #65	@ 0x41
 8000412:	60a2      	str	r2, [r4, #8]
 8000414:	d82c      	bhi.n	8000470 <d_count_templates_scopes+0x80>
 8000416:	2b22      	cmp	r3, #34	@ 0x22
 8000418:	d818      	bhi.n	800044c <d_count_templates_scopes+0x5c>
 800041a:	3b01      	subs	r3, #1
 800041c:	b2da      	uxtb	r2, r3
 800041e:	2a21      	cmp	r2, #33	@ 0x21
 8000420:	d825      	bhi.n	800046e <d_count_templates_scopes+0x7e>
 8000422:	2b21      	cmp	r3, #33	@ 0x21
 8000424:	d823      	bhi.n	800046e <d_count_templates_scopes+0x7e>
 8000426:	e8df f003 	tbb	[pc, r3]
 800042a:	5151      	.short	0x5151
 800042c:	22227051 	.word	0x22227051
 8000430:	51511f1f 	.word	0x51511f1f
 8000434:	51515151 	.word	0x51515151
 8000438:	51515151 	.word	0x51515151
 800043c:	51515151 	.word	0x51515151
 8000440:	51512251 	.word	0x51512251
 8000444:	51515151 	.word	0x51515151
 8000448:	51515151 	.word	0x51515151
 800044c:	f1a3 0c23 	sub.w	ip, r3, #35	@ 0x23
 8000450:	4932      	ldr	r1, [pc, #200]	@ (800051c <d_count_templates_scopes+0x12c>)
 8000452:	fa5f fc8c 	uxtb.w	ip, ip
 8000456:	2201      	movs	r2, #1
 8000458:	fa02 f20c 	lsl.w	r2, r2, ip
 800045c:	4011      	ands	r1, r2
 800045e:	bba9      	cbnz	r1, 80004cc <d_count_templates_scopes+0xdc>
 8000460:	0792      	lsls	r2, r2, #30
 8000462:	d148      	bne.n	80004f6 <d_count_templates_scopes+0x106>
 8000464:	2b33      	cmp	r3, #51	@ 0x33
 8000466:	d102      	bne.n	800046e <d_count_templates_scopes+0x7e>
 8000468:	6924      	ldr	r4, [r4, #16]
 800046a:	2c00      	cmp	r4, #0
 800046c:	d1c6      	bne.n	80003fc <d_count_templates_scopes+0xc>
 800046e:	bd38      	pop	{r3, r4, r5, pc}
 8000470:	3b44      	subs	r3, #68	@ 0x44
 8000472:	b2da      	uxtb	r2, r3
 8000474:	2a11      	cmp	r2, #17
 8000476:	d8fa      	bhi.n	800046e <d_count_templates_scopes+0x7e>
 8000478:	2b11      	cmp	r3, #17
 800047a:	d8f8      	bhi.n	800046e <d_count_templates_scopes+0x7e>
 800047c:	a201      	add	r2, pc, #4	@ (adr r2, 8000484 <d_count_templates_scopes+0x94>)
 800047e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000482:	bf00      	nop
 8000484:	080004cd 	.word	0x080004cd
 8000488:	080004ef 	.word	0x080004ef
 800048c:	080004ef 	.word	0x080004ef
 8000490:	080004ef 	.word	0x080004ef
 8000494:	080004ef 	.word	0x080004ef
 8000498:	0800046f 	.word	0x0800046f
 800049c:	080004cd 	.word	0x080004cd
 80004a0:	080004cd 	.word	0x080004cd
 80004a4:	080004cd 	.word	0x080004cd
 80004a8:	080004cd 	.word	0x080004cd
 80004ac:	080004cd 	.word	0x080004cd
 80004b0:	080004cd 	.word	0x080004cd
 80004b4:	080004cd 	.word	0x080004cd
 80004b8:	080004cd 	.word	0x080004cd
 80004bc:	0800046f 	.word	0x0800046f
 80004c0:	0800046f 	.word	0x0800046f
 80004c4:	0800046f 	.word	0x0800046f
 80004c8:	080004ef 	.word	0x080004ef
 80004cc:	68e1      	ldr	r1, [r4, #12]
 80004ce:	3001      	adds	r0, #1
 80004d0:	f8c5 011c 	str.w	r0, [r5, #284]	@ 0x11c
 80004d4:	4628      	mov	r0, r5
 80004d6:	f7ff ff8b 	bl	80003f0 <d_count_templates_scopes>
 80004da:	6921      	ldr	r1, [r4, #16]
 80004dc:	4628      	mov	r0, r5
 80004de:	f7ff ff87 	bl	80003f0 <d_count_templates_scopes>
 80004e2:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 80004e6:	3b01      	subs	r3, #1
 80004e8:	f8c5 311c 	str.w	r3, [r5, #284]	@ 0x11c
 80004ec:	bd38      	pop	{r3, r4, r5, pc}
 80004ee:	68e4      	ldr	r4, [r4, #12]
 80004f0:	2c00      	cmp	r4, #0
 80004f2:	d183      	bne.n	80003fc <d_count_templates_scopes+0xc>
 80004f4:	e7bb      	b.n	800046e <d_count_templates_scopes+0x7e>
 80004f6:	68e1      	ldr	r1, [r4, #12]
 80004f8:	780b      	ldrb	r3, [r1, #0]
 80004fa:	2b05      	cmp	r3, #5
 80004fc:	d1e7      	bne.n	80004ce <d_count_templates_scopes+0xde>
 80004fe:	f8d5 3138 	ldr.w	r3, [r5, #312]	@ 0x138
 8000502:	3301      	adds	r3, #1
 8000504:	f8c5 3138 	str.w	r3, [r5, #312]	@ 0x138
 8000508:	e7e1      	b.n	80004ce <d_count_templates_scopes+0xde>
 800050a:	f8d5 3144 	ldr.w	r3, [r5, #324]	@ 0x144
 800050e:	68e1      	ldr	r1, [r4, #12]
 8000510:	3301      	adds	r3, #1
 8000512:	f8c5 3144 	str.w	r3, [r5, #324]	@ 0x144
 8000516:	e7da      	b.n	80004ce <d_count_templates_scopes+0xde>
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	7ffe7dec 	.word	0x7ffe7dec

08000520 <d_index_template_argument.part.0>:
 8000520:	b920      	cbnz	r0, 800052c <d_index_template_argument.part.0+0xc>
 8000522:	e009      	b.n	8000538 <d_index_template_argument.part.0+0x18>
 8000524:	b139      	cbz	r1, 8000536 <d_index_template_argument.part.0+0x16>
 8000526:	6900      	ldr	r0, [r0, #16]
 8000528:	3901      	subs	r1, #1
 800052a:	b130      	cbz	r0, 800053a <d_index_template_argument.part.0+0x1a>
 800052c:	7803      	ldrb	r3, [r0, #0]
 800052e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000530:	d0f8      	beq.n	8000524 <d_index_template_argument.part.0+0x4>
 8000532:	2000      	movs	r0, #0
 8000534:	4770      	bx	lr
 8000536:	68c0      	ldr	r0, [r0, #12]
 8000538:	4770      	bx	lr
 800053a:	4770      	bx	lr

0800053c <d_growable_string_callback_adapter>:
 800053c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000540:	4614      	mov	r4, r2
 8000542:	6852      	ldr	r2, [r2, #4]
 8000544:	68a5      	ldr	r5, [r4, #8]
 8000546:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800054a:	1c4b      	adds	r3, r1, #1
 800054c:	4413      	add	r3, r2
 800054e:	42ab      	cmp	r3, r5
 8000550:	b082      	sub	sp, #8
 8000552:	460e      	mov	r6, r1
 8000554:	4607      	mov	r7, r0
 8000556:	d814      	bhi.n	8000582 <d_growable_string_callback_adapter+0x46>
 8000558:	f1b8 0f00 	cmp.w	r8, #0
 800055c:	d10e      	bne.n	800057c <d_growable_string_callback_adapter+0x40>
 800055e:	6863      	ldr	r3, [r4, #4]
 8000560:	6820      	ldr	r0, [r4, #0]
 8000562:	4632      	mov	r2, r6
 8000564:	4418      	add	r0, r3
 8000566:	4639      	mov	r1, r7
 8000568:	f014 f864 	bl	8014634 <memcpy>
 800056c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8000570:	4433      	add	r3, r6
 8000572:	f803 8002 	strb.w	r8, [r3, r2]
 8000576:	6863      	ldr	r3, [r4, #4]
 8000578:	4433      	add	r3, r6
 800057a:	6063      	str	r3, [r4, #4]
 800057c:	b002      	add	sp, #8
 800057e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000582:	f1b8 0f00 	cmp.w	r8, #0
 8000586:	d1f9      	bne.n	800057c <d_growable_string_callback_adapter+0x40>
 8000588:	b17d      	cbz	r5, 80005aa <d_growable_string_callback_adapter+0x6e>
 800058a:	006d      	lsls	r5, r5, #1
 800058c:	42ab      	cmp	r3, r5
 800058e:	d8fc      	bhi.n	800058a <d_growable_string_callback_adapter+0x4e>
 8000590:	6820      	ldr	r0, [r4, #0]
 8000592:	4629      	mov	r1, r5
 8000594:	f013 fba0 	bl	8013cd8 <realloc>
 8000598:	b160      	cbz	r0, 80005b4 <d_growable_string_callback_adapter+0x78>
 800059a:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800059e:	6020      	str	r0, [r4, #0]
 80005a0:	60a5      	str	r5, [r4, #8]
 80005a2:	f1b8 0f00 	cmp.w	r8, #0
 80005a6:	d0da      	beq.n	800055e <d_growable_string_callback_adapter+0x22>
 80005a8:	e7e8      	b.n	800057c <d_growable_string_callback_adapter+0x40>
 80005aa:	2b02      	cmp	r3, #2
 80005ac:	f04f 0502 	mov.w	r5, #2
 80005b0:	d8eb      	bhi.n	800058a <d_growable_string_callback_adapter+0x4e>
 80005b2:	e7ed      	b.n	8000590 <d_growable_string_callback_adapter+0x54>
 80005b4:	9001      	str	r0, [sp, #4]
 80005b6:	6820      	ldr	r0, [r4, #0]
 80005b8:	f013 f8f4 	bl	80137a4 <free>
 80005bc:	9b01      	ldr	r3, [sp, #4]
 80005be:	2201      	movs	r2, #1
 80005c0:	e9c4 3300 	strd	r3, r3, [r4]
 80005c4:	e9c4 3202 	strd	r3, r2, [r4, #8]
 80005c8:	e7d8      	b.n	800057c <d_growable_string_callback_adapter+0x40>
 80005ca:	bf00      	nop

080005cc <next_is_type_qual.isra.0>:
 80005cc:	7803      	ldrb	r3, [r0, #0]
 80005ce:	2b4b      	cmp	r3, #75	@ 0x4b
 80005d0:	d017      	beq.n	8000602 <next_is_type_qual.isra.0+0x36>
 80005d2:	d80e      	bhi.n	80005f2 <next_is_type_qual.isra.0+0x26>
 80005d4:	2b44      	cmp	r3, #68	@ 0x44
 80005d6:	d116      	bne.n	8000606 <next_is_type_qual.isra.0+0x3a>
 80005d8:	7840      	ldrb	r0, [r0, #1]
 80005da:	f1a0 0377 	sub.w	r3, r0, #119	@ 0x77
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d90f      	bls.n	8000602 <next_is_type_qual.isra.0+0x36>
 80005e2:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80005e6:	f1a0 004f 	sub.w	r0, r0, #79	@ 0x4f
 80005ea:	fab0 f080 	clz	r0, r0
 80005ee:	0940      	lsrs	r0, r0, #5
 80005f0:	4770      	bx	lr
 80005f2:	2b56      	cmp	r3, #86	@ 0x56
 80005f4:	d005      	beq.n	8000602 <next_is_type_qual.isra.0+0x36>
 80005f6:	f1a3 0072 	sub.w	r0, r3, #114	@ 0x72
 80005fa:	fab0 f080 	clz	r0, r0
 80005fe:	0940      	lsrs	r0, r0, #5
 8000600:	4770      	bx	lr
 8000602:	2001      	movs	r0, #1
 8000604:	4770      	bx	lr
 8000606:	2000      	movs	r0, #0
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <d_append_char>:
 800060c:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 8000610:	2bff      	cmp	r3, #255	@ 0xff
 8000612:	b570      	push	{r4, r5, r6, lr}
 8000614:	4604      	mov	r4, r0
 8000616:	460d      	mov	r5, r1
 8000618:	d006      	beq.n	8000628 <d_append_char+0x1c>
 800061a:	1c5a      	adds	r2, r3, #1
 800061c:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8000620:	54e5      	strb	r5, [r4, r3]
 8000622:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	2600      	movs	r6, #0
 800062a:	4619      	mov	r1, r3
 800062c:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8000630:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8000634:	4798      	blx	r3
 8000636:	f8d4 1128 	ldr.w	r1, [r4, #296]	@ 0x128
 800063a:	2201      	movs	r2, #1
 800063c:	4633      	mov	r3, r6
 800063e:	4411      	add	r1, r2
 8000640:	f8c4 1128 	str.w	r1, [r4, #296]	@ 0x128
 8000644:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8000648:	54e5      	strb	r5, [r4, r3]
 800064a:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 800064e:	bd70      	pop	{r4, r5, r6, pc}

08000650 <d_lookup_template_argument>:
 8000650:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8000654:	b18b      	cbz	r3, 800067a <d_lookup_template_argument+0x2a>
 8000656:	685a      	ldr	r2, [r3, #4]
 8000658:	68cb      	ldr	r3, [r1, #12]
 800065a:	6910      	ldr	r0, [r2, #16]
 800065c:	2b00      	cmp	r3, #0
 800065e:	db0b      	blt.n	8000678 <d_lookup_template_argument+0x28>
 8000660:	b920      	cbnz	r0, 800066c <d_lookup_template_argument+0x1c>
 8000662:	e006      	b.n	8000672 <d_lookup_template_argument+0x22>
 8000664:	b13b      	cbz	r3, 8000676 <d_lookup_template_argument+0x26>
 8000666:	6900      	ldr	r0, [r0, #16]
 8000668:	3b01      	subs	r3, #1
 800066a:	b110      	cbz	r0, 8000672 <d_lookup_template_argument+0x22>
 800066c:	7802      	ldrb	r2, [r0, #0]
 800066e:	2a2f      	cmp	r2, #47	@ 0x2f
 8000670:	d0f8      	beq.n	8000664 <d_lookup_template_argument+0x14>
 8000672:	2000      	movs	r0, #0
 8000674:	4770      	bx	lr
 8000676:	68c0      	ldr	r0, [r0, #12]
 8000678:	4770      	bx	lr
 800067a:	2301      	movs	r3, #1
 800067c:	f8c0 3118 	str.w	r3, [r0, #280]	@ 0x118
 8000680:	e7f7      	b.n	8000672 <d_lookup_template_argument+0x22>
 8000682:	bf00      	nop

08000684 <d_find_pack>:
 8000684:	2900      	cmp	r1, #0
 8000686:	d041      	beq.n	800070c <d_find_pack+0x88>
 8000688:	b538      	push	{r3, r4, r5, lr}
 800068a:	4605      	mov	r5, r0
 800068c:	460c      	mov	r4, r1
 800068e:	7823      	ldrb	r3, [r4, #0]
 8000690:	2b33      	cmp	r3, #51	@ 0x33
 8000692:	d81d      	bhi.n	80006d0 <d_find_pack+0x4c>
 8000694:	2b33      	cmp	r3, #51	@ 0x33
 8000696:	d824      	bhi.n	80006e2 <d_find_pack+0x5e>
 8000698:	e8df f003 	tbb	[pc, r3]
 800069c:	2323232b 	.word	0x2323232b
 80006a0:	282b2d23 	.word	0x282b2d23
 80006a4:	23232328 	.word	0x23232328
 80006a8:	23232323 	.word	0x23232323
 80006ac:	23232323 	.word	0x23232323
 80006b0:	23232323 	.word	0x23232323
 80006b4:	2323232b 	.word	0x2323232b
 80006b8:	23232323 	.word	0x23232323
 80006bc:	23232323 	.word	0x23232323
 80006c0:	2b232323 	.word	0x2b232323
 80006c4:	23232323 	.word	0x23232323
 80006c8:	23232323 	.word	0x23232323
 80006cc:	282b2323 	.word	0x282b2323
 80006d0:	3b42      	subs	r3, #66	@ 0x42
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	2b1a      	cmp	r3, #26
 80006d6:	d804      	bhi.n	80006e2 <d_find_pack+0x5e>
 80006d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000710 <d_find_pack+0x8c>)
 80006da:	fa22 f303 	lsr.w	r3, r2, r3
 80006de:	07db      	lsls	r3, r3, #31
 80006e0:	d407      	bmi.n	80006f2 <d_find_pack+0x6e>
 80006e2:	68e1      	ldr	r1, [r4, #12]
 80006e4:	4628      	mov	r0, r5
 80006e6:	f7ff ffcd 	bl	8000684 <d_find_pack>
 80006ea:	b918      	cbnz	r0, 80006f4 <d_find_pack+0x70>
 80006ec:	6924      	ldr	r4, [r4, #16]
 80006ee:	2c00      	cmp	r4, #0
 80006f0:	d1cd      	bne.n	800068e <d_find_pack+0xa>
 80006f2:	2000      	movs	r0, #0
 80006f4:	bd38      	pop	{r3, r4, r5, pc}
 80006f6:	4621      	mov	r1, r4
 80006f8:	4628      	mov	r0, r5
 80006fa:	f7ff ffa9 	bl	8000650 <d_lookup_template_argument>
 80006fe:	2800      	cmp	r0, #0
 8000700:	d0f7      	beq.n	80006f2 <d_find_pack+0x6e>
 8000702:	7803      	ldrb	r3, [r0, #0]
 8000704:	2b2f      	cmp	r3, #47	@ 0x2f
 8000706:	d0f5      	beq.n	80006f4 <d_find_pack+0x70>
 8000708:	2000      	movs	r0, #0
 800070a:	e7f3      	b.n	80006f4 <d_find_pack+0x70>
 800070c:	2000      	movs	r0, #0
 800070e:	4770      	bx	lr
 8000710:	04000ce3 	.word	0x04000ce3

08000714 <d_append_string>:
 8000714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000718:	4604      	mov	r4, r0
 800071a:	4608      	mov	r0, r1
 800071c:	460d      	mov	r5, r1
 800071e:	f006 fc17 	bl	8006f50 <strlen>
 8000722:	b368      	cbz	r0, 8000780 <d_append_string+0x6c>
 8000724:	3d01      	subs	r5, #1
 8000726:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800072a:	182f      	adds	r7, r5, r0
 800072c:	f04f 0900 	mov.w	r9, #0
 8000730:	f04f 0801 	mov.w	r8, #1
 8000734:	e009      	b.n	800074a <d_append_string+0x36>
 8000736:	460b      	mov	r3, r1
 8000738:	4655      	mov	r5, sl
 800073a:	1c59      	adds	r1, r3, #1
 800073c:	42af      	cmp	r7, r5
 800073e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8000742:	54e6      	strb	r6, [r4, r3]
 8000744:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8000748:	d01a      	beq.n	8000780 <d_append_string+0x6c>
 800074a:	29ff      	cmp	r1, #255	@ 0xff
 800074c:	786e      	ldrb	r6, [r5, #1]
 800074e:	f105 0a01 	add.w	sl, r5, #1
 8000752:	d1f0      	bne.n	8000736 <d_append_string+0x22>
 8000754:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8000758:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800075c:	4620      	mov	r0, r4
 800075e:	4798      	blx	r3
 8000760:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 8000764:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8000768:	2301      	movs	r3, #1
 800076a:	441a      	add	r2, r3
 800076c:	45ba      	cmp	sl, r7
 800076e:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 8000772:	7026      	strb	r6, [r4, #0]
 8000774:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8000778:	d002      	beq.n	8000780 <d_append_string+0x6c>
 800077a:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 800077e:	e7dc      	b.n	800073a <d_append_string+0x26>
 8000780:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08000784 <d_template_param>:
 8000784:	b538      	push	{r3, r4, r5, lr}
 8000786:	68c2      	ldr	r2, [r0, #12]
 8000788:	7813      	ldrb	r3, [r2, #0]
 800078a:	2b54      	cmp	r3, #84	@ 0x54
 800078c:	d124      	bne.n	80007d8 <d_template_param+0x54>
 800078e:	1c53      	adds	r3, r2, #1
 8000790:	60c3      	str	r3, [r0, #12]
 8000792:	7852      	ldrb	r2, [r2, #1]
 8000794:	2a5f      	cmp	r2, #95	@ 0x5f
 8000796:	4604      	mov	r4, r0
 8000798:	d020      	beq.n	80007dc <d_template_param+0x58>
 800079a:	2a6e      	cmp	r2, #110	@ 0x6e
 800079c:	d01c      	beq.n	80007d8 <d_template_param+0x54>
 800079e:	f7ff fda3 	bl	80002e8 <d_number>
 80007a2:	1c41      	adds	r1, r0, #1
 80007a4:	d418      	bmi.n	80007d8 <d_template_param+0x54>
 80007a6:	68e3      	ldr	r3, [r4, #12]
 80007a8:	781a      	ldrb	r2, [r3, #0]
 80007aa:	2a5f      	cmp	r2, #95	@ 0x5f
 80007ac:	d114      	bne.n	80007d8 <d_template_param+0x54>
 80007ae:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 80007b2:	3301      	adds	r3, #1
 80007b4:	4282      	cmp	r2, r0
 80007b6:	60e3      	str	r3, [r4, #12]
 80007b8:	da0e      	bge.n	80007d8 <d_template_param+0x54>
 80007ba:	6923      	ldr	r3, [r4, #16]
 80007bc:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80007c0:	eb03 008c 	add.w	r0, r3, ip, lsl #2
 80007c4:	3201      	adds	r2, #1
 80007c6:	2500      	movs	r5, #0
 80007c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80007cc:	6162      	str	r2, [r4, #20]
 80007ce:	2205      	movs	r2, #5
 80007d0:	f803 202c 	strb.w	r2, [r3, ip, lsl #2]
 80007d4:	60c1      	str	r1, [r0, #12]
 80007d6:	bd38      	pop	{r3, r4, r5, pc}
 80007d8:	2000      	movs	r0, #0
 80007da:	bd38      	pop	{r3, r4, r5, pc}
 80007dc:	2100      	movs	r1, #0
 80007de:	e7e6      	b.n	80007ae <d_template_param+0x2a>

080007e0 <d_append_num>:
 80007e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007e4:	b088      	sub	sp, #32
 80007e6:	460a      	mov	r2, r1
 80007e8:	4604      	mov	r4, r0
 80007ea:	491d      	ldr	r1, [pc, #116]	@ (8000860 <d_append_num+0x80>)
 80007ec:	a801      	add	r0, sp, #4
 80007ee:	f013 fa51 	bl	8013c94 <siprintf>
 80007f2:	a801      	add	r0, sp, #4
 80007f4:	f006 fbac 	bl	8006f50 <strlen>
 80007f8:	b370      	cbz	r0, 8000858 <d_append_num+0x78>
 80007fa:	ae01      	add	r6, sp, #4
 80007fc:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8000800:	eb06 0a00 	add.w	sl, r6, r0
 8000804:	f04f 0900 	mov.w	r9, #0
 8000808:	f04f 0801 	mov.w	r8, #1
 800080c:	e008      	b.n	8000820 <d_append_num+0x40>
 800080e:	462e      	mov	r6, r5
 8000810:	1c59      	adds	r1, r3, #1
 8000812:	45b2      	cmp	sl, r6
 8000814:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8000818:	54e7      	strb	r7, [r4, r3]
 800081a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800081e:	d01b      	beq.n	8000858 <d_append_num+0x78>
 8000820:	4635      	mov	r5, r6
 8000822:	29ff      	cmp	r1, #255	@ 0xff
 8000824:	f815 7b01 	ldrb.w	r7, [r5], #1
 8000828:	460b      	mov	r3, r1
 800082a:	d1f0      	bne.n	800080e <d_append_num+0x2e>
 800082c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8000830:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8000834:	4620      	mov	r0, r4
 8000836:	4798      	blx	r3
 8000838:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 800083c:	7027      	strb	r7, [r4, #0]
 800083e:	2301      	movs	r3, #1
 8000840:	441a      	add	r2, r3
 8000842:	4555      	cmp	r5, sl
 8000844:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8000848:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 800084c:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8000850:	d002      	beq.n	8000858 <d_append_num+0x78>
 8000852:	782f      	ldrb	r7, [r5, #0]
 8000854:	3602      	adds	r6, #2
 8000856:	e7db      	b.n	8000810 <d_append_num+0x30>
 8000858:	b008      	add	sp, #32
 800085a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800085e:	bf00      	nop
 8000860:	08016f5c 	.word	0x08016f5c

08000864 <d_source_name>:
 8000864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000868:	4604      	mov	r4, r0
 800086a:	f7ff fd3d 	bl	80002e8 <d_number>
 800086e:	1e05      	subs	r5, r0, #0
 8000870:	dd44      	ble.n	80008fc <d_source_name+0x98>
 8000872:	68e6      	ldr	r6, [r4, #12]
 8000874:	6863      	ldr	r3, [r4, #4]
 8000876:	1b9b      	subs	r3, r3, r6
 8000878:	429d      	cmp	r5, r3
 800087a:	dc3b      	bgt.n	80008f4 <d_source_name+0x90>
 800087c:	68a2      	ldr	r2, [r4, #8]
 800087e:	1973      	adds	r3, r6, r5
 8000880:	0752      	lsls	r2, r2, #29
 8000882:	60e3      	str	r3, [r4, #12]
 8000884:	d504      	bpl.n	8000890 <d_source_name+0x2c>
 8000886:	5d72      	ldrb	r2, [r6, r5]
 8000888:	2a24      	cmp	r2, #36	@ 0x24
 800088a:	bf04      	itt	eq
 800088c:	3301      	addeq	r3, #1
 800088e:	60e3      	streq	r3, [r4, #12]
 8000890:	2d09      	cmp	r5, #9
 8000892:	e9d4 7805 	ldrd	r7, r8, [r4, #20]
 8000896:	dd1f      	ble.n	80008d8 <d_source_name+0x74>
 8000898:	4927      	ldr	r1, [pc, #156]	@ (8000938 <d_source_name+0xd4>)
 800089a:	2208      	movs	r2, #8
 800089c:	4630      	mov	r0, r6
 800089e:	f013 fdcf 	bl	8014440 <memcmp>
 80008a2:	b930      	cbnz	r0, 80008b2 <d_source_name+0x4e>
 80008a4:	7a33      	ldrb	r3, [r6, #8]
 80008a6:	2b2e      	cmp	r3, #46	@ 0x2e
 80008a8:	d02b      	beq.n	8000902 <d_source_name+0x9e>
 80008aa:	2b5f      	cmp	r3, #95	@ 0x5f
 80008ac:	d029      	beq.n	8000902 <d_source_name+0x9e>
 80008ae:	2b24      	cmp	r3, #36	@ 0x24
 80008b0:	d027      	beq.n	8000902 <d_source_name+0x9e>
 80008b2:	4547      	cmp	r7, r8
 80008b4:	da1e      	bge.n	80008f4 <d_source_name+0x90>
 80008b6:	6920      	ldr	r0, [r4, #16]
 80008b8:	eb07 0387 	add.w	r3, r7, r7, lsl #2
 80008bc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80008c0:	3701      	adds	r7, #1
 80008c2:	2300      	movs	r3, #0
 80008c4:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80008c8:	6167      	str	r7, [r4, #20]
 80008ca:	2300      	movs	r3, #0
 80008cc:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80008d0:	e9c0 6503 	strd	r6, r5, [r0, #12]
 80008d4:	7003      	strb	r3, [r0, #0]
 80008d6:	e00e      	b.n	80008f6 <d_source_name+0x92>
 80008d8:	4547      	cmp	r7, r8
 80008da:	da0b      	bge.n	80008f4 <d_source_name+0x90>
 80008dc:	6920      	ldr	r0, [r4, #16]
 80008de:	eb07 0387 	add.w	r3, r7, r7, lsl #2
 80008e2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80008e6:	3701      	adds	r7, #1
 80008e8:	2300      	movs	r3, #0
 80008ea:	e9c0 3301 	strd	r3, r3, [r0, #4]
 80008ee:	6167      	str	r7, [r4, #20]
 80008f0:	2e00      	cmp	r6, #0
 80008f2:	d1ea      	bne.n	80008ca <d_source_name+0x66>
 80008f4:	2000      	movs	r0, #0
 80008f6:	62a0      	str	r0, [r4, #40]	@ 0x28
 80008f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80008fc:	2000      	movs	r0, #0
 80008fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000902:	7a73      	ldrb	r3, [r6, #9]
 8000904:	2b4e      	cmp	r3, #78	@ 0x4e
 8000906:	d1d4      	bne.n	80008b2 <d_source_name+0x4e>
 8000908:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800090a:	3316      	adds	r3, #22
 800090c:	1b5b      	subs	r3, r3, r5
 800090e:	4547      	cmp	r7, r8
 8000910:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000912:	daef      	bge.n	80008f4 <d_source_name+0x90>
 8000914:	6921      	ldr	r1, [r4, #16]
 8000916:	4a09      	ldr	r2, [pc, #36]	@ (800093c <d_source_name+0xd8>)
 8000918:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 800091c:	0085      	lsls	r5, r0, #2
 800091e:	2300      	movs	r3, #0
 8000920:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 8000924:	3701      	adds	r7, #1
 8000926:	6167      	str	r7, [r4, #20]
 8000928:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800092c:	554b      	strb	r3, [r1, r5]
 800092e:	2315      	movs	r3, #21
 8000930:	e9c0 2303 	strd	r2, r3, [r0, #12]
 8000934:	e7df      	b.n	80008f6 <d_source_name+0x92>
 8000936:	bf00      	nop
 8000938:	08016f60 	.word	0x08016f60
 800093c:	08016f6c 	.word	0x08016f6c

08000940 <d_substitution>:
 8000940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000944:	68c3      	ldr	r3, [r0, #12]
 8000946:	781a      	ldrb	r2, [r3, #0]
 8000948:	2a53      	cmp	r2, #83	@ 0x53
 800094a:	d126      	bne.n	800099a <d_substitution+0x5a>
 800094c:	1c5a      	adds	r2, r3, #1
 800094e:	60c2      	str	r2, [r0, #12]
 8000950:	4604      	mov	r4, r0
 8000952:	7858      	ldrb	r0, [r3, #1]
 8000954:	b348      	cbz	r0, 80009aa <d_substitution+0x6a>
 8000956:	1c9a      	adds	r2, r3, #2
 8000958:	60e2      	str	r2, [r4, #12]
 800095a:	7858      	ldrb	r0, [r3, #1]
 800095c:	285f      	cmp	r0, #95	@ 0x5f
 800095e:	d046      	beq.n	80009ee <d_substitution+0xae>
 8000960:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8000964:	b2da      	uxtb	r2, r3
 8000966:	2a09      	cmp	r2, #9
 8000968:	d81b      	bhi.n	80009a2 <d_substitution+0x62>
 800096a:	2200      	movs	r2, #0
 800096c:	e005      	b.n	800097a <d_substitution+0x3a>
 800096e:	60e5      	str	r5, [r4, #12]
 8000970:	7808      	ldrb	r0, [r1, #0]
 8000972:	285f      	cmp	r0, #95	@ 0x5f
 8000974:	d031      	beq.n	80009da <d_substitution+0x9a>
 8000976:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800097a:	b2d9      	uxtb	r1, r3
 800097c:	2909      	cmp	r1, #9
 800097e:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8000982:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8000986:	d81e      	bhi.n	80009c6 <d_substitution+0x86>
 8000988:	3b30      	subs	r3, #48	@ 0x30
 800098a:	429a      	cmp	r2, r3
 800098c:	d805      	bhi.n	800099a <d_substitution+0x5a>
 800098e:	68e1      	ldr	r1, [r4, #12]
 8000990:	7808      	ldrb	r0, [r1, #0]
 8000992:	461a      	mov	r2, r3
 8000994:	1c4d      	adds	r5, r1, #1
 8000996:	2800      	cmp	r0, #0
 8000998:	d1e9      	bne.n	800096e <d_substitution+0x2e>
 800099a:	2500      	movs	r5, #0
 800099c:	4628      	mov	r0, r5
 800099e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009a2:	f1a0 0241 	sub.w	r2, r0, #65	@ 0x41
 80009a6:	2a19      	cmp	r2, #25
 80009a8:	d9df      	bls.n	800096a <d_substitution+0x2a>
 80009aa:	68a3      	ldr	r3, [r4, #8]
 80009ac:	071b      	lsls	r3, r3, #28
 80009ae:	d420      	bmi.n	80009f2 <d_substitution+0xb2>
 80009b0:	bb09      	cbnz	r1, 80009f6 <d_substitution+0xb6>
 80009b2:	4b43      	ldr	r3, [pc, #268]	@ (8000ac0 <d_substitution+0x180>)
 80009b4:	f103 05c4 	add.w	r5, r3, #196	@ 0xc4
 80009b8:	781a      	ldrb	r2, [r3, #0]
 80009ba:	4282      	cmp	r2, r0
 80009bc:	d023      	beq.n	8000a06 <d_substitution+0xc6>
 80009be:	331c      	adds	r3, #28
 80009c0:	42ab      	cmp	r3, r5
 80009c2:	d1f9      	bne.n	80009b8 <d_substitution+0x78>
 80009c4:	e7e9      	b.n	800099a <d_substitution+0x5a>
 80009c6:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80009ca:	2b19      	cmp	r3, #25
 80009cc:	d8e5      	bhi.n	800099a <d_substitution+0x5a>
 80009ce:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 80009d2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80009d6:	3b37      	subs	r3, #55	@ 0x37
 80009d8:	e7d7      	b.n	800098a <d_substitution+0x4a>
 80009da:	3301      	adds	r3, #1
 80009dc:	6a22      	ldr	r2, [r4, #32]
 80009de:	429a      	cmp	r2, r3
 80009e0:	d9db      	bls.n	800099a <d_substitution+0x5a>
 80009e2:	69e2      	ldr	r2, [r4, #28]
 80009e4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80009e8:	4628      	mov	r0, r5
 80009ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80009ee:	2300      	movs	r3, #0
 80009f0:	e7f4      	b.n	80009dc <d_substitution+0x9c>
 80009f2:	2101      	movs	r1, #1
 80009f4:	e7dd      	b.n	80009b2 <d_substitution+0x72>
 80009f6:	68e3      	ldr	r3, [r4, #12]
 80009f8:	7819      	ldrb	r1, [r3, #0]
 80009fa:	3943      	subs	r1, #67	@ 0x43
 80009fc:	2901      	cmp	r1, #1
 80009fe:	bf8c      	ite	hi
 8000a00:	2100      	movhi	r1, #0
 8000a02:	2101      	movls	r1, #1
 8000a04:	e7d5      	b.n	80009b2 <d_substitution+0x72>
 8000a06:	695e      	ldr	r6, [r3, #20]
 8000a08:	e9d4 2005 	ldrd	r2, r0, [r4, #20]
 8000a0c:	b1ae      	cbz	r6, 8000a3a <d_substitution+0xfa>
 8000a0e:	4282      	cmp	r2, r0
 8000a10:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8000a14:	da52      	bge.n	8000abc <d_substitution+0x17c>
 8000a16:	6927      	ldr	r7, [r4, #16]
 8000a18:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8000a1c:	eb07 058c 	add.w	r5, r7, ip, lsl #2
 8000a20:	f04f 0e00 	mov.w	lr, #0
 8000a24:	e9c5 ee01 	strd	lr, lr, [r5, #4]
 8000a28:	3201      	adds	r2, #1
 8000a2a:	f04f 0e18 	mov.w	lr, #24
 8000a2e:	6162      	str	r2, [r4, #20]
 8000a30:	f807 e02c 	strb.w	lr, [r7, ip, lsl #2]
 8000a34:	e9c5 6803 	strd	r6, r8, [r5, #12]
 8000a38:	62a5      	str	r5, [r4, #40]	@ 0x28
 8000a3a:	2900      	cmp	r1, #0
 8000a3c:	d039      	beq.n	8000ab2 <d_substitution+0x172>
 8000a3e:	e9d3 7103 	ldrd	r7, r1, [r3, #12]
 8000a42:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000a44:	4282      	cmp	r2, r0
 8000a46:	440b      	add	r3, r1
 8000a48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000a4a:	da35      	bge.n	8000ab8 <d_substitution+0x178>
 8000a4c:	6923      	ldr	r3, [r4, #16]
 8000a4e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8000a52:	eb03 0580 	add.w	r5, r3, r0, lsl #2
 8000a56:	3201      	adds	r2, #1
 8000a58:	2600      	movs	r6, #0
 8000a5a:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8000a5e:	6162      	str	r2, [r4, #20]
 8000a60:	2218      	movs	r2, #24
 8000a62:	f803 2020 	strb.w	r2, [r3, r0, lsl #2]
 8000a66:	e9c5 7103 	strd	r7, r1, [r5, #12]
 8000a6a:	68e3      	ldr	r3, [r4, #12]
 8000a6c:	781a      	ldrb	r2, [r3, #0]
 8000a6e:	2a42      	cmp	r2, #66	@ 0x42
 8000a70:	d194      	bne.n	800099c <d_substitution+0x5c>
 8000a72:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8000a74:	3301      	adds	r3, #1
 8000a76:	60e3      	str	r3, [r4, #12]
 8000a78:	4620      	mov	r0, r4
 8000a7a:	f7ff fef3 	bl	8000864 <d_source_name>
 8000a7e:	462a      	mov	r2, r5
 8000a80:	4603      	mov	r3, r0
 8000a82:	214d      	movs	r1, #77	@ 0x4d
 8000a84:	4620      	mov	r0, r4
 8000a86:	f7ff fbb3 	bl	80001f0 <d_make_comp>
 8000a8a:	68e3      	ldr	r3, [r4, #12]
 8000a8c:	781a      	ldrb	r2, [r3, #0]
 8000a8e:	2a42      	cmp	r2, #66	@ 0x42
 8000a90:	4605      	mov	r5, r0
 8000a92:	d0ef      	beq.n	8000a74 <d_substitution+0x134>
 8000a94:	62a6      	str	r6, [r4, #40]	@ 0x28
 8000a96:	2800      	cmp	r0, #0
 8000a98:	f43f af7f 	beq.w	800099a <d_substitution+0x5a>
 8000a9c:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000aa0:	4293      	cmp	r3, r2
 8000aa2:	f6bf af7a 	bge.w	800099a <d_substitution+0x5a>
 8000aa6:	69e1      	ldr	r1, [r4, #28]
 8000aa8:	1c5a      	adds	r2, r3, #1
 8000aaa:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8000aae:	6222      	str	r2, [r4, #32]
 8000ab0:	e774      	b.n	800099c <d_substitution+0x5c>
 8000ab2:	e9d3 7101 	ldrd	r7, r1, [r3, #4]
 8000ab6:	e7c4      	b.n	8000a42 <d_substitution+0x102>
 8000ab8:	2500      	movs	r5, #0
 8000aba:	e7d6      	b.n	8000a6a <d_substitution+0x12a>
 8000abc:	2500      	movs	r5, #0
 8000abe:	e7bb      	b.n	8000a38 <d_substitution+0xf8>
 8000ac0:	08016458 	.word	0x08016458

08000ac4 <d_maybe_module_name>:
 8000ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ac6:	68c3      	ldr	r3, [r0, #12]
 8000ac8:	781a      	ldrb	r2, [r3, #0]
 8000aca:	2a57      	cmp	r2, #87	@ 0x57
 8000acc:	d128      	bne.n	8000b20 <d_maybe_module_name+0x5c>
 8000ace:	4604      	mov	r4, r0
 8000ad0:	460e      	mov	r6, r1
 8000ad2:	e007      	b.n	8000ae4 <d_maybe_module_name+0x20>
 8000ad4:	69e5      	ldr	r5, [r4, #28]
 8000ad6:	68e3      	ldr	r3, [r4, #12]
 8000ad8:	f845 0022 	str.w	r0, [r5, r2, lsl #2]
 8000adc:	6221      	str	r1, [r4, #32]
 8000ade:	781a      	ldrb	r2, [r3, #0]
 8000ae0:	2a57      	cmp	r2, #87	@ 0x57
 8000ae2:	d11d      	bne.n	8000b20 <d_maybe_module_name+0x5c>
 8000ae4:	1c5a      	adds	r2, r3, #1
 8000ae6:	60e2      	str	r2, [r4, #12]
 8000ae8:	785a      	ldrb	r2, [r3, #1]
 8000aea:	2a50      	cmp	r2, #80	@ 0x50
 8000aec:	f04f 0553 	mov.w	r5, #83	@ 0x53
 8000af0:	d102      	bne.n	8000af8 <d_maybe_module_name+0x34>
 8000af2:	3302      	adds	r3, #2
 8000af4:	60e3      	str	r3, [r4, #12]
 8000af6:	2554      	movs	r5, #84	@ 0x54
 8000af8:	4620      	mov	r0, r4
 8000afa:	6837      	ldr	r7, [r6, #0]
 8000afc:	f7ff feb2 	bl	8000864 <d_source_name>
 8000b00:	463a      	mov	r2, r7
 8000b02:	4603      	mov	r3, r0
 8000b04:	4629      	mov	r1, r5
 8000b06:	4620      	mov	r0, r4
 8000b08:	f7ff fb72 	bl	80001f0 <d_make_comp>
 8000b0c:	6030      	str	r0, [r6, #0]
 8000b0e:	b130      	cbz	r0, 8000b1e <d_maybe_module_name+0x5a>
 8000b10:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	f102 0101 	add.w	r1, r2, #1
 8000b1a:	dbdb      	blt.n	8000ad4 <d_maybe_module_name+0x10>
 8000b1c:	2000      	movs	r0, #0
 8000b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000b20:	2001      	movs	r0, #1
 8000b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000b24 <d_type>:
 8000b24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000b28:	68c1      	ldr	r1, [r0, #12]
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	4604      	mov	r4, r0
 8000b2e:	4608      	mov	r0, r1
 8000b30:	f7ff fd4c 	bl	80005cc <next_is_type_qual.isra.0>
 8000b34:	b9f0      	cbnz	r0, 8000b74 <d_type+0x50>
 8000b36:	780b      	ldrb	r3, [r1, #0]
 8000b38:	2b55      	cmp	r3, #85	@ 0x55
 8000b3a:	d84d      	bhi.n	8000bd8 <d_type+0xb4>
 8000b3c:	2b40      	cmp	r3, #64	@ 0x40
 8000b3e:	d978      	bls.n	8000c32 <d_type+0x10e>
 8000b40:	3b41      	subs	r3, #65	@ 0x41
 8000b42:	2b14      	cmp	r3, #20
 8000b44:	d875      	bhi.n	8000c32 <d_type+0x10e>
 8000b46:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000b4a:	014b      	.short	0x014b
 8000b4c:	01370074 	.word	0x01370074
 8000b50:	007400f7 	.word	0x007400f7
 8000b54:	00a50145 	.word	0x00a50145
 8000b58:	00740074 	.word	0x00740074
 8000b5c:	00740074 	.word	0x00740074
 8000b60:	018a0074 	.word	0x018a0074
 8000b64:	00970074 	.word	0x00970074
 8000b68:	00740089 	.word	0x00740089
 8000b6c:	0074007b 	.word	0x0074007b
 8000b70:	00b300cb 	.word	0x00b300cb
 8000b74:	2200      	movs	r2, #0
 8000b76:	4669      	mov	r1, sp
 8000b78:	4620      	mov	r0, r4
 8000b7a:	f001 f9c5 	bl	8001f08 <d_cv_qualifiers>
 8000b7e:	4605      	mov	r5, r0
 8000b80:	2800      	cmp	r0, #0
 8000b82:	f000 819c 	beq.w	8000ebe <d_type+0x39a>
 8000b86:	68e3      	ldr	r3, [r4, #12]
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	2b46      	cmp	r3, #70	@ 0x46
 8000b8c:	4620      	mov	r0, r4
 8000b8e:	d020      	beq.n	8000bd2 <d_type+0xae>
 8000b90:	f7ff ffc8 	bl	8000b24 <d_type>
 8000b94:	6028      	str	r0, [r5, #0]
 8000b96:	2800      	cmp	r0, #0
 8000b98:	f000 8191 	beq.w	8000ebe <d_type+0x39a>
 8000b9c:	7803      	ldrb	r3, [r0, #0]
 8000b9e:	3b1f      	subs	r3, #31
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	d805      	bhi.n	8000bb0 <d_type+0x8c>
 8000ba4:	9a00      	ldr	r2, [sp, #0]
 8000ba6:	68c3      	ldr	r3, [r0, #12]
 8000ba8:	60c2      	str	r2, [r0, #12]
 8000baa:	682a      	ldr	r2, [r5, #0]
 8000bac:	9200      	str	r2, [sp, #0]
 8000bae:	602b      	str	r3, [r5, #0]
 8000bb0:	9800      	ldr	r0, [sp, #0]
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	f000 8183 	beq.w	8000ebe <d_type+0x39a>
 8000bb8:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	f280 817e 	bge.w	8000ebe <d_type+0x39a>
 8000bc2:	69e1      	ldr	r1, [r4, #28]
 8000bc4:	1c5a      	adds	r2, r3, #1
 8000bc6:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
 8000bca:	6222      	str	r2, [r4, #32]
 8000bcc:	b005      	add	sp, #20
 8000bce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bd2:	f000 fbf1 	bl	80013b8 <d_function_type>
 8000bd6:	e7dd      	b.n	8000b94 <d_type+0x70>
 8000bd8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8000bdc:	4605      	mov	r5, r0
 8000bde:	b2d0      	uxtb	r0, r2
 8000be0:	2819      	cmp	r0, #25
 8000be2:	d826      	bhi.n	8000c32 <d_type+0x10e>
 8000be4:	4ea8      	ldr	r6, [pc, #672]	@ (8000e88 <d_type+0x364>)
 8000be6:	2301      	movs	r3, #1
 8000be8:	4083      	lsls	r3, r0
 8000bea:	401e      	ands	r6, r3
 8000bec:	2e00      	cmp	r6, #0
 8000bee:	f040 82c9 	bne.w	8001184 <d_type+0x660>
 8000bf2:	2814      	cmp	r0, #20
 8000bf4:	d11d      	bne.n	8000c32 <d_type+0x10e>
 8000bf6:	3101      	adds	r1, #1
 8000bf8:	60e1      	str	r1, [r4, #12]
 8000bfa:	4620      	mov	r0, r4
 8000bfc:	f7ff fe32 	bl	8000864 <d_source_name>
 8000c00:	4633      	mov	r3, r6
 8000c02:	4602      	mov	r2, r0
 8000c04:	2128      	movs	r1, #40	@ 0x28
 8000c06:	4620      	mov	r0, r4
 8000c08:	f7ff faf2 	bl	80001f0 <d_make_comp>
 8000c0c:	4605      	mov	r5, r0
 8000c0e:	9000      	str	r0, [sp, #0]
 8000c10:	2d00      	cmp	r5, #0
 8000c12:	f000 8154 	beq.w	8000ebe <d_type+0x39a>
 8000c16:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	f280 814f 	bge.w	8000ebe <d_type+0x39a>
 8000c20:	69e1      	ldr	r1, [r4, #28]
 8000c22:	9800      	ldr	r0, [sp, #0]
 8000c24:	f841 5023 	str.w	r5, [r1, r3, lsl #2]
 8000c28:	1c5a      	adds	r2, r3, #1
 8000c2a:	6222      	str	r2, [r4, #32]
 8000c2c:	b005      	add	sp, #20
 8000c2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000c32:	2101      	movs	r1, #1
 8000c34:	4620      	mov	r0, r4
 8000c36:	b005      	add	sp, #20
 8000c38:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000c3c:	f001 ba0e 	b.w	800205c <d_name>
 8000c40:	3101      	adds	r1, #1
 8000c42:	60e1      	str	r1, [r4, #12]
 8000c44:	4620      	mov	r0, r4
 8000c46:	f7ff ff6d 	bl	8000b24 <d_type>
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	4602      	mov	r2, r0
 8000c4e:	2123      	movs	r1, #35	@ 0x23
 8000c50:	4620      	mov	r0, r4
 8000c52:	f7ff facd 	bl	80001f0 <d_make_comp>
 8000c56:	4605      	mov	r5, r0
 8000c58:	9000      	str	r0, [sp, #0]
 8000c5a:	e7d9      	b.n	8000c10 <d_type+0xec>
 8000c5c:	3101      	adds	r1, #1
 8000c5e:	60e1      	str	r1, [r4, #12]
 8000c60:	4620      	mov	r0, r4
 8000c62:	f7ff ff5f 	bl	8000b24 <d_type>
 8000c66:	2300      	movs	r3, #0
 8000c68:	4602      	mov	r2, r0
 8000c6a:	2122      	movs	r1, #34	@ 0x22
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	f7ff fabf 	bl	80001f0 <d_make_comp>
 8000c72:	4605      	mov	r5, r0
 8000c74:	9000      	str	r0, [sp, #0]
 8000c76:	e7cb      	b.n	8000c10 <d_type+0xec>
 8000c78:	3101      	adds	r1, #1
 8000c7a:	60e1      	str	r1, [r4, #12]
 8000c7c:	4620      	mov	r0, r4
 8000c7e:	f7ff ff51 	bl	8000b24 <d_type>
 8000c82:	2300      	movs	r3, #0
 8000c84:	4602      	mov	r2, r0
 8000c86:	2124      	movs	r1, #36	@ 0x24
 8000c88:	4620      	mov	r0, r4
 8000c8a:	f7ff fab1 	bl	80001f0 <d_make_comp>
 8000c8e:	4605      	mov	r5, r0
 8000c90:	9000      	str	r0, [sp, #0]
 8000c92:	e7bd      	b.n	8000c10 <d_type+0xec>
 8000c94:	3101      	adds	r1, #1
 8000c96:	60e1      	str	r1, [r4, #12]
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f7ff ff43 	bl	8000b24 <d_type>
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	2126      	movs	r1, #38	@ 0x26
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f7ff faa3 	bl	80001f0 <d_make_comp>
 8000caa:	4605      	mov	r5, r0
 8000cac:	9000      	str	r0, [sp, #0]
 8000cae:	e7af      	b.n	8000c10 <d_type+0xec>
 8000cb0:	3101      	adds	r1, #1
 8000cb2:	60e1      	str	r1, [r4, #12]
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f7ff fdd5 	bl	8000864 <d_source_name>
 8000cba:	68e3      	ldr	r3, [r4, #12]
 8000cbc:	9000      	str	r0, [sp, #0]
 8000cbe:	781a      	ldrb	r2, [r3, #0]
 8000cc0:	2a49      	cmp	r2, #73	@ 0x49
 8000cc2:	4605      	mov	r5, r0
 8000cc4:	f000 827e 	beq.w	80011c4 <d_type+0x6a0>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	f7ff ff2b 	bl	8000b24 <d_type>
 8000cce:	462b      	mov	r3, r5
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	2121      	movs	r1, #33	@ 0x21
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f7ff fa8b 	bl	80001f0 <d_make_comp>
 8000cda:	4605      	mov	r5, r0
 8000cdc:	9000      	str	r0, [sp, #0]
 8000cde:	e797      	b.n	8000c10 <d_type+0xec>
 8000ce0:	4620      	mov	r0, r4
 8000ce2:	f7ff fd4f 	bl	8000784 <d_template_param>
 8000ce6:	68e6      	ldr	r6, [r4, #12]
 8000ce8:	9000      	str	r0, [sp, #0]
 8000cea:	7833      	ldrb	r3, [r6, #0]
 8000cec:	2b49      	cmp	r3, #73	@ 0x49
 8000cee:	4605      	mov	r5, r0
 8000cf0:	d18e      	bne.n	8000c10 <d_type+0xec>
 8000cf2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	f040 829b 	bne.w	8001230 <d_type+0x70c>
 8000cfa:	2800      	cmp	r0, #0
 8000cfc:	f000 80df 	beq.w	8000ebe <d_type+0x39a>
 8000d00:	e9d4 2108 	ldrd	r2, r1, [r4, #32]
 8000d04:	428a      	cmp	r2, r1
 8000d06:	f280 80da 	bge.w	8000ebe <d_type+0x39a>
 8000d0a:	69e1      	ldr	r1, [r4, #28]
 8000d0c:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
 8000d10:	3201      	adds	r2, #1
 8000d12:	6222      	str	r2, [r4, #32]
 8000d14:	7832      	ldrb	r2, [r6, #0]
 8000d16:	3a49      	subs	r2, #73	@ 0x49
 8000d18:	2a01      	cmp	r2, #1
 8000d1a:	d805      	bhi.n	8000d28 <d_type+0x204>
 8000d1c:	3601      	adds	r6, #1
 8000d1e:	60e6      	str	r6, [r4, #12]
 8000d20:	4620      	mov	r0, r4
 8000d22:	f001 fe99 	bl	8002a58 <d_template_args_1>
 8000d26:	4603      	mov	r3, r0
 8000d28:	462a      	mov	r2, r5
 8000d2a:	2104      	movs	r1, #4
 8000d2c:	4620      	mov	r0, r4
 8000d2e:	f7ff fa5f 	bl	80001f0 <d_make_comp>
 8000d32:	4605      	mov	r5, r0
 8000d34:	9000      	str	r0, [sp, #0]
 8000d36:	e76b      	b.n	8000c10 <d_type+0xec>
 8000d38:	1c4b      	adds	r3, r1, #1
 8000d3a:	60e3      	str	r3, [r4, #12]
 8000d3c:	784b      	ldrb	r3, [r1, #1]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	f000 80bd 	beq.w	8000ebe <d_type+0x39a>
 8000d44:	1c8b      	adds	r3, r1, #2
 8000d46:	60e3      	str	r3, [r4, #12]
 8000d48:	784b      	ldrb	r3, [r1, #1]
 8000d4a:	3b46      	subs	r3, #70	@ 0x46
 8000d4c:	2b30      	cmp	r3, #48	@ 0x30
 8000d4e:	f200 80b6 	bhi.w	8000ebe <d_type+0x39a>
 8000d52:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000d56:	00b6      	.short	0x00b6
 8000d58:	00b400b4 	.word	0x00b400b4
 8000d5c:	00b400b4 	.word	0x00b400b4
 8000d60:	00b400b4 	.word	0x00b400b4
 8000d64:	00b400b4 	.word	0x00b400b4
 8000d68:	00b400b4 	.word	0x00b400b4
 8000d6c:	00b400b4 	.word	0x00b400b4
 8000d70:	009b00b4 	.word	0x009b00b4
 8000d74:	00b400b4 	.word	0x00b400b4
 8000d78:	00b400b4 	.word	0x00b400b4
 8000d7c:	00b400b4 	.word	0x00b400b4
 8000d80:	00b400b4 	.word	0x00b400b4
 8000d84:	00b400b4 	.word	0x00b400b4
 8000d88:	00b400b4 	.word	0x00b400b4
 8000d8c:	00b401c5 	.word	0x00b401c5
 8000d90:	01ad00f5 	.word	0x01ad00f5
 8000d94:	017d0195 	.word	0x017d0195
 8000d98:	016500b4 	.word	0x016500b4
 8000d9c:	00b401f3 	.word	0x00b401f3
 8000da0:	00b400b4 	.word	0x00b400b4
 8000da4:	01db00b4 	.word	0x01db00b4
 8000da8:	020b00b4 	.word	0x020b00b4
 8000dac:	00b400b4 	.word	0x00b400b4
 8000db0:	009b014d 	.word	0x009b014d
 8000db4:	010a0135 	.word	0x010a0135
 8000db8:	3101      	adds	r1, #1
 8000dba:	60e1      	str	r1, [r4, #12]
 8000dbc:	4620      	mov	r0, r4
 8000dbe:	f7ff feb1 	bl	8000b24 <d_type>
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	2125      	movs	r1, #37	@ 0x25
 8000dc8:	4620      	mov	r0, r4
 8000dca:	f7ff fa11 	bl	80001f0 <d_make_comp>
 8000dce:	4605      	mov	r5, r0
 8000dd0:	9000      	str	r0, [sp, #0]
 8000dd2:	e71d      	b.n	8000c10 <d_type+0xec>
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f000 faef 	bl	80013b8 <d_function_type>
 8000dda:	4605      	mov	r5, r0
 8000ddc:	9000      	str	r0, [sp, #0]
 8000dde:	e717      	b.n	8000c10 <d_type+0xec>
 8000de0:	1c48      	adds	r0, r1, #1
 8000de2:	60e0      	str	r0, [r4, #12]
 8000de4:	784a      	ldrb	r2, [r1, #1]
 8000de6:	2a5f      	cmp	r2, #95	@ 0x5f
 8000de8:	f000 81ea 	beq.w	80011c0 <d_type+0x69c>
 8000dec:	3a30      	subs	r2, #48	@ 0x30
 8000dee:	2a09      	cmp	r2, #9
 8000df0:	f200 81f5 	bhi.w	80011de <d_type+0x6ba>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461d      	mov	r5, r3
 8000df8:	3301      	adds	r3, #1
 8000dfa:	60e3      	str	r3, [r4, #12]
 8000dfc:	781a      	ldrb	r2, [r3, #0]
 8000dfe:	3a30      	subs	r2, #48	@ 0x30
 8000e00:	2a09      	cmp	r2, #9
 8000e02:	d9f8      	bls.n	8000df6 <d_type+0x2d2>
 8000e04:	eba5 0e01 	sub.w	lr, r5, r1
 8000e08:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
 8000e0c:	428a      	cmp	r2, r1
 8000e0e:	da56      	bge.n	8000ebe <d_type+0x39a>
 8000e10:	f8d4 8010 	ldr.w	r8, [r4, #16]
 8000e14:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8000e18:	2100      	movs	r1, #0
 8000e1a:	eb08 078c 	add.w	r7, r8, ip, lsl #2
 8000e1e:	3201      	adds	r2, #1
 8000e20:	458e      	cmp	lr, r1
 8000e22:	e9c7 1101 	strd	r1, r1, [r7, #4]
 8000e26:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000e2a:	6162      	str	r2, [r4, #20]
 8000e2c:	dd47      	ble.n	8000ebe <d_type+0x39a>
 8000e2e:	e9c7 1101 	strd	r1, r1, [r7, #4]
 8000e32:	f808 100c 	strb.w	r1, [r8, ip]
 8000e36:	e9c7 0e03 	strd	r0, lr, [r7, #12]
 8000e3a:	786a      	ldrb	r2, [r5, #1]
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	2a5f      	cmp	r2, #95	@ 0x5f
 8000e40:	d13d      	bne.n	8000ebe <d_type+0x39a>
 8000e42:	3001      	adds	r0, #1
 8000e44:	60e0      	str	r0, [r4, #12]
 8000e46:	4620      	mov	r0, r4
 8000e48:	f7ff fe6c 	bl	8000b24 <d_type>
 8000e4c:	463a      	mov	r2, r7
 8000e4e:	4603      	mov	r3, r0
 8000e50:	212a      	movs	r1, #42	@ 0x2a
 8000e52:	4620      	mov	r0, r4
 8000e54:	f7ff f9cc 	bl	80001f0 <d_make_comp>
 8000e58:	4605      	mov	r5, r0
 8000e5a:	9000      	str	r0, [sp, #0]
 8000e5c:	e6d8      	b.n	8000c10 <d_type+0xec>
 8000e5e:	3101      	adds	r1, #1
 8000e60:	60e1      	str	r1, [r4, #12]
 8000e62:	4620      	mov	r0, r4
 8000e64:	f7ff fe5e 	bl	8000b24 <d_type>
 8000e68:	4605      	mov	r5, r0
 8000e6a:	b340      	cbz	r0, 8000ebe <d_type+0x39a>
 8000e6c:	4620      	mov	r0, r4
 8000e6e:	f7ff fe59 	bl	8000b24 <d_type>
 8000e72:	4603      	mov	r3, r0
 8000e74:	b318      	cbz	r0, 8000ebe <d_type+0x39a>
 8000e76:	462a      	mov	r2, r5
 8000e78:	212b      	movs	r1, #43	@ 0x2b
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	f7ff f9b8 	bl	80001f0 <d_make_comp>
 8000e80:	4605      	mov	r5, r0
 8000e82:	9000      	str	r0, [sp, #0]
 8000e84:	e6c4      	b.n	8000c10 <d_type+0xec>
 8000e86:	bf00      	nop
 8000e88:	03ec7bff 	.word	0x03ec7bff
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8000e90:	6323      	str	r3, [r4, #48]	@ 0x30
 8000e92:	4620      	mov	r0, r4
 8000e94:	f000 fd8c 	bl	80019b0 <d_expression_1>
 8000e98:	6325      	str	r5, [r4, #48]	@ 0x30
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	2144      	movs	r1, #68	@ 0x44
 8000ea0:	4620      	mov	r0, r4
 8000ea2:	f7ff f9a5 	bl	80001f0 <d_make_comp>
 8000ea6:	4605      	mov	r5, r0
 8000ea8:	9000      	str	r0, [sp, #0]
 8000eaa:	b140      	cbz	r0, 8000ebe <d_type+0x39a>
 8000eac:	68e3      	ldr	r3, [r4, #12]
 8000eae:	781a      	ldrb	r2, [r3, #0]
 8000eb0:	b12a      	cbz	r2, 8000ebe <d_type+0x39a>
 8000eb2:	1c5a      	adds	r2, r3, #1
 8000eb4:	60e2      	str	r2, [r4, #12]
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b45      	cmp	r3, #69	@ 0x45
 8000eba:	f43f aeac 	beq.w	8000c16 <d_type+0xf2>
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	e684      	b.n	8000bcc <d_type+0xa8>
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff fa10 	bl	80002e8 <d_number>
 8000ec8:	68e3      	ldr	r3, [r4, #12]
 8000eca:	781d      	ldrb	r5, [r3, #0]
 8000ecc:	2d62      	cmp	r5, #98	@ 0x62
 8000ece:	4602      	mov	r2, r0
 8000ed0:	f000 81d2 	beq.w	8001278 <d_type+0x754>
 8000ed4:	2d78      	cmp	r5, #120	@ 0x78
 8000ed6:	d002      	beq.n	8000ede <d_type+0x3ba>
 8000ed8:	2d5f      	cmp	r5, #95	@ 0x5f
 8000eda:	d1f0      	bne.n	8000ebe <d_type+0x39a>
 8000edc:	2500      	movs	r5, #0
 8000ede:	e9d4 1005 	ldrd	r1, r0, [r4, #20]
 8000ee2:	4281      	cmp	r1, r0
 8000ee4:	fa0f fe82 	sxth.w	lr, r2
 8000ee8:	f103 0301 	add.w	r3, r3, #1
 8000eec:	f280 81ed 	bge.w	80012ca <d_type+0x7a6>
 8000ef0:	6927      	ldr	r7, [r4, #16]
 8000ef2:	2014      	movs	r0, #20
 8000ef4:	fb01 f000 	mul.w	r0, r1, r0
 8000ef8:	183e      	adds	r6, r7, r0
 8000efa:	3101      	adds	r1, #1
 8000efc:	f04f 0c00 	mov.w	ip, #0
 8000f00:	e9c6 cc01 	strd	ip, ip, [r6, #4]
 8000f04:	6161      	str	r1, [r4, #20]
 8000f06:	f04f 0c5c 	mov.w	ip, #92	@ 0x5c
 8000f0a:	49bc      	ldr	r1, [pc, #752]	@ (80011fc <d_type+0x6d8>)
 8000f0c:	f807 c000 	strb.w	ip, [r7, r0]
 8000f10:	60f1      	str	r1, [r6, #12]
 8000f12:	f8a6 e010 	strh.w	lr, [r6, #16]
 8000f16:	49ba      	ldr	r1, [pc, #744]	@ (8001200 <d_type+0x6dc>)
 8000f18:	74b5      	strb	r5, [r6, #18]
 8000f1a:	a801      	add	r0, sp, #4
 8000f1c:	60e3      	str	r3, [r4, #12]
 8000f1e:	9600      	str	r6, [sp, #0]
 8000f20:	f012 feb8 	bl	8013c94 <siprintf>
 8000f24:	a801      	add	r0, sp, #4
 8000f26:	f006 f813 	bl	8006f50 <strlen>
 8000f2a:	68f3      	ldr	r3, [r6, #12]
 8000f2c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	4413      	add	r3, r2
 8000f32:	2d00      	cmp	r5, #0
 8000f34:	bf18      	it	ne
 8000f36:	3301      	addne	r3, #1
 8000f38:	4403      	add	r3, r0
 8000f3a:	9800      	ldr	r0, [sp, #0]
 8000f3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000f3e:	e645      	b.n	8000bcc <d_type+0xa8>
 8000f40:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000f44:	4293      	cmp	r3, r2
 8000f46:	daba      	bge.n	8000ebe <d_type+0x39a>
 8000f48:	6922      	ldr	r2, [r4, #16]
 8000f4a:	49ae      	ldr	r1, [pc, #696]	@ (8001204 <d_type+0x6e0>)
 8000f4c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8000f50:	0085      	lsls	r5, r0, #2
 8000f52:	3301      	adds	r3, #1
 8000f54:	6163      	str	r3, [r4, #20]
 8000f56:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8000f60:	5553      	strb	r3, [r2, r5]
 8000f62:	230e      	movs	r3, #14
 8000f64:	e9c0 1303 	strd	r1, r3, [r0, #12]
 8000f68:	e630      	b.n	8000bcc <d_type+0xa8>
 8000f6a:	788b      	ldrb	r3, [r1, #2]
 8000f6c:	2b5f      	cmp	r3, #95	@ 0x5f
 8000f6e:	f000 819e 	beq.w	80012ae <d_type+0x78a>
 8000f72:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000f76:	4293      	cmp	r3, r2
 8000f78:	daa1      	bge.n	8000ebe <d_type+0x39a>
 8000f7a:	6922      	ldr	r2, [r4, #16]
 8000f7c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8000f80:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8000f84:	3301      	adds	r3, #1
 8000f86:	2000      	movs	r0, #0
 8000f88:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8000f8c:	6163      	str	r3, [r4, #20]
 8000f8e:	2343      	movs	r3, #67	@ 0x43
 8000f90:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8000f94:	4620      	mov	r0, r4
 8000f96:	f7ff f9a7 	bl	80002e8 <d_number>
 8000f9a:	60e8      	str	r0, [r5, #12]
 8000f9c:	68e3      	ldr	r3, [r4, #12]
 8000f9e:	781a      	ldrb	r2, [r3, #0]
 8000fa0:	2a5f      	cmp	r2, #95	@ 0x5f
 8000fa2:	d18c      	bne.n	8000ebe <d_type+0x39a>
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	60e3      	str	r3, [r4, #12]
 8000fa8:	4620      	mov	r0, r4
 8000faa:	f7ff fdbb 	bl	8000b24 <d_type>
 8000fae:	462a      	mov	r2, r5
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	212d      	movs	r1, #45	@ 0x2d
 8000fb4:	4620      	mov	r0, r4
 8000fb6:	f7ff f91b 	bl	80001f0 <d_make_comp>
 8000fba:	4605      	mov	r5, r0
 8000fbc:	9000      	str	r0, [sp, #0]
 8000fbe:	e627      	b.n	8000c10 <d_type+0xec>
 8000fc0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000fc4:	4293      	cmp	r3, r2
 8000fc6:	f280 8185 	bge.w	80012d4 <d_type+0x7b0>
 8000fca:	6922      	ldr	r2, [r4, #16]
 8000fcc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8000fd0:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	2500      	movs	r5, #0
 8000fd8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8000fdc:	6163      	str	r3, [r4, #20]
 8000fde:	2327      	movs	r3, #39	@ 0x27
 8000fe0:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8000fe4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8000fe6:	4a88      	ldr	r2, [pc, #544]	@ (8001208 <d_type+0x6e4>)
 8000fe8:	60c2      	str	r2, [r0, #12]
 8000fea:	3307      	adds	r3, #7
 8000fec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000fee:	e5ed      	b.n	8000bcc <d_type+0xa8>
 8000ff0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	f280 816d 	bge.w	80012d4 <d_type+0x7b0>
 8000ffa:	6922      	ldr	r2, [r4, #16]
 8000ffc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001000:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001004:	3301      	adds	r3, #1
 8001006:	2500      	movs	r5, #0
 8001008:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800100c:	6163      	str	r3, [r4, #20]
 800100e:	2327      	movs	r3, #39	@ 0x27
 8001010:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001014:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001016:	4a7d      	ldr	r2, [pc, #500]	@ (800120c <d_type+0x6e8>)
 8001018:	60c2      	str	r2, [r0, #12]
 800101a:	3308      	adds	r3, #8
 800101c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800101e:	e5d5      	b.n	8000bcc <d_type+0xa8>
 8001020:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001024:	4293      	cmp	r3, r2
 8001026:	f280 8155 	bge.w	80012d4 <d_type+0x7b0>
 800102a:	6922      	ldr	r2, [r4, #16]
 800102c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001030:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001034:	3301      	adds	r3, #1
 8001036:	2500      	movs	r5, #0
 8001038:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800103c:	6163      	str	r3, [r4, #20]
 800103e:	2327      	movs	r3, #39	@ 0x27
 8001040:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001044:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001046:	4a72      	ldr	r2, [pc, #456]	@ (8001210 <d_type+0x6ec>)
 8001048:	60c2      	str	r2, [r0, #12]
 800104a:	3304      	adds	r3, #4
 800104c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800104e:	e5bd      	b.n	8000bcc <d_type+0xa8>
 8001050:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001054:	4293      	cmp	r3, r2
 8001056:	f280 813d 	bge.w	80012d4 <d_type+0x7b0>
 800105a:	6922      	ldr	r2, [r4, #16]
 800105c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001060:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001064:	3301      	adds	r3, #1
 8001066:	2500      	movs	r5, #0
 8001068:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800106c:	6163      	str	r3, [r4, #20]
 800106e:	2327      	movs	r3, #39	@ 0x27
 8001070:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001074:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001076:	4a67      	ldr	r2, [pc, #412]	@ (8001214 <d_type+0x6f0>)
 8001078:	60c2      	str	r2, [r0, #12]
 800107a:	3309      	adds	r3, #9
 800107c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800107e:	e5a5      	b.n	8000bcc <d_type+0xa8>
 8001080:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001084:	4293      	cmp	r3, r2
 8001086:	f280 8125 	bge.w	80012d4 <d_type+0x7b0>
 800108a:	6922      	ldr	r2, [r4, #16]
 800108c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001090:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001094:	3301      	adds	r3, #1
 8001096:	2500      	movs	r5, #0
 8001098:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800109c:	6163      	str	r3, [r4, #20]
 800109e:	2327      	movs	r3, #39	@ 0x27
 80010a0:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80010a4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80010a6:	4a5c      	ldr	r2, [pc, #368]	@ (8001218 <d_type+0x6f4>)
 80010a8:	60c2      	str	r2, [r0, #12]
 80010aa:	330a      	adds	r3, #10
 80010ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80010ae:	e58d      	b.n	8000bcc <d_type+0xa8>
 80010b0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80010b4:	4293      	cmp	r3, r2
 80010b6:	f280 810d 	bge.w	80012d4 <d_type+0x7b0>
 80010ba:	6922      	ldr	r2, [r4, #16]
 80010bc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80010c0:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 80010c4:	3301      	adds	r3, #1
 80010c6:	2500      	movs	r5, #0
 80010c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80010cc:	6163      	str	r3, [r4, #20]
 80010ce:	2327      	movs	r3, #39	@ 0x27
 80010d0:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 80010d4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80010d6:	4a51      	ldr	r2, [pc, #324]	@ (800121c <d_type+0x6f8>)
 80010d8:	60c2      	str	r2, [r0, #12]
 80010da:	3309      	adds	r3, #9
 80010dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80010de:	e575      	b.n	8000bcc <d_type+0xa8>
 80010e0:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 80010e4:	4293      	cmp	r3, r2
 80010e6:	f6bf aeea 	bge.w	8000ebe <d_type+0x39a>
 80010ea:	6922      	ldr	r2, [r4, #16]
 80010ec:	494c      	ldr	r1, [pc, #304]	@ (8001220 <d_type+0x6fc>)
 80010ee:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 80010f2:	0085      	lsls	r5, r0, #2
 80010f4:	3301      	adds	r3, #1
 80010f6:	6163      	str	r3, [r4, #20]
 80010f8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80010fc:	2300      	movs	r3, #0
 80010fe:	e9c0 3301 	strd	r3, r3, [r0, #4]
 8001102:	5553      	strb	r3, [r2, r5]
 8001104:	2304      	movs	r3, #4
 8001106:	e9c0 1303 	strd	r1, r3, [r0, #12]
 800110a:	e55f      	b.n	8000bcc <d_type+0xa8>
 800110c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001110:	4293      	cmp	r3, r2
 8001112:	f280 80df 	bge.w	80012d4 <d_type+0x7b0>
 8001116:	6922      	ldr	r2, [r4, #16]
 8001118:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800111c:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001120:	3301      	adds	r3, #1
 8001122:	2500      	movs	r5, #0
 8001124:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8001128:	6163      	str	r3, [r4, #20]
 800112a:	2327      	movs	r3, #39	@ 0x27
 800112c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001130:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001132:	4a3c      	ldr	r2, [pc, #240]	@ (8001224 <d_type+0x700>)
 8001134:	60c2      	str	r2, [r0, #12]
 8001136:	3311      	adds	r3, #17
 8001138:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800113a:	e547      	b.n	8000bcc <d_type+0xa8>
 800113c:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001140:	4293      	cmp	r3, r2
 8001142:	f280 80c7 	bge.w	80012d4 <d_type+0x7b0>
 8001146:	6922      	ldr	r2, [r4, #16]
 8001148:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800114c:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001150:	3301      	adds	r3, #1
 8001152:	2500      	movs	r5, #0
 8001154:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8001158:	6163      	str	r3, [r4, #20]
 800115a:	2327      	movs	r3, #39	@ 0x27
 800115c:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001160:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001162:	4a31      	ldr	r2, [pc, #196]	@ (8001228 <d_type+0x704>)
 8001164:	60c2      	str	r2, [r0, #12]
 8001166:	3308      	adds	r3, #8
 8001168:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800116a:	e52f      	b.n	8000bcc <d_type+0xa8>
 800116c:	4620      	mov	r0, r4
 800116e:	f7ff fcd9 	bl	8000b24 <d_type>
 8001172:	2300      	movs	r3, #0
 8001174:	4602      	mov	r2, r0
 8001176:	214c      	movs	r1, #76	@ 0x4c
 8001178:	4620      	mov	r0, r4
 800117a:	f7ff f839 	bl	80001f0 <d_make_comp>
 800117e:	4605      	mov	r5, r0
 8001180:	9000      	str	r0, [sp, #0]
 8001182:	e545      	b.n	8000c10 <d_type+0xec>
 8001184:	4829      	ldr	r0, [pc, #164]	@ (800122c <d_type+0x708>)
 8001186:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800118a:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 800118e:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8001192:	4283      	cmp	r3, r0
 8001194:	f280 80a1 	bge.w	80012da <d_type+0x7b6>
 8001198:	6926      	ldr	r6, [r4, #16]
 800119a:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 800119e:	eb06 008c 	add.w	r0, r6, ip, lsl #2
 80011a2:	3301      	adds	r3, #1
 80011a4:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80011a8:	6163      	str	r3, [r4, #20]
 80011aa:	2327      	movs	r3, #39	@ 0x27
 80011ac:	f806 302c 	strb.w	r3, [r6, ip, lsl #2]
 80011b0:	60c2      	str	r2, [r0, #12]
 80011b2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80011b4:	6852      	ldr	r2, [r2, #4]
 80011b6:	3101      	adds	r1, #1
 80011b8:	4413      	add	r3, r2
 80011ba:	60e1      	str	r1, [r4, #12]
 80011bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011be:	e505      	b.n	8000bcc <d_type+0xa8>
 80011c0:	2700      	movs	r7, #0
 80011c2:	e63e      	b.n	8000e42 <d_type+0x31e>
 80011c4:	3301      	adds	r3, #1
 80011c6:	60e3      	str	r3, [r4, #12]
 80011c8:	4620      	mov	r0, r4
 80011ca:	f001 fc45 	bl	8002a58 <d_template_args_1>
 80011ce:	462a      	mov	r2, r5
 80011d0:	4603      	mov	r3, r0
 80011d2:	2104      	movs	r1, #4
 80011d4:	4620      	mov	r0, r4
 80011d6:	f7ff f80b 	bl	80001f0 <d_make_comp>
 80011da:	4605      	mov	r5, r0
 80011dc:	e574      	b.n	8000cc8 <d_type+0x1a4>
 80011de:	2301      	movs	r3, #1
 80011e0:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 80011e2:	6323      	str	r3, [r4, #48]	@ 0x30
 80011e4:	4620      	mov	r0, r4
 80011e6:	f000 fbe3 	bl	80019b0 <d_expression_1>
 80011ea:	6325      	str	r5, [r4, #48]	@ 0x30
 80011ec:	4607      	mov	r7, r0
 80011ee:	2800      	cmp	r0, #0
 80011f0:	f43f ae65 	beq.w	8000ebe <d_type+0x39a>
 80011f4:	68e0      	ldr	r0, [r4, #12]
 80011f6:	7802      	ldrb	r2, [r0, #0]
 80011f8:	e621      	b.n	8000e3e <d_type+0x31a>
 80011fa:	bf00      	nop
 80011fc:	080167c4 	.word	0x080167c4
 8001200:	08016f5c 	.word	0x08016f5c
 8001204:	08016f8c 	.word	0x08016f8c
 8001208:	08016774 	.word	0x08016774
 800120c:	08016788 	.word	0x08016788
 8001210:	08016760 	.word	0x08016760
 8001214:	08016724 	.word	0x08016724
 8001218:	0801674c 	.word	0x0801674c
 800121c:	08016738 	.word	0x08016738
 8001220:	08016f84 	.word	0x08016f84
 8001224:	080167b0 	.word	0x080167b0
 8001228:	0801679c 	.word	0x0801679c
 800122c:	0801651c 	.word	0x0801651c
 8001230:	1c73      	adds	r3, r6, #1
 8001232:	60e3      	str	r3, [r4, #12]
 8001234:	4620      	mov	r0, r4
 8001236:	f8d4 9014 	ldr.w	r9, [r4, #20]
 800123a:	f8d4 8020 	ldr.w	r8, [r4, #32]
 800123e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8001240:	f001 fc0a 	bl	8002a58 <d_template_args_1>
 8001244:	68e3      	ldr	r3, [r4, #12]
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b49      	cmp	r3, #73	@ 0x49
 800124a:	d006      	beq.n	800125a <d_type+0x736>
 800124c:	60e6      	str	r6, [r4, #12]
 800124e:	f8c4 9014 	str.w	r9, [r4, #20]
 8001252:	f8c4 8020 	str.w	r8, [r4, #32]
 8001256:	62e7      	str	r7, [r4, #44]	@ 0x2c
 8001258:	e4da      	b.n	8000c10 <d_type+0xec>
 800125a:	2d00      	cmp	r5, #0
 800125c:	f43f ae2f 	beq.w	8000ebe <d_type+0x39a>
 8001260:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8001264:	429a      	cmp	r2, r3
 8001266:	f6bf ae2a 	bge.w	8000ebe <d_type+0x39a>
 800126a:	69e1      	ldr	r1, [r4, #28]
 800126c:	f841 5022 	str.w	r5, [r1, r2, lsl #2]
 8001270:	3201      	adds	r2, #1
 8001272:	4603      	mov	r3, r0
 8001274:	6222      	str	r2, [r4, #32]
 8001276:	e557      	b.n	8000d28 <d_type+0x204>
 8001278:	2810      	cmp	r0, #16
 800127a:	f47f ae20 	bne.w	8000ebe <d_type+0x39a>
 800127e:	e9d4 2105 	ldrd	r2, r1, [r4, #20]
 8001282:	3301      	adds	r3, #1
 8001284:	428a      	cmp	r2, r1
 8001286:	60e3      	str	r3, [r4, #12]
 8001288:	da24      	bge.n	80012d4 <d_type+0x7b0>
 800128a:	6920      	ldr	r0, [r4, #16]
 800128c:	2314      	movs	r3, #20
 800128e:	fb02 f303 	mul.w	r3, r2, r3
 8001292:	18c1      	adds	r1, r0, r3
 8001294:	3201      	adds	r2, #1
 8001296:	2500      	movs	r5, #0
 8001298:	e9c1 5501 	strd	r5, r5, [r1, #4]
 800129c:	6162      	str	r2, [r4, #20]
 800129e:	2227      	movs	r2, #39	@ 0x27
 80012a0:	54c2      	strb	r2, [r0, r3]
 80012a2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80012a4:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <d_type+0x7bc>)
 80012a6:	9100      	str	r1, [sp, #0]
 80012a8:	60ca      	str	r2, [r1, #12]
 80012aa:	330f      	adds	r3, #15
 80012ac:	e645      	b.n	8000f3a <d_type+0x416>
 80012ae:	3103      	adds	r1, #3
 80012b0:	2301      	movs	r3, #1
 80012b2:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 80012b4:	60e1      	str	r1, [r4, #12]
 80012b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80012b8:	4620      	mov	r0, r4
 80012ba:	f000 fb79 	bl	80019b0 <d_expression_1>
 80012be:	6326      	str	r6, [r4, #48]	@ 0x30
 80012c0:	4605      	mov	r5, r0
 80012c2:	2800      	cmp	r0, #0
 80012c4:	f47f ae6a 	bne.w	8000f9c <d_type+0x478>
 80012c8:	e5f9      	b.n	8000ebe <d_type+0x39a>
 80012ca:	4906      	ldr	r1, [pc, #24]	@ (80012e4 <d_type+0x7c0>)
 80012cc:	60e3      	str	r3, [r4, #12]
 80012ce:	a801      	add	r0, sp, #4
 80012d0:	f012 fce0 	bl	8013c94 <siprintf>
 80012d4:	2300      	movs	r3, #0
 80012d6:	68db      	ldr	r3, [r3, #12]
 80012d8:	deff      	udf	#255	@ 0xff
 80012da:	68eb      	ldr	r3, [r5, #12]
 80012dc:	deff      	udf	#255	@ 0xff
 80012de:	bf00      	nop
 80012e0:	080167d8 	.word	0x080167d8
 80012e4:	08016f5c 	.word	0x08016f5c

080012e8 <d_parmlist>:
 80012e8:	b530      	push	{r4, r5, lr}
 80012ea:	4604      	mov	r4, r0
 80012ec:	b083      	sub	sp, #12
 80012ee:	68e2      	ldr	r2, [r4, #12]
 80012f0:	2300      	movs	r3, #0
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	7813      	ldrb	r3, [r2, #0]
 80012f6:	2b4f      	cmp	r3, #79	@ 0x4f
 80012f8:	ad01      	add	r5, sp, #4
 80012fa:	4620      	mov	r0, r4
 80012fc:	d017      	beq.n	800132e <d_parmlist+0x46>
 80012fe:	d81f      	bhi.n	8001340 <d_parmlist+0x58>
 8001300:	2b2e      	cmp	r3, #46	@ 0x2e
 8001302:	d017      	beq.n	8001334 <d_parmlist+0x4c>
 8001304:	2b45      	cmp	r3, #69	@ 0x45
 8001306:	d015      	beq.n	8001334 <d_parmlist+0x4c>
 8001308:	b1a3      	cbz	r3, 8001334 <d_parmlist+0x4c>
 800130a:	f7ff fc0b 	bl	8000b24 <d_type>
 800130e:	4602      	mov	r2, r0
 8001310:	2300      	movs	r3, #0
 8001312:	212e      	movs	r1, #46	@ 0x2e
 8001314:	4620      	mov	r0, r4
 8001316:	b33a      	cbz	r2, 8001368 <d_parmlist+0x80>
 8001318:	f7fe ff6a 	bl	80001f0 <d_make_comp>
 800131c:	6028      	str	r0, [r5, #0]
 800131e:	b318      	cbz	r0, 8001368 <d_parmlist+0x80>
 8001320:	68e2      	ldr	r2, [r4, #12]
 8001322:	7813      	ldrb	r3, [r2, #0]
 8001324:	2b4f      	cmp	r3, #79	@ 0x4f
 8001326:	f100 0510 	add.w	r5, r0, #16
 800132a:	4620      	mov	r0, r4
 800132c:	d1e7      	bne.n	80012fe <d_parmlist+0x16>
 800132e:	7853      	ldrb	r3, [r2, #1]
 8001330:	2b45      	cmp	r3, #69	@ 0x45
 8001332:	d1ea      	bne.n	800130a <d_parmlist+0x22>
 8001334:	9801      	ldr	r0, [sp, #4]
 8001336:	b1b8      	cbz	r0, 8001368 <d_parmlist+0x80>
 8001338:	6903      	ldr	r3, [r0, #16]
 800133a:	b13b      	cbz	r3, 800134c <d_parmlist+0x64>
 800133c:	b003      	add	sp, #12
 800133e:	bd30      	pop	{r4, r5, pc}
 8001340:	2b52      	cmp	r3, #82	@ 0x52
 8001342:	d1e2      	bne.n	800130a <d_parmlist+0x22>
 8001344:	7853      	ldrb	r3, [r2, #1]
 8001346:	2b45      	cmp	r3, #69	@ 0x45
 8001348:	d1df      	bne.n	800130a <d_parmlist+0x22>
 800134a:	e7f3      	b.n	8001334 <d_parmlist+0x4c>
 800134c:	68c2      	ldr	r2, [r0, #12]
 800134e:	7811      	ldrb	r1, [r2, #0]
 8001350:	2927      	cmp	r1, #39	@ 0x27
 8001352:	d1f3      	bne.n	800133c <d_parmlist+0x54>
 8001354:	68d2      	ldr	r2, [r2, #12]
 8001356:	7c11      	ldrb	r1, [r2, #16]
 8001358:	2909      	cmp	r1, #9
 800135a:	d1ef      	bne.n	800133c <d_parmlist+0x54>
 800135c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800135e:	6852      	ldr	r2, [r2, #4]
 8001360:	1a89      	subs	r1, r1, r2
 8001362:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8001364:	60c3      	str	r3, [r0, #12]
 8001366:	e7e9      	b.n	800133c <d_parmlist+0x54>
 8001368:	2000      	movs	r0, #0
 800136a:	b003      	add	sp, #12
 800136c:	bd30      	pop	{r4, r5, pc}
 800136e:	bf00      	nop

08001370 <d_bare_function_type>:
 8001370:	b570      	push	{r4, r5, r6, lr}
 8001372:	68c3      	ldr	r3, [r0, #12]
 8001374:	781a      	ldrb	r2, [r3, #0]
 8001376:	2a4a      	cmp	r2, #74	@ 0x4a
 8001378:	4605      	mov	r5, r0
 800137a:	d01a      	beq.n	80013b2 <d_bare_function_type+0x42>
 800137c:	b181      	cbz	r1, 80013a0 <d_bare_function_type+0x30>
 800137e:	4628      	mov	r0, r5
 8001380:	f7ff fbd0 	bl	8000b24 <d_type>
 8001384:	4604      	mov	r4, r0
 8001386:	b190      	cbz	r0, 80013ae <d_bare_function_type+0x3e>
 8001388:	4628      	mov	r0, r5
 800138a:	f7ff ffad 	bl	80012e8 <d_parmlist>
 800138e:	4603      	mov	r3, r0
 8001390:	b168      	cbz	r0, 80013ae <d_bare_function_type+0x3e>
 8001392:	4622      	mov	r2, r4
 8001394:	4628      	mov	r0, r5
 8001396:	2129      	movs	r1, #41	@ 0x29
 8001398:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800139c:	f7fe bf28 	b.w	80001f0 <d_make_comp>
 80013a0:	4628      	mov	r0, r5
 80013a2:	460c      	mov	r4, r1
 80013a4:	f7ff ffa0 	bl	80012e8 <d_parmlist>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d1f1      	bne.n	8001392 <d_bare_function_type+0x22>
 80013ae:	2000      	movs	r0, #0
 80013b0:	bd70      	pop	{r4, r5, r6, pc}
 80013b2:	3301      	adds	r3, #1
 80013b4:	60c3      	str	r3, [r0, #12]
 80013b6:	e7e2      	b.n	800137e <d_bare_function_type+0xe>

080013b8 <d_function_type>:
 80013b8:	b570      	push	{r4, r5, r6, lr}
 80013ba:	4604      	mov	r4, r0
 80013bc:	6880      	ldr	r0, [r0, #8]
 80013be:	f410 2080 	ands.w	r0, r0, #262144	@ 0x40000
 80013c2:	d10b      	bne.n	80013dc <d_function_type+0x24>
 80013c4:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80013c6:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80013ca:	d806      	bhi.n	80013da <d_function_type+0x22>
 80013cc:	1c51      	adds	r1, r2, #1
 80013ce:	68e3      	ldr	r3, [r4, #12]
 80013d0:	63e1      	str	r1, [r4, #60]	@ 0x3c
 80013d2:	7819      	ldrb	r1, [r3, #0]
 80013d4:	2946      	cmp	r1, #70	@ 0x46
 80013d6:	d007      	beq.n	80013e8 <d_function_type+0x30>
 80013d8:	63e2      	str	r2, [r4, #60]	@ 0x3c
 80013da:	bd70      	pop	{r4, r5, r6, pc}
 80013dc:	68e3      	ldr	r3, [r4, #12]
 80013de:	781a      	ldrb	r2, [r3, #0]
 80013e0:	2a46      	cmp	r2, #70	@ 0x46
 80013e2:	d001      	beq.n	80013e8 <d_function_type+0x30>
 80013e4:	2000      	movs	r0, #0
 80013e6:	bd70      	pop	{r4, r5, r6, pc}
 80013e8:	1c5a      	adds	r2, r3, #1
 80013ea:	60e2      	str	r2, [r4, #12]
 80013ec:	785a      	ldrb	r2, [r3, #1]
 80013ee:	2a59      	cmp	r2, #89	@ 0x59
 80013f0:	bf04      	itt	eq
 80013f2:	3302      	addeq	r3, #2
 80013f4:	60e3      	streq	r3, [r4, #12]
 80013f6:	2101      	movs	r1, #1
 80013f8:	4620      	mov	r0, r4
 80013fa:	f7ff ffb9 	bl	8001370 <d_bare_function_type>
 80013fe:	68e5      	ldr	r5, [r4, #12]
 8001400:	782b      	ldrb	r3, [r5, #0]
 8001402:	2b52      	cmp	r3, #82	@ 0x52
 8001404:	d01a      	beq.n	800143c <d_function_type+0x84>
 8001406:	2b4f      	cmp	r3, #79	@ 0x4f
 8001408:	d00a      	beq.n	8001420 <d_function_type+0x68>
 800140a:	2b45      	cmp	r3, #69	@ 0x45
 800140c:	68a3      	ldr	r3, [r4, #8]
 800140e:	bf06      	itte	eq
 8001410:	3501      	addeq	r5, #1
 8001412:	60e5      	streq	r5, [r4, #12]
 8001414:	2000      	movne	r0, #0
 8001416:	035b      	lsls	r3, r3, #13
 8001418:	d4df      	bmi.n	80013da <d_function_type+0x22>
 800141a:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800141c:	3a01      	subs	r2, #1
 800141e:	e7db      	b.n	80013d8 <d_function_type+0x20>
 8001420:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001422:	2120      	movs	r1, #32
 8001424:	3303      	adds	r3, #3
 8001426:	1c6e      	adds	r6, r5, #1
 8001428:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800142a:	4602      	mov	r2, r0
 800142c:	2300      	movs	r3, #0
 800142e:	60e6      	str	r6, [r4, #12]
 8001430:	4620      	mov	r0, r4
 8001432:	f7fe fedd 	bl	80001f0 <d_make_comp>
 8001436:	786b      	ldrb	r3, [r5, #1]
 8001438:	4635      	mov	r5, r6
 800143a:	e7e6      	b.n	800140a <d_function_type+0x52>
 800143c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800143e:	211f      	movs	r1, #31
 8001440:	3302      	adds	r3, #2
 8001442:	e7f0      	b.n	8001426 <d_function_type+0x6e>

08001444 <d_template_parm>:
 8001444:	68c3      	ldr	r3, [r0, #12]
 8001446:	781a      	ldrb	r2, [r3, #0]
 8001448:	2a54      	cmp	r2, #84	@ 0x54
 800144a:	d142      	bne.n	80014d2 <d_template_parm+0x8e>
 800144c:	b570      	push	{r4, r5, r6, lr}
 800144e:	785a      	ldrb	r2, [r3, #1]
 8001450:	3a6e      	subs	r2, #110	@ 0x6e
 8001452:	4604      	mov	r4, r0
 8001454:	460d      	mov	r5, r1
 8001456:	2a0b      	cmp	r2, #11
 8001458:	d811      	bhi.n	800147e <d_template_parm+0x3a>
 800145a:	e8df f002 	tbb	[pc, r2]
 800145e:	101c      	.short	0x101c
 8001460:	10101006 	.word	0x10101006
 8001464:	1010102a 	.word	0x1010102a
 8001468:	1210      	.short	0x1210
 800146a:	3302      	adds	r3, #2
 800146c:	4629      	mov	r1, r5
 800146e:	60c3      	str	r3, [r0, #12]
 8001470:	f7ff ffe8 	bl	8001444 <d_template_parm>
 8001474:	215b      	movs	r1, #91	@ 0x5b
 8001476:	4602      	mov	r2, r0
 8001478:	b938      	cbnz	r0, 800148a <d_template_parm+0x46>
 800147a:	2301      	movs	r3, #1
 800147c:	602b      	str	r3, [r5, #0]
 800147e:	2000      	movs	r0, #0
 8001480:	bd70      	pop	{r4, r5, r6, pc}
 8001482:	3302      	adds	r3, #2
 8001484:	60c3      	str	r3, [r0, #12]
 8001486:	2158      	movs	r1, #88	@ 0x58
 8001488:	2200      	movs	r2, #0
 800148a:	4620      	mov	r0, r4
 800148c:	2300      	movs	r3, #0
 800148e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8001492:	f7fe bead 	b.w	80001f0 <d_make_comp>
 8001496:	3302      	adds	r3, #2
 8001498:	60c3      	str	r3, [r0, #12]
 800149a:	f7ff fb43 	bl	8000b24 <d_type>
 800149e:	4602      	mov	r2, r0
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d0ea      	beq.n	800147a <d_template_parm+0x36>
 80014a4:	4620      	mov	r0, r4
 80014a6:	2159      	movs	r1, #89	@ 0x59
 80014a8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80014ac:	2300      	movs	r3, #0
 80014ae:	f7fe be9f 	b.w	80001f0 <d_make_comp>
 80014b2:	3302      	adds	r3, #2
 80014b4:	60c3      	str	r3, [r0, #12]
 80014b6:	4629      	mov	r1, r5
 80014b8:	f000 f80e 	bl	80014d8 <d_template_head>
 80014bc:	4602      	mov	r2, r0
 80014be:	2800      	cmp	r0, #0
 80014c0:	d0db      	beq.n	800147a <d_template_parm+0x36>
 80014c2:	68e3      	ldr	r3, [r4, #12]
 80014c4:	7819      	ldrb	r1, [r3, #0]
 80014c6:	2945      	cmp	r1, #69	@ 0x45
 80014c8:	d1d7      	bne.n	800147a <d_template_parm+0x36>
 80014ca:	3301      	adds	r3, #1
 80014cc:	60e3      	str	r3, [r4, #12]
 80014ce:	215a      	movs	r1, #90	@ 0x5a
 80014d0:	e7db      	b.n	800148a <d_template_parm+0x46>
 80014d2:	2000      	movs	r0, #0
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop

080014d8 <d_template_head>:
 80014d8:	b570      	push	{r4, r5, r6, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	2300      	movs	r3, #0
 80014de:	4605      	mov	r5, r0
 80014e0:	460e      	mov	r6, r1
 80014e2:	9301      	str	r3, [sp, #4]
 80014e4:	ac01      	add	r4, sp, #4
 80014e6:	e002      	b.n	80014ee <d_template_head+0x16>
 80014e8:	6023      	str	r3, [r4, #0]
 80014ea:	f103 0410 	add.w	r4, r3, #16
 80014ee:	4631      	mov	r1, r6
 80014f0:	4628      	mov	r0, r5
 80014f2:	f7ff ffa7 	bl	8001444 <d_template_parm>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2800      	cmp	r0, #0
 80014fa:	d1f5      	bne.n	80014e8 <d_template_head+0x10>
 80014fc:	9a01      	ldr	r2, [sp, #4]
 80014fe:	b132      	cbz	r2, 800150e <d_template_head+0x36>
 8001500:	2157      	movs	r1, #87	@ 0x57
 8001502:	4628      	mov	r0, r5
 8001504:	b002      	add	sp, #8
 8001506:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800150a:	f7fe be71 	b.w	80001f0 <d_make_comp>
 800150e:	b002      	add	sp, #8
 8001510:	bd70      	pop	{r4, r5, r6, pc}
 8001512:	bf00      	nop

08001514 <d_operator_name>:
 8001514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001516:	68c3      	ldr	r3, [r0, #12]
 8001518:	781f      	ldrb	r7, [r3, #0]
 800151a:	4606      	mov	r6, r0
 800151c:	b3a7      	cbz	r7, 8001588 <d_operator_name+0x74>
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60c2      	str	r2, [r0, #12]
 8001522:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001526:	781f      	ldrb	r7, [r3, #0]
 8001528:	f1be 0f00 	cmp.w	lr, #0
 800152c:	d12e      	bne.n	800158c <d_operator_name+0x78>
 800152e:	4d38      	ldr	r5, [pc, #224]	@ (8001610 <d_operator_name+0xfc>)
 8001530:	2148      	movs	r1, #72	@ 0x48
 8001532:	2200      	movs	r2, #0
 8001534:	1a8b      	subs	r3, r1, r2
 8001536:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 800153a:	eb02 0363 	add.w	r3, r2, r3, asr #1
 800153e:	0118      	lsls	r0, r3, #4
 8001540:	eb05 1c03 	add.w	ip, r5, r3, lsl #4
 8001544:	582c      	ldr	r4, [r5, r0]
 8001546:	7820      	ldrb	r0, [r4, #0]
 8001548:	42b8      	cmp	r0, r7
 800154a:	d006      	beq.n	800155a <d_operator_name+0x46>
 800154c:	bf94      	ite	ls
 800154e:	1c5a      	addls	r2, r3, #1
 8001550:	4619      	movhi	r1, r3
 8001552:	428a      	cmp	r2, r1
 8001554:	d1ee      	bne.n	8001534 <d_operator_name+0x20>
 8001556:	2000      	movs	r0, #0
 8001558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800155a:	7860      	ldrb	r0, [r4, #1]
 800155c:	4570      	cmp	r0, lr
 800155e:	d1f5      	bne.n	800154c <d_operator_name+0x38>
 8001560:	e9d6 3205 	ldrd	r3, r2, [r6, #20]
 8001564:	4293      	cmp	r3, r2
 8001566:	daf6      	bge.n	8001556 <d_operator_name+0x42>
 8001568:	6932      	ldr	r2, [r6, #16]
 800156a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800156e:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8001572:	3301      	adds	r3, #1
 8001574:	2400      	movs	r4, #0
 8001576:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800157a:	6173      	str	r3, [r6, #20]
 800157c:	2332      	movs	r3, #50	@ 0x32
 800157e:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001582:	f8c0 c00c 	str.w	ip, [r0, #12]
 8001586:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001588:	46be      	mov	lr, r7
 800158a:	e7d0      	b.n	800152e <d_operator_name+0x1a>
 800158c:	1c9a      	adds	r2, r3, #2
 800158e:	60c2      	str	r2, [r0, #12]
 8001590:	2f76      	cmp	r7, #118	@ 0x76
 8001592:	f893 e001 	ldrb.w	lr, [r3, #1]
 8001596:	d11f      	bne.n	80015d8 <d_operator_name+0xc4>
 8001598:	f1ae 0430 	sub.w	r4, lr, #48	@ 0x30
 800159c:	b2e3      	uxtb	r3, r4
 800159e:	2b09      	cmp	r3, #9
 80015a0:	d8c5      	bhi.n	800152e <d_operator_name+0x1a>
 80015a2:	f7ff f95f 	bl	8000864 <d_source_name>
 80015a6:	e9d6 3105 	ldrd	r3, r1, [r6, #20]
 80015aa:	428b      	cmp	r3, r1
 80015ac:	4602      	mov	r2, r0
 80015ae:	dad2      	bge.n	8001556 <d_operator_name+0x42>
 80015b0:	6937      	ldr	r7, [r6, #16]
 80015b2:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80015b6:	eb07 0081 	add.w	r0, r7, r1, lsl #2
 80015ba:	3301      	adds	r3, #1
 80015bc:	2500      	movs	r5, #0
 80015be:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80015c2:	0089      	lsls	r1, r1, #2
 80015c4:	6173      	str	r3, [r6, #20]
 80015c6:	2a00      	cmp	r2, #0
 80015c8:	d0c5      	beq.n	8001556 <d_operator_name+0x42>
 80015ca:	2333      	movs	r3, #51	@ 0x33
 80015cc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80015d0:	547b      	strb	r3, [r7, r1]
 80015d2:	e9c0 4203 	strd	r4, r2, [r0, #12]
 80015d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015d8:	2f63      	cmp	r7, #99	@ 0x63
 80015da:	d1a8      	bne.n	800152e <d_operator_name+0x1a>
 80015dc:	f1be 0f76 	cmp.w	lr, #118	@ 0x76
 80015e0:	d1a5      	bne.n	800152e <d_operator_name+0x1a>
 80015e2:	e9d0 340c 	ldrd	r3, r4, [r0, #48]	@ 0x30
 80015e6:	fab3 f383 	clz	r3, r3
 80015ea:	095b      	lsrs	r3, r3, #5
 80015ec:	6343      	str	r3, [r0, #52]	@ 0x34
 80015ee:	f7ff fa99 	bl	8000b24 <d_type>
 80015f2:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 80015f4:	4602      	mov	r2, r0
 80015f6:	b133      	cbz	r3, 8001606 <d_operator_name+0xf2>
 80015f8:	2300      	movs	r3, #0
 80015fa:	2135      	movs	r1, #53	@ 0x35
 80015fc:	4630      	mov	r0, r6
 80015fe:	f7fe fdf7 	bl	80001f0 <d_make_comp>
 8001602:	6374      	str	r4, [r6, #52]	@ 0x34
 8001604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001606:	2134      	movs	r1, #52	@ 0x34
 8001608:	4630      	mov	r0, r6
 800160a:	f7fe fdf1 	bl	80001f0 <d_make_comp>
 800160e:	e7f8      	b.n	8001602 <d_operator_name+0xee>
 8001610:	080167ec 	.word	0x080167ec

08001614 <d_unqualified_name>:
 8001614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001618:	b084      	sub	sp, #16
 800161a:	460e      	mov	r6, r1
 800161c:	a901      	add	r1, sp, #4
 800161e:	4604      	mov	r4, r0
 8001620:	9201      	str	r2, [sp, #4]
 8001622:	f7ff fa4f 	bl	8000ac4 <d_maybe_module_name>
 8001626:	2800      	cmp	r0, #0
 8001628:	f000 80ec 	beq.w	8001804 <d_unqualified_name+0x1f0>
 800162c:	68e2      	ldr	r2, [r4, #12]
 800162e:	7813      	ldrb	r3, [r2, #0]
 8001630:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8001634:	2909      	cmp	r1, #9
 8001636:	d979      	bls.n	800172c <d_unqualified_name+0x118>
 8001638:	f1a3 0161 	sub.w	r1, r3, #97	@ 0x61
 800163c:	2919      	cmp	r1, #25
 800163e:	d829      	bhi.n	8001694 <d_unqualified_name+0x80>
 8001640:	2b6f      	cmp	r3, #111	@ 0x6f
 8001642:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8001644:	f000 80a1 	beq.w	800178a <d_unqualified_name+0x176>
 8001648:	4620      	mov	r0, r4
 800164a:	f7ff ff63 	bl	8001514 <d_operator_name>
 800164e:	6327      	str	r7, [r4, #48]	@ 0x30
 8001650:	4605      	mov	r5, r0
 8001652:	2800      	cmp	r0, #0
 8001654:	f000 80c8 	beq.w	80017e8 <d_unqualified_name+0x1d4>
 8001658:	7803      	ldrb	r3, [r0, #0]
 800165a:	2b32      	cmp	r3, #50	@ 0x32
 800165c:	d16a      	bne.n	8001734 <d_unqualified_name+0x120>
 800165e:	68c2      	ldr	r2, [r0, #12]
 8001660:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001662:	6891      	ldr	r1, [r2, #8]
 8001664:	6812      	ldr	r2, [r2, #0]
 8001666:	3307      	adds	r3, #7
 8001668:	440b      	add	r3, r1
 800166a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800166c:	7813      	ldrb	r3, [r2, #0]
 800166e:	2b6c      	cmp	r3, #108	@ 0x6c
 8001670:	d160      	bne.n	8001734 <d_unqualified_name+0x120>
 8001672:	7853      	ldrb	r3, [r2, #1]
 8001674:	2b69      	cmp	r3, #105	@ 0x69
 8001676:	d15d      	bne.n	8001734 <d_unqualified_name+0x120>
 8001678:	7893      	ldrb	r3, [r2, #2]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d15a      	bne.n	8001734 <d_unqualified_name+0x120>
 800167e:	4620      	mov	r0, r4
 8001680:	f7ff f8f0 	bl	8000864 <d_source_name>
 8001684:	462a      	mov	r2, r5
 8001686:	4603      	mov	r3, r0
 8001688:	2137      	movs	r1, #55	@ 0x37
 800168a:	4620      	mov	r0, r4
 800168c:	f7fe fdb0 	bl	80001f0 <d_make_comp>
 8001690:	4605      	mov	r5, r0
 8001692:	e04f      	b.n	8001734 <d_unqualified_name+0x120>
 8001694:	2b44      	cmp	r3, #68	@ 0x44
 8001696:	f000 8081 	beq.w	800179c <d_unqualified_name+0x188>
 800169a:	f1a3 0143 	sub.w	r1, r3, #67	@ 0x43
 800169e:	2901      	cmp	r1, #1
 80016a0:	f240 808d 	bls.w	80017be <d_unqualified_name+0x1aa>
 80016a4:	2b4c      	cmp	r3, #76	@ 0x4c
 80016a6:	f000 80a1 	beq.w	80017ec <d_unqualified_name+0x1d8>
 80016aa:	2b55      	cmp	r3, #85	@ 0x55
 80016ac:	f040 80aa 	bne.w	8001804 <d_unqualified_name+0x1f0>
 80016b0:	7853      	ldrb	r3, [r2, #1]
 80016b2:	2b6c      	cmp	r3, #108	@ 0x6c
 80016b4:	f000 80ef 	beq.w	8001896 <d_unqualified_name+0x282>
 80016b8:	2b74      	cmp	r3, #116	@ 0x74
 80016ba:	f040 80a3 	bne.w	8001804 <d_unqualified_name+0x1f0>
 80016be:	1c53      	adds	r3, r2, #1
 80016c0:	60e3      	str	r3, [r4, #12]
 80016c2:	7853      	ldrb	r3, [r2, #1]
 80016c4:	9d01      	ldr	r5, [sp, #4]
 80016c6:	2b74      	cmp	r3, #116	@ 0x74
 80016c8:	f040 808e 	bne.w	80017e8 <d_unqualified_name+0x1d4>
 80016cc:	1c93      	adds	r3, r2, #2
 80016ce:	60e3      	str	r3, [r4, #12]
 80016d0:	7892      	ldrb	r2, [r2, #2]
 80016d2:	2a5f      	cmp	r2, #95	@ 0x5f
 80016d4:	f000 8161 	beq.w	800199a <d_unqualified_name+0x386>
 80016d8:	2a6e      	cmp	r2, #110	@ 0x6e
 80016da:	f000 8162 	beq.w	80019a2 <d_unqualified_name+0x38e>
 80016de:	4620      	mov	r0, r4
 80016e0:	f7fe fe02 	bl	80002e8 <d_number>
 80016e4:	3001      	adds	r0, #1
 80016e6:	d47f      	bmi.n	80017e8 <d_unqualified_name+0x1d4>
 80016e8:	68e3      	ldr	r3, [r4, #12]
 80016ea:	781a      	ldrb	r2, [r3, #0]
 80016ec:	2a5f      	cmp	r2, #95	@ 0x5f
 80016ee:	d17b      	bne.n	80017e8 <d_unqualified_name+0x1d4>
 80016f0:	3301      	adds	r3, #1
 80016f2:	6962      	ldr	r2, [r4, #20]
 80016f4:	60e3      	str	r3, [r4, #12]
 80016f6:	69a3      	ldr	r3, [r4, #24]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	da75      	bge.n	80017e8 <d_unqualified_name+0x1d4>
 80016fc:	6923      	ldr	r3, [r4, #16]
 80016fe:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8001702:	eb03 0581 	add.w	r5, r3, r1, lsl #2
 8001706:	3201      	adds	r2, #1
 8001708:	2700      	movs	r7, #0
 800170a:	e9c5 7701 	strd	r7, r7, [r5, #4]
 800170e:	6162      	str	r2, [r4, #20]
 8001710:	2249      	movs	r2, #73	@ 0x49
 8001712:	f803 2021 	strb.w	r2, [r3, r1, lsl #2]
 8001716:	e9d4 3208 	ldrd	r3, r2, [r4, #32]
 800171a:	4293      	cmp	r3, r2
 800171c:	60e8      	str	r0, [r5, #12]
 800171e:	da63      	bge.n	80017e8 <d_unqualified_name+0x1d4>
 8001720:	69e2      	ldr	r2, [r4, #28]
 8001722:	f842 5023 	str.w	r5, [r2, r3, lsl #2]
 8001726:	3301      	adds	r3, #1
 8001728:	6223      	str	r3, [r4, #32]
 800172a:	e003      	b.n	8001734 <d_unqualified_name+0x120>
 800172c:	4620      	mov	r0, r4
 800172e:	f7ff f899 	bl	8000864 <d_source_name>
 8001732:	4605      	mov	r5, r0
 8001734:	9b01      	ldr	r3, [sp, #4]
 8001736:	b12b      	cbz	r3, 8001744 <d_unqualified_name+0x130>
 8001738:	462a      	mov	r2, r5
 800173a:	2155      	movs	r1, #85	@ 0x55
 800173c:	4620      	mov	r0, r4
 800173e:	f7fe fd57 	bl	80001f0 <d_make_comp>
 8001742:	4605      	mov	r5, r0
 8001744:	68e3      	ldr	r3, [r4, #12]
 8001746:	781a      	ldrb	r2, [r3, #0]
 8001748:	2a42      	cmp	r2, #66	@ 0x42
 800174a:	d00b      	beq.n	8001764 <d_unqualified_name+0x150>
 800174c:	b136      	cbz	r6, 800175c <d_unqualified_name+0x148>
 800174e:	462b      	mov	r3, r5
 8001750:	4632      	mov	r2, r6
 8001752:	2101      	movs	r1, #1
 8001754:	4620      	mov	r0, r4
 8001756:	f7fe fd4b 	bl	80001f0 <d_make_comp>
 800175a:	4605      	mov	r5, r0
 800175c:	4628      	mov	r0, r5
 800175e:	b004      	add	sp, #16
 8001760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001764:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 8001766:	3301      	adds	r3, #1
 8001768:	60e3      	str	r3, [r4, #12]
 800176a:	4620      	mov	r0, r4
 800176c:	f7ff f87a 	bl	8000864 <d_source_name>
 8001770:	462a      	mov	r2, r5
 8001772:	4603      	mov	r3, r0
 8001774:	214d      	movs	r1, #77	@ 0x4d
 8001776:	4620      	mov	r0, r4
 8001778:	f7fe fd3a 	bl	80001f0 <d_make_comp>
 800177c:	68e3      	ldr	r3, [r4, #12]
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	2a42      	cmp	r2, #66	@ 0x42
 8001782:	4605      	mov	r5, r0
 8001784:	d0ef      	beq.n	8001766 <d_unqualified_name+0x152>
 8001786:	62a7      	str	r7, [r4, #40]	@ 0x28
 8001788:	e7e0      	b.n	800174c <d_unqualified_name+0x138>
 800178a:	7853      	ldrb	r3, [r2, #1]
 800178c:	2b6e      	cmp	r3, #110	@ 0x6e
 800178e:	f47f af5b 	bne.w	8001648 <d_unqualified_name+0x34>
 8001792:	3202      	adds	r2, #2
 8001794:	2300      	movs	r3, #0
 8001796:	60e2      	str	r2, [r4, #12]
 8001798:	6323      	str	r3, [r4, #48]	@ 0x30
 800179a:	e755      	b.n	8001648 <d_unqualified_name+0x34>
 800179c:	7853      	ldrb	r3, [r2, #1]
 800179e:	2b43      	cmp	r3, #67	@ 0x43
 80017a0:	d05b      	beq.n	800185a <d_unqualified_name+0x246>
 80017a2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80017a4:	b119      	cbz	r1, 80017ae <d_unqualified_name+0x19a>
 80017a6:	7808      	ldrb	r0, [r1, #0]
 80017a8:	b190      	cbz	r0, 80017d0 <d_unqualified_name+0x1bc>
 80017aa:	2818      	cmp	r0, #24
 80017ac:	d010      	beq.n	80017d0 <d_unqualified_name+0x1bc>
 80017ae:	3b30      	subs	r3, #48	@ 0x30
 80017b0:	2b05      	cmp	r3, #5
 80017b2:	d819      	bhi.n	80017e8 <d_unqualified_name+0x1d4>
 80017b4:	e8df f003 	tbb	[pc, r3]
 80017b8:	184b2845 	.word	0x184b2845
 80017bc:	4e48      	.short	0x4e48
 80017be:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80017c0:	2900      	cmp	r1, #0
 80017c2:	f000 80b1 	beq.w	8001928 <d_unqualified_name+0x314>
 80017c6:	780b      	ldrb	r3, [r1, #0]
 80017c8:	b113      	cbz	r3, 80017d0 <d_unqualified_name+0x1bc>
 80017ca:	2b18      	cmp	r3, #24
 80017cc:	f040 80ac 	bne.w	8001928 <d_unqualified_name+0x314>
 80017d0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80017d2:	6908      	ldr	r0, [r1, #16]
 80017d4:	4403      	add	r3, r0
 80017d6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80017d8:	7813      	ldrb	r3, [r2, #0]
 80017da:	2b43      	cmp	r3, #67	@ 0x43
 80017dc:	f000 80a4 	beq.w	8001928 <d_unqualified_name+0x314>
 80017e0:	2b44      	cmp	r3, #68	@ 0x44
 80017e2:	bf08      	it	eq
 80017e4:	7853      	ldrbeq	r3, [r2, #1]
 80017e6:	d0e2      	beq.n	80017ae <d_unqualified_name+0x19a>
 80017e8:	2500      	movs	r5, #0
 80017ea:	e7a3      	b.n	8001734 <d_unqualified_name+0x120>
 80017ec:	3201      	adds	r2, #1
 80017ee:	60e2      	str	r2, [r4, #12]
 80017f0:	4620      	mov	r0, r4
 80017f2:	f7ff f837 	bl	8000864 <d_source_name>
 80017f6:	4605      	mov	r5, r0
 80017f8:	b120      	cbz	r0, 8001804 <d_unqualified_name+0x1f0>
 80017fa:	4620      	mov	r0, r4
 80017fc:	f7fe fdd2 	bl	80003a4 <d_discriminator>
 8001800:	2800      	cmp	r0, #0
 8001802:	d197      	bne.n	8001734 <d_unqualified_name+0x120>
 8001804:	2500      	movs	r5, #0
 8001806:	e7a9      	b.n	800175c <d_unqualified_name+0x148>
 8001808:	f04f 0c02 	mov.w	ip, #2
 800180c:	3202      	adds	r2, #2
 800180e:	60e2      	str	r2, [r4, #12]
 8001810:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001814:	4293      	cmp	r3, r2
 8001816:	dae7      	bge.n	80017e8 <d_unqualified_name+0x1d4>
 8001818:	6927      	ldr	r7, [r4, #16]
 800181a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800181e:	eb07 0582 	add.w	r5, r7, r2, lsl #2
 8001822:	3301      	adds	r3, #1
 8001824:	2000      	movs	r0, #0
 8001826:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800182a:	0092      	lsls	r2, r2, #2
 800182c:	6163      	str	r3, [r4, #20]
 800182e:	2900      	cmp	r1, #0
 8001830:	d0da      	beq.n	80017e8 <d_unqualified_name+0x1d4>
 8001832:	2308      	movs	r3, #8
 8001834:	e9c5 0001 	strd	r0, r0, [r5, #4]
 8001838:	54bb      	strb	r3, [r7, r2]
 800183a:	f885 c00c 	strb.w	ip, [r5, #12]
 800183e:	6129      	str	r1, [r5, #16]
 8001840:	e778      	b.n	8001734 <d_unqualified_name+0x120>
 8001842:	f04f 0c01 	mov.w	ip, #1
 8001846:	e7e1      	b.n	800180c <d_unqualified_name+0x1f8>
 8001848:	f04f 0c04 	mov.w	ip, #4
 800184c:	e7de      	b.n	800180c <d_unqualified_name+0x1f8>
 800184e:	f04f 0c03 	mov.w	ip, #3
 8001852:	e7db      	b.n	800180c <d_unqualified_name+0x1f8>
 8001854:	f04f 0c05 	mov.w	ip, #5
 8001858:	e7d8      	b.n	800180c <d_unqualified_name+0x1f8>
 800185a:	3202      	adds	r2, #2
 800185c:	60e2      	str	r2, [r4, #12]
 800185e:	2700      	movs	r7, #0
 8001860:	4620      	mov	r0, r4
 8001862:	f7fe ffff 	bl	8000864 <d_source_name>
 8001866:	2300      	movs	r3, #0
 8001868:	4602      	mov	r2, r0
 800186a:	2152      	movs	r1, #82	@ 0x52
 800186c:	4620      	mov	r0, r4
 800186e:	f7fe fcbf 	bl	80001f0 <d_make_comp>
 8001872:	46b8      	mov	r8, r7
 8001874:	4607      	mov	r7, r0
 8001876:	f1b8 0f00 	cmp.w	r8, #0
 800187a:	d00a      	beq.n	8001892 <d_unqualified_name+0x27e>
 800187c:	f8c8 0010 	str.w	r0, [r8, #16]
 8001880:	2f00      	cmp	r7, #0
 8001882:	d0b1      	beq.n	80017e8 <d_unqualified_name+0x1d4>
 8001884:	68e3      	ldr	r3, [r4, #12]
 8001886:	781a      	ldrb	r2, [r3, #0]
 8001888:	2a45      	cmp	r2, #69	@ 0x45
 800188a:	d1e9      	bne.n	8001860 <d_unqualified_name+0x24c>
 800188c:	3301      	adds	r3, #1
 800188e:	60e3      	str	r3, [r4, #12]
 8001890:	e750      	b.n	8001734 <d_unqualified_name+0x120>
 8001892:	4605      	mov	r5, r0
 8001894:	e7f4      	b.n	8001880 <d_unqualified_name+0x26c>
 8001896:	1c53      	adds	r3, r2, #1
 8001898:	60e3      	str	r3, [r4, #12]
 800189a:	7853      	ldrb	r3, [r2, #1]
 800189c:	2b6c      	cmp	r3, #108	@ 0x6c
 800189e:	d1a3      	bne.n	80017e8 <d_unqualified_name+0x1d4>
 80018a0:	3202      	adds	r2, #2
 80018a2:	2300      	movs	r3, #0
 80018a4:	60e2      	str	r2, [r4, #12]
 80018a6:	a903      	add	r1, sp, #12
 80018a8:	4620      	mov	r0, r4
 80018aa:	9303      	str	r3, [sp, #12]
 80018ac:	f7ff fe14 	bl	80014d8 <d_template_head>
 80018b0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80018b4:	4607      	mov	r7, r0
 80018b6:	f1b8 0f00 	cmp.w	r8, #0
 80018ba:	d195      	bne.n	80017e8 <d_unqualified_name+0x1d4>
 80018bc:	4620      	mov	r0, r4
 80018be:	f7ff fd13 	bl	80012e8 <d_parmlist>
 80018c2:	2800      	cmp	r0, #0
 80018c4:	d090      	beq.n	80017e8 <d_unqualified_name+0x1d4>
 80018c6:	2f00      	cmp	r7, #0
 80018c8:	d069      	beq.n	800199e <d_unqualified_name+0x38a>
 80018ca:	6138      	str	r0, [r7, #16]
 80018cc:	68e2      	ldr	r2, [r4, #12]
 80018ce:	7813      	ldrb	r3, [r2, #0]
 80018d0:	2b45      	cmp	r3, #69	@ 0x45
 80018d2:	d189      	bne.n	80017e8 <d_unqualified_name+0x1d4>
 80018d4:	1c53      	adds	r3, r2, #1
 80018d6:	60e3      	str	r3, [r4, #12]
 80018d8:	7852      	ldrb	r2, [r2, #1]
 80018da:	2a5f      	cmp	r2, #95	@ 0x5f
 80018dc:	d00d      	beq.n	80018fa <d_unqualified_name+0x2e6>
 80018de:	2a6e      	cmp	r2, #110	@ 0x6e
 80018e0:	d082      	beq.n	80017e8 <d_unqualified_name+0x1d4>
 80018e2:	4620      	mov	r0, r4
 80018e4:	f7fe fd00 	bl	80002e8 <d_number>
 80018e8:	f110 0801 	adds.w	r8, r0, #1
 80018ec:	f53f af7c 	bmi.w	80017e8 <d_unqualified_name+0x1d4>
 80018f0:	68e3      	ldr	r3, [r4, #12]
 80018f2:	781a      	ldrb	r2, [r3, #0]
 80018f4:	2a5f      	cmp	r2, #95	@ 0x5f
 80018f6:	f47f af77 	bne.w	80017e8 <d_unqualified_name+0x1d4>
 80018fa:	3301      	adds	r3, #1
 80018fc:	60e3      	str	r3, [r4, #12]
 80018fe:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001902:	4293      	cmp	r3, r2
 8001904:	f6bf af70 	bge.w	80017e8 <d_unqualified_name+0x1d4>
 8001908:	6922      	ldr	r2, [r4, #16]
 800190a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800190e:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001912:	3301      	adds	r3, #1
 8001914:	2000      	movs	r0, #0
 8001916:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800191a:	6163      	str	r3, [r4, #20]
 800191c:	2347      	movs	r3, #71	@ 0x47
 800191e:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001922:	e9c5 7803 	strd	r7, r8, [r5, #12]
 8001926:	e705      	b.n	8001734 <d_unqualified_name+0x120>
 8001928:	7853      	ldrb	r3, [r2, #1]
 800192a:	2b49      	cmp	r3, #73	@ 0x49
 800192c:	d024      	beq.n	8001978 <d_unqualified_name+0x364>
 800192e:	f1a3 0031 	sub.w	r0, r3, #49	@ 0x31
 8001932:	2804      	cmp	r0, #4
 8001934:	f63f af58 	bhi.w	80017e8 <d_unqualified_name+0x1d4>
 8001938:	3b30      	subs	r3, #48	@ 0x30
 800193a:	3202      	adds	r2, #2
 800193c:	b2df      	uxtb	r7, r3
 800193e:	60e2      	str	r2, [r4, #12]
 8001940:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001944:	4293      	cmp	r3, r2
 8001946:	f6bf af4f 	bge.w	80017e8 <d_unqualified_name+0x1d4>
 800194a:	f8d4 c010 	ldr.w	ip, [r4, #16]
 800194e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001952:	eb0c 0582 	add.w	r5, ip, r2, lsl #2
 8001956:	3301      	adds	r3, #1
 8001958:	2000      	movs	r0, #0
 800195a:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800195e:	0092      	lsls	r2, r2, #2
 8001960:	6163      	str	r3, [r4, #20]
 8001962:	2900      	cmp	r1, #0
 8001964:	f43f af40 	beq.w	80017e8 <d_unqualified_name+0x1d4>
 8001968:	2307      	movs	r3, #7
 800196a:	e9c5 0001 	strd	r0, r0, [r5, #4]
 800196e:	f80c 3002 	strb.w	r3, [ip, r2]
 8001972:	732f      	strb	r7, [r5, #12]
 8001974:	6129      	str	r1, [r5, #16]
 8001976:	e6dd      	b.n	8001734 <d_unqualified_name+0x120>
 8001978:	1c53      	adds	r3, r2, #1
 800197a:	60e3      	str	r3, [r4, #12]
 800197c:	7893      	ldrb	r3, [r2, #2]
 800197e:	f1a3 0131 	sub.w	r1, r3, #49	@ 0x31
 8001982:	2904      	cmp	r1, #4
 8001984:	f63f af30 	bhi.w	80017e8 <d_unqualified_name+0x1d4>
 8001988:	3203      	adds	r2, #3
 800198a:	3b30      	subs	r3, #48	@ 0x30
 800198c:	60e2      	str	r2, [r4, #12]
 800198e:	4620      	mov	r0, r4
 8001990:	b2df      	uxtb	r7, r3
 8001992:	f7ff f8c7 	bl	8000b24 <d_type>
 8001996:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8001998:	e7d2      	b.n	8001940 <d_unqualified_name+0x32c>
 800199a:	2000      	movs	r0, #0
 800199c:	e6a8      	b.n	80016f0 <d_unqualified_name+0xdc>
 800199e:	4607      	mov	r7, r0
 80019a0:	e794      	b.n	80018cc <d_unqualified_name+0x2b8>
 80019a2:	2d00      	cmp	r5, #0
 80019a4:	f43f aed2 	beq.w	800174c <d_unqualified_name+0x138>
 80019a8:	462b      	mov	r3, r5
 80019aa:	2500      	movs	r5, #0
 80019ac:	e6c4      	b.n	8001738 <d_unqualified_name+0x124>
 80019ae:	bf00      	nop

080019b0 <d_expression_1>:
 80019b0:	68c2      	ldr	r2, [r0, #12]
 80019b2:	7813      	ldrb	r3, [r2, #0]
 80019b4:	2b4c      	cmp	r3, #76	@ 0x4c
 80019b6:	f000 80da 	beq.w	8001b6e <d_expression_1+0x1be>
 80019ba:	2b54      	cmp	r3, #84	@ 0x54
 80019bc:	f000 80d9 	beq.w	8001b72 <d_expression_1+0x1c2>
 80019c0:	2b73      	cmp	r3, #115	@ 0x73
 80019c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80019c6:	4604      	mov	r4, r0
 80019c8:	d024      	beq.n	8001a14 <d_expression_1+0x64>
 80019ca:	2b66      	cmp	r3, #102	@ 0x66
 80019cc:	d05a      	beq.n	8001a84 <d_expression_1+0xd4>
 80019ce:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 80019d2:	2909      	cmp	r1, #9
 80019d4:	d947      	bls.n	8001a66 <d_expression_1+0xb6>
 80019d6:	2b6f      	cmp	r3, #111	@ 0x6f
 80019d8:	d040      	beq.n	8001a5c <d_expression_1+0xac>
 80019da:	2b69      	cmp	r3, #105	@ 0x69
 80019dc:	f040 8238 	bne.w	8001e50 <d_expression_1+0x4a0>
 80019e0:	7853      	ldrb	r3, [r2, #1]
 80019e2:	2b6c      	cmp	r3, #108	@ 0x6c
 80019e4:	d11c      	bne.n	8001a20 <d_expression_1+0x70>
 80019e6:	3202      	adds	r2, #2
 80019e8:	60c2      	str	r2, [r0, #12]
 80019ea:	2500      	movs	r5, #0
 80019ec:	7811      	ldrb	r1, [r2, #0]
 80019ee:	2900      	cmp	r1, #0
 80019f0:	f000 808b 	beq.w	8001b0a <d_expression_1+0x15a>
 80019f4:	7853      	ldrb	r3, [r2, #1]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	f000 8087 	beq.w	8001b0a <d_expression_1+0x15a>
 80019fc:	2145      	movs	r1, #69	@ 0x45
 80019fe:	4620      	mov	r0, r4
 8001a00:	f000 fa48 	bl	8001e94 <d_exprlist>
 8001a04:	462a      	mov	r2, r5
 8001a06:	4603      	mov	r3, r0
 8001a08:	2131      	movs	r1, #49	@ 0x31
 8001a0a:	4620      	mov	r0, r4
 8001a0c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a10:	f7fe bbee 	b.w	80001f0 <d_make_comp>
 8001a14:	7853      	ldrb	r3, [r2, #1]
 8001a16:	2b72      	cmp	r3, #114	@ 0x72
 8001a18:	d079      	beq.n	8001b0e <d_expression_1+0x15e>
 8001a1a:	2b70      	cmp	r3, #112	@ 0x70
 8001a1c:	f000 8143 	beq.w	8001ca6 <d_expression_1+0x2f6>
 8001a20:	4620      	mov	r0, r4
 8001a22:	f7ff fd77 	bl	8001514 <d_operator_name>
 8001a26:	4605      	mov	r5, r0
 8001a28:	2800      	cmp	r0, #0
 8001a2a:	d06e      	beq.n	8001b0a <d_expression_1+0x15a>
 8001a2c:	7803      	ldrb	r3, [r0, #0]
 8001a2e:	2b32      	cmp	r3, #50	@ 0x32
 8001a30:	d057      	beq.n	8001ae2 <d_expression_1+0x132>
 8001a32:	2b33      	cmp	r3, #51	@ 0x33
 8001a34:	f000 809f 	beq.w	8001b76 <d_expression_1+0x1c6>
 8001a38:	2b34      	cmp	r3, #52	@ 0x34
 8001a3a:	d166      	bne.n	8001b0a <d_expression_1+0x15a>
 8001a3c:	68e3      	ldr	r3, [r4, #12]
 8001a3e:	781a      	ldrb	r2, [r3, #0]
 8001a40:	2a5f      	cmp	r2, #95	@ 0x5f
 8001a42:	f000 81e9 	beq.w	8001e18 <d_expression_1+0x468>
 8001a46:	4620      	mov	r0, r4
 8001a48:	f7ff ffb2 	bl	80019b0 <d_expression_1>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	462a      	mov	r2, r5
 8001a50:	4620      	mov	r0, r4
 8001a52:	2137      	movs	r1, #55	@ 0x37
 8001a54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001a58:	f7fe bbca 	b.w	80001f0 <d_make_comp>
 8001a5c:	7853      	ldrb	r3, [r2, #1]
 8001a5e:	2b6e      	cmp	r3, #110	@ 0x6e
 8001a60:	d1de      	bne.n	8001a20 <d_expression_1+0x70>
 8001a62:	3202      	adds	r2, #2
 8001a64:	60c2      	str	r2, [r0, #12]
 8001a66:	2200      	movs	r2, #0
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	f7ff fdd2 	bl	8001614 <d_unqualified_name>
 8001a70:	4605      	mov	r5, r0
 8001a72:	2800      	cmp	r0, #0
 8001a74:	d049      	beq.n	8001b0a <d_expression_1+0x15a>
 8001a76:	68e3      	ldr	r3, [r4, #12]
 8001a78:	781a      	ldrb	r2, [r3, #0]
 8001a7a:	2a49      	cmp	r2, #73	@ 0x49
 8001a7c:	d063      	beq.n	8001b46 <d_expression_1+0x196>
 8001a7e:	4628      	mov	r0, r5
 8001a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a84:	7853      	ldrb	r3, [r2, #1]
 8001a86:	2b70      	cmp	r3, #112	@ 0x70
 8001a88:	d1ca      	bne.n	8001a20 <d_expression_1+0x70>
 8001a8a:	1c93      	adds	r3, r2, #2
 8001a8c:	60c3      	str	r3, [r0, #12]
 8001a8e:	7893      	ldrb	r3, [r2, #2]
 8001a90:	2b54      	cmp	r3, #84	@ 0x54
 8001a92:	f000 8104 	beq.w	8001c9e <d_expression_1+0x2ee>
 8001a96:	2b5f      	cmp	r3, #95	@ 0x5f
 8001a98:	d07d      	beq.n	8001b96 <d_expression_1+0x1e6>
 8001a9a:	2b6e      	cmp	r3, #110	@ 0x6e
 8001a9c:	d035      	beq.n	8001b0a <d_expression_1+0x15a>
 8001a9e:	f7fe fc23 	bl	80002e8 <d_number>
 8001aa2:	1c41      	adds	r1, r0, #1
 8001aa4:	d431      	bmi.n	8001b0a <d_expression_1+0x15a>
 8001aa6:	68e3      	ldr	r3, [r4, #12]
 8001aa8:	781a      	ldrb	r2, [r3, #0]
 8001aaa:	2a5f      	cmp	r2, #95	@ 0x5f
 8001aac:	d12d      	bne.n	8001b0a <d_expression_1+0x15a>
 8001aae:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	4291      	cmp	r1, r2
 8001ab6:	60e3      	str	r3, [r4, #12]
 8001ab8:	d027      	beq.n	8001b0a <d_expression_1+0x15a>
 8001aba:	3002      	adds	r0, #2
 8001abc:	e9d4 3205 	ldrd	r3, r2, [r4, #20]
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	da22      	bge.n	8001b0a <d_expression_1+0x15a>
 8001ac4:	6922      	ldr	r2, [r4, #16]
 8001ac6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8001aca:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8001ace:	3301      	adds	r3, #1
 8001ad0:	2600      	movs	r6, #0
 8001ad2:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8001ad6:	6163      	str	r3, [r4, #20]
 8001ad8:	2306      	movs	r3, #6
 8001ada:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
 8001ade:	60e8      	str	r0, [r5, #12]
 8001ae0:	e7cd      	b.n	8001a7e <d_expression_1+0xce>
 8001ae2:	68c1      	ldr	r1, [r0, #12]
 8001ae4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ae6:	688a      	ldr	r2, [r1, #8]
 8001ae8:	680e      	ldr	r6, [r1, #0]
 8001aea:	3a02      	subs	r2, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001af0:	7833      	ldrb	r3, [r6, #0]
 8001af2:	2b73      	cmp	r3, #115	@ 0x73
 8001af4:	d134      	bne.n	8001b60 <d_expression_1+0x1b0>
 8001af6:	7872      	ldrb	r2, [r6, #1]
 8001af8:	2a74      	cmp	r2, #116	@ 0x74
 8001afa:	d131      	bne.n	8001b60 <d_expression_1+0x1b0>
 8001afc:	78b2      	ldrb	r2, [r6, #2]
 8001afe:	bb7a      	cbnz	r2, 8001b60 <d_expression_1+0x1b0>
 8001b00:	4620      	mov	r0, r4
 8001b02:	f7ff f80f 	bl	8000b24 <d_type>
 8001b06:	4603      	mov	r3, r0
 8001b08:	e7a1      	b.n	8001a4e <d_expression_1+0x9e>
 8001b0a:	2500      	movs	r5, #0
 8001b0c:	e7b7      	b.n	8001a7e <d_expression_1+0xce>
 8001b0e:	1c93      	adds	r3, r2, #2
 8001b10:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8001b12:	60c3      	str	r3, [r0, #12]
 8001b14:	7893      	ldrb	r3, [r2, #2]
 8001b16:	b149      	cbz	r1, 8001b2c <d_expression_1+0x17c>
 8001b18:	2b55      	cmp	r3, #85	@ 0x55
 8001b1a:	f200 814f 	bhi.w	8001dbc <d_expression_1+0x40c>
 8001b1e:	2b42      	cmp	r3, #66	@ 0x42
 8001b20:	f200 8134 	bhi.w	8001d8c <d_expression_1+0x3dc>
 8001b24:	3b30      	subs	r3, #48	@ 0x30
 8001b26:	2b09      	cmp	r3, #9
 8001b28:	f240 8138 	bls.w	8001d9c <d_expression_1+0x3ec>
 8001b2c:	4620      	mov	r0, r4
 8001b2e:	f7fe fff9 	bl	8000b24 <d_type>
 8001b32:	4601      	mov	r1, r0
 8001b34:	2200      	movs	r2, #0
 8001b36:	4620      	mov	r0, r4
 8001b38:	f7ff fd6c 	bl	8001614 <d_unqualified_name>
 8001b3c:	68e3      	ldr	r3, [r4, #12]
 8001b3e:	781a      	ldrb	r2, [r3, #0]
 8001b40:	2a49      	cmp	r2, #73	@ 0x49
 8001b42:	4605      	mov	r5, r0
 8001b44:	d19b      	bne.n	8001a7e <d_expression_1+0xce>
 8001b46:	3301      	adds	r3, #1
 8001b48:	60e3      	str	r3, [r4, #12]
 8001b4a:	4620      	mov	r0, r4
 8001b4c:	f000 ff84 	bl	8002a58 <d_template_args_1>
 8001b50:	462a      	mov	r2, r5
 8001b52:	4603      	mov	r3, r0
 8001b54:	2104      	movs	r1, #4
 8001b56:	4620      	mov	r0, r4
 8001b58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b5c:	f7fe bb48 	b.w	80001f0 <d_make_comp>
 8001b60:	68cf      	ldr	r7, [r1, #12]
 8001b62:	2f03      	cmp	r7, #3
 8001b64:	d8d1      	bhi.n	8001b0a <d_expression_1+0x15a>
 8001b66:	e8df f007 	tbb	[pc, r7]
 8001b6a:	1a0e      	.short	0x1a0e
 8001b6c:	3861      	.short	0x3861
 8001b6e:	f000 bebb 	b.w	80028e8 <d_expr_primary>
 8001b72:	f7fe be07 	b.w	8000784 <d_template_param>
 8001b76:	68c3      	ldr	r3, [r0, #12]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	f43f af64 	beq.w	8001a46 <d_expression_1+0x96>
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d0c3      	beq.n	8001b0a <d_expression_1+0x15a>
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1c1      	bne.n	8001b0a <d_expression_1+0x15a>
 8001b86:	462a      	mov	r2, r5
 8001b88:	4620      	mov	r0, r4
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001b90:	2136      	movs	r1, #54	@ 0x36
 8001b92:	f7fe bb2d 	b.w	80001f0 <d_make_comp>
 8001b96:	3203      	adds	r2, #3
 8001b98:	60c2      	str	r2, [r0, #12]
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	e78e      	b.n	8001abc <d_expression_1+0x10c>
 8001b9e:	7832      	ldrb	r2, [r6, #0]
 8001ba0:	2a70      	cmp	r2, #112	@ 0x70
 8001ba2:	f000 80e6 	beq.w	8001d72 <d_expression_1+0x3c2>
 8001ba6:	2a6d      	cmp	r2, #109	@ 0x6d
 8001ba8:	f000 80e3 	beq.w	8001d72 <d_expression_1+0x3c2>
 8001bac:	2700      	movs	r7, #0
 8001bae:	2b73      	cmp	r3, #115	@ 0x73
 8001bb0:	d170      	bne.n	8001c94 <d_expression_1+0x2e4>
 8001bb2:	7873      	ldrb	r3, [r6, #1]
 8001bb4:	2b50      	cmp	r3, #80	@ 0x50
 8001bb6:	d16d      	bne.n	8001c94 <d_expression_1+0x2e4>
 8001bb8:	78b3      	ldrb	r3, [r6, #2]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d16a      	bne.n	8001c94 <d_expression_1+0x2e4>
 8001bbe:	4620      	mov	r0, r4
 8001bc0:	f000 ff4a 	bl	8002a58 <d_template_args_1>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2f00      	cmp	r7, #0
 8001bc8:	f43f af41 	beq.w	8001a4e <d_expression_1+0x9e>
 8001bcc:	461a      	mov	r2, r3
 8001bce:	2139      	movs	r1, #57	@ 0x39
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	f7fe fb0d 	bl	80001f0 <d_make_comp>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	e739      	b.n	8001a4e <d_expression_1+0x9e>
 8001bda:	2b71      	cmp	r3, #113	@ 0x71
 8001bdc:	d16f      	bne.n	8001cbe <d_expression_1+0x30e>
 8001bde:	7872      	ldrb	r2, [r6, #1]
 8001be0:	2a75      	cmp	r2, #117	@ 0x75
 8001be2:	d16c      	bne.n	8001cbe <d_expression_1+0x30e>
 8001be4:	78b2      	ldrb	r2, [r6, #2]
 8001be6:	2a00      	cmp	r2, #0
 8001be8:	d169      	bne.n	8001cbe <d_expression_1+0x30e>
 8001bea:	4620      	mov	r0, r4
 8001bec:	f7ff fee0 	bl	80019b0 <d_expression_1>
 8001bf0:	4606      	mov	r6, r0
 8001bf2:	4620      	mov	r0, r4
 8001bf4:	f7ff fedc 	bl	80019b0 <d_expression_1>
 8001bf8:	4607      	mov	r7, r0
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	f7ff fed8 	bl	80019b0 <d_expression_1>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2800      	cmp	r0, #0
 8001c04:	d081      	beq.n	8001b0a <d_expression_1+0x15a>
 8001c06:	463a      	mov	r2, r7
 8001c08:	213c      	movs	r1, #60	@ 0x3c
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f7fe faf0 	bl	80001f0 <d_make_comp>
 8001c10:	4632      	mov	r2, r6
 8001c12:	4603      	mov	r3, r0
 8001c14:	213b      	movs	r1, #59	@ 0x3b
 8001c16:	4620      	mov	r0, r4
 8001c18:	f7fe faea 	bl	80001f0 <d_make_comp>
 8001c1c:	462a      	mov	r2, r5
 8001c1e:	4603      	mov	r3, r0
 8001c20:	213a      	movs	r1, #58	@ 0x3a
 8001c22:	4620      	mov	r0, r4
 8001c24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c28:	f7fe bae2 	b.w	80001f0 <d_make_comp>
 8001c2c:	7871      	ldrb	r1, [r6, #1]
 8001c2e:	7832      	ldrb	r2, [r6, #0]
 8001c30:	2963      	cmp	r1, #99	@ 0x63
 8001c32:	f000 80c8 	beq.w	8001dc6 <d_expression_1+0x416>
 8001c36:	2a66      	cmp	r2, #102	@ 0x66
 8001c38:	f000 80e9 	beq.w	8001e0e <d_expression_1+0x45e>
 8001c3c:	2b64      	cmp	r3, #100	@ 0x64
 8001c3e:	f040 80dd 	bne.w	8001dfc <d_expression_1+0x44c>
 8001c42:	7873      	ldrb	r3, [r6, #1]
 8001c44:	2b69      	cmp	r3, #105	@ 0x69
 8001c46:	f040 80d9 	bne.w	8001dfc <d_expression_1+0x44c>
 8001c4a:	78b2      	ldrb	r2, [r6, #2]
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	f040 80d5 	bne.w	8001dfc <d_expression_1+0x44c>
 8001c52:	4611      	mov	r1, r2
 8001c54:	4620      	mov	r0, r4
 8001c56:	f7ff fcdd 	bl	8001614 <d_unqualified_name>
 8001c5a:	4607      	mov	r7, r0
 8001c5c:	7833      	ldrb	r3, [r6, #0]
 8001c5e:	2b63      	cmp	r3, #99	@ 0x63
 8001c60:	d15f      	bne.n	8001d22 <d_expression_1+0x372>
 8001c62:	7872      	ldrb	r2, [r6, #1]
 8001c64:	2a6c      	cmp	r2, #108	@ 0x6c
 8001c66:	d15c      	bne.n	8001d22 <d_expression_1+0x372>
 8001c68:	78b2      	ldrb	r2, [r6, #2]
 8001c6a:	2a00      	cmp	r2, #0
 8001c6c:	d159      	bne.n	8001d22 <d_expression_1+0x372>
 8001c6e:	2145      	movs	r1, #69	@ 0x45
 8001c70:	4620      	mov	r0, r4
 8001c72:	f000 f90f 	bl	8001e94 <d_exprlist>
 8001c76:	4606      	mov	r6, r0
 8001c78:	4633      	mov	r3, r6
 8001c7a:	463a      	mov	r2, r7
 8001c7c:	2139      	movs	r1, #57	@ 0x39
 8001c7e:	4620      	mov	r0, r4
 8001c80:	f7fe fab6 	bl	80001f0 <d_make_comp>
 8001c84:	462a      	mov	r2, r5
 8001c86:	4603      	mov	r3, r0
 8001c88:	2138      	movs	r1, #56	@ 0x38
 8001c8a:	4620      	mov	r0, r4
 8001c8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001c90:	f7fe baae 	b.w	80001f0 <d_make_comp>
 8001c94:	4620      	mov	r0, r4
 8001c96:	f7ff fe8b 	bl	80019b0 <d_expression_1>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	e793      	b.n	8001bc6 <d_expression_1+0x216>
 8001c9e:	3203      	adds	r2, #3
 8001ca0:	60c2      	str	r2, [r0, #12]
 8001ca2:	2000      	movs	r0, #0
 8001ca4:	e70a      	b.n	8001abc <d_expression_1+0x10c>
 8001ca6:	3202      	adds	r2, #2
 8001ca8:	60c2      	str	r2, [r0, #12]
 8001caa:	f7ff fe81 	bl	80019b0 <d_expression_1>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	214c      	movs	r1, #76	@ 0x4c
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001cba:	f7fe ba99 	b.w	80001f0 <d_make_comp>
 8001cbe:	2b64      	cmp	r3, #100	@ 0x64
 8001cc0:	d105      	bne.n	8001cce <d_expression_1+0x31e>
 8001cc2:	7873      	ldrb	r3, [r6, #1]
 8001cc4:	2b58      	cmp	r3, #88	@ 0x58
 8001cc6:	d102      	bne.n	8001cce <d_expression_1+0x31e>
 8001cc8:	78b3      	ldrb	r3, [r6, #2]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d08d      	beq.n	8001bea <d_expression_1+0x23a>
 8001cce:	7833      	ldrb	r3, [r6, #0]
 8001cd0:	2b66      	cmp	r3, #102	@ 0x66
 8001cd2:	f000 80a9 	beq.w	8001e28 <d_expression_1+0x478>
 8001cd6:	2b6e      	cmp	r3, #110	@ 0x6e
 8001cd8:	f47f af17 	bne.w	8001b0a <d_expression_1+0x15a>
 8001cdc:	7873      	ldrb	r3, [r6, #1]
 8001cde:	2b77      	cmp	r3, #119	@ 0x77
 8001ce0:	d002      	beq.n	8001ce8 <d_expression_1+0x338>
 8001ce2:	2b61      	cmp	r3, #97	@ 0x61
 8001ce4:	f47f af11 	bne.w	8001b0a <d_expression_1+0x15a>
 8001ce8:	215f      	movs	r1, #95	@ 0x5f
 8001cea:	4620      	mov	r0, r4
 8001cec:	f000 f8d2 	bl	8001e94 <d_exprlist>
 8001cf0:	4606      	mov	r6, r0
 8001cf2:	4620      	mov	r0, r4
 8001cf4:	f7fe ff16 	bl	8000b24 <d_type>
 8001cf8:	68e3      	ldr	r3, [r4, #12]
 8001cfa:	781a      	ldrb	r2, [r3, #0]
 8001cfc:	2a45      	cmp	r2, #69	@ 0x45
 8001cfe:	4607      	mov	r7, r0
 8001d00:	f000 80a2 	beq.w	8001e48 <d_expression_1+0x498>
 8001d04:	2a70      	cmp	r2, #112	@ 0x70
 8001d06:	f000 8093 	beq.w	8001e30 <d_expression_1+0x480>
 8001d0a:	2a69      	cmp	r2, #105	@ 0x69
 8001d0c:	f47f aefd 	bne.w	8001b0a <d_expression_1+0x15a>
 8001d10:	785b      	ldrb	r3, [r3, #1]
 8001d12:	2b6c      	cmp	r3, #108	@ 0x6c
 8001d14:	f47f aef9 	bne.w	8001b0a <d_expression_1+0x15a>
 8001d18:	4620      	mov	r0, r4
 8001d1a:	f7ff fe49 	bl	80019b0 <d_expression_1>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	e771      	b.n	8001c06 <d_expression_1+0x256>
 8001d22:	2b64      	cmp	r3, #100	@ 0x64
 8001d24:	d15d      	bne.n	8001de2 <d_expression_1+0x432>
 8001d26:	7872      	ldrb	r2, [r6, #1]
 8001d28:	2a74      	cmp	r2, #116	@ 0x74
 8001d2a:	d15a      	bne.n	8001de2 <d_expression_1+0x432>
 8001d2c:	78b2      	ldrb	r2, [r6, #2]
 8001d2e:	2a00      	cmp	r2, #0
 8001d30:	d157      	bne.n	8001de2 <d_expression_1+0x432>
 8001d32:	68e3      	ldr	r3, [r4, #12]
 8001d34:	781a      	ldrb	r2, [r3, #0]
 8001d36:	2a67      	cmp	r2, #103	@ 0x67
 8001d38:	d065      	beq.n	8001e06 <d_expression_1+0x456>
 8001d3a:	2a73      	cmp	r2, #115	@ 0x73
 8001d3c:	d102      	bne.n	8001d44 <d_expression_1+0x394>
 8001d3e:	785b      	ldrb	r3, [r3, #1]
 8001d40:	2b72      	cmp	r3, #114	@ 0x72
 8001d42:	d056      	beq.n	8001df2 <d_expression_1+0x442>
 8001d44:	2200      	movs	r2, #0
 8001d46:	4611      	mov	r1, r2
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f7ff fc63 	bl	8001614 <d_unqualified_name>
 8001d4e:	68e3      	ldr	r3, [r4, #12]
 8001d50:	781a      	ldrb	r2, [r3, #0]
 8001d52:	2a49      	cmp	r2, #73	@ 0x49
 8001d54:	4606      	mov	r6, r0
 8001d56:	d18f      	bne.n	8001c78 <d_expression_1+0x2c8>
 8001d58:	3301      	adds	r3, #1
 8001d5a:	60e3      	str	r3, [r4, #12]
 8001d5c:	4620      	mov	r0, r4
 8001d5e:	f000 fe7b 	bl	8002a58 <d_template_args_1>
 8001d62:	4632      	mov	r2, r6
 8001d64:	4603      	mov	r3, r0
 8001d66:	2104      	movs	r1, #4
 8001d68:	4620      	mov	r0, r4
 8001d6a:	f7fe fa41 	bl	80001f0 <d_make_comp>
 8001d6e:	4606      	mov	r6, r0
 8001d70:	e782      	b.n	8001c78 <d_expression_1+0x2c8>
 8001d72:	7871      	ldrb	r1, [r6, #1]
 8001d74:	4291      	cmp	r1, r2
 8001d76:	f47f af19 	bne.w	8001bac <d_expression_1+0x1fc>
 8001d7a:	68e2      	ldr	r2, [r4, #12]
 8001d7c:	7811      	ldrb	r1, [r2, #0]
 8001d7e:	295f      	cmp	r1, #95	@ 0x5f
 8001d80:	f47f af15 	bne.w	8001bae <d_expression_1+0x1fe>
 8001d84:	3201      	adds	r2, #1
 8001d86:	60e2      	str	r2, [r4, #12]
 8001d88:	7833      	ldrb	r3, [r6, #0]
 8001d8a:	e70f      	b.n	8001bac <d_expression_1+0x1fc>
 8001d8c:	4a40      	ldr	r2, [pc, #256]	@ (8001e90 <d_expression_1+0x4e0>)
 8001d8e:	3b43      	subs	r3, #67	@ 0x43
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	fa22 f303 	lsr.w	r3, r2, r3
 8001d96:	07db      	lsls	r3, r3, #31
 8001d98:	f57f aec8 	bpl.w	8001b2c <d_expression_1+0x17c>
 8001d9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001da0:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001da2:	2100      	movs	r1, #0
 8001da4:	4620      	mov	r0, r4
 8001da6:	f000 fe89 	bl	8002abc <d_prefix>
 8001daa:	68e3      	ldr	r3, [r4, #12]
 8001dac:	781a      	ldrb	r2, [r3, #0]
 8001dae:	2a45      	cmp	r2, #69	@ 0x45
 8001db0:	4601      	mov	r1, r0
 8001db2:	f47f aebf 	bne.w	8001b34 <d_expression_1+0x184>
 8001db6:	3301      	adds	r3, #1
 8001db8:	60e3      	str	r3, [r4, #12]
 8001dba:	e6bb      	b.n	8001b34 <d_expression_1+0x184>
 8001dbc:	3b61      	subs	r3, #97	@ 0x61
 8001dbe:	2b19      	cmp	r3, #25
 8001dc0:	f63f aeb4 	bhi.w	8001b2c <d_expression_1+0x17c>
 8001dc4:	e7ea      	b.n	8001d9c <d_expression_1+0x3ec>
 8001dc6:	f1a2 0172 	sub.w	r1, r2, #114	@ 0x72
 8001dca:	2901      	cmp	r1, #1
 8001dcc:	d904      	bls.n	8001dd8 <d_expression_1+0x428>
 8001dce:	f1a2 0163 	sub.w	r1, r2, #99	@ 0x63
 8001dd2:	2901      	cmp	r1, #1
 8001dd4:	f63f af2f 	bhi.w	8001c36 <d_expression_1+0x286>
 8001dd8:	4620      	mov	r0, r4
 8001dda:	f7fe fea3 	bl	8000b24 <d_type>
 8001dde:	4607      	mov	r7, r0
 8001de0:	e73c      	b.n	8001c5c <d_expression_1+0x2ac>
 8001de2:	2b70      	cmp	r3, #112	@ 0x70
 8001de4:	d105      	bne.n	8001df2 <d_expression_1+0x442>
 8001de6:	7873      	ldrb	r3, [r6, #1]
 8001de8:	2b74      	cmp	r3, #116	@ 0x74
 8001dea:	d102      	bne.n	8001df2 <d_expression_1+0x442>
 8001dec:	78b3      	ldrb	r3, [r6, #2]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d09f      	beq.n	8001d32 <d_expression_1+0x382>
 8001df2:	4620      	mov	r0, r4
 8001df4:	f7ff fddc 	bl	80019b0 <d_expression_1>
 8001df8:	4606      	mov	r6, r0
 8001dfa:	e73d      	b.n	8001c78 <d_expression_1+0x2c8>
 8001dfc:	4620      	mov	r0, r4
 8001dfe:	f7ff fdd7 	bl	80019b0 <d_expression_1>
 8001e02:	4607      	mov	r7, r0
 8001e04:	e72a      	b.n	8001c5c <d_expression_1+0x2ac>
 8001e06:	785b      	ldrb	r3, [r3, #1]
 8001e08:	2b73      	cmp	r3, #115	@ 0x73
 8001e0a:	d19b      	bne.n	8001d44 <d_expression_1+0x394>
 8001e0c:	e7f1      	b.n	8001df2 <d_expression_1+0x442>
 8001e0e:	4620      	mov	r0, r4
 8001e10:	f7ff fb80 	bl	8001514 <d_operator_name>
 8001e14:	4607      	mov	r7, r0
 8001e16:	e721      	b.n	8001c5c <d_expression_1+0x2ac>
 8001e18:	3301      	adds	r3, #1
 8001e1a:	60e3      	str	r3, [r4, #12]
 8001e1c:	2145      	movs	r1, #69	@ 0x45
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f000 f838 	bl	8001e94 <d_exprlist>
 8001e24:	4603      	mov	r3, r0
 8001e26:	e612      	b.n	8001a4e <d_expression_1+0x9e>
 8001e28:	4620      	mov	r0, r4
 8001e2a:	f7ff fb73 	bl	8001514 <d_operator_name>
 8001e2e:	e6df      	b.n	8001bf0 <d_expression_1+0x240>
 8001e30:	785a      	ldrb	r2, [r3, #1]
 8001e32:	2a69      	cmp	r2, #105	@ 0x69
 8001e34:	f47f ae69 	bne.w	8001b0a <d_expression_1+0x15a>
 8001e38:	3302      	adds	r3, #2
 8001e3a:	60e3      	str	r3, [r4, #12]
 8001e3c:	2145      	movs	r1, #69	@ 0x45
 8001e3e:	4620      	mov	r0, r4
 8001e40:	f000 f828 	bl	8001e94 <d_exprlist>
 8001e44:	4603      	mov	r3, r0
 8001e46:	e6de      	b.n	8001c06 <d_expression_1+0x256>
 8001e48:	3301      	adds	r3, #1
 8001e4a:	60e3      	str	r3, [r4, #12]
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	e6da      	b.n	8001c06 <d_expression_1+0x256>
 8001e50:	2b74      	cmp	r3, #116	@ 0x74
 8001e52:	d012      	beq.n	8001e7a <d_expression_1+0x4ca>
 8001e54:	2b75      	cmp	r3, #117	@ 0x75
 8001e56:	f47f ade3 	bne.w	8001a20 <d_expression_1+0x70>
 8001e5a:	3201      	adds	r2, #1
 8001e5c:	60c2      	str	r2, [r0, #12]
 8001e5e:	f7fe fd01 	bl	8000864 <d_source_name>
 8001e62:	4605      	mov	r5, r0
 8001e64:	4620      	mov	r0, r4
 8001e66:	f000 fdf7 	bl	8002a58 <d_template_args_1>
 8001e6a:	462a      	mov	r2, r5
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	213f      	movs	r1, #63	@ 0x3f
 8001e70:	4620      	mov	r0, r4
 8001e72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e76:	f7fe b9bb 	b.w	80001f0 <d_make_comp>
 8001e7a:	7853      	ldrb	r3, [r2, #1]
 8001e7c:	2b6c      	cmp	r3, #108	@ 0x6c
 8001e7e:	f47f adcf 	bne.w	8001a20 <d_expression_1+0x70>
 8001e82:	3202      	adds	r2, #2
 8001e84:	60c2      	str	r2, [r0, #12]
 8001e86:	f7fe fe4d 	bl	8000b24 <d_type>
 8001e8a:	68e2      	ldr	r2, [r4, #12]
 8001e8c:	4605      	mov	r5, r0
 8001e8e:	e5ad      	b.n	80019ec <d_expression_1+0x3c>
 8001e90:	00040201 	.word	0x00040201

08001e94 <d_exprlist>:
 8001e94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e98:	68c2      	ldr	r2, [r0, #12]
 8001e9a:	460e      	mov	r6, r1
 8001e9c:	7811      	ldrb	r1, [r2, #0]
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	42b1      	cmp	r1, r6
 8001ea4:	4604      	mov	r4, r0
 8001ea6:	9301      	str	r3, [sp, #4]
 8001ea8:	d024      	beq.n	8001ef4 <d_exprlist+0x60>
 8001eaa:	ad01      	add	r5, sp, #4
 8001eac:	2701      	movs	r7, #1
 8001eae:	e009      	b.n	8001ec4 <d_exprlist+0x30>
 8001eb0:	f7fe f99e 	bl	80001f0 <d_make_comp>
 8001eb4:	6028      	str	r0, [r5, #0]
 8001eb6:	f100 0510 	add.w	r5, r0, #16
 8001eba:	b188      	cbz	r0, 8001ee0 <d_exprlist+0x4c>
 8001ebc:	68e3      	ldr	r3, [r4, #12]
 8001ebe:	781a      	ldrb	r2, [r3, #0]
 8001ec0:	42b2      	cmp	r2, r6
 8001ec2:	d011      	beq.n	8001ee8 <d_exprlist+0x54>
 8001ec4:	f8d4 8030 	ldr.w	r8, [r4, #48]	@ 0x30
 8001ec8:	6327      	str	r7, [r4, #48]	@ 0x30
 8001eca:	4620      	mov	r0, r4
 8001ecc:	f7ff fd70 	bl	80019b0 <d_expression_1>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	212e      	movs	r1, #46	@ 0x2e
 8001ed6:	4620      	mov	r0, r4
 8001ed8:	f8c4 8030 	str.w	r8, [r4, #48]	@ 0x30
 8001edc:	2a00      	cmp	r2, #0
 8001ede:	d1e7      	bne.n	8001eb0 <d_exprlist+0x1c>
 8001ee0:	2000      	movs	r0, #0
 8001ee2:	b002      	add	sp, #8
 8001ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ee8:	9801      	ldr	r0, [sp, #4]
 8001eea:	3301      	adds	r3, #1
 8001eec:	60e3      	str	r3, [r4, #12]
 8001eee:	b002      	add	sp, #8
 8001ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ef4:	3201      	adds	r2, #1
 8001ef6:	60c2      	str	r2, [r0, #12]
 8001ef8:	212e      	movs	r1, #46	@ 0x2e
 8001efa:	461a      	mov	r2, r3
 8001efc:	b002      	add	sp, #8
 8001efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001f02:	f7fe b975 	b.w	80001f0 <d_make_comp>
 8001f06:	bf00      	nop

08001f08 <d_cv_qualifiers>:
 8001f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f0c:	4691      	mov	r9, r2
 8001f0e:	f009 0301 	and.w	r3, r9, #1
 8001f12:	68c2      	ldr	r2, [r0, #12]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	460f      	mov	r7, r1
 8001f18:	b083      	sub	sp, #12
 8001f1a:	7811      	ldrb	r1, [r2, #0]
 8001f1c:	4604      	mov	r4, r0
 8001f1e:	bf15      	itete	ne
 8001f20:	f04f 0a1e 	movne.w	sl, #30
 8001f24:	f04f 0a1b 	moveq.w	sl, #27
 8001f28:	f04f 081d 	movne.w	r8, #29
 8001f2c:	f04f 081a 	moveq.w	r8, #26
 8001f30:	bf14      	ite	ne
 8001f32:	261c      	movne	r6, #28
 8001f34:	2619      	moveq	r6, #25
 8001f36:	463d      	mov	r5, r7
 8001f38:	f04f 0b01 	mov.w	fp, #1
 8001f3c:	e01b      	b.n	8001f76 <d_cv_qualifiers+0x6e>
 8001f3e:	2956      	cmp	r1, #86	@ 0x56
 8001f40:	d032      	beq.n	8001fa8 <d_cv_qualifiers+0xa0>
 8001f42:	294b      	cmp	r1, #75	@ 0x4b
 8001f44:	d036      	beq.n	8001fb4 <d_cv_qualifiers+0xac>
 8001f46:	7853      	ldrb	r3, [r2, #1]
 8001f48:	b34b      	cbz	r3, 8001f9e <d_cv_qualifiers+0x96>
 8001f4a:	1c93      	adds	r3, r2, #2
 8001f4c:	60e3      	str	r3, [r4, #12]
 8001f4e:	7853      	ldrb	r3, [r2, #1]
 8001f50:	2b78      	cmp	r3, #120	@ 0x78
 8001f52:	d035      	beq.n	8001fc0 <d_cv_qualifiers+0xb8>
 8001f54:	2b6f      	cmp	r3, #111	@ 0x6f
 8001f56:	d152      	bne.n	8001ffe <d_cv_qualifiers+0xf6>
 8001f58:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001f5a:	3309      	adds	r3, #9
 8001f5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001f5e:	2150      	movs	r1, #80	@ 0x50
 8001f60:	2300      	movs	r3, #0
 8001f62:	2200      	movs	r2, #0
 8001f64:	4620      	mov	r0, r4
 8001f66:	f7fe f943 	bl	80001f0 <d_make_comp>
 8001f6a:	6028      	str	r0, [r5, #0]
 8001f6c:	b1b8      	cbz	r0, 8001f9e <d_cv_qualifiers+0x96>
 8001f6e:	68e2      	ldr	r2, [r4, #12]
 8001f70:	7811      	ldrb	r1, [r2, #0]
 8001f72:	f100 050c 	add.w	r5, r0, #12
 8001f76:	4610      	mov	r0, r2
 8001f78:	f7fe fb28 	bl	80005cc <next_is_type_qual.isra.0>
 8001f7c:	b330      	cbz	r0, 8001fcc <d_cv_qualifiers+0xc4>
 8001f7e:	1c53      	adds	r3, r2, #1
 8001f80:	2972      	cmp	r1, #114	@ 0x72
 8001f82:	60e3      	str	r3, [r4, #12]
 8001f84:	d1db      	bne.n	8001f3e <d_cv_qualifiers+0x36>
 8001f86:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001f88:	3309      	adds	r3, #9
 8001f8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001f8c:	4631      	mov	r1, r6
 8001f8e:	2300      	movs	r3, #0
 8001f90:	2200      	movs	r2, #0
 8001f92:	4620      	mov	r0, r4
 8001f94:	f7fe f92c 	bl	80001f0 <d_make_comp>
 8001f98:	6028      	str	r0, [r5, #0]
 8001f9a:	2800      	cmp	r0, #0
 8001f9c:	d1e7      	bne.n	8001f6e <d_cv_qualifiers+0x66>
 8001f9e:	2500      	movs	r5, #0
 8001fa0:	4628      	mov	r0, r5
 8001fa2:	b003      	add	sp, #12
 8001fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fa8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001faa:	3309      	adds	r3, #9
 8001fac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001fae:	4641      	mov	r1, r8
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	e7d6      	b.n	8001f62 <d_cv_qualifiers+0x5a>
 8001fb4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001fb6:	3306      	adds	r3, #6
 8001fb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001fba:	4651      	mov	r1, sl
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e7d0      	b.n	8001f62 <d_cv_qualifiers+0x5a>
 8001fc0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001fc2:	3311      	adds	r3, #17
 8001fc4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001fc6:	214e      	movs	r1, #78	@ 0x4e
 8001fc8:	2300      	movs	r3, #0
 8001fca:	e7ca      	b.n	8001f62 <d_cv_qualifiers+0x5a>
 8001fcc:	f1b9 0f00 	cmp.w	r9, #0
 8001fd0:	d1e6      	bne.n	8001fa0 <d_cv_qualifiers+0x98>
 8001fd2:	2946      	cmp	r1, #70	@ 0x46
 8001fd4:	d1e4      	bne.n	8001fa0 <d_cv_qualifiers+0x98>
 8001fd6:	42bd      	cmp	r5, r7
 8001fd8:	d0e2      	beq.n	8001fa0 <d_cv_qualifiers+0x98>
 8001fda:	201d      	movs	r0, #29
 8001fdc:	211e      	movs	r1, #30
 8001fde:	221c      	movs	r2, #28
 8001fe0:	e007      	b.n	8001ff2 <d_cv_qualifiers+0xea>
 8001fe2:	2b1b      	cmp	r3, #27
 8001fe4:	d037      	beq.n	8002056 <d_cv_qualifiers+0x14e>
 8001fe6:	2b19      	cmp	r3, #25
 8001fe8:	d100      	bne.n	8001fec <d_cv_qualifiers+0xe4>
 8001fea:	703a      	strb	r2, [r7, #0]
 8001fec:	370c      	adds	r7, #12
 8001fee:	42bd      	cmp	r5, r7
 8001ff0:	d0d6      	beq.n	8001fa0 <d_cv_qualifiers+0x98>
 8001ff2:	683f      	ldr	r7, [r7, #0]
 8001ff4:	783b      	ldrb	r3, [r7, #0]
 8001ff6:	2b1a      	cmp	r3, #26
 8001ff8:	d1f3      	bne.n	8001fe2 <d_cv_qualifiers+0xda>
 8001ffa:	7038      	strb	r0, [r7, #0]
 8001ffc:	e7f6      	b.n	8001fec <d_cv_qualifiers+0xe4>
 8001ffe:	2b4f      	cmp	r3, #79	@ 0x4f
 8002000:	d116      	bne.n	8002030 <d_cv_qualifiers+0x128>
 8002002:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002004:	3309      	adds	r3, #9
 8002006:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002008:	4620      	mov	r0, r4
 800200a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800200c:	f8c4 b030 	str.w	fp, [r4, #48]	@ 0x30
 8002010:	9301      	str	r3, [sp, #4]
 8002012:	f7ff fccd 	bl	80019b0 <d_expression_1>
 8002016:	9b01      	ldr	r3, [sp, #4]
 8002018:	6323      	str	r3, [r4, #48]	@ 0x30
 800201a:	4603      	mov	r3, r0
 800201c:	2800      	cmp	r0, #0
 800201e:	d0be      	beq.n	8001f9e <d_cv_qualifiers+0x96>
 8002020:	68e2      	ldr	r2, [r4, #12]
 8002022:	7811      	ldrb	r1, [r2, #0]
 8002024:	2945      	cmp	r1, #69	@ 0x45
 8002026:	d1ba      	bne.n	8001f9e <d_cv_qualifiers+0x96>
 8002028:	3201      	adds	r2, #1
 800202a:	60e2      	str	r2, [r4, #12]
 800202c:	2150      	movs	r1, #80	@ 0x50
 800202e:	e798      	b.n	8001f62 <d_cv_qualifiers+0x5a>
 8002030:	2b77      	cmp	r3, #119	@ 0x77
 8002032:	d1b4      	bne.n	8001f9e <d_cv_qualifiers+0x96>
 8002034:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002036:	3306      	adds	r3, #6
 8002038:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800203a:	4620      	mov	r0, r4
 800203c:	f7ff f954 	bl	80012e8 <d_parmlist>
 8002040:	4603      	mov	r3, r0
 8002042:	2800      	cmp	r0, #0
 8002044:	d0ab      	beq.n	8001f9e <d_cv_qualifiers+0x96>
 8002046:	68e2      	ldr	r2, [r4, #12]
 8002048:	7811      	ldrb	r1, [r2, #0]
 800204a:	2945      	cmp	r1, #69	@ 0x45
 800204c:	d1a7      	bne.n	8001f9e <d_cv_qualifiers+0x96>
 800204e:	3201      	adds	r2, #1
 8002050:	60e2      	str	r2, [r4, #12]
 8002052:	2151      	movs	r1, #81	@ 0x51
 8002054:	e785      	b.n	8001f62 <d_cv_qualifiers+0x5a>
 8002056:	7039      	strb	r1, [r7, #0]
 8002058:	e7c8      	b.n	8001fec <d_cv_qualifiers+0xe4>
 800205a:	bf00      	nop

0800205c <d_name>:
 800205c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800205e:	68c2      	ldr	r2, [r0, #12]
 8002060:	7813      	ldrb	r3, [r2, #0]
 8002062:	3b4e      	subs	r3, #78	@ 0x4e
 8002064:	b085      	sub	sp, #20
 8002066:	4604      	mov	r4, r0
 8002068:	460d      	mov	r5, r1
 800206a:	2b0c      	cmp	r3, #12
 800206c:	d808      	bhi.n	8002080 <d_name+0x24>
 800206e:	e8df f003 	tbb	[pc, r3]
 8002072:	0764      	.short	0x0764
 8002074:	2d070707 	.word	0x2d070707
 8002078:	07072307 	.word	0x07072307
 800207c:	0707      	.short	0x0707
 800207e:	85          	.byte	0x85
 800207f:	00          	.byte	0x00
 8002080:	2200      	movs	r2, #0
 8002082:	4616      	mov	r6, r2
 8002084:	4631      	mov	r1, r6
 8002086:	4620      	mov	r0, r4
 8002088:	f7ff fac4 	bl	8001614 <d_unqualified_name>
 800208c:	68e3      	ldr	r3, [r4, #12]
 800208e:	7819      	ldrb	r1, [r3, #0]
 8002090:	2949      	cmp	r1, #73	@ 0x49
 8002092:	4602      	mov	r2, r0
 8002094:	d031      	beq.n	80020fa <d_name+0x9e>
 8002096:	b165      	cbz	r5, 80020b2 <d_name+0x56>
 8002098:	2a00      	cmp	r2, #0
 800209a:	f000 809c 	beq.w	80021d6 <d_name+0x17a>
 800209e:	e9d4 3108 	ldrd	r3, r1, [r4, #32]
 80020a2:	428b      	cmp	r3, r1
 80020a4:	f280 8097 	bge.w	80021d6 <d_name+0x17a>
 80020a8:	69e0      	ldr	r0, [r4, #28]
 80020aa:	1c59      	adds	r1, r3, #1
 80020ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80020b0:	6221      	str	r1, [r4, #32]
 80020b2:	4610      	mov	r0, r2
 80020b4:	b005      	add	sp, #20
 80020b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b8:	2200      	movs	r2, #0
 80020ba:	4611      	mov	r1, r2
 80020bc:	f7ff faaa 	bl	8001614 <d_unqualified_name>
 80020c0:	4602      	mov	r2, r0
 80020c2:	2d00      	cmp	r5, #0
 80020c4:	d1e8      	bne.n	8002098 <d_name+0x3c>
 80020c6:	4610      	mov	r0, r2
 80020c8:	b005      	add	sp, #20
 80020ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020cc:	7853      	ldrb	r3, [r2, #1]
 80020ce:	2b74      	cmp	r3, #116	@ 0x74
 80020d0:	f000 8088 	beq.w	80021e4 <d_name+0x188>
 80020d4:	2600      	movs	r6, #0
 80020d6:	2100      	movs	r1, #0
 80020d8:	4620      	mov	r0, r4
 80020da:	f7fe fc31 	bl	8000940 <d_substitution>
 80020de:	4602      	mov	r2, r0
 80020e0:	2800      	cmp	r0, #0
 80020e2:	d078      	beq.n	80021d6 <d_name+0x17a>
 80020e4:	7803      	ldrb	r3, [r0, #0]
 80020e6:	3b53      	subs	r3, #83	@ 0x53
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d9cb      	bls.n	8002084 <d_name+0x28>
 80020ec:	2e00      	cmp	r6, #0
 80020ee:	d172      	bne.n	80021d6 <d_name+0x17a>
 80020f0:	68e3      	ldr	r3, [r4, #12]
 80020f2:	7819      	ldrb	r1, [r3, #0]
 80020f4:	2949      	cmp	r1, #73	@ 0x49
 80020f6:	d1dc      	bne.n	80020b2 <d_name+0x56>
 80020f8:	e00f      	b.n	800211a <d_name+0xbe>
 80020fa:	2800      	cmp	r0, #0
 80020fc:	d06b      	beq.n	80021d6 <d_name+0x17a>
 80020fe:	e9d4 1008 	ldrd	r1, r0, [r4, #32]
 8002102:	4281      	cmp	r1, r0
 8002104:	da67      	bge.n	80021d6 <d_name+0x17a>
 8002106:	69e0      	ldr	r0, [r4, #28]
 8002108:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
 800210c:	3101      	adds	r1, #1
 800210e:	6221      	str	r1, [r4, #32]
 8002110:	7819      	ldrb	r1, [r3, #0]
 8002112:	3949      	subs	r1, #73	@ 0x49
 8002114:	2901      	cmp	r1, #1
 8002116:	f200 80ea 	bhi.w	80022ee <d_name+0x292>
 800211a:	3301      	adds	r3, #1
 800211c:	60e3      	str	r3, [r4, #12]
 800211e:	4620      	mov	r0, r4
 8002120:	9201      	str	r2, [sp, #4]
 8002122:	f000 fc99 	bl	8002a58 <d_template_args_1>
 8002126:	9a01      	ldr	r2, [sp, #4]
 8002128:	4603      	mov	r3, r0
 800212a:	2104      	movs	r1, #4
 800212c:	4620      	mov	r0, r4
 800212e:	f7fe f85f 	bl	80001f0 <d_make_comp>
 8002132:	4602      	mov	r2, r0
 8002134:	2d00      	cmp	r5, #0
 8002136:	d0bc      	beq.n	80020b2 <d_name+0x56>
 8002138:	e7ae      	b.n	8002098 <d_name+0x3c>
 800213a:	3201      	adds	r2, #1
 800213c:	60c2      	str	r2, [r0, #12]
 800213e:	a903      	add	r1, sp, #12
 8002140:	2201      	movs	r2, #1
 8002142:	f7ff fee1 	bl	8001f08 <d_cv_qualifiers>
 8002146:	4606      	mov	r6, r0
 8002148:	2800      	cmp	r0, #0
 800214a:	d044      	beq.n	80021d6 <d_name+0x17a>
 800214c:	68e3      	ldr	r3, [r4, #12]
 800214e:	781a      	ldrb	r2, [r3, #0]
 8002150:	2a52      	cmp	r2, #82	@ 0x52
 8002152:	f000 80ce 	beq.w	80022f2 <d_name+0x296>
 8002156:	2a4f      	cmp	r2, #79	@ 0x4f
 8002158:	d065      	beq.n	8002226 <d_name+0x1ca>
 800215a:	2101      	movs	r1, #1
 800215c:	4620      	mov	r0, r4
 800215e:	f000 fcad 	bl	8002abc <d_prefix>
 8002162:	6030      	str	r0, [r6, #0]
 8002164:	2800      	cmp	r0, #0
 8002166:	d036      	beq.n	80021d6 <d_name+0x17a>
 8002168:	68e3      	ldr	r3, [r4, #12]
 800216a:	781a      	ldrb	r2, [r3, #0]
 800216c:	2a45      	cmp	r2, #69	@ 0x45
 800216e:	d132      	bne.n	80021d6 <d_name+0x17a>
 8002170:	3301      	adds	r3, #1
 8002172:	9a03      	ldr	r2, [sp, #12]
 8002174:	60e3      	str	r3, [r4, #12]
 8002176:	2d00      	cmp	r5, #0
 8002178:	d18e      	bne.n	8002098 <d_name+0x3c>
 800217a:	e79a      	b.n	80020b2 <d_name+0x56>
 800217c:	1c53      	adds	r3, r2, #1
 800217e:	60c3      	str	r3, [r0, #12]
 8002180:	7853      	ldrb	r3, [r2, #1]
 8002182:	2b47      	cmp	r3, #71	@ 0x47
 8002184:	d001      	beq.n	800218a <d_name+0x12e>
 8002186:	2b54      	cmp	r3, #84	@ 0x54
 8002188:	d127      	bne.n	80021da <d_name+0x17e>
 800218a:	4620      	mov	r0, r4
 800218c:	f000 f95c 	bl	8002448 <d_special_name>
 8002190:	4606      	mov	r6, r0
 8002192:	b306      	cbz	r6, 80021d6 <d_name+0x17a>
 8002194:	68e3      	ldr	r3, [r4, #12]
 8002196:	781a      	ldrb	r2, [r3, #0]
 8002198:	2a45      	cmp	r2, #69	@ 0x45
 800219a:	d11c      	bne.n	80021d6 <d_name+0x17a>
 800219c:	1c5a      	adds	r2, r3, #1
 800219e:	60e2      	str	r2, [r4, #12]
 80021a0:	785a      	ldrb	r2, [r3, #1]
 80021a2:	2a73      	cmp	r2, #115	@ 0x73
 80021a4:	f000 80ab 	beq.w	80022fe <d_name+0x2a2>
 80021a8:	2a64      	cmp	r2, #100	@ 0x64
 80021aa:	d055      	beq.n	8002258 <d_name+0x1fc>
 80021ac:	2100      	movs	r1, #0
 80021ae:	4620      	mov	r0, r4
 80021b0:	f7ff ff54 	bl	800205c <d_name>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2800      	cmp	r0, #0
 80021b8:	f000 809f 	beq.w	80022fa <d_name+0x29e>
 80021bc:	7802      	ldrb	r2, [r0, #0]
 80021be:	2a47      	cmp	r2, #71	@ 0x47
 80021c0:	f000 8082 	beq.w	80022c8 <d_name+0x26c>
 80021c4:	2a49      	cmp	r2, #73	@ 0x49
 80021c6:	d07f      	beq.n	80022c8 <d_name+0x26c>
 80021c8:	9001      	str	r0, [sp, #4]
 80021ca:	4620      	mov	r0, r4
 80021cc:	f7fe f8ea 	bl	80003a4 <d_discriminator>
 80021d0:	9b01      	ldr	r3, [sp, #4]
 80021d2:	2800      	cmp	r0, #0
 80021d4:	d178      	bne.n	80022c8 <d_name+0x26c>
 80021d6:	2200      	movs	r2, #0
 80021d8:	e76b      	b.n	80020b2 <d_name+0x56>
 80021da:	2100      	movs	r1, #0
 80021dc:	f000 f8b4 	bl	8002348 <d_encoding.part.0>
 80021e0:	4606      	mov	r6, r0
 80021e2:	e7d6      	b.n	8002192 <d_name+0x136>
 80021e4:	e9d0 3105 	ldrd	r3, r1, [r0, #20]
 80021e8:	1c90      	adds	r0, r2, #2
 80021ea:	428b      	cmp	r3, r1
 80021ec:	60e0      	str	r0, [r4, #12]
 80021ee:	f280 80a3 	bge.w	8002338 <d_name+0x2dc>
 80021f2:	6921      	ldr	r1, [r4, #16]
 80021f4:	eb03 0683 	add.w	r6, r3, r3, lsl #2
 80021f8:	00b0      	lsls	r0, r6, #2
 80021fa:	3301      	adds	r3, #1
 80021fc:	6163      	str	r3, [r4, #20]
 80021fe:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8002202:	2300      	movs	r3, #0
 8002204:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8002208:	540b      	strb	r3, [r1, r0]
 800220a:	4b4d      	ldr	r3, [pc, #308]	@ (8002340 <d_name+0x2e4>)
 800220c:	60f3      	str	r3, [r6, #12]
 800220e:	2303      	movs	r3, #3
 8002210:	6133      	str	r3, [r6, #16]
 8002212:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002214:	3303      	adds	r3, #3
 8002216:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002218:	7893      	ldrb	r3, [r2, #2]
 800221a:	2b53      	cmp	r3, #83	@ 0x53
 800221c:	bf18      	it	ne
 800221e:	2200      	movne	r2, #0
 8002220:	f47f af30 	bne.w	8002084 <d_name+0x28>
 8002224:	e757      	b.n	80020d6 <d_name+0x7a>
 8002226:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002228:	2120      	movs	r1, #32
 800222a:	3203      	adds	r2, #3
 800222c:	3301      	adds	r3, #1
 800222e:	60e3      	str	r3, [r4, #12]
 8002230:	2300      	movs	r3, #0
 8002232:	62e2      	str	r2, [r4, #44]	@ 0x2c
 8002234:	4620      	mov	r0, r4
 8002236:	461a      	mov	r2, r3
 8002238:	f7fd ffda 	bl	80001f0 <d_make_comp>
 800223c:	2101      	movs	r1, #1
 800223e:	4607      	mov	r7, r0
 8002240:	4620      	mov	r0, r4
 8002242:	f000 fc3b 	bl	8002abc <d_prefix>
 8002246:	6030      	str	r0, [r6, #0]
 8002248:	2800      	cmp	r0, #0
 800224a:	d0c4      	beq.n	80021d6 <d_name+0x17a>
 800224c:	2f00      	cmp	r7, #0
 800224e:	d08b      	beq.n	8002168 <d_name+0x10c>
 8002250:	9b03      	ldr	r3, [sp, #12]
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	9703      	str	r7, [sp, #12]
 8002256:	e787      	b.n	8002168 <d_name+0x10c>
 8002258:	1c9a      	adds	r2, r3, #2
 800225a:	60e2      	str	r2, [r4, #12]
 800225c:	789b      	ldrb	r3, [r3, #2]
 800225e:	2b5f      	cmp	r3, #95	@ 0x5f
 8002260:	d06c      	beq.n	800233c <d_name+0x2e0>
 8002262:	2b6e      	cmp	r3, #110	@ 0x6e
 8002264:	d0b7      	beq.n	80021d6 <d_name+0x17a>
 8002266:	4620      	mov	r0, r4
 8002268:	f7fe f83e 	bl	80002e8 <d_number>
 800226c:	1c47      	adds	r7, r0, #1
 800226e:	d4b2      	bmi.n	80021d6 <d_name+0x17a>
 8002270:	68e2      	ldr	r2, [r4, #12]
 8002272:	7813      	ldrb	r3, [r2, #0]
 8002274:	2b5f      	cmp	r3, #95	@ 0x5f
 8002276:	d1ae      	bne.n	80021d6 <d_name+0x17a>
 8002278:	3201      	adds	r2, #1
 800227a:	2100      	movs	r1, #0
 800227c:	60e2      	str	r2, [r4, #12]
 800227e:	4620      	mov	r0, r4
 8002280:	f7ff feec 	bl	800205c <d_name>
 8002284:	4601      	mov	r1, r0
 8002286:	b158      	cbz	r0, 80022a0 <d_name+0x244>
 8002288:	7803      	ldrb	r3, [r0, #0]
 800228a:	2b47      	cmp	r3, #71	@ 0x47
 800228c:	d008      	beq.n	80022a0 <d_name+0x244>
 800228e:	2b49      	cmp	r3, #73	@ 0x49
 8002290:	d006      	beq.n	80022a0 <d_name+0x244>
 8002292:	9001      	str	r0, [sp, #4]
 8002294:	4620      	mov	r0, r4
 8002296:	f7fe f885 	bl	80003a4 <d_discriminator>
 800229a:	9901      	ldr	r1, [sp, #4]
 800229c:	2800      	cmp	r0, #0
 800229e:	d09a      	beq.n	80021d6 <d_name+0x17a>
 80022a0:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	da28      	bge.n	80022fa <d_name+0x29e>
 80022a8:	6920      	ldr	r0, [r4, #16]
 80022aa:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 80022ae:	eb00 038c 	add.w	r3, r0, ip, lsl #2
 80022b2:	3201      	adds	r2, #1
 80022b4:	f04f 0e00 	mov.w	lr, #0
 80022b8:	e9c3 ee01 	strd	lr, lr, [r3, #4]
 80022bc:	6162      	str	r2, [r4, #20]
 80022be:	2248      	movs	r2, #72	@ 0x48
 80022c0:	f800 202c 	strb.w	r2, [r0, ip, lsl #2]
 80022c4:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80022c8:	7832      	ldrb	r2, [r6, #0]
 80022ca:	2a03      	cmp	r2, #3
 80022cc:	d105      	bne.n	80022da <d_name+0x27e>
 80022ce:	6932      	ldr	r2, [r6, #16]
 80022d0:	7811      	ldrb	r1, [r2, #0]
 80022d2:	2929      	cmp	r1, #41	@ 0x29
 80022d4:	bf04      	itt	eq
 80022d6:	2100      	moveq	r1, #0
 80022d8:	60d1      	streq	r1, [r2, #12]
 80022da:	4632      	mov	r2, r6
 80022dc:	2102      	movs	r1, #2
 80022de:	4620      	mov	r0, r4
 80022e0:	f7fd ff86 	bl	80001f0 <d_make_comp>
 80022e4:	4602      	mov	r2, r0
 80022e6:	2d00      	cmp	r5, #0
 80022e8:	f47f aed6 	bne.w	8002098 <d_name+0x3c>
 80022ec:	e6e1      	b.n	80020b2 <d_name+0x56>
 80022ee:	2300      	movs	r3, #0
 80022f0:	e71b      	b.n	800212a <d_name+0xce>
 80022f2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80022f4:	211f      	movs	r1, #31
 80022f6:	3202      	adds	r2, #2
 80022f8:	e798      	b.n	800222c <d_name+0x1d0>
 80022fa:	2300      	movs	r3, #0
 80022fc:	e7e4      	b.n	80022c8 <d_name+0x26c>
 80022fe:	3302      	adds	r3, #2
 8002300:	60e3      	str	r3, [r4, #12]
 8002302:	4620      	mov	r0, r4
 8002304:	f7fe f84e 	bl	80003a4 <d_discriminator>
 8002308:	2800      	cmp	r0, #0
 800230a:	f43f af64 	beq.w	80021d6 <d_name+0x17a>
 800230e:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 8002312:	429a      	cmp	r2, r3
 8002314:	daf1      	bge.n	80022fa <d_name+0x29e>
 8002316:	6921      	ldr	r1, [r4, #16]
 8002318:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800231c:	0098      	lsls	r0, r3, #2
 800231e:	3201      	adds	r2, #1
 8002320:	6162      	str	r2, [r4, #20]
 8002322:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8002326:	2200      	movs	r2, #0
 8002328:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800232c:	540a      	strb	r2, [r1, r0]
 800232e:	4a05      	ldr	r2, [pc, #20]	@ (8002344 <d_name+0x2e8>)
 8002330:	60da      	str	r2, [r3, #12]
 8002332:	220e      	movs	r2, #14
 8002334:	611a      	str	r2, [r3, #16]
 8002336:	e7c7      	b.n	80022c8 <d_name+0x26c>
 8002338:	2600      	movs	r6, #0
 800233a:	e76a      	b.n	8002212 <d_name+0x1b6>
 800233c:	2700      	movs	r7, #0
 800233e:	e79b      	b.n	8002278 <d_name+0x21c>
 8002340:	08016fac 	.word	0x08016fac
 8002344:	08016f9c 	.word	0x08016f9c

08002348 <d_encoding.part.0>:
 8002348:	b570      	push	{r4, r5, r6, lr}
 800234a:	460e      	mov	r6, r1
 800234c:	2100      	movs	r1, #0
 800234e:	4605      	mov	r5, r0
 8002350:	f7ff fe84 	bl	800205c <d_name>
 8002354:	2800      	cmp	r0, #0
 8002356:	d049      	beq.n	80023ec <d_encoding.part.0+0xa4>
 8002358:	4604      	mov	r4, r0
 800235a:	b1ee      	cbz	r6, 8002398 <d_encoding.part.0+0x50>
 800235c:	68ab      	ldr	r3, [r5, #8]
 800235e:	07db      	lsls	r3, r3, #31
 8002360:	d41a      	bmi.n	8002398 <d_encoding.part.0+0x50>
 8002362:	7823      	ldrb	r3, [r4, #0]
 8002364:	2b4e      	cmp	r3, #78	@ 0x4e
 8002366:	f1a3 011c 	sub.w	r1, r3, #28
 800236a:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 800236e:	d035      	beq.n	80023dc <d_encoding.part.0+0x94>
 8002370:	d832      	bhi.n	80023d8 <d_encoding.part.0+0x90>
 8002372:	2904      	cmp	r1, #4
 8002374:	d932      	bls.n	80023dc <d_encoding.part.0+0x94>
 8002376:	2b02      	cmp	r3, #2
 8002378:	d10c      	bne.n	8002394 <d_encoding.part.0+0x4c>
 800237a:	6923      	ldr	r3, [r4, #16]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d035      	beq.n	80023ec <d_encoding.part.0+0xa4>
 8002380:	781a      	ldrb	r2, [r3, #0]
 8002382:	2a4e      	cmp	r2, #78	@ 0x4e
 8002384:	f1a2 001c 	sub.w	r0, r2, #28
 8002388:	f1a2 0150 	sub.w	r1, r2, #80	@ 0x50
 800238c:	d02a      	beq.n	80023e4 <d_encoding.part.0+0x9c>
 800238e:	d827      	bhi.n	80023e0 <d_encoding.part.0+0x98>
 8002390:	2804      	cmp	r0, #4
 8002392:	d927      	bls.n	80023e4 <d_encoding.part.0+0x9c>
 8002394:	4620      	mov	r0, r4
 8002396:	bd70      	pop	{r4, r5, r6, pc}
 8002398:	68eb      	ldr	r3, [r5, #12]
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d0f9      	beq.n	8002394 <d_encoding.part.0+0x4c>
 80023a0:	2b45      	cmp	r3, #69	@ 0x45
 80023a2:	d0f7      	beq.n	8002394 <d_encoding.part.0+0x4c>
 80023a4:	4621      	mov	r1, r4
 80023a6:	780b      	ldrb	r3, [r1, #0]
 80023a8:	2b04      	cmp	r3, #4
 80023aa:	d033      	beq.n	8002414 <d_encoding.part.0+0xcc>
 80023ac:	d821      	bhi.n	80023f2 <d_encoding.part.0+0xaa>
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d12e      	bne.n	8002410 <d_encoding.part.0+0xc8>
 80023b2:	6909      	ldr	r1, [r1, #16]
 80023b4:	2900      	cmp	r1, #0
 80023b6:	d1f6      	bne.n	80023a6 <d_encoding.part.0+0x5e>
 80023b8:	4628      	mov	r0, r5
 80023ba:	f7fe ffd9 	bl	8001370 <d_bare_function_type>
 80023be:	4603      	mov	r3, r0
 80023c0:	b1a0      	cbz	r0, 80023ec <d_encoding.part.0+0xa4>
 80023c2:	b916      	cbnz	r6, 80023ca <d_encoding.part.0+0x82>
 80023c4:	7822      	ldrb	r2, [r4, #0]
 80023c6:	2a02      	cmp	r2, #2
 80023c8:	d034      	beq.n	8002434 <d_encoding.part.0+0xec>
 80023ca:	4622      	mov	r2, r4
 80023cc:	4628      	mov	r0, r5
 80023ce:	2103      	movs	r1, #3
 80023d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80023d4:	f7fd bf0c 	b.w	80001f0 <d_make_comp>
 80023d8:	2a01      	cmp	r2, #1
 80023da:	d8db      	bhi.n	8002394 <d_encoding.part.0+0x4c>
 80023dc:	68e4      	ldr	r4, [r4, #12]
 80023de:	e7c0      	b.n	8002362 <d_encoding.part.0+0x1a>
 80023e0:	2901      	cmp	r1, #1
 80023e2:	d8d7      	bhi.n	8002394 <d_encoding.part.0+0x4c>
 80023e4:	68db      	ldr	r3, [r3, #12]
 80023e6:	6123      	str	r3, [r4, #16]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1c9      	bne.n	8002380 <d_encoding.part.0+0x38>
 80023ec:	2400      	movs	r4, #0
 80023ee:	4620      	mov	r0, r4
 80023f0:	bd70      	pop	{r4, r5, r6, pc}
 80023f2:	2b4e      	cmp	r3, #78	@ 0x4e
 80023f4:	d006      	beq.n	8002404 <d_encoding.part.0+0xbc>
 80023f6:	f1a3 021c 	sub.w	r2, r3, #28
 80023fa:	f1a3 0350 	sub.w	r3, r3, #80	@ 0x50
 80023fe:	d805      	bhi.n	800240c <d_encoding.part.0+0xc4>
 8002400:	2a04      	cmp	r2, #4
 8002402:	d805      	bhi.n	8002410 <d_encoding.part.0+0xc8>
 8002404:	68c9      	ldr	r1, [r1, #12]
 8002406:	2900      	cmp	r1, #0
 8002408:	d1cd      	bne.n	80023a6 <d_encoding.part.0+0x5e>
 800240a:	e7d5      	b.n	80023b8 <d_encoding.part.0+0x70>
 800240c:	2b01      	cmp	r3, #1
 800240e:	d9f9      	bls.n	8002404 <d_encoding.part.0+0xbc>
 8002410:	2100      	movs	r1, #0
 8002412:	e7d1      	b.n	80023b8 <d_encoding.part.0+0x70>
 8002414:	68cb      	ldr	r3, [r1, #12]
 8002416:	b15b      	cbz	r3, 8002430 <d_encoding.part.0+0xe8>
 8002418:	7819      	ldrb	r1, [r3, #0]
 800241a:	2908      	cmp	r1, #8
 800241c:	f101 32ff 	add.w	r2, r1, #4294967295	@ 0xffffffff
 8002420:	d80d      	bhi.n	800243e <d_encoding.part.0+0xf6>
 8002422:	2906      	cmp	r1, #6
 8002424:	d8f4      	bhi.n	8002410 <d_encoding.part.0+0xc8>
 8002426:	2a01      	cmp	r2, #1
 8002428:	d802      	bhi.n	8002430 <d_encoding.part.0+0xe8>
 800242a:	691b      	ldr	r3, [r3, #16]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d1f3      	bne.n	8002418 <d_encoding.part.0+0xd0>
 8002430:	2101      	movs	r1, #1
 8002432:	e7c1      	b.n	80023b8 <d_encoding.part.0+0x70>
 8002434:	7802      	ldrb	r2, [r0, #0]
 8002436:	2a29      	cmp	r2, #41	@ 0x29
 8002438:	bf08      	it	eq
 800243a:	60c6      	streq	r6, [r0, #12]
 800243c:	e7c5      	b.n	80023ca <d_encoding.part.0+0x82>
 800243e:	3935      	subs	r1, #53	@ 0x35
 8002440:	bf18      	it	ne
 8002442:	2101      	movne	r1, #1
 8002444:	e7b8      	b.n	80023b8 <d_encoding.part.0+0x70>
 8002446:	bf00      	nop

08002448 <d_special_name>:
 8002448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800244c:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 800244e:	68c3      	ldr	r3, [r0, #12]
 8002450:	f101 0214 	add.w	r2, r1, #20
 8002454:	b082      	sub	sp, #8
 8002456:	62c2      	str	r2, [r0, #44]	@ 0x2c
 8002458:	781a      	ldrb	r2, [r3, #0]
 800245a:	2a54      	cmp	r2, #84	@ 0x54
 800245c:	4604      	mov	r4, r0
 800245e:	d029      	beq.n	80024b4 <d_special_name+0x6c>
 8002460:	2a47      	cmp	r2, #71	@ 0x47
 8002462:	d123      	bne.n	80024ac <d_special_name+0x64>
 8002464:	1c5a      	adds	r2, r3, #1
 8002466:	60c2      	str	r2, [r0, #12]
 8002468:	785a      	ldrb	r2, [r3, #1]
 800246a:	b1fa      	cbz	r2, 80024ac <d_special_name+0x64>
 800246c:	1c9a      	adds	r2, r3, #2
 800246e:	60c2      	str	r2, [r0, #12]
 8002470:	785a      	ldrb	r2, [r3, #1]
 8002472:	2a56      	cmp	r2, #86	@ 0x56
 8002474:	f200 80e5 	bhi.w	8002642 <d_special_name+0x1fa>
 8002478:	2a40      	cmp	r2, #64	@ 0x40
 800247a:	d917      	bls.n	80024ac <d_special_name+0x64>
 800247c:	3a41      	subs	r2, #65	@ 0x41
 800247e:	2a15      	cmp	r2, #21
 8002480:	d814      	bhi.n	80024ac <d_special_name+0x64>
 8002482:	e8df f002 	tbb	[pc, r2]
 8002486:	13d2      	.short	0x13d2
 8002488:	13131313 	.word	0x13131313
 800248c:	130b1313 	.word	0x130b1313
 8002490:	13131313 	.word	0x13131313
 8002494:	b4131313 	.word	0xb4131313
 8002498:	91139d13 	.word	0x91139d13
 800249c:	2500      	movs	r5, #0
 800249e:	a901      	add	r1, sp, #4
 80024a0:	9501      	str	r5, [sp, #4]
 80024a2:	f7fe fb0f 	bl	8000ac4 <d_maybe_module_name>
 80024a6:	2800      	cmp	r0, #0
 80024a8:	f040 811c 	bne.w	80026e4 <d_special_name+0x29c>
 80024ac:	2000      	movs	r0, #0
 80024ae:	b002      	add	sp, #8
 80024b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024b4:	1c5a      	adds	r2, r3, #1
 80024b6:	60c2      	str	r2, [r0, #12]
 80024b8:	785a      	ldrb	r2, [r3, #1]
 80024ba:	2a00      	cmp	r2, #0
 80024bc:	d0f6      	beq.n	80024ac <d_special_name+0x64>
 80024be:	1c9a      	adds	r2, r3, #2
 80024c0:	60c2      	str	r2, [r0, #12]
 80024c2:	785b      	ldrb	r3, [r3, #1]
 80024c4:	3b41      	subs	r3, #65	@ 0x41
 80024c6:	2b35      	cmp	r3, #53	@ 0x35
 80024c8:	d8f0      	bhi.n	80024ac <d_special_name+0x64>
 80024ca:	a201      	add	r2, pc, #4	@ (adr r2, 80024d0 <d_special_name+0x88>)
 80024cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d0:	0800270d 	.word	0x0800270d
 80024d4:	080024ad 	.word	0x080024ad
 80024d8:	08002719 	.word	0x08002719
 80024dc:	080024ad 	.word	0x080024ad
 80024e0:	080024ad 	.word	0x080024ad
 80024e4:	0800274d 	.word	0x0800274d
 80024e8:	080024ad 	.word	0x080024ad
 80024ec:	08002759 	.word	0x08002759
 80024f0:	08002793 	.word	0x08002793
 80024f4:	08002827 	.word	0x08002827
 80024f8:	080024ad 	.word	0x080024ad
 80024fc:	080024ad 	.word	0x080024ad
 8002500:	080024ad 	.word	0x080024ad
 8002504:	080024ad 	.word	0x080024ad
 8002508:	080024ad 	.word	0x080024ad
 800250c:	080024ad 	.word	0x080024ad
 8002510:	080024ad 	.word	0x080024ad
 8002514:	080024ad 	.word	0x080024ad
 8002518:	0800281b 	.word	0x0800281b
 800251c:	08002833 	.word	0x08002833
 8002520:	080024ad 	.word	0x080024ad
 8002524:	0800279f 	.word	0x0800279f
 8002528:	080027af 	.word	0x080027af
 800252c:	080024ad 	.word	0x080024ad
 8002530:	080024ad 	.word	0x080024ad
 8002534:	080024ad 	.word	0x080024ad
 8002538:	080024ad 	.word	0x080024ad
 800253c:	080024ad 	.word	0x080024ad
 8002540:	080024ad 	.word	0x080024ad
 8002544:	080024ad 	.word	0x080024ad
 8002548:	080024ad 	.word	0x080024ad
 800254c:	080024ad 	.word	0x080024ad
 8002550:	080024ad 	.word	0x080024ad
 8002554:	080024ad 	.word	0x080024ad
 8002558:	080027bd 	.word	0x080027bd
 800255c:	080024ad 	.word	0x080024ad
 8002560:	080024ad 	.word	0x080024ad
 8002564:	080024ad 	.word	0x080024ad
 8002568:	080024ad 	.word	0x080024ad
 800256c:	080027f3 	.word	0x080027f3
 8002570:	080024ad 	.word	0x080024ad
 8002574:	080024ad 	.word	0x080024ad
 8002578:	080024ad 	.word	0x080024ad
 800257c:	080024ad 	.word	0x080024ad
 8002580:	080024ad 	.word	0x080024ad
 8002584:	080024ad 	.word	0x080024ad
 8002588:	080024ad 	.word	0x080024ad
 800258c:	080024ad 	.word	0x080024ad
 8002590:	080024ad 	.word	0x080024ad
 8002594:	080024ad 	.word	0x080024ad
 8002598:	080024ad 	.word	0x080024ad
 800259c:	080024ad 	.word	0x080024ad
 80025a0:	080024ad 	.word	0x080024ad
 80025a4:	08002767 	.word	0x08002767
 80025a8:	2100      	movs	r1, #0
 80025aa:	f7ff fd57 	bl	800205c <d_name>
 80025ae:	2300      	movs	r3, #0
 80025b0:	4602      	mov	r2, r0
 80025b2:	2113      	movs	r1, #19
 80025b4:	4620      	mov	r0, r4
 80025b6:	b002      	add	sp, #8
 80025b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80025bc:	f7fd be18 	b.w	80001f0 <d_make_comp>
 80025c0:	789a      	ldrb	r2, [r3, #2]
 80025c2:	2a00      	cmp	r2, #0
 80025c4:	f000 809a 	beq.w	80026fc <d_special_name+0x2b4>
 80025c8:	1cda      	adds	r2, r3, #3
 80025ca:	60c2      	str	r2, [r0, #12]
 80025cc:	789a      	ldrb	r2, [r3, #2]
 80025ce:	78db      	ldrb	r3, [r3, #3]
 80025d0:	2a6e      	cmp	r2, #110	@ 0x6e
 80025d2:	f000 816a 	beq.w	80028aa <d_special_name+0x462>
 80025d6:	2b47      	cmp	r3, #71	@ 0x47
 80025d8:	d002      	beq.n	80025e0 <d_special_name+0x198>
 80025da:	2b54      	cmp	r3, #84	@ 0x54
 80025dc:	f040 808e 	bne.w	80026fc <d_special_name+0x2b4>
 80025e0:	4620      	mov	r0, r4
 80025e2:	f7ff ff31 	bl	8002448 <d_special_name>
 80025e6:	4602      	mov	r2, r0
 80025e8:	2300      	movs	r3, #0
 80025ea:	214a      	movs	r1, #74	@ 0x4a
 80025ec:	e7e2      	b.n	80025b4 <d_special_name+0x16c>
 80025ee:	2100      	movs	r1, #0
 80025f0:	f7ff fd34 	bl	800205c <d_name>
 80025f4:	e9d4 1205 	ldrd	r1, r2, [r4, #20]
 80025f8:	4291      	cmp	r1, r2
 80025fa:	4606      	mov	r6, r0
 80025fc:	f280 8084 	bge.w	8002708 <d_special_name+0x2c0>
 8002600:	6922      	ldr	r2, [r4, #16]
 8002602:	eb01 0081 	add.w	r0, r1, r1, lsl #2
 8002606:	eb02 0580 	add.w	r5, r2, r0, lsl #2
 800260a:	2300      	movs	r3, #0
 800260c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8002610:	3101      	adds	r1, #1
 8002612:	2343      	movs	r3, #67	@ 0x43
 8002614:	6161      	str	r1, [r4, #20]
 8002616:	f802 3020 	strb.w	r3, [r2, r0, lsl #2]
 800261a:	4620      	mov	r0, r4
 800261c:	f7fd fe64 	bl	80002e8 <d_number>
 8002620:	60e8      	str	r0, [r5, #12]
 8002622:	462b      	mov	r3, r5
 8002624:	4632      	mov	r2, r6
 8002626:	2116      	movs	r1, #22
 8002628:	e7c4      	b.n	80025b4 <d_special_name+0x16c>
 800262a:	789b      	ldrb	r3, [r3, #2]
 800262c:	2b47      	cmp	r3, #71	@ 0x47
 800262e:	d060      	beq.n	80026f2 <d_special_name+0x2aa>
 8002630:	2b54      	cmp	r3, #84	@ 0x54
 8002632:	d05e      	beq.n	80026f2 <d_special_name+0x2aa>
 8002634:	2100      	movs	r1, #0
 8002636:	f7ff fe87 	bl	8002348 <d_encoding.part.0>
 800263a:	4602      	mov	r2, r0
 800263c:	2300      	movs	r3, #0
 800263e:	2117      	movs	r1, #23
 8002640:	e7b8      	b.n	80025b4 <d_special_name+0x16c>
 8002642:	2a72      	cmp	r2, #114	@ 0x72
 8002644:	f47f af32 	bne.w	80024ac <d_special_name+0x64>
 8002648:	f7fd fe4e 	bl	80002e8 <d_number>
 800264c:	2801      	cmp	r0, #1
 800264e:	f77f af2d 	ble.w	80024ac <d_special_name+0x64>
 8002652:	68e3      	ldr	r3, [r4, #12]
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	2a00      	cmp	r2, #0
 8002658:	f43f af28 	beq.w	80024ac <d_special_name+0x64>
 800265c:	1c5e      	adds	r6, r3, #1
 800265e:	60e6      	str	r6, [r4, #12]
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	2b5f      	cmp	r3, #95	@ 0x5f
 8002664:	f47f af22 	bne.w	80024ac <d_special_name+0x64>
 8002668:	2200      	movs	r2, #0
 800266a:	1e45      	subs	r5, r0, #1
 800266c:	4617      	mov	r7, r2
 800266e:	f04f 0842 	mov.w	r8, #66	@ 0x42
 8002672:	7833      	ldrb	r3, [r6, #0]
 8002674:	2b00      	cmp	r3, #0
 8002676:	f43f af19 	beq.w	80024ac <d_special_name+0x64>
 800267a:	2b24      	cmp	r3, #36	@ 0x24
 800267c:	f040 80e1 	bne.w	8002842 <d_special_name+0x3fa>
 8002680:	7873      	ldrb	r3, [r6, #1]
 8002682:	2b53      	cmp	r3, #83	@ 0x53
 8002684:	f000 8109 	beq.w	800289a <d_special_name+0x452>
 8002688:	2b5f      	cmp	r3, #95	@ 0x5f
 800268a:	f000 8104 	beq.w	8002896 <d_special_name+0x44e>
 800268e:	2b24      	cmp	r3, #36	@ 0x24
 8002690:	f47f af0c 	bne.w	80024ac <d_special_name+0x64>
 8002694:	4619      	mov	r1, r3
 8002696:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 800269a:	68e6      	ldr	r6, [r4, #12]
 800269c:	4298      	cmp	r0, r3
 800269e:	f106 0602 	add.w	r6, r6, #2
 80026a2:	f280 80fc 	bge.w	800289e <d_special_name+0x456>
 80026a6:	f8d4 c010 	ldr.w	ip, [r4, #16]
 80026aa:	eb00 0e80 	add.w	lr, r0, r0, lsl #2
 80026ae:	eb0c 038e 	add.w	r3, ip, lr, lsl #2
 80026b2:	3001      	adds	r0, #1
 80026b4:	e9c3 7701 	strd	r7, r7, [r3, #4]
 80026b8:	3d02      	subs	r5, #2
 80026ba:	6160      	str	r0, [r4, #20]
 80026bc:	f80c 802e 	strb.w	r8, [ip, lr, lsl #2]
 80026c0:	60d9      	str	r1, [r3, #12]
 80026c2:	60e6      	str	r6, [r4, #12]
 80026c4:	2a00      	cmp	r2, #0
 80026c6:	f000 80e4 	beq.w	8002892 <d_special_name+0x44a>
 80026ca:	2141      	movs	r1, #65	@ 0x41
 80026cc:	4620      	mov	r0, r4
 80026ce:	f7fd fd8f 	bl	80001f0 <d_make_comp>
 80026d2:	4602      	mov	r2, r0
 80026d4:	2800      	cmp	r0, #0
 80026d6:	f43f aee9 	beq.w	80024ac <d_special_name+0x64>
 80026da:	2d00      	cmp	r5, #0
 80026dc:	dcc9      	bgt.n	8002672 <d_special_name+0x22a>
 80026de:	2300      	movs	r3, #0
 80026e0:	2140      	movs	r1, #64	@ 0x40
 80026e2:	e767      	b.n	80025b4 <d_special_name+0x16c>
 80026e4:	9a01      	ldr	r2, [sp, #4]
 80026e6:	2a00      	cmp	r2, #0
 80026e8:	f43f aee0 	beq.w	80024ac <d_special_name+0x64>
 80026ec:	462b      	mov	r3, r5
 80026ee:	2156      	movs	r1, #86	@ 0x56
 80026f0:	e760      	b.n	80025b4 <d_special_name+0x16c>
 80026f2:	4620      	mov	r0, r4
 80026f4:	f7ff fea8 	bl	8002448 <d_special_name>
 80026f8:	4602      	mov	r2, r0
 80026fa:	e79f      	b.n	800263c <d_special_name+0x1f4>
 80026fc:	2100      	movs	r1, #0
 80026fe:	4620      	mov	r0, r4
 8002700:	f7ff fe22 	bl	8002348 <d_encoding.part.0>
 8002704:	4602      	mov	r2, r0
 8002706:	e76f      	b.n	80025e8 <d_special_name+0x1a0>
 8002708:	2500      	movs	r5, #0
 800270a:	e78a      	b.n	8002622 <d_special_name+0x1da>
 800270c:	f000 f97a 	bl	8002a04 <d_template_arg>
 8002710:	2300      	movs	r3, #0
 8002712:	4602      	mov	r2, r0
 8002714:	2130      	movs	r1, #48	@ 0x30
 8002716:	e74d      	b.n	80025b4 <d_special_name+0x16c>
 8002718:	f7fe fa04 	bl	8000b24 <d_type>
 800271c:	4605      	mov	r5, r0
 800271e:	4620      	mov	r0, r4
 8002720:	f7fd fde2 	bl	80002e8 <d_number>
 8002724:	2800      	cmp	r0, #0
 8002726:	f6ff aec1 	blt.w	80024ac <d_special_name+0x64>
 800272a:	68e3      	ldr	r3, [r4, #12]
 800272c:	781a      	ldrb	r2, [r3, #0]
 800272e:	2a5f      	cmp	r2, #95	@ 0x5f
 8002730:	f47f aebc 	bne.w	80024ac <d_special_name+0x64>
 8002734:	3301      	adds	r3, #1
 8002736:	60e3      	str	r3, [r4, #12]
 8002738:	4620      	mov	r0, r4
 800273a:	f7fe f9f3 	bl	8000b24 <d_type>
 800273e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002740:	3105      	adds	r1, #5
 8002742:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8002744:	4602      	mov	r2, r0
 8002746:	462b      	mov	r3, r5
 8002748:	210b      	movs	r1, #11
 800274a:	e733      	b.n	80025b4 <d_special_name+0x16c>
 800274c:	f7fe f9ea 	bl	8000b24 <d_type>
 8002750:	2300      	movs	r3, #0
 8002752:	4602      	mov	r2, r0
 8002754:	210e      	movs	r1, #14
 8002756:	e72d      	b.n	80025b4 <d_special_name+0x16c>
 8002758:	2100      	movs	r1, #0
 800275a:	f7ff fc7f 	bl	800205c <d_name>
 800275e:	2300      	movs	r3, #0
 8002760:	4602      	mov	r2, r0
 8002762:	2114      	movs	r1, #20
 8002764:	e726      	b.n	80025b4 <d_special_name+0x16c>
 8002766:	2176      	movs	r1, #118	@ 0x76
 8002768:	f7fd fdf8 	bl	800035c <d_call_offset>
 800276c:	2800      	cmp	r0, #0
 800276e:	f43f ae9d 	beq.w	80024ac <d_special_name+0x64>
 8002772:	68e3      	ldr	r3, [r4, #12]
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	2b47      	cmp	r3, #71	@ 0x47
 8002778:	f000 80a2 	beq.w	80028c0 <d_special_name+0x478>
 800277c:	2b54      	cmp	r3, #84	@ 0x54
 800277e:	f000 809f 	beq.w	80028c0 <d_special_name+0x478>
 8002782:	2100      	movs	r1, #0
 8002784:	4620      	mov	r0, r4
 8002786:	f7ff fddf 	bl	8002348 <d_encoding.part.0>
 800278a:	4602      	mov	r2, r0
 800278c:	2300      	movs	r3, #0
 800278e:	2110      	movs	r1, #16
 8002790:	e710      	b.n	80025b4 <d_special_name+0x16c>
 8002792:	f7fe f9c7 	bl	8000b24 <d_type>
 8002796:	2300      	movs	r3, #0
 8002798:	4602      	mov	r2, r0
 800279a:	210c      	movs	r1, #12
 800279c:	e70a      	b.n	80025b4 <d_special_name+0x16c>
 800279e:	310f      	adds	r1, #15
 80027a0:	62c1      	str	r1, [r0, #44]	@ 0x2c
 80027a2:	f7fe f9bf 	bl	8000b24 <d_type>
 80027a6:	2300      	movs	r3, #0
 80027a8:	4602      	mov	r2, r0
 80027aa:	2109      	movs	r1, #9
 80027ac:	e702      	b.n	80025b4 <d_special_name+0x16c>
 80027ae:	2100      	movs	r1, #0
 80027b0:	f7ff fc54 	bl	800205c <d_name>
 80027b4:	2300      	movs	r3, #0
 80027b6:	4602      	mov	r2, r0
 80027b8:	2115      	movs	r1, #21
 80027ba:	e6fb      	b.n	80025b4 <d_special_name+0x16c>
 80027bc:	2100      	movs	r1, #0
 80027be:	f7fd fdcd 	bl	800035c <d_call_offset>
 80027c2:	2800      	cmp	r0, #0
 80027c4:	f43f ae72 	beq.w	80024ac <d_special_name+0x64>
 80027c8:	2100      	movs	r1, #0
 80027ca:	4620      	mov	r0, r4
 80027cc:	f7fd fdc6 	bl	800035c <d_call_offset>
 80027d0:	2800      	cmp	r0, #0
 80027d2:	f43f ae6b 	beq.w	80024ac <d_special_name+0x64>
 80027d6:	68e3      	ldr	r3, [r4, #12]
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	2b47      	cmp	r3, #71	@ 0x47
 80027dc:	d07f      	beq.n	80028de <d_special_name+0x496>
 80027de:	2b54      	cmp	r3, #84	@ 0x54
 80027e0:	d07d      	beq.n	80028de <d_special_name+0x496>
 80027e2:	2100      	movs	r1, #0
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7ff fdaf 	bl	8002348 <d_encoding.part.0>
 80027ea:	4602      	mov	r2, r0
 80027ec:	2300      	movs	r3, #0
 80027ee:	2111      	movs	r1, #17
 80027f0:	e6e0      	b.n	80025b4 <d_special_name+0x16c>
 80027f2:	2168      	movs	r1, #104	@ 0x68
 80027f4:	f7fd fdb2 	bl	800035c <d_call_offset>
 80027f8:	2800      	cmp	r0, #0
 80027fa:	f43f ae57 	beq.w	80024ac <d_special_name+0x64>
 80027fe:	68e3      	ldr	r3, [r4, #12]
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	2b47      	cmp	r3, #71	@ 0x47
 8002804:	d061      	beq.n	80028ca <d_special_name+0x482>
 8002806:	2b54      	cmp	r3, #84	@ 0x54
 8002808:	d05f      	beq.n	80028ca <d_special_name+0x482>
 800280a:	2100      	movs	r1, #0
 800280c:	4620      	mov	r0, r4
 800280e:	f7ff fd9b 	bl	8002348 <d_encoding.part.0>
 8002812:	4602      	mov	r2, r0
 8002814:	2300      	movs	r3, #0
 8002816:	210f      	movs	r1, #15
 8002818:	e6cc      	b.n	80025b4 <d_special_name+0x16c>
 800281a:	f7fe f983 	bl	8000b24 <d_type>
 800281e:	2300      	movs	r3, #0
 8002820:	4602      	mov	r2, r0
 8002822:	210d      	movs	r1, #13
 8002824:	e6c6      	b.n	80025b4 <d_special_name+0x16c>
 8002826:	f7fe f97d 	bl	8000b24 <d_type>
 800282a:	2300      	movs	r3, #0
 800282c:	4602      	mov	r2, r0
 800282e:	2112      	movs	r1, #18
 8002830:	e6c0      	b.n	80025b4 <d_special_name+0x16c>
 8002832:	310a      	adds	r1, #10
 8002834:	62c1      	str	r1, [r0, #44]	@ 0x2c
 8002836:	f7fe f975 	bl	8000b24 <d_type>
 800283a:	2300      	movs	r3, #0
 800283c:	4602      	mov	r2, r0
 800283e:	210a      	movs	r1, #10
 8002840:	e6b8      	b.n	80025b4 <d_special_name+0x16c>
 8002842:	f106 3cff 	add.w	ip, r6, #4294967295	@ 0xffffffff
 8002846:	2100      	movs	r1, #0
 8002848:	e004      	b.n	8002854 <d_special_name+0x40c>
 800284a:	2b24      	cmp	r3, #36	@ 0x24
 800284c:	d006      	beq.n	800285c <d_special_name+0x414>
 800284e:	3101      	adds	r1, #1
 8002850:	42a9      	cmp	r1, r5
 8002852:	d003      	beq.n	800285c <d_special_name+0x414>
 8002854:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8002858:	2b00      	cmp	r3, #0
 800285a:	d1f6      	bne.n	800284a <d_special_name+0x402>
 800285c:	e9d4 0305 	ldrd	r0, r3, [r4, #20]
 8002860:	4298      	cmp	r0, r3
 8002862:	da1e      	bge.n	80028a2 <d_special_name+0x45a>
 8002864:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8002868:	eb00 0e80 	add.w	lr, r0, r0, lsl #2
 800286c:	eb0c 038e 	add.w	r3, ip, lr, lsl #2
 8002870:	3001      	adds	r0, #1
 8002872:	e9c3 7701 	strd	r7, r7, [r3, #4]
 8002876:	6160      	str	r0, [r4, #20]
 8002878:	2900      	cmp	r1, #0
 800287a:	f43f ae17 	beq.w	80024ac <d_special_name+0x64>
 800287e:	e9c3 7701 	strd	r7, r7, [r3, #4]
 8002882:	f80c 702e 	strb.w	r7, [ip, lr, lsl #2]
 8002886:	e9c3 6103 	strd	r6, r1, [r3, #12]
 800288a:	68e6      	ldr	r6, [r4, #12]
 800288c:	1a6d      	subs	r5, r5, r1
 800288e:	440e      	add	r6, r1
 8002890:	e717      	b.n	80026c2 <d_special_name+0x27a>
 8002892:	461a      	mov	r2, r3
 8002894:	e721      	b.n	80026da <d_special_name+0x292>
 8002896:	212e      	movs	r1, #46	@ 0x2e
 8002898:	e6fd      	b.n	8002696 <d_special_name+0x24e>
 800289a:	212f      	movs	r1, #47	@ 0x2f
 800289c:	e6fb      	b.n	8002696 <d_special_name+0x24e>
 800289e:	60e6      	str	r6, [r4, #12]
 80028a0:	e604      	b.n	80024ac <d_special_name+0x64>
 80028a2:	68e3      	ldr	r3, [r4, #12]
 80028a4:	440b      	add	r3, r1
 80028a6:	60e3      	str	r3, [r4, #12]
 80028a8:	e600      	b.n	80024ac <d_special_name+0x64>
 80028aa:	2b47      	cmp	r3, #71	@ 0x47
 80028ac:	d012      	beq.n	80028d4 <d_special_name+0x48c>
 80028ae:	2b54      	cmp	r3, #84	@ 0x54
 80028b0:	d010      	beq.n	80028d4 <d_special_name+0x48c>
 80028b2:	2100      	movs	r1, #0
 80028b4:	f7ff fd48 	bl	8002348 <d_encoding.part.0>
 80028b8:	4602      	mov	r2, r0
 80028ba:	2300      	movs	r3, #0
 80028bc:	214b      	movs	r1, #75	@ 0x4b
 80028be:	e679      	b.n	80025b4 <d_special_name+0x16c>
 80028c0:	4620      	mov	r0, r4
 80028c2:	f7ff fdc1 	bl	8002448 <d_special_name>
 80028c6:	4602      	mov	r2, r0
 80028c8:	e760      	b.n	800278c <d_special_name+0x344>
 80028ca:	4620      	mov	r0, r4
 80028cc:	f7ff fdbc 	bl	8002448 <d_special_name>
 80028d0:	4602      	mov	r2, r0
 80028d2:	e79f      	b.n	8002814 <d_special_name+0x3cc>
 80028d4:	4620      	mov	r0, r4
 80028d6:	f7ff fdb7 	bl	8002448 <d_special_name>
 80028da:	4602      	mov	r2, r0
 80028dc:	e7ed      	b.n	80028ba <d_special_name+0x472>
 80028de:	4620      	mov	r0, r4
 80028e0:	f7ff fdb2 	bl	8002448 <d_special_name>
 80028e4:	4602      	mov	r2, r0
 80028e6:	e781      	b.n	80027ec <d_special_name+0x3a4>

080028e8 <d_expr_primary>:
 80028e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ea:	68c2      	ldr	r2, [r0, #12]
 80028ec:	7813      	ldrb	r3, [r2, #0]
 80028ee:	2b4c      	cmp	r3, #76	@ 0x4c
 80028f0:	d132      	bne.n	8002958 <d_expr_primary+0x70>
 80028f2:	1c53      	adds	r3, r2, #1
 80028f4:	60c3      	str	r3, [r0, #12]
 80028f6:	7851      	ldrb	r1, [r2, #1]
 80028f8:	295f      	cmp	r1, #95	@ 0x5f
 80028fa:	4604      	mov	r4, r0
 80028fc:	d04a      	beq.n	8002994 <d_expr_primary+0xac>
 80028fe:	295a      	cmp	r1, #90	@ 0x5a
 8002900:	d113      	bne.n	800292a <d_expr_primary+0x42>
 8002902:	1c5a      	adds	r2, r3, #1
 8002904:	60e2      	str	r2, [r4, #12]
 8002906:	785b      	ldrb	r3, [r3, #1]
 8002908:	2b47      	cmp	r3, #71	@ 0x47
 800290a:	d03c      	beq.n	8002986 <d_expr_primary+0x9e>
 800290c:	2b54      	cmp	r3, #84	@ 0x54
 800290e:	d03a      	beq.n	8002986 <d_expr_primary+0x9e>
 8002910:	2100      	movs	r1, #0
 8002912:	4620      	mov	r0, r4
 8002914:	f7ff fd18 	bl	8002348 <d_encoding.part.0>
 8002918:	68e3      	ldr	r3, [r4, #12]
 800291a:	781a      	ldrb	r2, [r3, #0]
 800291c:	4606      	mov	r6, r0
 800291e:	2a45      	cmp	r2, #69	@ 0x45
 8002920:	d11a      	bne.n	8002958 <d_expr_primary+0x70>
 8002922:	3301      	adds	r3, #1
 8002924:	60e3      	str	r3, [r4, #12]
 8002926:	4630      	mov	r0, r6
 8002928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800292a:	f7fe f8fb 	bl	8000b24 <d_type>
 800292e:	4606      	mov	r6, r0
 8002930:	b190      	cbz	r0, 8002958 <d_expr_primary+0x70>
 8002932:	7803      	ldrb	r3, [r0, #0]
 8002934:	68e7      	ldr	r7, [r4, #12]
 8002936:	2b27      	cmp	r3, #39	@ 0x27
 8002938:	d011      	beq.n	800295e <d_expr_primary+0x76>
 800293a:	783d      	ldrb	r5, [r7, #0]
 800293c:	2d6e      	cmp	r5, #110	@ 0x6e
 800293e:	d052      	beq.n	80029e6 <d_expr_primary+0xfe>
 8002940:	213d      	movs	r1, #61	@ 0x3d
 8002942:	2d45      	cmp	r5, #69	@ 0x45
 8002944:	d055      	beq.n	80029f2 <d_expr_primary+0x10a>
 8002946:	463b      	mov	r3, r7
 8002948:	e003      	b.n	8002952 <d_expr_primary+0x6a>
 800294a:	60e3      	str	r3, [r4, #12]
 800294c:	781d      	ldrb	r5, [r3, #0]
 800294e:	2d45      	cmp	r5, #69	@ 0x45
 8002950:	d027      	beq.n	80029a2 <d_expr_primary+0xba>
 8002952:	3301      	adds	r3, #1
 8002954:	2d00      	cmp	r5, #0
 8002956:	d1f8      	bne.n	800294a <d_expr_primary+0x62>
 8002958:	2600      	movs	r6, #0
 800295a:	4630      	mov	r0, r6
 800295c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800295e:	68c3      	ldr	r3, [r0, #12]
 8002960:	7c1a      	ldrb	r2, [r3, #16]
 8002962:	b11a      	cbz	r2, 800296c <d_expr_primary+0x84>
 8002964:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002966:	6859      	ldr	r1, [r3, #4]
 8002968:	1a52      	subs	r2, r2, r1
 800296a:	62e2      	str	r2, [r4, #44]	@ 0x2c
 800296c:	4924      	ldr	r1, [pc, #144]	@ (8002a00 <d_expr_primary+0x118>)
 800296e:	6818      	ldr	r0, [r3, #0]
 8002970:	f004 fa94 	bl	8006e9c <strcmp>
 8002974:	783d      	ldrb	r5, [r7, #0]
 8002976:	2800      	cmp	r0, #0
 8002978:	d1e0      	bne.n	800293c <d_expr_primary+0x54>
 800297a:	2d45      	cmp	r5, #69	@ 0x45
 800297c:	d03d      	beq.n	80029fa <d_expr_primary+0x112>
 800297e:	2d6e      	cmp	r5, #110	@ 0x6e
 8002980:	d031      	beq.n	80029e6 <d_expr_primary+0xfe>
 8002982:	213d      	movs	r1, #61	@ 0x3d
 8002984:	e7df      	b.n	8002946 <d_expr_primary+0x5e>
 8002986:	4620      	mov	r0, r4
 8002988:	f7ff fd5e 	bl	8002448 <d_special_name>
 800298c:	68e3      	ldr	r3, [r4, #12]
 800298e:	4606      	mov	r6, r0
 8002990:	781a      	ldrb	r2, [r3, #0]
 8002992:	e7c4      	b.n	800291e <d_expr_primary+0x36>
 8002994:	1c93      	adds	r3, r2, #2
 8002996:	60c3      	str	r3, [r0, #12]
 8002998:	7892      	ldrb	r2, [r2, #2]
 800299a:	2a5a      	cmp	r2, #90	@ 0x5a
 800299c:	d0b1      	beq.n	8002902 <d_expr_primary+0x1a>
 800299e:	2600      	movs	r6, #0
 80029a0:	e7bd      	b.n	800291e <d_expr_primary+0x36>
 80029a2:	1bdd      	subs	r5, r3, r7
 80029a4:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	da24      	bge.n	80029f6 <d_expr_primary+0x10e>
 80029ac:	f8d4 e010 	ldr.w	lr, [r4, #16]
 80029b0:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 80029b4:	eb0e 0380 	add.w	r3, lr, r0, lsl #2
 80029b8:	ea4f 0c80 	mov.w	ip, r0, lsl #2
 80029bc:	2000      	movs	r0, #0
 80029be:	3201      	adds	r2, #1
 80029c0:	4285      	cmp	r5, r0
 80029c2:	e9c3 0001 	strd	r0, r0, [r3, #4]
 80029c6:	6162      	str	r2, [r4, #20]
 80029c8:	dd15      	ble.n	80029f6 <d_expr_primary+0x10e>
 80029ca:	e9c3 0001 	strd	r0, r0, [r3, #4]
 80029ce:	f80e 000c 	strb.w	r0, [lr, ip]
 80029d2:	e9c3 7503 	strd	r7, r5, [r3, #12]
 80029d6:	4632      	mov	r2, r6
 80029d8:	4620      	mov	r0, r4
 80029da:	f7fd fc09 	bl	80001f0 <d_make_comp>
 80029de:	68e3      	ldr	r3, [r4, #12]
 80029e0:	4606      	mov	r6, r0
 80029e2:	781a      	ldrb	r2, [r3, #0]
 80029e4:	e79b      	b.n	800291e <d_expr_primary+0x36>
 80029e6:	1c7b      	adds	r3, r7, #1
 80029e8:	60e3      	str	r3, [r4, #12]
 80029ea:	787d      	ldrb	r5, [r7, #1]
 80029ec:	213e      	movs	r1, #62	@ 0x3e
 80029ee:	461f      	mov	r7, r3
 80029f0:	e7a7      	b.n	8002942 <d_expr_primary+0x5a>
 80029f2:	2500      	movs	r5, #0
 80029f4:	e7d6      	b.n	80029a4 <d_expr_primary+0xbc>
 80029f6:	2300      	movs	r3, #0
 80029f8:	e7ed      	b.n	80029d6 <d_expr_primary+0xee>
 80029fa:	3701      	adds	r7, #1
 80029fc:	60e7      	str	r7, [r4, #12]
 80029fe:	e7ac      	b.n	800295a <d_expr_primary+0x72>
 8002a00:	08016fb0 	.word	0x08016fb0

08002a04 <d_template_arg>:
 8002a04:	b538      	push	{r3, r4, r5, lr}
 8002a06:	68c3      	ldr	r3, [r0, #12]
 8002a08:	781a      	ldrb	r2, [r3, #0]
 8002a0a:	2a4c      	cmp	r2, #76	@ 0x4c
 8002a0c:	d01a      	beq.n	8002a44 <d_template_arg+0x40>
 8002a0e:	4604      	mov	r4, r0
 8002a10:	d807      	bhi.n	8002a22 <d_template_arg+0x1e>
 8002a12:	3a49      	subs	r2, #73	@ 0x49
 8002a14:	2a01      	cmp	r2, #1
 8002a16:	d818      	bhi.n	8002a4a <d_template_arg+0x46>
 8002a18:	3301      	adds	r3, #1
 8002a1a:	60c3      	str	r3, [r0, #12]
 8002a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a20:	e01a      	b.n	8002a58 <d_template_args_1>
 8002a22:	2a58      	cmp	r2, #88	@ 0x58
 8002a24:	d111      	bne.n	8002a4a <d_template_arg+0x46>
 8002a26:	3301      	adds	r3, #1
 8002a28:	2201      	movs	r2, #1
 8002a2a:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8002a2c:	60c3      	str	r3, [r0, #12]
 8002a2e:	6302      	str	r2, [r0, #48]	@ 0x30
 8002a30:	f7fe ffbe 	bl	80019b0 <d_expression_1>
 8002a34:	68e3      	ldr	r3, [r4, #12]
 8002a36:	6325      	str	r5, [r4, #48]	@ 0x30
 8002a38:	781a      	ldrb	r2, [r3, #0]
 8002a3a:	2a45      	cmp	r2, #69	@ 0x45
 8002a3c:	d10a      	bne.n	8002a54 <d_template_arg+0x50>
 8002a3e:	3301      	adds	r3, #1
 8002a40:	60e3      	str	r3, [r4, #12]
 8002a42:	bd38      	pop	{r3, r4, r5, pc}
 8002a44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a48:	e74e      	b.n	80028e8 <d_expr_primary>
 8002a4a:	4620      	mov	r0, r4
 8002a4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a50:	f7fe b868 	b.w	8000b24 <d_type>
 8002a54:	2000      	movs	r0, #0
 8002a56:	bd38      	pop	{r3, r4, r5, pc}

08002a58 <d_template_args_1>:
 8002a58:	b570      	push	{r4, r5, r6, lr}
 8002a5a:	68c3      	ldr	r3, [r0, #12]
 8002a5c:	6a86      	ldr	r6, [r0, #40]	@ 0x28
 8002a5e:	781a      	ldrb	r2, [r3, #0]
 8002a60:	2a45      	cmp	r2, #69	@ 0x45
 8002a62:	b082      	sub	sp, #8
 8002a64:	4604      	mov	r4, r0
 8002a66:	d01f      	beq.n	8002aa8 <d_template_args_1+0x50>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	ad01      	add	r5, sp, #4
 8002a6e:	e009      	b.n	8002a84 <d_template_args_1+0x2c>
 8002a70:	f7fd fbbe 	bl	80001f0 <d_make_comp>
 8002a74:	6028      	str	r0, [r5, #0]
 8002a76:	f100 0510 	add.w	r5, r0, #16
 8002a7a:	b160      	cbz	r0, 8002a96 <d_template_args_1+0x3e>
 8002a7c:	68e3      	ldr	r3, [r4, #12]
 8002a7e:	781a      	ldrb	r2, [r3, #0]
 8002a80:	2a45      	cmp	r2, #69	@ 0x45
 8002a82:	d00b      	beq.n	8002a9c <d_template_args_1+0x44>
 8002a84:	4620      	mov	r0, r4
 8002a86:	f7ff ffbd 	bl	8002a04 <d_template_arg>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	212f      	movs	r1, #47	@ 0x2f
 8002a90:	4620      	mov	r0, r4
 8002a92:	2a00      	cmp	r2, #0
 8002a94:	d1ec      	bne.n	8002a70 <d_template_args_1+0x18>
 8002a96:	2000      	movs	r0, #0
 8002a98:	b002      	add	sp, #8
 8002a9a:	bd70      	pop	{r4, r5, r6, pc}
 8002a9c:	9801      	ldr	r0, [sp, #4]
 8002a9e:	62a6      	str	r6, [r4, #40]	@ 0x28
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	60e3      	str	r3, [r4, #12]
 8002aa4:	b002      	add	sp, #8
 8002aa6:	bd70      	pop	{r4, r5, r6, pc}
 8002aa8:	1c5a      	adds	r2, r3, #1
 8002aaa:	2300      	movs	r3, #0
 8002aac:	60c2      	str	r2, [r0, #12]
 8002aae:	212f      	movs	r1, #47	@ 0x2f
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	b002      	add	sp, #8
 8002ab4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8002ab8:	f7fd bb9a 	b.w	80001f0 <d_make_comp>

08002abc <d_prefix>:
 8002abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002abe:	68c5      	ldr	r5, [r0, #12]
 8002ac0:	4606      	mov	r6, r0
 8002ac2:	460f      	mov	r7, r1
 8002ac4:	2400      	movs	r4, #0
 8002ac6:	782b      	ldrb	r3, [r5, #0]
 8002ac8:	2b44      	cmp	r3, #68	@ 0x44
 8002aca:	d00a      	beq.n	8002ae2 <d_prefix+0x26>
 8002acc:	3b49      	subs	r3, #73	@ 0x49
 8002ace:	2b0b      	cmp	r3, #11
 8002ad0:	d80c      	bhi.n	8002aec <d_prefix+0x30>
 8002ad2:	e8df f003 	tbb	[pc, r3]
 8002ad6:	0b3a      	.short	0x0b3a
 8002ad8:	0b370b0b 	.word	0x0b370b0b
 8002adc:	0b0b0b0b 	.word	0x0b0b0b0b
 8002ae0:	2329      	.short	0x2329
 8002ae2:	786b      	ldrb	r3, [r5, #1]
 8002ae4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8002ae8:	2b54      	cmp	r3, #84	@ 0x54
 8002aea:	d03d      	beq.n	8002b68 <d_prefix+0xac>
 8002aec:	2200      	movs	r2, #0
 8002aee:	4621      	mov	r1, r4
 8002af0:	4630      	mov	r0, r6
 8002af2:	f7fe fd8f 	bl	8001614 <d_unqualified_name>
 8002af6:	4604      	mov	r4, r0
 8002af8:	2c00      	cmp	r4, #0
 8002afa:	d03b      	beq.n	8002b74 <d_prefix+0xb8>
 8002afc:	68f5      	ldr	r5, [r6, #12]
 8002afe:	782b      	ldrb	r3, [r5, #0]
 8002b00:	2b45      	cmp	r3, #69	@ 0x45
 8002b02:	d038      	beq.n	8002b76 <d_prefix+0xba>
 8002b04:	2f00      	cmp	r7, #0
 8002b06:	d0de      	beq.n	8002ac6 <d_prefix+0xa>
 8002b08:	e9d6 3208 	ldrd	r3, r2, [r6, #32]
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	da31      	bge.n	8002b74 <d_prefix+0xb8>
 8002b10:	69f2      	ldr	r2, [r6, #28]
 8002b12:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
 8002b16:	3301      	adds	r3, #1
 8002b18:	6233      	str	r3, [r6, #32]
 8002b1a:	e7d4      	b.n	8002ac6 <d_prefix+0xa>
 8002b1c:	bb54      	cbnz	r4, 8002b74 <d_prefix+0xb8>
 8002b1e:	4630      	mov	r0, r6
 8002b20:	f7fd fe30 	bl	8000784 <d_template_param>
 8002b24:	4604      	mov	r4, r0
 8002b26:	e7e7      	b.n	8002af8 <d_prefix+0x3c>
 8002b28:	2101      	movs	r1, #1
 8002b2a:	4630      	mov	r0, r6
 8002b2c:	f7fd ff08 	bl	8000940 <d_substitution>
 8002b30:	4602      	mov	r2, r0
 8002b32:	b1f8      	cbz	r0, 8002b74 <d_prefix+0xb8>
 8002b34:	7803      	ldrb	r3, [r0, #0]
 8002b36:	3b53      	subs	r3, #83	@ 0x53
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d9d8      	bls.n	8002aee <d_prefix+0x32>
 8002b3c:	b9d4      	cbnz	r4, 8002b74 <d_prefix+0xb8>
 8002b3e:	68f5      	ldr	r5, [r6, #12]
 8002b40:	4604      	mov	r4, r0
 8002b42:	e7c0      	b.n	8002ac6 <d_prefix+0xa>
 8002b44:	3501      	adds	r5, #1
 8002b46:	60f5      	str	r5, [r6, #12]
 8002b48:	e7bd      	b.n	8002ac6 <d_prefix+0xa>
 8002b4a:	b19c      	cbz	r4, 8002b74 <d_prefix+0xb8>
 8002b4c:	3501      	adds	r5, #1
 8002b4e:	60f5      	str	r5, [r6, #12]
 8002b50:	4630      	mov	r0, r6
 8002b52:	f7ff ff81 	bl	8002a58 <d_template_args_1>
 8002b56:	4603      	mov	r3, r0
 8002b58:	b160      	cbz	r0, 8002b74 <d_prefix+0xb8>
 8002b5a:	4622      	mov	r2, r4
 8002b5c:	2104      	movs	r1, #4
 8002b5e:	4630      	mov	r0, r6
 8002b60:	f7fd fb46 	bl	80001f0 <d_make_comp>
 8002b64:	4604      	mov	r4, r0
 8002b66:	e7c7      	b.n	8002af8 <d_prefix+0x3c>
 8002b68:	b924      	cbnz	r4, 8002b74 <d_prefix+0xb8>
 8002b6a:	4630      	mov	r0, r6
 8002b6c:	f7fd ffda 	bl	8000b24 <d_type>
 8002b70:	4604      	mov	r4, r0
 8002b72:	e7c1      	b.n	8002af8 <d_prefix+0x3c>
 8002b74:	2400      	movs	r4, #0
 8002b76:	4620      	mov	r0, r4
 8002b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b7a:	bf00      	nop

08002b7c <d_print_comp_inner>:
 8002b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b80:	4604      	mov	r4, r0
 8002b82:	b099      	sub	sp, #100	@ 0x64
 8002b84:	2a00      	cmp	r2, #0
 8002b86:	f000 8083 	beq.w	8002c90 <d_print_comp_inner+0x114>
 8002b8a:	f8d0 7118 	ldr.w	r7, [r0, #280]	@ 0x118
 8002b8e:	2f00      	cmp	r7, #0
 8002b90:	f040 8081 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8002b94:	7816      	ldrb	r6, [r2, #0]
 8002b96:	4615      	mov	r5, r2
 8002b98:	2e5c      	cmp	r6, #92	@ 0x5c
 8002b9a:	d879      	bhi.n	8002c90 <d_print_comp_inner+0x114>
 8002b9c:	e8df f016 	tbh	[pc, r6, lsl #1]
 8002ba0:	01480b43 	.word	0x01480b43
 8002ba4:	02630148 	.word	0x02630148
 8002ba8:	005d08c5 	.word	0x005d08c5
 8002bac:	010a08ba 	.word	0x010a08ba
 8002bb0:	080605c7 	.word	0x080605c7
 8002bb4:	066c07d5 	.word	0x066c07d5
 8002bb8:	06080639 	.word	0x06080639
 8002bbc:	03310839 	.word	0x03310839
 8002bc0:	02fa032b 	.word	0x02fa032b
 8002bc4:	07420773 	.word	0x07420773
 8002bc8:	06e00711 	.word	0x06e00711
 8002bcc:	07a406af 	.word	0x07a406af
 8002bd0:	00a10840 	.word	0x00a10840
 8002bd4:	00a100a1 	.word	0x00a100a1
 8002bd8:	00860086 	.word	0x00860086
 8002bdc:	00860086 	.word	0x00860086
 8002be0:	00860086 	.word	0x00860086
 8002be4:	01270086 	.word	0x01270086
 8002be8:	00860127 	.word	0x00860127
 8002bec:	0b7a0086 	.word	0x0b7a0086
 8002bf0:	08ff007e 	.word	0x08ff007e
 8002bf4:	00c009d8 	.word	0x00c009d8
 8002bf8:	00c00078 	.word	0x00c00078
 8002bfc:	01570157 	.word	0x01570157
 8002c00:	09b30889 	.word	0x09b30889
 8002c04:	04fc02b5 	.word	0x04fc02b5
 8002c08:	01ce0078 	.word	0x01ce0078
 8002c0c:	01b101c6 	.word	0x01b101c6
 8002c10:	00780569 	.word	0x00780569
 8002c14:	0078052d 	.word	0x0078052d
 8002c18:	00d70078 	.word	0x00d70078
 8002c1c:	092600d7 	.word	0x092600d7
 8002c20:	09490951 	.word	0x09490951
 8002c24:	0b060ac1 	.word	0x0b060ac1
 8002c28:	098205d5 	.word	0x098205d5
 8002c2c:	01ff0232 	.word	0x01ff0232
 8002c30:	01800078 	.word	0x01800078
 8002c34:	0aba0ad5 	.word	0x0aba0ad5
 8002c38:	0a430a5e 	.word	0x0a430a5e
 8002c3c:	0acf0086 	.word	0x0acf0086
 8002c40:	00860086 	.word	0x00860086
 8002c44:	010c0362 	.word	0x010c0362
 8002c48:	03dc010c 	.word	0x03dc010c
 8002c4c:	049603ab 	.word	0x049603ab
 8002c50:	007e0455 	.word	0x007e0455
 8002c54:	03ee0424 	.word	0x03ee0424
 8002c58:	04c4      	.short	0x04c4
 8002c5a:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8002c5e:	f8d0 3120 	ldr.w	r3, [r0, #288]	@ 0x120
 8002c62:	f108 0201 	add.w	r2, r8, #1
 8002c66:	4293      	cmp	r3, r2
 8002c68:	f341 86d7 	ble.w	8004a1a <d_print_comp_inner+0x1e9e>
 8002c6c:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	68db      	ldr	r3, [r3, #12]
 8002c74:	4641      	mov	r1, r8
 8002c76:	b15b      	cbz	r3, 8002c90 <d_print_comp_inner+0x114>
 8002c78:	f1b8 0f00 	cmp.w	r8, #0
 8002c7c:	d104      	bne.n	8002c88 <d_print_comp_inner+0x10c>
 8002c7e:	f001 bf1d 	b.w	8004abc <d_print_comp_inner+0x1f40>
 8002c82:	2900      	cmp	r1, #0
 8002c84:	f001 871a 	beq.w	8004abc <d_print_comp_inner+0x1f40>
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	3901      	subs	r1, #1
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1f8      	bne.n	8002c82 <d_print_comp_inner+0x106>
 8002c90:	2301      	movs	r3, #1
 8002c92:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8002c96:	b019      	add	sp, #100	@ 0x64
 8002c98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c9c:	68ea      	ldr	r2, [r5, #12]
 8002c9e:	2111      	movs	r1, #17
 8002ca0:	4620      	mov	r0, r4
 8002ca2:	b019      	add	sp, #100	@ 0x64
 8002ca4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ca8:	f002 bcb8 	b.w	800561c <d_print_comp>
 8002cac:	e9d0 2344 	ldrd	r2, r3, [r0, #272]	@ 0x110
 8002cb0:	a908      	add	r1, sp, #32
 8002cb2:	e9cd 3508 	strd	r3, r5, [sp, #32]
 8002cb6:	920b      	str	r2, [sp, #44]	@ 0x2c
 8002cb8:	2300      	movs	r3, #0
 8002cba:	68ea      	ldr	r2, [r5, #12]
 8002cbc:	f8c0 1114 	str.w	r1, [r0, #276]	@ 0x114
 8002cc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8002cc2:	2111      	movs	r1, #17
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f002 fca9 	bl	800561c <d_print_comp>
 8002cca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f001 8530 	beq.w	8004732 <d_print_comp_inner+0x1bb6>
 8002cd2:	9b08      	ldr	r3, [sp, #32]
 8002cd4:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002cd8:	2f00      	cmp	r7, #0
 8002cda:	d0dc      	beq.n	8002c96 <d_print_comp_inner+0x11a>
 8002cdc:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 8002ce0:	e7d9      	b.n	8002c96 <d_print_comp_inner+0x11a>
 8002ce2:	f8d0 1114 	ldr.w	r1, [r0, #276]	@ 0x114
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	2900      	cmp	r1, #0
 8002cea:	f002 83c9 	beq.w	8005480 <d_print_comp_inner+0x2904>
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	b93a      	cbnz	r2, 8002d02 <d_print_comp_inner+0x186>
 8002cf2:	685a      	ldr	r2, [r3, #4]
 8002cf4:	7812      	ldrb	r2, [r2, #0]
 8002cf6:	f1a2 0019 	sub.w	r0, r2, #25
 8002cfa:	2802      	cmp	r0, #2
 8002cfc:	d804      	bhi.n	8002d08 <d_print_comp_inner+0x18c>
 8002cfe:	4296      	cmp	r6, r2
 8002d00:	d0cc      	beq.n	8002c9c <d_print_comp_inner+0x120>
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1f2      	bne.n	8002cee <d_print_comp_inner+0x172>
 8002d08:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 8002d0c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d0e:	2300      	movs	r3, #0
 8002d10:	e9cd 5309 	strd	r5, r3, [sp, #36]	@ 0x24
 8002d14:	aa08      	add	r2, sp, #32
 8002d16:	f8c4 2114 	str.w	r2, [r4, #276]	@ 0x114
 8002d1a:	9108      	str	r1, [sp, #32]
 8002d1c:	68ea      	ldr	r2, [r5, #12]
 8002d1e:	e7d0      	b.n	8002cc2 <d_print_comp_inner+0x146>
 8002d20:	e9d0 3244 	ldrd	r3, r2, [r0, #272]	@ 0x110
 8002d24:	a908      	add	r1, sp, #32
 8002d26:	2000      	movs	r0, #0
 8002d28:	e9cd 2508 	strd	r2, r5, [sp, #32]
 8002d2c:	900a      	str	r0, [sp, #40]	@ 0x28
 8002d2e:	f8c4 1114 	str.w	r1, [r4, #276]	@ 0x114
 8002d32:	692a      	ldr	r2, [r5, #16]
 8002d34:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d36:	2111      	movs	r1, #17
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f002 fc6f 	bl	800561c <d_print_comp>
 8002d3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f001 8793 	beq.w	8004c6c <d_print_comp_inner+0x20f0>
 8002d46:	9b08      	ldr	r3, [sp, #32]
 8002d48:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002d4c:	e7a3      	b.n	8002c96 <d_print_comp_inner+0x11a>
 8002d4e:	68d2      	ldr	r2, [r2, #12]
 8002d50:	7813      	ldrb	r3, [r2, #0]
 8002d52:	2b27      	cmp	r3, #39	@ 0x27
 8002d54:	f041 8697 	bne.w	8004a86 <d_print_comp_inner+0x1f0a>
 8002d58:	68d3      	ldr	r3, [r2, #12]
 8002d5a:	7c1f      	ldrb	r7, [r3, #16]
 8002d5c:	2f06      	cmp	r7, #6
 8002d5e:	f202 8039 	bhi.w	8004dd4 <d_print_comp_inner+0x2258>
 8002d62:	b127      	cbz	r7, 8002d6e <d_print_comp_inner+0x1f2>
 8002d64:	692b      	ldr	r3, [r5, #16]
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	f002 8369 	beq.w	8005440 <d_print_comp_inner+0x28c4>
 8002d6e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002d72:	29ff      	cmp	r1, #255	@ 0xff
 8002d74:	f002 8162 	beq.w	800503c <d_print_comp_inner+0x24c0>
 8002d78:	1c4b      	adds	r3, r1, #1
 8002d7a:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002d7e:	2328      	movs	r3, #40	@ 0x28
 8002d80:	5463      	strb	r3, [r4, r1]
 8002d82:	4620      	mov	r0, r4
 8002d84:	2111      	movs	r1, #17
 8002d86:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8002d8a:	f002 fc47 	bl	800561c <d_print_comp>
 8002d8e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002d92:	29ff      	cmp	r1, #255	@ 0xff
 8002d94:	f002 8142 	beq.w	800501c <d_print_comp_inner+0x24a0>
 8002d98:	1c4b      	adds	r3, r1, #1
 8002d9a:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002d9e:	2329      	movs	r3, #41	@ 0x29
 8002da0:	5463      	strb	r3, [r4, r1]
 8002da2:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8002da6:	782b      	ldrb	r3, [r5, #0]
 8002da8:	2b3e      	cmp	r3, #62	@ 0x3e
 8002daa:	f002 8164 	beq.w	8005076 <d_print_comp_inner+0x24fa>
 8002dae:	2f08      	cmp	r7, #8
 8002db0:	f002 8155 	beq.w	800505e <d_print_comp_inner+0x24e2>
 8002db4:	692a      	ldr	r2, [r5, #16]
 8002db6:	e772      	b.n	8002c9e <d_print_comp_inner+0x122>
 8002db8:	68d2      	ldr	r2, [r2, #12]
 8002dba:	2a00      	cmp	r2, #0
 8002dbc:	f001 8666 	beq.w	8004a8c <d_print_comp_inner+0x1f10>
 8002dc0:	2111      	movs	r1, #17
 8002dc2:	f002 fc2b 	bl	800561c <d_print_comp>
 8002dc6:	782b      	ldrb	r3, [r5, #0]
 8002dc8:	2b54      	cmp	r3, #84	@ 0x54
 8002dca:	f001 8662 	beq.w	8004a92 <d_print_comp_inner+0x1f16>
 8002dce:	68eb      	ldr	r3, [r5, #12]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0ef      	beq.n	8002db4 <d_print_comp_inner+0x238>
 8002dd4:	262e      	movs	r6, #46	@ 0x2e
 8002dd6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002dda:	29ff      	cmp	r1, #255	@ 0xff
 8002ddc:	f002 81c8 	beq.w	8005170 <d_print_comp_inner+0x25f4>
 8002de0:	1c4b      	adds	r3, r1, #1
 8002de2:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002de6:	5466      	strb	r6, [r4, r1]
 8002de8:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8002dec:	e7e2      	b.n	8002db4 <d_print_comp_inner+0x238>
 8002dee:	68d2      	ldr	r2, [r2, #12]
 8002df0:	f8d0 9120 	ldr.w	r9, [r0, #288]	@ 0x120
 8002df4:	7813      	ldrb	r3, [r2, #0]
 8002df6:	f1b9 0f00 	cmp.w	r9, #0
 8002dfa:	d103      	bne.n	8002e04 <d_print_comp_inner+0x288>
 8002dfc:	2b05      	cmp	r3, #5
 8002dfe:	f002 8159 	beq.w	80050b4 <d_print_comp_inner+0x2538>
 8002e02:	464f      	mov	r7, r9
 8002e04:	4610      	mov	r0, r2
 8002e06:	2b23      	cmp	r3, #35	@ 0x23
 8002e08:	e9d4 1c44 	ldrd	r1, ip, [r4, #272]	@ 0x110
 8002e0c:	f001 85b9 	beq.w	8004982 <d_print_comp_inner+0x1e06>
 8002e10:	429e      	cmp	r6, r3
 8002e12:	f001 85b6 	beq.w	8004982 <d_print_comp_inner+0x1e06>
 8002e16:	2b24      	cmp	r3, #36	@ 0x24
 8002e18:	f001 84d7 	beq.w	80047ca <d_print_comp_inner+0x1c4e>
 8002e1c:	ab08      	add	r3, sp, #32
 8002e1e:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8002e22:	2300      	movs	r3, #0
 8002e24:	f8cd c020 	str.w	ip, [sp, #32]
 8002e28:	910b      	str	r1, [sp, #44]	@ 0x2c
 8002e2a:	9509      	str	r5, [sp, #36]	@ 0x24
 8002e2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e2e:	e748      	b.n	8002cc2 <d_print_comp_inner+0x146>
 8002e30:	68d2      	ldr	r2, [r2, #12]
 8002e32:	2111      	movs	r1, #17
 8002e34:	f002 fbf2 	bl	800561c <d_print_comp>
 8002e38:	49cf      	ldr	r1, [pc, #828]	@ (8003178 <d_print_comp_inner+0x5fc>)
 8002e3a:	4620      	mov	r0, r4
 8002e3c:	f7fd fc6a 	bl	8000714 <d_append_string>
 8002e40:	692d      	ldr	r5, [r5, #16]
 8002e42:	782b      	ldrb	r3, [r5, #0]
 8002e44:	2b48      	cmp	r3, #72	@ 0x48
 8002e46:	f001 825d 	beq.w	8004304 <d_print_comp_inner+0x1788>
 8002e4a:	462a      	mov	r2, r5
 8002e4c:	e727      	b.n	8002c9e <d_print_comp_inner+0x122>
 8002e4e:	68d2      	ldr	r2, [r2, #12]
 8002e50:	b112      	cbz	r2, 8002e58 <d_print_comp_inner+0x2dc>
 8002e52:	2111      	movs	r1, #17
 8002e54:	f002 fbe2 	bl	800561c <d_print_comp>
 8002e58:	692b      	ldr	r3, [r5, #16]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f43f af1b 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8002e60:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8002e64:	29fd      	cmp	r1, #253	@ 0xfd
 8002e66:	f201 87cf 	bhi.w	8004e08 <d_print_comp_inner+0x228c>
 8002e6a:	49c4      	ldr	r1, [pc, #784]	@ (800317c <d_print_comp_inner+0x600>)
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f7fd fc51 	bl	8000714 <d_append_string>
 8002e72:	692a      	ldr	r2, [r5, #16]
 8002e74:	f8d4 6100 	ldr.w	r6, [r4, #256]	@ 0x100
 8002e78:	f8d4 5128 	ldr.w	r5, [r4, #296]	@ 0x128
 8002e7c:	2111      	movs	r1, #17
 8002e7e:	4620      	mov	r0, r4
 8002e80:	f002 fbcc 	bl	800561c <d_print_comp>
 8002e84:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002e88:	42ab      	cmp	r3, r5
 8002e8a:	f47f af04 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8002e8e:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8002e92:	42b3      	cmp	r3, r6
 8002e94:	f47f aeff 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8002e98:	3b02      	subs	r3, #2
 8002e9a:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8002e9e:	e6fa      	b.n	8002c96 <d_print_comp_inner+0x11a>
 8002ea0:	4eb7      	ldr	r6, [pc, #732]	@ (8003180 <d_print_comp_inner+0x604>)
 8002ea2:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002ea6:	f106 0b0e 	add.w	fp, r6, #14
 8002eaa:	f04f 0a00 	mov.w	sl, #0
 8002eae:	f04f 0901 	mov.w	r9, #1
 8002eb2:	e00a      	b.n	8002eca <d_print_comp_inner+0x34e>
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	4646      	mov	r6, r8
 8002eb8:	1c59      	adds	r1, r3, #1
 8002eba:	45b3      	cmp	fp, r6
 8002ebc:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002ec0:	54e7      	strb	r7, [r4, r3]
 8002ec2:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002ec6:	f001 8336 	beq.w	8004536 <d_print_comp_inner+0x19ba>
 8002eca:	29ff      	cmp	r1, #255	@ 0xff
 8002ecc:	7877      	ldrb	r7, [r6, #1]
 8002ece:	f106 0801 	add.w	r8, r6, #1
 8002ed2:	d1ef      	bne.n	8002eb4 <d_print_comp_inner+0x338>
 8002ed4:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8002ed8:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8002edc:	4620      	mov	r0, r4
 8002ede:	4798      	blx	r3
 8002ee0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002ee4:	7027      	strb	r7, [r4, #0]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	45d8      	cmp	r8, fp
 8002eea:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002eee:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8002ef2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002ef6:	f001 831e 	beq.w	8004536 <d_print_comp_inner+0x19ba>
 8002efa:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8002efe:	2301      	movs	r3, #1
 8002f00:	e7da      	b.n	8002eb8 <d_print_comp_inner+0x33c>
 8002f02:	e9d2 6503 	ldrd	r6, r5, [r2, #12]
 8002f06:	7833      	ldrb	r3, [r6, #0]
 8002f08:	2b32      	cmp	r3, #50	@ 0x32
 8002f0a:	f001 8655 	beq.w	8004bb8 <d_print_comp_inner+0x203c>
 8002f0e:	2b34      	cmp	r3, #52	@ 0x34
 8002f10:	f001 86b8 	beq.w	8004c84 <d_print_comp_inner+0x2108>
 8002f14:	4632      	mov	r2, r6
 8002f16:	2111      	movs	r1, #17
 8002f18:	f003 fa86 	bl	8006428 <d_print_expr_op>
 8002f1c:	462a      	mov	r2, r5
 8002f1e:	2111      	movs	r1, #17
 8002f20:	4620      	mov	r0, r4
 8002f22:	b019      	add	sp, #100	@ 0x64
 8002f24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f28:	f003 bc7c 	b.w	8006824 <d_print_subexpr>
 8002f2c:	68d2      	ldr	r2, [r2, #12]
 8002f2e:	2111      	movs	r1, #17
 8002f30:	4620      	mov	r0, r4
 8002f32:	b019      	add	sp, #100	@ 0x64
 8002f34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f38:	f003 ba76 	b.w	8006428 <d_print_expr_op>
 8002f3c:	4e91      	ldr	r6, [pc, #580]	@ (8003184 <d_print_comp_inner+0x608>)
 8002f3e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002f42:	f106 0b09 	add.w	fp, r6, #9
 8002f46:	f04f 0a00 	mov.w	sl, #0
 8002f4a:	f04f 0901 	mov.w	r9, #1
 8002f4e:	e00a      	b.n	8002f66 <d_print_comp_inner+0x3ea>
 8002f50:	460b      	mov	r3, r1
 8002f52:	4646      	mov	r6, r8
 8002f54:	1c59      	adds	r1, r3, #1
 8002f56:	45b3      	cmp	fp, r6
 8002f58:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002f5c:	54e7      	strb	r7, [r4, r3]
 8002f5e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002f62:	f001 834b 	beq.w	80045fc <d_print_comp_inner+0x1a80>
 8002f66:	29ff      	cmp	r1, #255	@ 0xff
 8002f68:	7877      	ldrb	r7, [r6, #1]
 8002f6a:	f106 0801 	add.w	r8, r6, #1
 8002f6e:	d1ef      	bne.n	8002f50 <d_print_comp_inner+0x3d4>
 8002f70:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8002f74:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8002f78:	4620      	mov	r0, r4
 8002f7a:	4798      	blx	r3
 8002f7c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002f80:	7027      	strb	r7, [r4, #0]
 8002f82:	3301      	adds	r3, #1
 8002f84:	45c3      	cmp	fp, r8
 8002f86:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8002f8a:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8002f8e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002f92:	f001 8333 	beq.w	80045fc <d_print_comp_inner+0x1a80>
 8002f96:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e7da      	b.n	8002f54 <d_print_comp_inner+0x3d8>
 8002f9e:	4e7a      	ldr	r6, [pc, #488]	@ (8003188 <d_print_comp_inner+0x60c>)
 8002fa0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8002fa4:	f106 0b07 	add.w	fp, r6, #7
 8002fa8:	f04f 0800 	mov.w	r8, #0
 8002fac:	2701      	movs	r7, #1
 8002fae:	e00b      	b.n	8002fc8 <d_print_comp_inner+0x44c>
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	4656      	mov	r6, sl
 8002fb4:	1c59      	adds	r1, r3, #1
 8002fb6:	45b3      	cmp	fp, r6
 8002fb8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8002fbc:	f804 9003 	strb.w	r9, [r4, r3]
 8002fc0:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 8002fc4:	f001 8410 	beq.w	80047e8 <d_print_comp_inner+0x1c6c>
 8002fc8:	29ff      	cmp	r1, #255	@ 0xff
 8002fca:	f896 9001 	ldrb.w	r9, [r6, #1]
 8002fce:	f106 0a01 	add.w	sl, r6, #1
 8002fd2:	d1ed      	bne.n	8002fb0 <d_print_comp_inner+0x434>
 8002fd4:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8002fd8:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8002fdc:	4620      	mov	r0, r4
 8002fde:	4798      	blx	r3
 8002fe0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8002fe4:	f884 9000 	strb.w	r9, [r4]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	45d3      	cmp	fp, sl
 8002fec:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 8002ff0:	f8c4 7100 	str.w	r7, [r4, #256]	@ 0x100
 8002ff4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8002ff8:	f002 8043 	beq.w	8005082 <d_print_comp_inner+0x2506>
 8002ffc:	f816 9f02 	ldrb.w	r9, [r6, #2]!
 8003000:	2301      	movs	r3, #1
 8003002:	e7d7      	b.n	8002fb4 <d_print_comp_inner+0x438>
 8003004:	4e61      	ldr	r6, [pc, #388]	@ (800318c <d_print_comp_inner+0x610>)
 8003006:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800300a:	f106 0b1c 	add.w	fp, r6, #28
 800300e:	f04f 0a00 	mov.w	sl, #0
 8003012:	f04f 0901 	mov.w	r9, #1
 8003016:	e00a      	b.n	800302e <d_print_comp_inner+0x4b2>
 8003018:	460b      	mov	r3, r1
 800301a:	4646      	mov	r6, r8
 800301c:	1c59      	adds	r1, r3, #1
 800301e:	45b3      	cmp	fp, r6
 8003020:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003024:	54e7      	strb	r7, [r4, r3]
 8003026:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800302a:	f43f ae37 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800302e:	29ff      	cmp	r1, #255	@ 0xff
 8003030:	7877      	ldrb	r7, [r6, #1]
 8003032:	f106 0801 	add.w	r8, r6, #1
 8003036:	d1ef      	bne.n	8003018 <d_print_comp_inner+0x49c>
 8003038:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800303c:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003040:	4620      	mov	r0, r4
 8003042:	4798      	blx	r3
 8003044:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003048:	7027      	strb	r7, [r4, #0]
 800304a:	3301      	adds	r3, #1
 800304c:	45d8      	cmp	r8, fp
 800304e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003052:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003056:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800305a:	f43f ae1f 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800305e:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003062:	2301      	movs	r3, #1
 8003064:	e7da      	b.n	800301c <d_print_comp_inner+0x4a0>
 8003066:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800306a:	f8d0 9114 	ldr.w	r9, [r0, #276]	@ 0x114
 800306e:	2200      	movs	r2, #0
 8003070:	f8c0 2114 	str.w	r2, [r0, #276]	@ 0x114
 8003074:	f1b8 0f00 	cmp.w	r8, #0
 8003078:	f43f ae0a 	beq.w	8002c90 <d_print_comp_inner+0x114>
 800307c:	ab08      	add	r3, sp, #32
 800307e:	f8d0 1110 	ldr.w	r1, [r0, #272]	@ 0x110
 8003082:	9301      	str	r3, [sp, #4]
 8003084:	4694      	mov	ip, r2
 8003086:	4610      	mov	r0, r2
 8003088:	4647      	mov	r7, r8
 800308a:	e9c3 2700 	strd	r2, r7, [r3]
 800308e:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003092:	783a      	ldrb	r2, [r7, #0]
 8003094:	2a4e      	cmp	r2, #78	@ 0x4e
 8003096:	469e      	mov	lr, r3
 8003098:	f1a2 0a1c 	sub.w	sl, r2, #28
 800309c:	f1a2 0850 	sub.w	r8, r2, #80	@ 0x50
 80030a0:	f10c 0601 	add.w	r6, ip, #1
 80030a4:	f001 845a 	beq.w	800495c <d_print_comp_inner+0x1de0>
 80030a8:	f201 8454 	bhi.w	8004954 <d_print_comp_inner+0x1dd8>
 80030ac:	f1ba 0f04 	cmp.w	sl, #4
 80030b0:	f241 8454 	bls.w	800495c <d_print_comp_inner+0x1de0>
 80030b4:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 80030b8:	783b      	ldrb	r3, [r7, #0]
 80030ba:	2b02      	cmp	r3, #2
 80030bc:	46b8      	mov	r8, r7
 80030be:	f001 86d4 	beq.w	8004e6a <d_print_comp_inner+0x22ee>
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d104      	bne.n	80030d0 <d_print_comp_inner+0x554>
 80030c6:	e9cd 1806 	strd	r1, r8, [sp, #24]
 80030ca:	ab06      	add	r3, sp, #24
 80030cc:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 80030d0:	692a      	ldr	r2, [r5, #16]
 80030d2:	2111      	movs	r1, #17
 80030d4:	4620      	mov	r0, r4
 80030d6:	f002 faa1 	bl	800561c <d_print_comp>
 80030da:	f898 3000 	ldrb.w	r3, [r8]
 80030de:	2b04      	cmp	r3, #4
 80030e0:	bf04      	itt	eq
 80030e2:	9b06      	ldreq	r3, [sp, #24]
 80030e4:	f8c4 3110 	streq.w	r3, [r4, #272]	@ 0x110
 80030e8:	9b01      	ldr	r3, [sp, #4]
 80030ea:	f04f 0820 	mov.w	r8, #32
 80030ee:	eb03 1506 	add.w	r5, r3, r6, lsl #4
 80030f2:	469a      	mov	sl, r3
 80030f4:	f855 6c08 	ldr.w	r6, [r5, #-8]
 80030f8:	2e00      	cmp	r6, #0
 80030fa:	f001 840f 	beq.w	800491c <d_print_comp_inner+0x1da0>
 80030fe:	3d10      	subs	r5, #16
 8003100:	45aa      	cmp	sl, r5
 8003102:	d1f7      	bne.n	80030f4 <d_print_comp_inner+0x578>
 8003104:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8003108:	e5c5      	b.n	8002c96 <d_print_comp_inner+0x11a>
 800310a:	68d7      	ldr	r7, [r2, #12]
 800310c:	4d20      	ldr	r5, [pc, #128]	@ (8003190 <d_print_comp_inner+0x614>)
 800310e:	f8d7 b008 	ldr.w	fp, [r7, #8]
 8003112:	9701      	str	r7, [sp, #4]
 8003114:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003118:	f105 0808 	add.w	r8, r5, #8
 800311c:	f04f 0a00 	mov.w	sl, #0
 8003120:	f04f 0901 	mov.w	r9, #1
 8003124:	4607      	mov	r7, r0
 8003126:	e00a      	b.n	800313e <d_print_comp_inner+0x5c2>
 8003128:	460b      	mov	r3, r1
 800312a:	4625      	mov	r5, r4
 800312c:	1c59      	adds	r1, r3, #1
 800312e:	45a8      	cmp	r8, r5
 8003130:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 8003134:	54fe      	strb	r6, [r7, r3]
 8003136:	f887 6104 	strb.w	r6, [r7, #260]	@ 0x104
 800313a:	f001 8301 	beq.w	8004740 <d_print_comp_inner+0x1bc4>
 800313e:	29ff      	cmp	r1, #255	@ 0xff
 8003140:	786e      	ldrb	r6, [r5, #1]
 8003142:	f105 0401 	add.w	r4, r5, #1
 8003146:	d1ef      	bne.n	8003128 <d_print_comp_inner+0x5ac>
 8003148:	e9d7 3242 	ldrd	r3, r2, [r7, #264]	@ 0x108
 800314c:	f887 a0ff 	strb.w	sl, [r7, #255]	@ 0xff
 8003150:	4638      	mov	r0, r7
 8003152:	4798      	blx	r3
 8003154:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003158:	703e      	strb	r6, [r7, #0]
 800315a:	3301      	adds	r3, #1
 800315c:	4544      	cmp	r4, r8
 800315e:	f887 6104 	strb.w	r6, [r7, #260]	@ 0x104
 8003162:	f8c7 9100 	str.w	r9, [r7, #256]	@ 0x100
 8003166:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800316a:	f001 82e9 	beq.w	8004740 <d_print_comp_inner+0x1bc4>
 800316e:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8003172:	2301      	movs	r3, #1
 8003174:	e7da      	b.n	800312c <d_print_comp_inner+0x5b0>
 8003176:	bf00      	nop
 8003178:	08016fd0 	.word	0x08016fd0
 800317c:	08016fcc 	.word	0x08016fcc
 8003180:	08017243 	.word	0x08017243
 8003184:	08017183 	.word	0x08017183
 8003188:	08017237 	.word	0x08017237
 800318c:	08017217 	.word	0x08017217
 8003190:	08017177 	.word	0x08017177
 8003194:	4ec5      	ldr	r6, [pc, #788]	@ (80034ac <d_print_comp_inner+0x930>)
 8003196:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800319a:	f106 0b1a 	add.w	fp, r6, #26
 800319e:	f04f 0a00 	mov.w	sl, #0
 80031a2:	f04f 0901 	mov.w	r9, #1
 80031a6:	e00a      	b.n	80031be <d_print_comp_inner+0x642>
 80031a8:	460b      	mov	r3, r1
 80031aa:	4646      	mov	r6, r8
 80031ac:	1c59      	adds	r1, r3, #1
 80031ae:	45b3      	cmp	fp, r6
 80031b0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80031b4:	54e7      	strb	r7, [r4, r3]
 80031b6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80031ba:	f43f ad6f 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80031be:	29ff      	cmp	r1, #255	@ 0xff
 80031c0:	7877      	ldrb	r7, [r6, #1]
 80031c2:	f106 0801 	add.w	r8, r6, #1
 80031c6:	d1ef      	bne.n	80031a8 <d_print_comp_inner+0x62c>
 80031c8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80031cc:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80031d0:	4620      	mov	r0, r4
 80031d2:	4798      	blx	r3
 80031d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80031d8:	7027      	strb	r7, [r4, #0]
 80031da:	3301      	adds	r3, #1
 80031dc:	45c3      	cmp	fp, r8
 80031de:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80031e2:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 80031e6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80031ea:	f43f ad57 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80031ee:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 80031f2:	2301      	movs	r3, #1
 80031f4:	e7da      	b.n	80031ac <d_print_comp_inner+0x630>
 80031f6:	49ae      	ldr	r1, [pc, #696]	@ (80034b0 <d_print_comp_inner+0x934>)
 80031f8:	f7fd fa8c 	bl	8000714 <d_append_string>
 80031fc:	68ea      	ldr	r2, [r5, #12]
 80031fe:	2111      	movs	r1, #17
 8003200:	e54e      	b.n	8002ca0 <d_print_comp_inner+0x124>
 8003202:	4eac      	ldr	r6, [pc, #688]	@ (80034b4 <d_print_comp_inner+0x938>)
 8003204:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003208:	f106 0b15 	add.w	fp, r6, #21
 800320c:	f04f 0a00 	mov.w	sl, #0
 8003210:	f04f 0901 	mov.w	r9, #1
 8003214:	e00a      	b.n	800322c <d_print_comp_inner+0x6b0>
 8003216:	460b      	mov	r3, r1
 8003218:	4646      	mov	r6, r8
 800321a:	1c59      	adds	r1, r3, #1
 800321c:	45b3      	cmp	fp, r6
 800321e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003222:	54e7      	strb	r7, [r4, r3]
 8003224:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003228:	f43f ad38 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800322c:	29ff      	cmp	r1, #255	@ 0xff
 800322e:	7877      	ldrb	r7, [r6, #1]
 8003230:	f106 0801 	add.w	r8, r6, #1
 8003234:	d1ef      	bne.n	8003216 <d_print_comp_inner+0x69a>
 8003236:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800323a:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800323e:	4620      	mov	r0, r4
 8003240:	4798      	blx	r3
 8003242:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003246:	7027      	strb	r7, [r4, #0]
 8003248:	3301      	adds	r3, #1
 800324a:	45c3      	cmp	fp, r8
 800324c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003250:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003254:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003258:	f43f ad20 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800325c:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003260:	2301      	movs	r3, #1
 8003262:	e7da      	b.n	800321a <d_print_comp_inner+0x69e>
 8003264:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003268:	29ff      	cmp	r1, #255	@ 0xff
 800326a:	f001 8674 	beq.w	8004f56 <d_print_comp_inner+0x23da>
 800326e:	1c4a      	adds	r2, r1, #1
 8003270:	235b      	movs	r3, #91	@ 0x5b
 8003272:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003276:	f04f 0a00 	mov.w	sl, #0
 800327a:	5463      	strb	r3, [r4, r1]
 800327c:	46ab      	mov	fp, r5
 800327e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003282:	f8db 200c 	ldr.w	r2, [fp, #12]
 8003286:	2111      	movs	r1, #17
 8003288:	4620      	mov	r0, r4
 800328a:	f002 f9c7 	bl	800561c <d_print_comp>
 800328e:	f8db b010 	ldr.w	fp, [fp, #16]
 8003292:	f1bb 0f00 	cmp.w	fp, #0
 8003296:	f001 819d 	beq.w	80045d4 <d_print_comp_inner+0x1a58>
 800329a:	f8df 822c 	ldr.w	r8, [pc, #556]	@ 80034c8 <d_print_comp_inner+0x94c>
 800329e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80032a2:	f108 0902 	add.w	r9, r8, #2
 80032a6:	2501      	movs	r5, #1
 80032a8:	e008      	b.n	80032bc <d_print_comp_inner+0x740>
 80032aa:	46b0      	mov	r8, r6
 80032ac:	1c59      	adds	r1, r3, #1
 80032ae:	45c1      	cmp	r9, r8
 80032b0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80032b4:	54e7      	strb	r7, [r4, r3]
 80032b6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80032ba:	d0e2      	beq.n	8003282 <d_print_comp_inner+0x706>
 80032bc:	4646      	mov	r6, r8
 80032be:	29ff      	cmp	r1, #255	@ 0xff
 80032c0:	f816 7b01 	ldrb.w	r7, [r6], #1
 80032c4:	460b      	mov	r3, r1
 80032c6:	d1f0      	bne.n	80032aa <d_print_comp_inner+0x72e>
 80032c8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80032cc:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80032d0:	4620      	mov	r0, r4
 80032d2:	4798      	blx	r3
 80032d4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80032d8:	7027      	strb	r7, [r4, #0]
 80032da:	3301      	adds	r3, #1
 80032dc:	454e      	cmp	r6, r9
 80032de:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80032e2:	f8c4 5100 	str.w	r5, [r4, #256]	@ 0x100
 80032e6:	f108 0802 	add.w	r8, r8, #2
 80032ea:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80032ee:	d0c8      	beq.n	8003282 <d_print_comp_inner+0x706>
 80032f0:	7837      	ldrb	r7, [r6, #0]
 80032f2:	2301      	movs	r3, #1
 80032f4:	e7da      	b.n	80032ac <d_print_comp_inner+0x730>
 80032f6:	4e70      	ldr	r6, [pc, #448]	@ (80034b8 <d_print_comp_inner+0x93c>)
 80032f8:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80032fc:	f106 0b17 	add.w	fp, r6, #23
 8003300:	f04f 0a00 	mov.w	sl, #0
 8003304:	f04f 0901 	mov.w	r9, #1
 8003308:	e00a      	b.n	8003320 <d_print_comp_inner+0x7a4>
 800330a:	460b      	mov	r3, r1
 800330c:	4646      	mov	r6, r8
 800330e:	1c59      	adds	r1, r3, #1
 8003310:	45b3      	cmp	fp, r6
 8003312:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003316:	54e7      	strb	r7, [r4, r3]
 8003318:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800331c:	f43f acbe 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003320:	29ff      	cmp	r1, #255	@ 0xff
 8003322:	7877      	ldrb	r7, [r6, #1]
 8003324:	f106 0801 	add.w	r8, r6, #1
 8003328:	d1ef      	bne.n	800330a <d_print_comp_inner+0x78e>
 800332a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800332e:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003332:	4620      	mov	r0, r4
 8003334:	4798      	blx	r3
 8003336:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800333a:	7027      	strb	r7, [r4, #0]
 800333c:	3301      	adds	r3, #1
 800333e:	45c3      	cmp	fp, r8
 8003340:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003344:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003348:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800334c:	f43f aca6 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003350:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003354:	2301      	movs	r3, #1
 8003356:	e7da      	b.n	800330e <d_print_comp_inner+0x792>
 8003358:	2111      	movs	r1, #17
 800335a:	68d2      	ldr	r2, [r2, #12]
 800335c:	f002 f95e 	bl	800561c <d_print_comp>
 8003360:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003364:	29ff      	cmp	r1, #255	@ 0xff
 8003366:	f001 85b8 	beq.w	8004eda <d_print_comp_inner+0x235e>
 800336a:	1c4a      	adds	r2, r1, #1
 800336c:	2340      	movs	r3, #64	@ 0x40
 800336e:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003372:	5463      	strb	r3, [r4, r1]
 8003374:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003378:	692a      	ldr	r2, [r5, #16]
 800337a:	e490      	b.n	8002c9e <d_print_comp_inner+0x122>
 800337c:	4f4f      	ldr	r7, [pc, #316]	@ (80034bc <d_print_comp_inner+0x940>)
 800337e:	68d2      	ldr	r2, [r2, #12]
 8003380:	2111      	movs	r1, #17
 8003382:	f002 f94b 	bl	800561c <d_print_comp>
 8003386:	f04f 0900 	mov.w	r9, #0
 800338a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800338e:	f107 0a03 	add.w	sl, r7, #3
 8003392:	f04f 0801 	mov.w	r8, #1
 8003396:	e009      	b.n	80033ac <d_print_comp_inner+0x830>
 8003398:	462f      	mov	r7, r5
 800339a:	1c59      	adds	r1, r3, #1
 800339c:	45ba      	cmp	sl, r7
 800339e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80033a2:	54e6      	strb	r6, [r4, r3]
 80033a4:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80033a8:	f43f ac75 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80033ac:	463d      	mov	r5, r7
 80033ae:	29ff      	cmp	r1, #255	@ 0xff
 80033b0:	f815 6b01 	ldrb.w	r6, [r5], #1
 80033b4:	460b      	mov	r3, r1
 80033b6:	d1ef      	bne.n	8003398 <d_print_comp_inner+0x81c>
 80033b8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80033bc:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80033c0:	4620      	mov	r0, r4
 80033c2:	4798      	blx	r3
 80033c4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80033c8:	7026      	strb	r6, [r4, #0]
 80033ca:	3301      	adds	r3, #1
 80033cc:	45aa      	cmp	sl, r5
 80033ce:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80033d2:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 80033d6:	f107 0702 	add.w	r7, r7, #2
 80033da:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80033de:	f43f ac5a 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80033e2:	782e      	ldrb	r6, [r5, #0]
 80033e4:	2301      	movs	r3, #1
 80033e6:	e7d8      	b.n	800339a <d_print_comp_inner+0x81e>
 80033e8:	4e35      	ldr	r6, [pc, #212]	@ (80034c0 <d_print_comp_inner+0x944>)
 80033ea:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80033ee:	f106 0b08 	add.w	fp, r6, #8
 80033f2:	f04f 0a00 	mov.w	sl, #0
 80033f6:	f04f 0901 	mov.w	r9, #1
 80033fa:	e00a      	b.n	8003412 <d_print_comp_inner+0x896>
 80033fc:	460b      	mov	r3, r1
 80033fe:	4646      	mov	r6, r8
 8003400:	1c59      	adds	r1, r3, #1
 8003402:	45b3      	cmp	fp, r6
 8003404:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003408:	54e7      	strb	r7, [r4, r3]
 800340a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800340e:	f001 805b 	beq.w	80044c8 <d_print_comp_inner+0x194c>
 8003412:	29ff      	cmp	r1, #255	@ 0xff
 8003414:	7877      	ldrb	r7, [r6, #1]
 8003416:	f106 0801 	add.w	r8, r6, #1
 800341a:	d1ef      	bne.n	80033fc <d_print_comp_inner+0x880>
 800341c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003420:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003424:	4620      	mov	r0, r4
 8003426:	4798      	blx	r3
 8003428:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800342c:	7027      	strb	r7, [r4, #0]
 800342e:	3301      	adds	r3, #1
 8003430:	45c3      	cmp	fp, r8
 8003432:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003436:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 800343a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800343e:	f001 8043 	beq.w	80044c8 <d_print_comp_inner+0x194c>
 8003442:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003446:	2301      	movs	r3, #1
 8003448:	e7da      	b.n	8003400 <d_print_comp_inner+0x884>
 800344a:	4d1e      	ldr	r5, [pc, #120]	@ (80034c4 <d_print_comp_inner+0x948>)
 800344c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003450:	f105 0a08 	add.w	sl, r5, #8
 8003454:	f04f 0900 	mov.w	r9, #0
 8003458:	f04f 0801 	mov.w	r8, #1
 800345c:	e00a      	b.n	8003474 <d_print_comp_inner+0x8f8>
 800345e:	460b      	mov	r3, r1
 8003460:	463d      	mov	r5, r7
 8003462:	1c59      	adds	r1, r3, #1
 8003464:	45aa      	cmp	sl, r5
 8003466:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800346a:	54e6      	strb	r6, [r4, r3]
 800346c:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003470:	f43f ac11 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8003474:	29ff      	cmp	r1, #255	@ 0xff
 8003476:	786e      	ldrb	r6, [r5, #1]
 8003478:	f105 0701 	add.w	r7, r5, #1
 800347c:	d1ef      	bne.n	800345e <d_print_comp_inner+0x8e2>
 800347e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003482:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8003486:	4620      	mov	r0, r4
 8003488:	4798      	blx	r3
 800348a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800348e:	7026      	strb	r6, [r4, #0]
 8003490:	3301      	adds	r3, #1
 8003492:	4557      	cmp	r7, sl
 8003494:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003498:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800349c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80034a0:	f43f abf9 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80034a4:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 80034a8:	2301      	movs	r3, #1
 80034aa:	e7da      	b.n	8003462 <d_print_comp_inner+0x8e6>
 80034ac:	080170b3 	.word	0x080170b3
 80034b0:	080170a0 	.word	0x080170a0
 80034b4:	0801709b 	.word	0x0801709b
 80034b8:	0801700f 	.word	0x0801700f
 80034bc:	080171e4 	.word	0x080171e4
 80034c0:	0801726b 	.word	0x0801726b
 80034c4:	0801725f 	.word	0x0801725f
 80034c8:	08016fcc 	.word	0x08016fcc
 80034cc:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80034d0:	29ff      	cmp	r1, #255	@ 0xff
 80034d2:	f001 8551 	beq.w	8004f78 <d_print_comp_inner+0x23fc>
 80034d6:	1c4a      	adds	r2, r1, #1
 80034d8:	233c      	movs	r3, #60	@ 0x3c
 80034da:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 80034de:	5463      	strb	r3, [r4, r1]
 80034e0:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 80034e4:	68ee      	ldr	r6, [r5, #12]
 80034e6:	b18e      	cbz	r6, 800350c <d_print_comp_inner+0x990>
 80034e8:	2500      	movs	r5, #0
 80034ea:	46a9      	mov	r9, r5
 80034ec:	46b3      	mov	fp, r6
 80034ee:	462f      	mov	r7, r5
 80034f0:	2f00      	cmp	r7, #0
 80034f2:	f040 875a 	bne.w	80043aa <d_print_comp_inner+0x182e>
 80034f6:	465a      	mov	r2, fp
 80034f8:	2111      	movs	r1, #17
 80034fa:	4620      	mov	r0, r4
 80034fc:	f002 f88e 	bl	800561c <d_print_comp>
 8003500:	f8db b010 	ldr.w	fp, [fp, #16]
 8003504:	3701      	adds	r7, #1
 8003506:	f1bb 0f00 	cmp.w	fp, #0
 800350a:	d1f1      	bne.n	80034f0 <d_print_comp_inner+0x974>
 800350c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003510:	29ff      	cmp	r1, #255	@ 0xff
 8003512:	f001 8542 	beq.w	8004f9a <d_print_comp_inner+0x241e>
 8003516:	1c4a      	adds	r2, r1, #1
 8003518:	233e      	movs	r3, #62	@ 0x3e
 800351a:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800351e:	5463      	strb	r3, [r4, r1]
 8003520:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003524:	f7ff bbb7 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8003528:	68d2      	ldr	r2, [r2, #12]
 800352a:	e9d2 6300 	ldrd	r6, r3, [r2]
 800352e:	2b00      	cmp	r3, #0
 8003530:	f000 8773 	beq.w	800441a <d_print_comp_inner+0x189e>
 8003534:	4433      	add	r3, r6
 8003536:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800353a:	3e01      	subs	r6, #1
 800353c:	f103 38ff 	add.w	r8, r3, #4294967295	@ 0xffffffff
 8003540:	f04f 0a00 	mov.w	sl, #0
 8003544:	f04f 0901 	mov.w	r9, #1
 8003548:	e00a      	b.n	8003560 <d_print_comp_inner+0x9e4>
 800354a:	460b      	mov	r3, r1
 800354c:	465e      	mov	r6, fp
 800354e:	1c59      	adds	r1, r3, #1
 8003550:	45b0      	cmp	r8, r6
 8003552:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003556:	54e7      	strb	r7, [r4, r3]
 8003558:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800355c:	f000 875d 	beq.w	800441a <d_print_comp_inner+0x189e>
 8003560:	29ff      	cmp	r1, #255	@ 0xff
 8003562:	7877      	ldrb	r7, [r6, #1]
 8003564:	f106 0b01 	add.w	fp, r6, #1
 8003568:	d1ef      	bne.n	800354a <d_print_comp_inner+0x9ce>
 800356a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800356e:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003572:	4620      	mov	r0, r4
 8003574:	4798      	blx	r3
 8003576:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800357a:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 800357e:	3301      	adds	r3, #1
 8003580:	45c3      	cmp	fp, r8
 8003582:	7027      	strb	r7, [r4, #0]
 8003584:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003588:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800358c:	f000 8745 	beq.w	800441a <d_print_comp_inner+0x189e>
 8003590:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003594:	2301      	movs	r3, #1
 8003596:	e7da      	b.n	800354e <d_print_comp_inner+0x9d2>
 8003598:	4ebc      	ldr	r6, [pc, #752]	@ (800388c <d_print_comp_inner+0xd10>)
 800359a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800359e:	f106 0b09 	add.w	fp, r6, #9
 80035a2:	f04f 0a00 	mov.w	sl, #0
 80035a6:	f04f 0901 	mov.w	r9, #1
 80035aa:	e00a      	b.n	80035c2 <d_print_comp_inner+0xa46>
 80035ac:	460b      	mov	r3, r1
 80035ae:	4646      	mov	r6, r8
 80035b0:	1c59      	adds	r1, r3, #1
 80035b2:	45b3      	cmp	fp, r6
 80035b4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80035b8:	54e7      	strb	r7, [r4, r3]
 80035ba:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80035be:	f43f abf9 	beq.w	8002db4 <d_print_comp_inner+0x238>
 80035c2:	29ff      	cmp	r1, #255	@ 0xff
 80035c4:	7877      	ldrb	r7, [r6, #1]
 80035c6:	f106 0801 	add.w	r8, r6, #1
 80035ca:	d1ef      	bne.n	80035ac <d_print_comp_inner+0xa30>
 80035cc:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80035d0:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80035d4:	4620      	mov	r0, r4
 80035d6:	4798      	blx	r3
 80035d8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80035dc:	7027      	strb	r7, [r4, #0]
 80035de:	3301      	adds	r3, #1
 80035e0:	45c3      	cmp	fp, r8
 80035e2:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80035e6:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 80035ea:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80035ee:	f43f abe1 	beq.w	8002db4 <d_print_comp_inner+0x238>
 80035f2:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 80035f6:	2301      	movs	r3, #1
 80035f8:	e7da      	b.n	80035b0 <d_print_comp_inner+0xa34>
 80035fa:	6913      	ldr	r3, [r2, #16]
 80035fc:	781a      	ldrb	r2, [r3, #0]
 80035fe:	2a3b      	cmp	r2, #59	@ 0x3b
 8003600:	f47f ab46 	bne.w	8002c90 <d_print_comp_inner+0x114>
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b3c      	cmp	r3, #60	@ 0x3c
 800360a:	f47f ab41 	bne.w	8002c90 <d_print_comp_inner+0x114>
 800360e:	462a      	mov	r2, r5
 8003610:	2111      	movs	r1, #17
 8003612:	f003 f991 	bl	8006938 <d_maybe_print_fold_expression>
 8003616:	2800      	cmp	r0, #0
 8003618:	f47f ab3d 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 800361c:	462a      	mov	r2, r5
 800361e:	2111      	movs	r1, #17
 8003620:	4620      	mov	r0, r4
 8003622:	f003 facd 	bl	8006bc0 <d_maybe_print_designated_init>
 8003626:	2800      	cmp	r0, #0
 8003628:	f47f ab35 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 800362c:	e9d5 8303 	ldrd	r8, r3, [r5, #12]
 8003630:	e9d3 6303 	ldrd	r6, r3, [r3, #12]
 8003634:	f8d8 200c 	ldr.w	r2, [r8, #12]
 8003638:	4995      	ldr	r1, [pc, #596]	@ (8003890 <d_print_comp_inner+0xd14>)
 800363a:	6810      	ldr	r0, [r2, #0]
 800363c:	e9d3 7503 	ldrd	r7, r5, [r3, #12]
 8003640:	f003 fc2c 	bl	8006e9c <strcmp>
 8003644:	2800      	cmp	r0, #0
 8003646:	f041 8797 	bne.w	8005578 <d_print_comp_inner+0x29fc>
 800364a:	4632      	mov	r2, r6
 800364c:	4620      	mov	r0, r4
 800364e:	2111      	movs	r1, #17
 8003650:	f003 f8e8 	bl	8006824 <d_print_subexpr>
 8003654:	4642      	mov	r2, r8
 8003656:	4620      	mov	r0, r4
 8003658:	2111      	movs	r1, #17
 800365a:	f002 fee5 	bl	8006428 <d_print_expr_op>
 800365e:	4620      	mov	r0, r4
 8003660:	463a      	mov	r2, r7
 8003662:	2111      	movs	r1, #17
 8003664:	f003 f8de 	bl	8006824 <d_print_subexpr>
 8003668:	498a      	ldr	r1, [pc, #552]	@ (8003894 <d_print_comp_inner+0xd18>)
 800366a:	4620      	mov	r0, r4
 800366c:	f7fd f852 	bl	8000714 <d_append_string>
 8003670:	e454      	b.n	8002f1c <d_print_comp_inner+0x3a0>
 8003672:	6913      	ldr	r3, [r2, #16]
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	2b39      	cmp	r3, #57	@ 0x39
 8003678:	f47f ab0a 	bne.w	8002c90 <d_print_comp_inner+0x114>
 800367c:	68d2      	ldr	r2, [r2, #12]
 800367e:	68d3      	ldr	r3, [r2, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	7859      	ldrb	r1, [r3, #1]
 8003684:	2963      	cmp	r1, #99	@ 0x63
 8003686:	f001 854f 	beq.w	8005128 <d_print_comp_inner+0x25ac>
 800368a:	462a      	mov	r2, r5
 800368c:	2111      	movs	r1, #17
 800368e:	4620      	mov	r0, r4
 8003690:	f003 f952 	bl	8006938 <d_maybe_print_fold_expression>
 8003694:	2800      	cmp	r0, #0
 8003696:	f47f aafe 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 800369a:	462a      	mov	r2, r5
 800369c:	2111      	movs	r1, #17
 800369e:	4620      	mov	r0, r4
 80036a0:	f003 fa8e 	bl	8006bc0 <d_maybe_print_designated_init>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	f47f aaf6 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 80036aa:	68eb      	ldr	r3, [r5, #12]
 80036ac:	781a      	ldrb	r2, [r3, #0]
 80036ae:	2a32      	cmp	r2, #50	@ 0x32
 80036b0:	f001 8718 	beq.w	80054e4 <d_print_comp_inner+0x2968>
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	4978      	ldr	r1, [pc, #480]	@ (8003898 <d_print_comp_inner+0xd1c>)
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	f003 fbef 	bl	8006e9c <strcmp>
 80036be:	692b      	ldr	r3, [r5, #16]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	b918      	cbnz	r0, 80036cc <d_print_comp_inner+0xb50>
 80036c4:	7813      	ldrb	r3, [r2, #0]
 80036c6:	2b03      	cmp	r3, #3
 80036c8:	f001 877a 	beq.w	80055c0 <d_print_comp_inner+0x2a44>
 80036cc:	2111      	movs	r1, #17
 80036ce:	4620      	mov	r0, r4
 80036d0:	f003 f8a8 	bl	8006824 <d_print_subexpr>
 80036d4:	68ee      	ldr	r6, [r5, #12]
 80036d6:	4971      	ldr	r1, [pc, #452]	@ (800389c <d_print_comp_inner+0xd20>)
 80036d8:	68f3      	ldr	r3, [r6, #12]
 80036da:	681f      	ldr	r7, [r3, #0]
 80036dc:	4638      	mov	r0, r7
 80036de:	f003 fbdd 	bl	8006e9c <strcmp>
 80036e2:	2800      	cmp	r0, #0
 80036e4:	f001 86d8 	beq.w	8005498 <d_print_comp_inner+0x291c>
 80036e8:	496b      	ldr	r1, [pc, #428]	@ (8003898 <d_print_comp_inner+0xd1c>)
 80036ea:	4638      	mov	r0, r7
 80036ec:	f003 fbd6 	bl	8006e9c <strcmp>
 80036f0:	2800      	cmp	r0, #0
 80036f2:	f041 875e 	bne.w	80055b2 <d_print_comp_inner+0x2a36>
 80036f6:	692b      	ldr	r3, [r5, #16]
 80036f8:	2111      	movs	r1, #17
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	4620      	mov	r0, r4
 80036fe:	f003 f891 	bl	8006824 <d_print_subexpr>
 8003702:	68eb      	ldr	r3, [r5, #12]
 8003704:	781a      	ldrb	r2, [r3, #0]
 8003706:	2a32      	cmp	r2, #50	@ 0x32
 8003708:	f47f aac5 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	2a01      	cmp	r2, #1
 8003712:	f47f aac0 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	2b3e      	cmp	r3, #62	@ 0x3e
 800371c:	f47f aabb 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8003720:	2129      	movs	r1, #41	@ 0x29
 8003722:	4620      	mov	r0, r4
 8003724:	b019      	add	sp, #100	@ 0x64
 8003726:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800372a:	f7fc bf6f 	b.w	800060c <d_append_char>
 800372e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003732:	29ff      	cmp	r1, #255	@ 0xff
 8003734:	f001 8453 	beq.w	8004fde <d_print_comp_inner+0x2462>
 8003738:	1c4a      	adds	r2, r1, #1
 800373a:	237e      	movs	r3, #126	@ 0x7e
 800373c:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003740:	5463      	strb	r3, [r4, r1]
 8003742:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003746:	f7ff bb35 	b.w	8002db4 <d_print_comp_inner+0x238>
 800374a:	f8df 815c 	ldr.w	r8, [pc, #348]	@ 80038a8 <d_print_comp_inner+0xd2c>
 800374e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003752:	f108 0b0a 	add.w	fp, r8, #10
 8003756:	f04f 0a00 	mov.w	sl, #0
 800375a:	f04f 0901 	mov.w	r9, #1
 800375e:	e009      	b.n	8003774 <d_print_comp_inner+0xbf8>
 8003760:	46b0      	mov	r8, r6
 8003762:	1c59      	adds	r1, r3, #1
 8003764:	45c3      	cmp	fp, r8
 8003766:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800376a:	54e7      	strb	r7, [r4, r3]
 800376c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003770:	f000 87dc 	beq.w	800472c <d_print_comp_inner+0x1bb0>
 8003774:	4646      	mov	r6, r8
 8003776:	29ff      	cmp	r1, #255	@ 0xff
 8003778:	f816 7b01 	ldrb.w	r7, [r6], #1
 800377c:	460b      	mov	r3, r1
 800377e:	d1ef      	bne.n	8003760 <d_print_comp_inner+0xbe4>
 8003780:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003784:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003788:	4620      	mov	r0, r4
 800378a:	4798      	blx	r3
 800378c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003790:	7027      	strb	r7, [r4, #0]
 8003792:	3301      	adds	r3, #1
 8003794:	45b3      	cmp	fp, r6
 8003796:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800379a:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 800379e:	f108 0802 	add.w	r8, r8, #2
 80037a2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80037a6:	f000 87c1 	beq.w	800472c <d_print_comp_inner+0x1bb0>
 80037aa:	7837      	ldrb	r7, [r6, #0]
 80037ac:	2301      	movs	r3, #1
 80037ae:	e7d8      	b.n	8003762 <d_print_comp_inner+0xbe6>
 80037b0:	4e3b      	ldr	r6, [pc, #236]	@ (80038a0 <d_print_comp_inner+0xd24>)
 80037b2:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80037b6:	f106 0b12 	add.w	fp, r6, #18
 80037ba:	f04f 0a00 	mov.w	sl, #0
 80037be:	f04f 0901 	mov.w	r9, #1
 80037c2:	e00a      	b.n	80037da <d_print_comp_inner+0xc5e>
 80037c4:	460b      	mov	r3, r1
 80037c6:	4646      	mov	r6, r8
 80037c8:	1c59      	adds	r1, r3, #1
 80037ca:	45b3      	cmp	fp, r6
 80037cc:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80037d0:	54e7      	strb	r7, [r4, r3]
 80037d2:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80037d6:	f43f aa61 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80037da:	29ff      	cmp	r1, #255	@ 0xff
 80037dc:	7877      	ldrb	r7, [r6, #1]
 80037de:	f106 0801 	add.w	r8, r6, #1
 80037e2:	d1ef      	bne.n	80037c4 <d_print_comp_inner+0xc48>
 80037e4:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80037e8:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80037ec:	4620      	mov	r0, r4
 80037ee:	4798      	blx	r3
 80037f0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80037f4:	7027      	strb	r7, [r4, #0]
 80037f6:	3301      	adds	r3, #1
 80037f8:	45c3      	cmp	fp, r8
 80037fa:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80037fe:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003802:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003806:	f43f aa49 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800380a:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 800380e:	2301      	movs	r3, #1
 8003810:	e7da      	b.n	80037c8 <d_print_comp_inner+0xc4c>
 8003812:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 80038ac <d_print_comp_inner+0xd30>
 8003816:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800381a:	f108 0b0d 	add.w	fp, r8, #13
 800381e:	f04f 0a00 	mov.w	sl, #0
 8003822:	f04f 0901 	mov.w	r9, #1
 8003826:	e009      	b.n	800383c <d_print_comp_inner+0xcc0>
 8003828:	46b0      	mov	r8, r6
 800382a:	1c59      	adds	r1, r3, #1
 800382c:	45c3      	cmp	fp, r8
 800382e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003832:	54e7      	strb	r7, [r4, r3]
 8003834:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003838:	f43f aa30 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800383c:	4646      	mov	r6, r8
 800383e:	29ff      	cmp	r1, #255	@ 0xff
 8003840:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003844:	460b      	mov	r3, r1
 8003846:	d1ef      	bne.n	8003828 <d_print_comp_inner+0xcac>
 8003848:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800384c:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003850:	4620      	mov	r0, r4
 8003852:	4798      	blx	r3
 8003854:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003858:	7027      	strb	r7, [r4, #0]
 800385a:	3301      	adds	r3, #1
 800385c:	45b3      	cmp	fp, r6
 800385e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003862:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003866:	f108 0802 	add.w	r8, r8, #2
 800386a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800386e:	f43f aa15 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003872:	7837      	ldrb	r7, [r6, #0]
 8003874:	2301      	movs	r3, #1
 8003876:	e7d8      	b.n	800382a <d_print_comp_inner+0xcae>
 8003878:	4e0a      	ldr	r6, [pc, #40]	@ (80038a4 <d_print_comp_inner+0xd28>)
 800387a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800387e:	f106 0b18 	add.w	fp, r6, #24
 8003882:	f04f 0a00 	mov.w	sl, #0
 8003886:	f04f 0901 	mov.w	r9, #1
 800388a:	e01c      	b.n	80038c6 <d_print_comp_inner+0xd4a>
 800388c:	08017183 	.word	0x08017183
 8003890:	0801719c 	.word	0x0801719c
 8003894:	080171a0 	.word	0x080171a0
 8003898:	08017194 	.word	0x08017194
 800389c:	08017198 	.word	0x08017198
 80038a0:	08017073 	.word	0x08017073
 80038a4:	0801703f 	.word	0x0801703f
 80038a8:	080171d8 	.word	0x080171d8
 80038ac:	08017064 	.word	0x08017064
 80038b0:	460b      	mov	r3, r1
 80038b2:	4646      	mov	r6, r8
 80038b4:	1c59      	adds	r1, r3, #1
 80038b6:	45b3      	cmp	fp, r6
 80038b8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80038bc:	54e7      	strb	r7, [r4, r3]
 80038be:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80038c2:	f000 86f0 	beq.w	80046a6 <d_print_comp_inner+0x1b2a>
 80038c6:	29ff      	cmp	r1, #255	@ 0xff
 80038c8:	7877      	ldrb	r7, [r6, #1]
 80038ca:	f106 0801 	add.w	r8, r6, #1
 80038ce:	d1ef      	bne.n	80038b0 <d_print_comp_inner+0xd34>
 80038d0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80038d4:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80038d8:	4620      	mov	r0, r4
 80038da:	4798      	blx	r3
 80038dc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80038e0:	7027      	strb	r7, [r4, #0]
 80038e2:	3301      	adds	r3, #1
 80038e4:	45c3      	cmp	fp, r8
 80038e6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80038ea:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 80038ee:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80038f2:	f000 86d8 	beq.w	80046a6 <d_print_comp_inner+0x1b2a>
 80038f6:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 80038fa:	2301      	movs	r3, #1
 80038fc:	e7da      	b.n	80038b4 <d_print_comp_inner+0xd38>
 80038fe:	4ed0      	ldr	r6, [pc, #832]	@ (8003c40 <d_print_comp_inner+0x10c4>)
 8003900:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003904:	f106 0b15 	add.w	fp, r6, #21
 8003908:	f04f 0a00 	mov.w	sl, #0
 800390c:	f04f 0901 	mov.w	r9, #1
 8003910:	e00a      	b.n	8003928 <d_print_comp_inner+0xdac>
 8003912:	460b      	mov	r3, r1
 8003914:	4646      	mov	r6, r8
 8003916:	1c59      	adds	r1, r3, #1
 8003918:	45b3      	cmp	fp, r6
 800391a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800391e:	54e7      	strb	r7, [r4, r3]
 8003920:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003924:	f000 8687 	beq.w	8004636 <d_print_comp_inner+0x1aba>
 8003928:	29ff      	cmp	r1, #255	@ 0xff
 800392a:	7877      	ldrb	r7, [r6, #1]
 800392c:	f106 0801 	add.w	r8, r6, #1
 8003930:	d1ef      	bne.n	8003912 <d_print_comp_inner+0xd96>
 8003932:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003936:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800393a:	4620      	mov	r0, r4
 800393c:	4798      	blx	r3
 800393e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003942:	7027      	strb	r7, [r4, #0]
 8003944:	3301      	adds	r3, #1
 8003946:	45c3      	cmp	fp, r8
 8003948:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800394c:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003950:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003954:	f000 866f 	beq.w	8004636 <d_print_comp_inner+0x1aba>
 8003958:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 800395c:	2301      	movs	r3, #1
 800395e:	e7da      	b.n	8003916 <d_print_comp_inner+0xd9a>
 8003960:	4eb8      	ldr	r6, [pc, #736]	@ (8003c44 <d_print_comp_inner+0x10c8>)
 8003962:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003966:	f106 0b19 	add.w	fp, r6, #25
 800396a:	f04f 0a00 	mov.w	sl, #0
 800396e:	f04f 0901 	mov.w	r9, #1
 8003972:	e00a      	b.n	800398a <d_print_comp_inner+0xe0e>
 8003974:	460b      	mov	r3, r1
 8003976:	4646      	mov	r6, r8
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	45b3      	cmp	fp, r6
 800397c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003980:	54e7      	strb	r7, [r4, r3]
 8003982:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003986:	f43f a989 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800398a:	29ff      	cmp	r1, #255	@ 0xff
 800398c:	7877      	ldrb	r7, [r6, #1]
 800398e:	f106 0801 	add.w	r8, r6, #1
 8003992:	d1ef      	bne.n	8003974 <d_print_comp_inner+0xdf8>
 8003994:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003998:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800399c:	4620      	mov	r0, r4
 800399e:	4798      	blx	r3
 80039a0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80039a4:	7027      	strb	r7, [r4, #0]
 80039a6:	3301      	adds	r3, #1
 80039a8:	45c3      	cmp	fp, r8
 80039aa:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80039ae:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 80039b2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80039b6:	f43f a971 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80039ba:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 80039be:	2301      	movs	r3, #1
 80039c0:	e7da      	b.n	8003978 <d_print_comp_inner+0xdfc>
 80039c2:	4ea1      	ldr	r6, [pc, #644]	@ (8003c48 <d_print_comp_inner+0x10cc>)
 80039c4:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80039c8:	f106 0b16 	add.w	fp, r6, #22
 80039cc:	f04f 0a00 	mov.w	sl, #0
 80039d0:	f04f 0901 	mov.w	r9, #1
 80039d4:	e00a      	b.n	80039ec <d_print_comp_inner+0xe70>
 80039d6:	460b      	mov	r3, r1
 80039d8:	4646      	mov	r6, r8
 80039da:	1c59      	adds	r1, r3, #1
 80039dc:	45b3      	cmp	fp, r6
 80039de:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80039e2:	54e7      	strb	r7, [r4, r3]
 80039e4:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80039e8:	f43f a958 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80039ec:	29ff      	cmp	r1, #255	@ 0xff
 80039ee:	7877      	ldrb	r7, [r6, #1]
 80039f0:	f106 0801 	add.w	r8, r6, #1
 80039f4:	d1ef      	bne.n	80039d6 <d_print_comp_inner+0xe5a>
 80039f6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80039fa:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80039fe:	4620      	mov	r0, r4
 8003a00:	4798      	blx	r3
 8003a02:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003a06:	7027      	strb	r7, [r4, #0]
 8003a08:	3301      	adds	r3, #1
 8003a0a:	45c3      	cmp	fp, r8
 8003a0c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003a10:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003a14:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003a18:	f43f a940 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003a1c:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003a20:	2301      	movs	r3, #1
 8003a22:	e7da      	b.n	80039da <d_print_comp_inner+0xe5e>
 8003a24:	4e89      	ldr	r6, [pc, #548]	@ (8003c4c <d_print_comp_inner+0x10d0>)
 8003a26:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003a2a:	f106 0b13 	add.w	fp, r6, #19
 8003a2e:	f04f 0a00 	mov.w	sl, #0
 8003a32:	f04f 0901 	mov.w	r9, #1
 8003a36:	e00a      	b.n	8003a4e <d_print_comp_inner+0xed2>
 8003a38:	460b      	mov	r3, r1
 8003a3a:	4646      	mov	r6, r8
 8003a3c:	1c59      	adds	r1, r3, #1
 8003a3e:	45b3      	cmp	fp, r6
 8003a40:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003a44:	54e7      	strb	r7, [r4, r3]
 8003a46:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003a4a:	f43f a927 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003a4e:	29ff      	cmp	r1, #255	@ 0xff
 8003a50:	7877      	ldrb	r7, [r6, #1]
 8003a52:	f106 0801 	add.w	r8, r6, #1
 8003a56:	d1ef      	bne.n	8003a38 <d_print_comp_inner+0xebc>
 8003a58:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003a5c:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003a60:	4620      	mov	r0, r4
 8003a62:	4798      	blx	r3
 8003a64:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003a68:	7027      	strb	r7, [r4, #0]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	45c3      	cmp	fp, r8
 8003a6e:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003a72:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003a76:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003a7a:	f43f a90f 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003a7e:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003a82:	2301      	movs	r3, #1
 8003a84:	e7da      	b.n	8003a3c <d_print_comp_inner+0xec0>
 8003a86:	4e72      	ldr	r6, [pc, #456]	@ (8003c50 <d_print_comp_inner+0x10d4>)
 8003a88:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003a8c:	f106 0b0f 	add.w	fp, r6, #15
 8003a90:	f04f 0a00 	mov.w	sl, #0
 8003a94:	f04f 0901 	mov.w	r9, #1
 8003a98:	e00a      	b.n	8003ab0 <d_print_comp_inner+0xf34>
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	4646      	mov	r6, r8
 8003a9e:	1c59      	adds	r1, r3, #1
 8003aa0:	45b3      	cmp	fp, r6
 8003aa2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003aa6:	54e7      	strb	r7, [r4, r3]
 8003aa8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003aac:	f43f a8f6 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003ab0:	29ff      	cmp	r1, #255	@ 0xff
 8003ab2:	7877      	ldrb	r7, [r6, #1]
 8003ab4:	f106 0801 	add.w	r8, r6, #1
 8003ab8:	d1ef      	bne.n	8003a9a <d_print_comp_inner+0xf1e>
 8003aba:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003abe:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003ac2:	4620      	mov	r0, r4
 8003ac4:	4798      	blx	r3
 8003ac6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003aca:	7027      	strb	r7, [r4, #0]
 8003acc:	3301      	adds	r3, #1
 8003ace:	45c3      	cmp	fp, r8
 8003ad0:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003ad4:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003ad8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003adc:	f43f a8de 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003ae0:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	e7da      	b.n	8003a9e <d_print_comp_inner+0xf22>
 8003ae8:	4e5a      	ldr	r6, [pc, #360]	@ (8003c54 <d_print_comp_inner+0x10d8>)
 8003aea:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003aee:	f106 0b11 	add.w	fp, r6, #17
 8003af2:	f04f 0a00 	mov.w	sl, #0
 8003af6:	f04f 0901 	mov.w	r9, #1
 8003afa:	e00a      	b.n	8003b12 <d_print_comp_inner+0xf96>
 8003afc:	460b      	mov	r3, r1
 8003afe:	4646      	mov	r6, r8
 8003b00:	1c59      	adds	r1, r3, #1
 8003b02:	45b3      	cmp	fp, r6
 8003b04:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003b08:	54e7      	strb	r7, [r4, r3]
 8003b0a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003b0e:	f43f a8c5 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003b12:	29ff      	cmp	r1, #255	@ 0xff
 8003b14:	7877      	ldrb	r7, [r6, #1]
 8003b16:	f106 0801 	add.w	r8, r6, #1
 8003b1a:	d1ef      	bne.n	8003afc <d_print_comp_inner+0xf80>
 8003b1c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003b20:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003b24:	4620      	mov	r0, r4
 8003b26:	4798      	blx	r3
 8003b28:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003b2c:	7027      	strb	r7, [r4, #0]
 8003b2e:	3301      	adds	r3, #1
 8003b30:	45c3      	cmp	fp, r8
 8003b32:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003b36:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003b3a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003b3e:	f43f a8ad 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003b42:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003b46:	2301      	movs	r3, #1
 8003b48:	e7da      	b.n	8003b00 <d_print_comp_inner+0xf84>
 8003b4a:	4e43      	ldr	r6, [pc, #268]	@ (8003c58 <d_print_comp_inner+0x10dc>)
 8003b4c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003b50:	f106 0b08 	add.w	fp, r6, #8
 8003b54:	f04f 0a00 	mov.w	sl, #0
 8003b58:	f04f 0901 	mov.w	r9, #1
 8003b5c:	e00a      	b.n	8003b74 <d_print_comp_inner+0xff8>
 8003b5e:	460b      	mov	r3, r1
 8003b60:	4646      	mov	r6, r8
 8003b62:	1c59      	adds	r1, r3, #1
 8003b64:	45b3      	cmp	fp, r6
 8003b66:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003b6a:	54e7      	strb	r7, [r4, r3]
 8003b6c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003b70:	f43f a894 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003b74:	29ff      	cmp	r1, #255	@ 0xff
 8003b76:	7877      	ldrb	r7, [r6, #1]
 8003b78:	f106 0801 	add.w	r8, r6, #1
 8003b7c:	d1ef      	bne.n	8003b5e <d_print_comp_inner+0xfe2>
 8003b7e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003b82:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003b86:	4620      	mov	r0, r4
 8003b88:	4798      	blx	r3
 8003b8a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003b8e:	7027      	strb	r7, [r4, #0]
 8003b90:	3301      	adds	r3, #1
 8003b92:	45c3      	cmp	fp, r8
 8003b94:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003b98:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003b9c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003ba0:	f43f a87c 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003ba4:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e7da      	b.n	8003b62 <d_print_comp_inner+0xfe6>
 8003bac:	f8df 80b0 	ldr.w	r8, [pc, #176]	@ 8003c60 <d_print_comp_inner+0x10e4>
 8003bb0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003bb4:	f108 0b0b 	add.w	fp, r8, #11
 8003bb8:	f04f 0a00 	mov.w	sl, #0
 8003bbc:	f04f 0901 	mov.w	r9, #1
 8003bc0:	e009      	b.n	8003bd6 <d_print_comp_inner+0x105a>
 8003bc2:	46b0      	mov	r8, r6
 8003bc4:	1c59      	adds	r1, r3, #1
 8003bc6:	45c3      	cmp	fp, r8
 8003bc8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003bcc:	54e7      	strb	r7, [r4, r3]
 8003bce:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003bd2:	f43f a863 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003bd6:	4646      	mov	r6, r8
 8003bd8:	29ff      	cmp	r1, #255	@ 0xff
 8003bda:	f816 7b01 	ldrb.w	r7, [r6], #1
 8003bde:	460b      	mov	r3, r1
 8003be0:	d1ef      	bne.n	8003bc2 <d_print_comp_inner+0x1046>
 8003be2:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003be6:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003bea:	4620      	mov	r0, r4
 8003bec:	4798      	blx	r3
 8003bee:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003bf2:	7027      	strb	r7, [r4, #0]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	45b3      	cmp	fp, r6
 8003bf8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003bfc:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003c00:	f108 0802 	add.w	r8, r8, #2
 8003c04:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003c08:	f43f a848 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003c0c:	7837      	ldrb	r7, [r6, #0]
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e7d8      	b.n	8003bc4 <d_print_comp_inner+0x1048>
 8003c12:	4912      	ldr	r1, [pc, #72]	@ (8003c5c <d_print_comp_inner+0x10e0>)
 8003c14:	f7fc fd7e 	bl	8000714 <d_append_string>
 8003c18:	68ea      	ldr	r2, [r5, #12]
 8003c1a:	2111      	movs	r1, #17
 8003c1c:	f7ff b840 	b.w	8002ca0 <d_print_comp_inner+0x124>
 8003c20:	e9d2 5303 	ldrd	r5, r3, [r2, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f43f a836 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8003c2a:	442b      	add	r3, r5
 8003c2c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003c30:	3d01      	subs	r5, #1
 8003c32:	1e5f      	subs	r7, r3, #1
 8003c34:	f04f 0900 	mov.w	r9, #0
 8003c38:	f04f 0801 	mov.w	r8, #1
 8003c3c:	e01d      	b.n	8003c7a <d_print_comp_inner+0x10fe>
 8003c3e:	bf00      	nop
 8003c40:	08017127 	.word	0x08017127
 8003c44:	0801710b 	.word	0x0801710b
 8003c48:	080170f3 	.word	0x080170f3
 8003c4c:	080170df 	.word	0x080170df
 8003c50:	080170cf 	.word	0x080170cf
 8003c54:	08017147 	.word	0x08017147
 8003c58:	08017033 	.word	0x08017033
 8003c5c:	08017088 	.word	0x08017088
 8003c60:	08017028 	.word	0x08017028
 8003c64:	460b      	mov	r3, r1
 8003c66:	4655      	mov	r5, sl
 8003c68:	1c59      	adds	r1, r3, #1
 8003c6a:	42af      	cmp	r7, r5
 8003c6c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003c70:	54e6      	strb	r6, [r4, r3]
 8003c72:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003c76:	f43f a80e 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8003c7a:	29ff      	cmp	r1, #255	@ 0xff
 8003c7c:	786e      	ldrb	r6, [r5, #1]
 8003c7e:	f105 0a01 	add.w	sl, r5, #1
 8003c82:	d1ef      	bne.n	8003c64 <d_print_comp_inner+0x10e8>
 8003c84:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003c88:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	4798      	blx	r3
 8003c90:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003c94:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8003c98:	3301      	adds	r3, #1
 8003c9a:	4557      	cmp	r7, sl
 8003c9c:	7026      	strb	r6, [r4, #0]
 8003c9e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8003ca2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003ca6:	f43e aff6 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8003caa:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e7da      	b.n	8003c68 <d_print_comp_inner+0x10ec>
 8003cb2:	4eb5      	ldr	r6, [pc, #724]	@ (8003f88 <d_print_comp_inner+0x140c>)
 8003cb4:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003cb8:	f106 0b1e 	add.w	fp, r6, #30
 8003cbc:	f04f 0a00 	mov.w	sl, #0
 8003cc0:	f04f 0901 	mov.w	r9, #1
 8003cc4:	e00a      	b.n	8003cdc <d_print_comp_inner+0x1160>
 8003cc6:	460b      	mov	r3, r1
 8003cc8:	4646      	mov	r6, r8
 8003cca:	1c59      	adds	r1, r3, #1
 8003ccc:	45b3      	cmp	fp, r6
 8003cce:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003cd2:	54e7      	strb	r7, [r4, r3]
 8003cd4:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003cd8:	f43e afe0 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003cdc:	29ff      	cmp	r1, #255	@ 0xff
 8003cde:	7877      	ldrb	r7, [r6, #1]
 8003ce0:	f106 0801 	add.w	r8, r6, #1
 8003ce4:	d1ef      	bne.n	8003cc6 <d_print_comp_inner+0x114a>
 8003ce6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003cea:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003cee:	4620      	mov	r0, r4
 8003cf0:	4798      	blx	r3
 8003cf2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003cf6:	7027      	strb	r7, [r4, #0]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	45d8      	cmp	r8, fp
 8003cfc:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003d00:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003d04:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003d08:	f43e afc8 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003d0c:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003d10:	2301      	movs	r3, #1
 8003d12:	e7da      	b.n	8003cca <d_print_comp_inner+0x114e>
 8003d14:	68d5      	ldr	r5, [r2, #12]
 8003d16:	2d00      	cmp	r5, #0
 8003d18:	f040 8640 	bne.w	800499c <d_print_comp_inner+0x1e20>
 8003d1c:	499b      	ldr	r1, [pc, #620]	@ (8003f8c <d_print_comp_inner+0x1410>)
 8003d1e:	4620      	mov	r0, r4
 8003d20:	b019      	add	sp, #100	@ 0x64
 8003d22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d26:	f7fc bcf5 	b.w	8000714 <d_append_string>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	f8d0 8114 	ldr.w	r8, [r0, #276]	@ 0x114
 8003d30:	f8d0 7148 	ldr.w	r7, [r0, #328]	@ 0x148
 8003d34:	f8c4 2148 	str.w	r2, [r4, #328]	@ 0x148
 8003d38:	2111      	movs	r1, #17
 8003d3a:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 8003d3e:	68d2      	ldr	r2, [r2, #12]
 8003d40:	f001 fc6c 	bl	800561c <d_print_comp>
 8003d44:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8003d48:	2b3c      	cmp	r3, #60	@ 0x3c
 8003d4a:	f001 80fe 	beq.w	8004f4a <d_print_comp_inner+0x23ce>
 8003d4e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003d52:	29ff      	cmp	r1, #255	@ 0xff
 8003d54:	f001 80e9 	beq.w	8004f2a <d_print_comp_inner+0x23ae>
 8003d58:	1c4b      	adds	r3, r1, #1
 8003d5a:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8003d5e:	233c      	movs	r3, #60	@ 0x3c
 8003d60:	5463      	strb	r3, [r4, r1]
 8003d62:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003d66:	692a      	ldr	r2, [r5, #16]
 8003d68:	2111      	movs	r1, #17
 8003d6a:	4620      	mov	r0, r4
 8003d6c:	f001 fc56 	bl	800561c <d_print_comp>
 8003d70:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8003d74:	2b3e      	cmp	r3, #62	@ 0x3e
 8003d76:	f001 80d2 	beq.w	8004f1e <d_print_comp_inner+0x23a2>
 8003d7a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003d7e:	29ff      	cmp	r1, #255	@ 0xff
 8003d80:	f001 80bd 	beq.w	8004efe <d_print_comp_inner+0x2382>
 8003d84:	1c4b      	adds	r3, r1, #1
 8003d86:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8003d8a:	233e      	movs	r3, #62	@ 0x3e
 8003d8c:	5463      	strb	r3, [r4, r1]
 8003d8e:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003d92:	f8c4 8114 	str.w	r8, [r4, #276]	@ 0x114
 8003d96:	f8c4 7148 	str.w	r7, [r4, #328]	@ 0x148
 8003d9a:	f7fe bf7c 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8003d9e:	68d2      	ldr	r2, [r2, #12]
 8003da0:	f8d0 a114 	ldr.w	sl, [r0, #276]	@ 0x114
 8003da4:	b1ca      	cbz	r2, 8003dda <d_print_comp_inner+0x125e>
 8003da6:	ab08      	add	r3, sp, #32
 8003da8:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 8003dac:	2300      	movs	r3, #0
 8003dae:	930a      	str	r3, [sp, #40]	@ 0x28
 8003db0:	2111      	movs	r1, #17
 8003db2:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8003db6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003db8:	e9cd a508 	strd	sl, r5, [sp, #32]
 8003dbc:	f001 fc2e 	bl	800561c <d_print_comp>
 8003dc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003dc2:	9a08      	ldr	r2, [sp, #32]
 8003dc4:	f8c4 2114 	str.w	r2, [r4, #276]	@ 0x114
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	f47e af64 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8003dce:	2120      	movs	r1, #32
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f7fc fc1b 	bl	800060c <d_append_char>
 8003dd6:	f8d4 a114 	ldr.w	sl, [r4, #276]	@ 0x114
 8003dda:	4653      	mov	r3, sl
 8003ddc:	462a      	mov	r2, r5
 8003dde:	2111      	movs	r1, #17
 8003de0:	4620      	mov	r0, r4
 8003de2:	b019      	add	sp, #100	@ 0x64
 8003de4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de8:	f001 bfdc 	b.w	8005da4 <d_print_function_type>
 8003dec:	2111      	movs	r1, #17
 8003dee:	68d2      	ldr	r2, [r2, #12]
 8003df0:	f001 fc14 	bl	800561c <d_print_comp>
 8003df4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003df8:	29ff      	cmp	r1, #255	@ 0xff
 8003dfa:	f001 80de 	beq.w	8004fba <d_print_comp_inner+0x243e>
 8003dfe:	1c4a      	adds	r2, r1, #1
 8003e00:	2328      	movs	r3, #40	@ 0x28
 8003e02:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003e06:	5463      	strb	r3, [r4, r1]
 8003e08:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003e0c:	692a      	ldr	r2, [r5, #16]
 8003e0e:	2111      	movs	r1, #17
 8003e10:	4620      	mov	r0, r4
 8003e12:	f001 fc03 	bl	800561c <d_print_comp>
 8003e16:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003e1a:	29ff      	cmp	r1, #255	@ 0xff
 8003e1c:	f000 863c 	beq.w	8004a98 <d_print_comp_inner+0x1f1c>
 8003e20:	1c4a      	adds	r2, r1, #1
 8003e22:	2329      	movs	r3, #41	@ 0x29
 8003e24:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003e28:	5463      	strb	r3, [r4, r1]
 8003e2a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003e2e:	f7fe bf32 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8003e32:	68d2      	ldr	r2, [r2, #12]
 8003e34:	2111      	movs	r1, #17
 8003e36:	f001 fbf1 	bl	800561c <d_print_comp>
 8003e3a:	692a      	ldr	r2, [r5, #16]
 8003e3c:	2111      	movs	r1, #17
 8003e3e:	f7fe bf2f 	b.w	8002ca0 <d_print_comp_inner+0x124>
 8003e42:	4e53      	ldr	r6, [pc, #332]	@ (8003f90 <d_print_comp_inner+0x1414>)
 8003e44:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003e48:	f106 0b0e 	add.w	fp, r6, #14
 8003e4c:	f04f 0a00 	mov.w	sl, #0
 8003e50:	f04f 0901 	mov.w	r9, #1
 8003e54:	e00a      	b.n	8003e6c <d_print_comp_inner+0x12f0>
 8003e56:	460b      	mov	r3, r1
 8003e58:	4646      	mov	r6, r8
 8003e5a:	1c59      	adds	r1, r3, #1
 8003e5c:	45b3      	cmp	fp, r6
 8003e5e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003e62:	54e7      	strb	r7, [r4, r3]
 8003e64:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003e68:	f43e af18 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003e6c:	29ff      	cmp	r1, #255	@ 0xff
 8003e6e:	7877      	ldrb	r7, [r6, #1]
 8003e70:	f106 0801 	add.w	r8, r6, #1
 8003e74:	d1ef      	bne.n	8003e56 <d_print_comp_inner+0x12da>
 8003e76:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003e7a:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003e7e:	4620      	mov	r0, r4
 8003e80:	4798      	blx	r3
 8003e82:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003e86:	7027      	strb	r7, [r4, #0]
 8003e88:	3301      	adds	r3, #1
 8003e8a:	45c3      	cmp	fp, r8
 8003e8c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003e90:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003e94:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003e98:	f43e af00 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003e9c:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e7da      	b.n	8003e5a <d_print_comp_inner+0x12de>
 8003ea4:	4e3b      	ldr	r6, [pc, #236]	@ (8003f94 <d_print_comp_inner+0x1418>)
 8003ea6:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8003eaa:	f106 0b1d 	add.w	fp, r6, #29
 8003eae:	f04f 0a00 	mov.w	sl, #0
 8003eb2:	f04f 0901 	mov.w	r9, #1
 8003eb6:	e00a      	b.n	8003ece <d_print_comp_inner+0x1352>
 8003eb8:	460b      	mov	r3, r1
 8003eba:	4646      	mov	r6, r8
 8003ebc:	1c59      	adds	r1, r3, #1
 8003ebe:	45b3      	cmp	fp, r6
 8003ec0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8003ec4:	54e7      	strb	r7, [r4, r3]
 8003ec6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003eca:	f43e aee7 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003ece:	29ff      	cmp	r1, #255	@ 0xff
 8003ed0:	7877      	ldrb	r7, [r6, #1]
 8003ed2:	f106 0801 	add.w	r8, r6, #1
 8003ed6:	d1ef      	bne.n	8003eb8 <d_print_comp_inner+0x133c>
 8003ed8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8003edc:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8003ee0:	4620      	mov	r0, r4
 8003ee2:	4798      	blx	r3
 8003ee4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8003ee8:	7027      	strb	r7, [r4, #0]
 8003eea:	3301      	adds	r3, #1
 8003eec:	45c3      	cmp	fp, r8
 8003eee:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8003ef2:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8003ef6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8003efa:	f43e aecf 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8003efe:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8003f02:	2301      	movs	r3, #1
 8003f04:	e7da      	b.n	8003ebc <d_print_comp_inner+0x1340>
 8003f06:	e9d2 2503 	ldrd	r2, r5, [r2, #12]
 8003f0a:	b112      	cbz	r2, 8003f12 <d_print_comp_inner+0x1396>
 8003f0c:	2111      	movs	r1, #17
 8003f0e:	f001 fb85 	bl	800561c <d_print_comp>
 8003f12:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003f16:	29ff      	cmp	r1, #255	@ 0xff
 8003f18:	f000 8795 	beq.w	8004e46 <d_print_comp_inner+0x22ca>
 8003f1c:	1c4a      	adds	r2, r1, #1
 8003f1e:	237b      	movs	r3, #123	@ 0x7b
 8003f20:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003f24:	4620      	mov	r0, r4
 8003f26:	5463      	strb	r3, [r4, r1]
 8003f28:	462a      	mov	r2, r5
 8003f2a:	2111      	movs	r1, #17
 8003f2c:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003f30:	f001 fb74 	bl	800561c <d_print_comp>
 8003f34:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8003f38:	29ff      	cmp	r1, #255	@ 0xff
 8003f3a:	f000 833c 	beq.w	80045b6 <d_print_comp_inner+0x1a3a>
 8003f3e:	1c4a      	adds	r2, r1, #1
 8003f40:	237d      	movs	r3, #125	@ 0x7d
 8003f42:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8003f46:	5463      	strb	r3, [r4, r1]
 8003f48:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8003f4c:	f7fe bea3 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8003f50:	f8d0 a114 	ldr.w	sl, [r0, #276]	@ 0x114
 8003f54:	f8cd a020 	str.w	sl, [sp, #32]
 8003f58:	ab08      	add	r3, sp, #32
 8003f5a:	9301      	str	r3, [sp, #4]
 8003f5c:	46d1      	mov	r9, sl
 8003f5e:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 8003f62:	469a      	mov	sl, r3
 8003f64:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 8003f68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f70:	f1b9 0f00 	cmp.w	r9, #0
 8003f74:	f001 82c7 	beq.w	8005506 <d_print_comp_inner+0x298a>
 8003f78:	f04f 0801 	mov.w	r8, #1
 8003f7c:	f8dd c004 	ldr.w	ip, [sp, #4]
 8003f80:	464e      	mov	r6, r9
 8003f82:	46c6      	mov	lr, r8
 8003f84:	4657      	mov	r7, sl
 8003f86:	e022      	b.n	8003fce <d_print_comp_inner+0x1452>
 8003f88:	08016fef 	.word	0x08016fef
 8003f8c:	080171e8 	.word	0x080171e8
 8003f90:	080171c7 	.word	0x080171c7
 8003f94:	080171f7 	.word	0x080171f7
 8003f98:	68b3      	ldr	r3, [r6, #8]
 8003f9a:	b9b3      	cbnz	r3, 8003fca <d_print_comp_inner+0x144e>
 8003f9c:	f1b8 0f03 	cmp.w	r8, #3
 8003fa0:	f63e ae76 	bhi.w	8002c90 <d_print_comp_inner+0x114>
 8003fa4:	ab18      	add	r3, sp, #96	@ 0x60
 8003fa6:	eb03 1b08 	add.w	fp, r3, r8, lsl #4
 8003faa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003fae:	f1ab 0a40 	sub.w	sl, fp, #64	@ 0x40
 8003fb2:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 8003fb6:	f84b 7c40 	str.w	r7, [fp, #-64]
 8003fba:	eb0c 1708 	add.w	r7, ip, r8, lsl #4
 8003fbe:	f8c4 7114 	str.w	r7, [r4, #276]	@ 0x114
 8003fc2:	f108 0801 	add.w	r8, r8, #1
 8003fc6:	f8c6 e008 	str.w	lr, [r6, #8]
 8003fca:	6836      	ldr	r6, [r6, #0]
 8003fcc:	b126      	cbz	r6, 8003fd8 <d_print_comp_inner+0x145c>
 8003fce:	6873      	ldr	r3, [r6, #4]
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	3b19      	subs	r3, #25
 8003fd4:	2b02      	cmp	r3, #2
 8003fd6:	d9df      	bls.n	8003f98 <d_print_comp_inner+0x141c>
 8003fd8:	692a      	ldr	r2, [r5, #16]
 8003fda:	2111      	movs	r1, #17
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f001 fb1d 	bl	800561c <d_print_comp>
 8003fe2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003fe4:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	f47e ae54 	bne.w	8002c96 <d_print_comp_inner+0x11a>
 8003fee:	f1b8 0f01 	cmp.w	r8, #1
 8003ff2:	d90f      	bls.n	8004014 <d_print_comp_inner+0x1498>
 8003ff4:	9b01      	ldr	r3, [sp, #4]
 8003ff6:	eb03 1708 	add.w	r7, r3, r8, lsl #4
 8003ffa:	f857 2c0c 	ldr.w	r2, [r7, #-12]
 8003ffe:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004002:	2111      	movs	r1, #17
 8004004:	4620      	mov	r0, r4
 8004006:	f001 fb37 	bl	8005678 <d_print_mod>
 800400a:	f1b8 0f01 	cmp.w	r8, #1
 800400e:	f1a7 0710 	sub.w	r7, r7, #16
 8004012:	d1f2      	bne.n	8003ffa <d_print_comp_inner+0x147e>
 8004014:	f8d4 3114 	ldr.w	r3, [r4, #276]	@ 0x114
 8004018:	462a      	mov	r2, r5
 800401a:	2111      	movs	r1, #17
 800401c:	4620      	mov	r0, r4
 800401e:	f002 f917 	bl	8006250 <d_print_array_type>
 8004022:	f7fe be38 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8004026:	2111      	movs	r1, #17
 8004028:	68d2      	ldr	r2, [r2, #12]
 800402a:	f001 faf7 	bl	800561c <d_print_comp>
 800402e:	49c2      	ldr	r1, [pc, #776]	@ (8004338 <d_print_comp_inner+0x17bc>)
 8004030:	4620      	mov	r0, r4
 8004032:	f7fc fb6f 	bl	8000714 <d_append_string>
 8004036:	2111      	movs	r1, #17
 8004038:	692a      	ldr	r2, [r5, #16]
 800403a:	4620      	mov	r0, r4
 800403c:	f001 faee 	bl	800561c <d_print_comp>
 8004040:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004044:	29ff      	cmp	r1, #255	@ 0xff
 8004046:	f000 8537 	beq.w	8004ab8 <d_print_comp_inner+0x1f3c>
 800404a:	1c4a      	adds	r2, r1, #1
 800404c:	235d      	movs	r3, #93	@ 0x5d
 800404e:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8004052:	5463      	strb	r3, [r4, r1]
 8004054:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8004058:	f7fe be1d 	b.w	8002c96 <d_print_comp_inner+0x11a>
 800405c:	f8d0 8120 	ldr.w	r8, [r0, #288]	@ 0x120
 8004060:	68d5      	ldr	r5, [r2, #12]
 8004062:	f1b8 0f00 	cmp.w	r8, #0
 8004066:	f040 846d 	bne.w	8004944 <d_print_comp_inner+0x1dc8>
 800406a:	4629      	mov	r1, r5
 800406c:	f7fc fb0a 	bl	8000684 <d_find_pack>
 8004070:	2800      	cmp	r0, #0
 8004072:	f000 8467 	beq.w	8004944 <d_print_comp_inner+0x1dc8>
 8004076:	4647      	mov	r7, r8
 8004078:	e004      	b.n	8004084 <d_print_comp_inner+0x1508>
 800407a:	68c3      	ldr	r3, [r0, #12]
 800407c:	b12b      	cbz	r3, 800408a <d_print_comp_inner+0x150e>
 800407e:	6900      	ldr	r0, [r0, #16]
 8004080:	3701      	adds	r7, #1
 8004082:	b128      	cbz	r0, 8004090 <d_print_comp_inner+0x1514>
 8004084:	7803      	ldrb	r3, [r0, #0]
 8004086:	2b2f      	cmp	r3, #47	@ 0x2f
 8004088:	d0f7      	beq.n	800407a <d_print_comp_inner+0x14fe>
 800408a:	2f00      	cmp	r7, #0
 800408c:	f43e ae03 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004090:	4646      	mov	r6, r8
 8004092:	f04f 0900 	mov.w	r9, #0
 8004096:	46a0      	mov	r8, r4
 8004098:	f8c8 6124 	str.w	r6, [r8, #292]	@ 0x124
 800409c:	462a      	mov	r2, r5
 800409e:	2111      	movs	r1, #17
 80040a0:	4640      	mov	r0, r8
 80040a2:	3601      	adds	r6, #1
 80040a4:	f001 faba 	bl	800561c <d_print_comp>
 80040a8:	42be      	cmp	r6, r7
 80040aa:	f43e adf4 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80040ae:	4ca3      	ldr	r4, [pc, #652]	@ (800433c <d_print_comp_inner+0x17c0>)
 80040b0:	f8d8 1100 	ldr.w	r1, [r8, #256]	@ 0x100
 80040b4:	9501      	str	r5, [sp, #4]
 80040b6:	f104 0b02 	add.w	fp, r4, #2
 80040ba:	4645      	mov	r5, r8
 80040bc:	46a0      	mov	r8, r4
 80040be:	e009      	b.n	80040d4 <d_print_comp_inner+0x1558>
 80040c0:	46d0      	mov	r8, sl
 80040c2:	1c59      	adds	r1, r3, #1
 80040c4:	45c3      	cmp	fp, r8
 80040c6:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 80040ca:	54ec      	strb	r4, [r5, r3]
 80040cc:	f885 4104 	strb.w	r4, [r5, #260]	@ 0x104
 80040d0:	f000 81a0 	beq.w	8004414 <d_print_comp_inner+0x1898>
 80040d4:	46c2      	mov	sl, r8
 80040d6:	29ff      	cmp	r1, #255	@ 0xff
 80040d8:	f81a 4b01 	ldrb.w	r4, [sl], #1
 80040dc:	460b      	mov	r3, r1
 80040de:	d1ef      	bne.n	80040c0 <d_print_comp_inner+0x1544>
 80040e0:	e9d5 3242 	ldrd	r3, r2, [r5, #264]	@ 0x108
 80040e4:	f885 90ff 	strb.w	r9, [r5, #255]	@ 0xff
 80040e8:	4628      	mov	r0, r5
 80040ea:	4798      	blx	r3
 80040ec:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 80040f0:	702c      	strb	r4, [r5, #0]
 80040f2:	3301      	adds	r3, #1
 80040f4:	f8c5 3128 	str.w	r3, [r5, #296]	@ 0x128
 80040f8:	45d3      	cmp	fp, sl
 80040fa:	f04f 0301 	mov.w	r3, #1
 80040fe:	f885 4104 	strb.w	r4, [r5, #260]	@ 0x104
 8004102:	f108 0802 	add.w	r8, r8, #2
 8004106:	f8c5 3100 	str.w	r3, [r5, #256]	@ 0x100
 800410a:	f000 8183 	beq.w	8004414 <d_print_comp_inner+0x1898>
 800410e:	f89a 4000 	ldrb.w	r4, [sl]
 8004112:	e7d6      	b.n	80040c2 <d_print_comp_inner+0x1546>
 8004114:	498a      	ldr	r1, [pc, #552]	@ (8004340 <d_print_comp_inner+0x17c4>)
 8004116:	f7fc fafd 	bl	8000714 <d_append_string>
 800411a:	68ea      	ldr	r2, [r5, #12]
 800411c:	2111      	movs	r1, #17
 800411e:	f7fe bdbf 	b.w	8002ca0 <d_print_comp_inner+0x124>
 8004122:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004126:	7b15      	ldrb	r5, [r2, #12]
 8004128:	29ff      	cmp	r1, #255	@ 0xff
 800412a:	f000 81bc 	beq.w	80044a6 <d_print_comp_inner+0x192a>
 800412e:	1c4b      	adds	r3, r1, #1
 8004130:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8004134:	5465      	strb	r5, [r4, r1]
 8004136:	f884 5104 	strb.w	r5, [r4, #260]	@ 0x104
 800413a:	f7fe bdac 	b.w	8002c96 <d_print_comp_inner+0x11a>
 800413e:	2111      	movs	r1, #17
 8004140:	68d2      	ldr	r2, [r2, #12]
 8004142:	f001 fa6b 	bl	800561c <d_print_comp>
 8004146:	497f      	ldr	r1, [pc, #508]	@ (8004344 <d_print_comp_inner+0x17c8>)
 8004148:	e772      	b.n	8004030 <d_print_comp_inner+0x14b4>
 800414a:	4e7f      	ldr	r6, [pc, #508]	@ (8004348 <d_print_comp_inner+0x17cc>)
 800414c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004150:	f106 0b16 	add.w	fp, r6, #22
 8004154:	f04f 0a00 	mov.w	sl, #0
 8004158:	f04f 0901 	mov.w	r9, #1
 800415c:	e00a      	b.n	8004174 <d_print_comp_inner+0x15f8>
 800415e:	460b      	mov	r3, r1
 8004160:	4646      	mov	r6, r8
 8004162:	1c59      	adds	r1, r3, #1
 8004164:	45b3      	cmp	fp, r6
 8004166:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800416a:	54e7      	strb	r7, [r4, r3]
 800416c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004170:	f43e ad94 	beq.w	8002c9c <d_print_comp_inner+0x120>
 8004174:	29ff      	cmp	r1, #255	@ 0xff
 8004176:	7877      	ldrb	r7, [r6, #1]
 8004178:	f106 0801 	add.w	r8, r6, #1
 800417c:	d1ef      	bne.n	800415e <d_print_comp_inner+0x15e2>
 800417e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004182:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8004186:	4620      	mov	r0, r4
 8004188:	4798      	blx	r3
 800418a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800418e:	7027      	strb	r7, [r4, #0]
 8004190:	3301      	adds	r3, #1
 8004192:	45c3      	cmp	fp, r8
 8004194:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004198:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 800419c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80041a0:	f43e ad7c 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80041a4:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 80041a8:	2301      	movs	r3, #1
 80041aa:	e7da      	b.n	8004162 <d_print_comp_inner+0x15e6>
 80041ac:	68d2      	ldr	r2, [r2, #12]
 80041ae:	4967      	ldr	r1, [pc, #412]	@ (800434c <d_print_comp_inner+0x17d0>)
 80041b0:	a808      	add	r0, sp, #32
 80041b2:	f00f fd6f 	bl	8013c94 <siprintf>
 80041b6:	a808      	add	r0, sp, #32
 80041b8:	f002 feca 	bl	8006f50 <strlen>
 80041bc:	2800      	cmp	r0, #0
 80041be:	f43e ad6a 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80041c2:	ae08      	add	r6, sp, #32
 80041c4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80041c8:	eb06 0a00 	add.w	sl, r6, r0
 80041cc:	f04f 0900 	mov.w	r9, #0
 80041d0:	f04f 0801 	mov.w	r8, #1
 80041d4:	e009      	b.n	80041ea <d_print_comp_inner+0x166e>
 80041d6:	462e      	mov	r6, r5
 80041d8:	1c59      	adds	r1, r3, #1
 80041da:	45b2      	cmp	sl, r6
 80041dc:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80041e0:	54e7      	strb	r7, [r4, r3]
 80041e2:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80041e6:	f43e ad56 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80041ea:	4635      	mov	r5, r6
 80041ec:	29ff      	cmp	r1, #255	@ 0xff
 80041ee:	f815 7b01 	ldrb.w	r7, [r5], #1
 80041f2:	460b      	mov	r3, r1
 80041f4:	d1ef      	bne.n	80041d6 <d_print_comp_inner+0x165a>
 80041f6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80041fa:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80041fe:	4620      	mov	r0, r4
 8004200:	4798      	blx	r3
 8004202:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004206:	7027      	strb	r7, [r4, #0]
 8004208:	3301      	adds	r3, #1
 800420a:	4555      	cmp	r5, sl
 800420c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004210:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004214:	f106 0602 	add.w	r6, r6, #2
 8004218:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800421c:	f43e ad3b 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004220:	782f      	ldrb	r7, [r5, #0]
 8004222:	2301      	movs	r3, #1
 8004224:	e7d8      	b.n	80041d8 <d_print_comp_inner+0x165c>
 8004226:	e9d2 5303 	ldrd	r5, r3, [r2, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	f43e ad33 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004230:	442b      	add	r3, r5
 8004232:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004236:	3d01      	subs	r5, #1
 8004238:	f103 3aff 	add.w	sl, r3, #4294967295	@ 0xffffffff
 800423c:	f04f 0900 	mov.w	r9, #0
 8004240:	f04f 0801 	mov.w	r8, #1
 8004244:	e00a      	b.n	800425c <d_print_comp_inner+0x16e0>
 8004246:	460b      	mov	r3, r1
 8004248:	463d      	mov	r5, r7
 800424a:	1c59      	adds	r1, r3, #1
 800424c:	45aa      	cmp	sl, r5
 800424e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004252:	54e6      	strb	r6, [r4, r3]
 8004254:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004258:	f43e ad1d 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 800425c:	29ff      	cmp	r1, #255	@ 0xff
 800425e:	786e      	ldrb	r6, [r5, #1]
 8004260:	f105 0701 	add.w	r7, r5, #1
 8004264:	d1ef      	bne.n	8004246 <d_print_comp_inner+0x16ca>
 8004266:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800426a:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800426e:	4620      	mov	r0, r4
 8004270:	4798      	blx	r3
 8004272:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004276:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800427a:	3301      	adds	r3, #1
 800427c:	45ba      	cmp	sl, r7
 800427e:	7026      	strb	r6, [r4, #0]
 8004280:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004284:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004288:	f43e ad05 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 800428c:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8004290:	2301      	movs	r3, #1
 8004292:	e7da      	b.n	800424a <d_print_comp_inner+0x16ce>
 8004294:	68d2      	ldr	r2, [r2, #12]
 8004296:	e9d2 5300 	ldrd	r5, r3, [r2]
 800429a:	2b00      	cmp	r3, #0
 800429c:	f43e acfb 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80042a0:	442b      	add	r3, r5
 80042a2:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80042a6:	3d01      	subs	r5, #1
 80042a8:	f103 3aff 	add.w	sl, r3, #4294967295	@ 0xffffffff
 80042ac:	f04f 0900 	mov.w	r9, #0
 80042b0:	f04f 0801 	mov.w	r8, #1
 80042b4:	e00a      	b.n	80042cc <d_print_comp_inner+0x1750>
 80042b6:	460b      	mov	r3, r1
 80042b8:	463d      	mov	r5, r7
 80042ba:	1c59      	adds	r1, r3, #1
 80042bc:	45aa      	cmp	sl, r5
 80042be:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80042c2:	54e6      	strb	r6, [r4, r3]
 80042c4:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80042c8:	f43e ace5 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80042cc:	29ff      	cmp	r1, #255	@ 0xff
 80042ce:	786e      	ldrb	r6, [r5, #1]
 80042d0:	f105 0701 	add.w	r7, r5, #1
 80042d4:	d1ef      	bne.n	80042b6 <d_print_comp_inner+0x173a>
 80042d6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80042da:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80042de:	4620      	mov	r0, r4
 80042e0:	4798      	blx	r3
 80042e2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80042e6:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 80042ea:	3301      	adds	r3, #1
 80042ec:	45ba      	cmp	sl, r7
 80042ee:	7026      	strb	r6, [r4, #0]
 80042f0:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80042f4:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80042f8:	f43e accd 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80042fc:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8004300:	2301      	movs	r3, #1
 8004302:	e7da      	b.n	80042ba <d_print_comp_inner+0x173e>
 8004304:	4912      	ldr	r1, [pc, #72]	@ (8004350 <d_print_comp_inner+0x17d4>)
 8004306:	4620      	mov	r0, r4
 8004308:	f7fc fa04 	bl	8000714 <d_append_string>
 800430c:	692a      	ldr	r2, [r5, #16]
 800430e:	490f      	ldr	r1, [pc, #60]	@ (800434c <d_print_comp_inner+0x17d0>)
 8004310:	3201      	adds	r2, #1
 8004312:	a808      	add	r0, sp, #32
 8004314:	f00f fcbe 	bl	8013c94 <siprintf>
 8004318:	a808      	add	r0, sp, #32
 800431a:	f002 fe19 	bl	8006f50 <strlen>
 800431e:	4682      	mov	sl, r0
 8004320:	2800      	cmp	r0, #0
 8004322:	f000 8673 	beq.w	800500c <d_print_comp_inner+0x2490>
 8004326:	ae08      	add	r6, sp, #32
 8004328:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800432c:	44b2      	add	sl, r6
 800432e:	f04f 0900 	mov.w	r9, #0
 8004332:	f04f 0801 	mov.w	r8, #1
 8004336:	e018      	b.n	800436a <d_print_comp_inner+0x17ee>
 8004338:	08016fc4 	.word	0x08016fc4
 800433c:	08016fcc 	.word	0x08016fcc
 8004340:	0801715c 	.word	0x0801715c
 8004344:	08017254 	.word	0x08017254
 8004348:	0801715f 	.word	0x0801715f
 800434c:	08016f5c 	.word	0x08016f5c
 8004350:	08016fd4 	.word	0x08016fd4
 8004354:	463e      	mov	r6, r7
 8004356:	1c59      	adds	r1, r3, #1
 8004358:	45b2      	cmp	sl, r6
 800435a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800435e:	f804 b003 	strb.w	fp, [r4, r3]
 8004362:	f884 b104 	strb.w	fp, [r4, #260]	@ 0x104
 8004366:	f000 8651 	beq.w	800500c <d_print_comp_inner+0x2490>
 800436a:	4637      	mov	r7, r6
 800436c:	29ff      	cmp	r1, #255	@ 0xff
 800436e:	f817 bb01 	ldrb.w	fp, [r7], #1
 8004372:	460b      	mov	r3, r1
 8004374:	d1ee      	bne.n	8004354 <d_print_comp_inner+0x17d8>
 8004376:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800437a:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800437e:	4620      	mov	r0, r4
 8004380:	4798      	blx	r3
 8004382:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004386:	f884 b000 	strb.w	fp, [r4]
 800438a:	3301      	adds	r3, #1
 800438c:	45ba      	cmp	sl, r7
 800438e:	f884 b104 	strb.w	fp, [r4, #260]	@ 0x104
 8004392:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004396:	f106 0602 	add.w	r6, r6, #2
 800439a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800439e:	f000 8635 	beq.w	800500c <d_print_comp_inner+0x2490>
 80043a2:	f897 b000 	ldrb.w	fp, [r7]
 80043a6:	2301      	movs	r3, #1
 80043a8:	e7d5      	b.n	8004356 <d_print_comp_inner+0x17da>
 80043aa:	4dc7      	ldr	r5, [pc, #796]	@ (80046c8 <d_print_comp_inner+0x1b4c>)
 80043ac:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80043b0:	9701      	str	r7, [sp, #4]
 80043b2:	2601      	movs	r6, #1
 80043b4:	4627      	mov	r7, r4
 80043b6:	f105 0a02 	add.w	sl, r5, #2
 80043ba:	462c      	mov	r4, r5
 80043bc:	e008      	b.n	80043d0 <d_print_comp_inner+0x1854>
 80043be:	4644      	mov	r4, r8
 80043c0:	1c59      	adds	r1, r3, #1
 80043c2:	45a2      	cmp	sl, r4
 80043c4:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 80043c8:	54fd      	strb	r5, [r7, r3]
 80043ca:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 80043ce:	d01d      	beq.n	800440c <d_print_comp_inner+0x1890>
 80043d0:	46a0      	mov	r8, r4
 80043d2:	29ff      	cmp	r1, #255	@ 0xff
 80043d4:	f818 5b01 	ldrb.w	r5, [r8], #1
 80043d8:	460b      	mov	r3, r1
 80043da:	d1f0      	bne.n	80043be <d_print_comp_inner+0x1842>
 80043dc:	e9d7 3242 	ldrd	r3, r2, [r7, #264]	@ 0x108
 80043e0:	f887 90ff 	strb.w	r9, [r7, #255]	@ 0xff
 80043e4:	4638      	mov	r0, r7
 80043e6:	4798      	blx	r3
 80043e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80043ec:	703d      	strb	r5, [r7, #0]
 80043ee:	3301      	adds	r3, #1
 80043f0:	45d0      	cmp	r8, sl
 80043f2:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 80043f6:	f8c7 6100 	str.w	r6, [r7, #256]	@ 0x100
 80043fa:	f104 0402 	add.w	r4, r4, #2
 80043fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004402:	d003      	beq.n	800440c <d_print_comp_inner+0x1890>
 8004404:	f898 5000 	ldrb.w	r5, [r8]
 8004408:	2301      	movs	r3, #1
 800440a:	e7d9      	b.n	80043c0 <d_print_comp_inner+0x1844>
 800440c:	463c      	mov	r4, r7
 800440e:	9f01      	ldr	r7, [sp, #4]
 8004410:	f7ff b871 	b.w	80034f6 <d_print_comp_inner+0x97a>
 8004414:	46a8      	mov	r8, r5
 8004416:	9d01      	ldr	r5, [sp, #4]
 8004418:	e63e      	b.n	8004098 <d_print_comp_inner+0x151c>
 800441a:	f9b5 2010 	ldrsh.w	r2, [r5, #16]
 800441e:	49ab      	ldr	r1, [pc, #684]	@ (80046cc <d_print_comp_inner+0x1b50>)
 8004420:	a808      	add	r0, sp, #32
 8004422:	f00f fc37 	bl	8013c94 <siprintf>
 8004426:	a808      	add	r0, sp, #32
 8004428:	f002 fd92 	bl	8006f50 <strlen>
 800442c:	b390      	cbz	r0, 8004494 <d_print_comp_inner+0x1918>
 800442e:	af08      	add	r7, sp, #32
 8004430:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004434:	eb07 0b00 	add.w	fp, r7, r0
 8004438:	f04f 0a00 	mov.w	sl, #0
 800443c:	f04f 0901 	mov.w	r9, #1
 8004440:	e009      	b.n	8004456 <d_print_comp_inner+0x18da>
 8004442:	4637      	mov	r7, r6
 8004444:	1c59      	adds	r1, r3, #1
 8004446:	45bb      	cmp	fp, r7
 8004448:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800444c:	f804 8003 	strb.w	r8, [r4, r3]
 8004450:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8004454:	d01e      	beq.n	8004494 <d_print_comp_inner+0x1918>
 8004456:	463e      	mov	r6, r7
 8004458:	29ff      	cmp	r1, #255	@ 0xff
 800445a:	f816 8b01 	ldrb.w	r8, [r6], #1
 800445e:	460b      	mov	r3, r1
 8004460:	d1ef      	bne.n	8004442 <d_print_comp_inner+0x18c6>
 8004462:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004466:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800446a:	4620      	mov	r0, r4
 800446c:	4798      	blx	r3
 800446e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004472:	f884 8000 	strb.w	r8, [r4]
 8004476:	3301      	adds	r3, #1
 8004478:	45b3      	cmp	fp, r6
 800447a:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 800447e:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8004482:	f107 0702 	add.w	r7, r7, #2
 8004486:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800448a:	d003      	beq.n	8004494 <d_print_comp_inner+0x1918>
 800448c:	f896 8000 	ldrb.w	r8, [r6]
 8004490:	2301      	movs	r3, #1
 8004492:	e7d7      	b.n	8004444 <d_print_comp_inner+0x18c8>
 8004494:	7cad      	ldrb	r5, [r5, #18]
 8004496:	2d00      	cmp	r5, #0
 8004498:	f43e abfd 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 800449c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80044a0:	29ff      	cmp	r1, #255	@ 0xff
 80044a2:	f47f ae44 	bne.w	800412e <d_print_comp_inner+0x15b2>
 80044a6:	2600      	movs	r6, #0
 80044a8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80044ac:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80044b0:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 80044b4:	4620      	mov	r0, r4
 80044b6:	4798      	blx	r3
 80044b8:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 80044bc:	2301      	movs	r3, #1
 80044be:	441a      	add	r2, r3
 80044c0:	4631      	mov	r1, r6
 80044c2:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 80044c6:	e633      	b.n	8004130 <d_print_comp_inner+0x15b4>
 80044c8:	4f81      	ldr	r7, [pc, #516]	@ (80046d0 <d_print_comp_inner+0x1b54>)
 80044ca:	68ea      	ldr	r2, [r5, #12]
 80044cc:	2111      	movs	r1, #17
 80044ce:	4620      	mov	r0, r4
 80044d0:	f001 f8a4 	bl	800561c <d_print_comp>
 80044d4:	f04f 0900 	mov.w	r9, #0
 80044d8:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80044dc:	f107 0a06 	add.w	sl, r7, #6
 80044e0:	f04f 0801 	mov.w	r8, #1
 80044e4:	e009      	b.n	80044fa <d_print_comp_inner+0x197e>
 80044e6:	462f      	mov	r7, r5
 80044e8:	1c59      	adds	r1, r3, #1
 80044ea:	45ba      	cmp	sl, r7
 80044ec:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80044f0:	54e6      	strb	r6, [r4, r3]
 80044f2:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80044f6:	f43e abce 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80044fa:	463d      	mov	r5, r7
 80044fc:	29ff      	cmp	r1, #255	@ 0xff
 80044fe:	f815 6b01 	ldrb.w	r6, [r5], #1
 8004502:	460b      	mov	r3, r1
 8004504:	d1ef      	bne.n	80044e6 <d_print_comp_inner+0x196a>
 8004506:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800450a:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800450e:	4620      	mov	r0, r4
 8004510:	4798      	blx	r3
 8004512:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004516:	7026      	strb	r6, [r4, #0]
 8004518:	3301      	adds	r3, #1
 800451a:	4555      	cmp	r5, sl
 800451c:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004520:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004524:	f107 0702 	add.w	r7, r7, #2
 8004528:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800452c:	f43e abb3 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004530:	782e      	ldrb	r6, [r5, #0]
 8004532:	2301      	movs	r3, #1
 8004534:	e7d8      	b.n	80044e8 <d_print_comp_inner+0x196c>
 8004536:	68ea      	ldr	r2, [r5, #12]
 8004538:	4964      	ldr	r1, [pc, #400]	@ (80046cc <d_print_comp_inner+0x1b50>)
 800453a:	3201      	adds	r2, #1
 800453c:	a808      	add	r0, sp, #32
 800453e:	f00f fba9 	bl	8013c94 <siprintf>
 8004542:	a808      	add	r0, sp, #32
 8004544:	f002 fd04 	bl	8006f50 <strlen>
 8004548:	b380      	cbz	r0, 80045ac <d_print_comp_inner+0x1a30>
 800454a:	ae08      	add	r6, sp, #32
 800454c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004550:	eb06 0a00 	add.w	sl, r6, r0
 8004554:	f04f 0900 	mov.w	r9, #0
 8004558:	f04f 0801 	mov.w	r8, #1
 800455c:	e008      	b.n	8004570 <d_print_comp_inner+0x19f4>
 800455e:	462e      	mov	r6, r5
 8004560:	1c59      	adds	r1, r3, #1
 8004562:	45b2      	cmp	sl, r6
 8004564:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004568:	54e7      	strb	r7, [r4, r3]
 800456a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800456e:	d01f      	beq.n	80045b0 <d_print_comp_inner+0x1a34>
 8004570:	4635      	mov	r5, r6
 8004572:	29ff      	cmp	r1, #255	@ 0xff
 8004574:	f815 7b01 	ldrb.w	r7, [r5], #1
 8004578:	460b      	mov	r3, r1
 800457a:	d1f0      	bne.n	800455e <d_print_comp_inner+0x19e2>
 800457c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004580:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8004584:	4620      	mov	r0, r4
 8004586:	4798      	blx	r3
 8004588:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800458c:	7027      	strb	r7, [r4, #0]
 800458e:	3301      	adds	r3, #1
 8004590:	45aa      	cmp	sl, r5
 8004592:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004596:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800459a:	f106 0602 	add.w	r6, r6, #2
 800459e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80045a2:	f000 82d7 	beq.w	8004b54 <d_print_comp_inner+0x1fd8>
 80045a6:	782f      	ldrb	r7, [r5, #0]
 80045a8:	2301      	movs	r3, #1
 80045aa:	e7d9      	b.n	8004560 <d_print_comp_inner+0x19e4>
 80045ac:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80045b0:	29ff      	cmp	r1, #255	@ 0xff
 80045b2:	f47f acc4 	bne.w	8003f3e <d_print_comp_inner+0x13c2>
 80045b6:	2500      	movs	r5, #0
 80045b8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80045bc:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80045c0:	4620      	mov	r0, r4
 80045c2:	4798      	blx	r3
 80045c4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80045c8:	2201      	movs	r2, #1
 80045ca:	4413      	add	r3, r2
 80045cc:	4629      	mov	r1, r5
 80045ce:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80045d2:	e4b5      	b.n	8003f40 <d_print_comp_inner+0x13c4>
 80045d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80045d8:	29ff      	cmp	r1, #255	@ 0xff
 80045da:	465d      	mov	r5, fp
 80045dc:	f47f ad35 	bne.w	800404a <d_print_comp_inner+0x14ce>
 80045e0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80045e4:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80045e8:	4620      	mov	r0, r4
 80045ea:	4798      	blx	r3
 80045ec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80045f0:	2201      	movs	r2, #1
 80045f2:	4413      	add	r3, r2
 80045f4:	4629      	mov	r1, r5
 80045f6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80045fa:	e527      	b.n	800404c <d_print_comp_inner+0x14d0>
 80045fc:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 8004600:	b133      	cbz	r3, 8004610 <d_print_comp_inner+0x1a94>
 8004602:	f8d4 1110 	ldr.w	r1, [r4, #272]	@ 0x110
 8004606:	9108      	str	r1, [sp, #32]
 8004608:	aa08      	add	r2, sp, #32
 800460a:	f8c4 2110 	str.w	r2, [r4, #272]	@ 0x110
 800460e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004610:	68ea      	ldr	r2, [r5, #12]
 8004612:	7813      	ldrb	r3, [r2, #0]
 8004614:	2b04      	cmp	r3, #4
 8004616:	f000 82a0 	beq.w	8004b5a <d_print_comp_inner+0x1fde>
 800461a:	2111      	movs	r1, #17
 800461c:	4620      	mov	r0, r4
 800461e:	f000 fffd 	bl	800561c <d_print_comp>
 8004622:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 8004626:	2b00      	cmp	r3, #0
 8004628:	f43e ab35 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 800462c:	9b08      	ldr	r3, [sp, #32]
 800462e:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004632:	f7fe bb30 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8004636:	f8df 809c 	ldr.w	r8, [pc, #156]	@ 80046d4 <d_print_comp_inner+0x1b58>
 800463a:	692a      	ldr	r2, [r5, #16]
 800463c:	2111      	movs	r1, #17
 800463e:	4620      	mov	r0, r4
 8004640:	f000 ffec 	bl	800561c <d_print_comp>
 8004644:	f04f 0a00 	mov.w	sl, #0
 8004648:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800464c:	f108 0b05 	add.w	fp, r8, #5
 8004650:	f04f 0901 	mov.w	r9, #1
 8004654:	e009      	b.n	800466a <d_print_comp_inner+0x1aee>
 8004656:	46b0      	mov	r8, r6
 8004658:	1c59      	adds	r1, r3, #1
 800465a:	45c3      	cmp	fp, r8
 800465c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004660:	54e7      	strb	r7, [r4, r3]
 8004662:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004666:	f43e ab19 	beq.w	8002c9c <d_print_comp_inner+0x120>
 800466a:	4646      	mov	r6, r8
 800466c:	29ff      	cmp	r1, #255	@ 0xff
 800466e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004672:	460b      	mov	r3, r1
 8004674:	d1ef      	bne.n	8004656 <d_print_comp_inner+0x1ada>
 8004676:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800467a:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800467e:	4620      	mov	r0, r4
 8004680:	4798      	blx	r3
 8004682:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004686:	7027      	strb	r7, [r4, #0]
 8004688:	3301      	adds	r3, #1
 800468a:	45b3      	cmp	fp, r6
 800468c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004690:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8004694:	f108 0802 	add.w	r8, r8, #2
 8004698:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800469c:	f43e aafe 	beq.w	8002c9c <d_print_comp_inner+0x120>
 80046a0:	7837      	ldrb	r7, [r6, #0]
 80046a2:	2301      	movs	r3, #1
 80046a4:	e7d8      	b.n	8004658 <d_print_comp_inner+0x1adc>
 80046a6:	f8df 8030 	ldr.w	r8, [pc, #48]	@ 80046d8 <d_print_comp_inner+0x1b5c>
 80046aa:	68ea      	ldr	r2, [r5, #12]
 80046ac:	2111      	movs	r1, #17
 80046ae:	4620      	mov	r0, r4
 80046b0:	f000 ffb4 	bl	800561c <d_print_comp>
 80046b4:	f04f 0a00 	mov.w	sl, #0
 80046b8:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80046bc:	f108 0b04 	add.w	fp, r8, #4
 80046c0:	f04f 0901 	mov.w	r9, #1
 80046c4:	e014      	b.n	80046f0 <d_print_comp_inner+0x1b74>
 80046c6:	bf00      	nop
 80046c8:	08016fcc 	.word	0x08016fcc
 80046cc:	08016f5c 	.word	0x08016f5c
 80046d0:	08017278 	.word	0x08017278
 80046d4:	08017140 	.word	0x08017140
 80046d8:	0801705c 	.word	0x0801705c
 80046dc:	46b0      	mov	r8, r6
 80046de:	1c59      	adds	r1, r3, #1
 80046e0:	45c3      	cmp	fp, r8
 80046e2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80046e6:	54e7      	strb	r7, [r4, r3]
 80046e8:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80046ec:	f43e ab62 	beq.w	8002db4 <d_print_comp_inner+0x238>
 80046f0:	4646      	mov	r6, r8
 80046f2:	29ff      	cmp	r1, #255	@ 0xff
 80046f4:	f816 7b01 	ldrb.w	r7, [r6], #1
 80046f8:	460b      	mov	r3, r1
 80046fa:	d1ef      	bne.n	80046dc <d_print_comp_inner+0x1b60>
 80046fc:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004700:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8004704:	4620      	mov	r0, r4
 8004706:	4798      	blx	r3
 8004708:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800470c:	7027      	strb	r7, [r4, #0]
 800470e:	3301      	adds	r3, #1
 8004710:	455e      	cmp	r6, fp
 8004712:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004716:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 800471a:	f108 0802 	add.w	r8, r8, #2
 800471e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004722:	f43e ab47 	beq.w	8002db4 <d_print_comp_inner+0x238>
 8004726:	7837      	ldrb	r7, [r6, #0]
 8004728:	2301      	movs	r3, #1
 800472a:	e7d8      	b.n	80046de <d_print_comp_inner+0x1b62>
 800472c:	68ea      	ldr	r2, [r5, #12]
 800472e:	f7ff bb6e 	b.w	8003e0e <d_print_comp_inner+0x1292>
 8004732:	462a      	mov	r2, r5
 8004734:	2111      	movs	r1, #17
 8004736:	4620      	mov	r0, r4
 8004738:	f000 ff9e 	bl	8005678 <d_print_mod>
 800473c:	f7fe bac9 	b.w	8002cd2 <d_print_comp_inner+0x156>
 8004740:	463c      	mov	r4, r7
 8004742:	9f01      	ldr	r7, [sp, #4]
 8004744:	687d      	ldr	r5, [r7, #4]
 8004746:	782b      	ldrb	r3, [r5, #0]
 8004748:	3b61      	subs	r3, #97	@ 0x61
 800474a:	2b19      	cmp	r3, #25
 800474c:	d804      	bhi.n	8004758 <d_print_comp_inner+0x1bdc>
 800474e:	2120      	movs	r1, #32
 8004750:	4620      	mov	r0, r4
 8004752:	f7fb ff5b 	bl	800060c <d_append_char>
 8004756:	687d      	ldr	r5, [r7, #4]
 8004758:	f10b 37ff 	add.w	r7, fp, #4294967295	@ 0xffffffff
 800475c:	5deb      	ldrb	r3, [r5, r7]
 800475e:	2b20      	cmp	r3, #32
 8004760:	bf18      	it	ne
 8004762:	465f      	movne	r7, fp
 8004764:	2f00      	cmp	r7, #0
 8004766:	f43e aa96 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 800476a:	3d01      	subs	r5, #1
 800476c:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004770:	442f      	add	r7, r5
 8004772:	f04f 0900 	mov.w	r9, #0
 8004776:	f04f 0801 	mov.w	r8, #1
 800477a:	e00a      	b.n	8004792 <d_print_comp_inner+0x1c16>
 800477c:	460b      	mov	r3, r1
 800477e:	4655      	mov	r5, sl
 8004780:	1c59      	adds	r1, r3, #1
 8004782:	42af      	cmp	r7, r5
 8004784:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004788:	54e6      	strb	r6, [r4, r3]
 800478a:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800478e:	f43e aa82 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004792:	29ff      	cmp	r1, #255	@ 0xff
 8004794:	786e      	ldrb	r6, [r5, #1]
 8004796:	f105 0a01 	add.w	sl, r5, #1
 800479a:	d1ef      	bne.n	800477c <d_print_comp_inner+0x1c00>
 800479c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80047a0:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80047a4:	4620      	mov	r0, r4
 80047a6:	4798      	blx	r3
 80047a8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80047ac:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 80047b0:	3301      	adds	r3, #1
 80047b2:	45ba      	cmp	sl, r7
 80047b4:	7026      	strb	r6, [r4, #0]
 80047b6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80047ba:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80047be:	f43e aa6a 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 80047c2:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 80047c6:	2301      	movs	r3, #1
 80047c8:	e7da      	b.n	8004780 <d_print_comp_inner+0x1c04>
 80047ca:	68c2      	ldr	r2, [r0, #12]
 80047cc:	f8cd c020 	str.w	ip, [sp, #32]
 80047d0:	ab08      	add	r3, sp, #32
 80047d2:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 80047d6:	2300      	movs	r3, #0
 80047d8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80047da:	9509      	str	r5, [sp, #36]	@ 0x24
 80047dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80047de:	2a00      	cmp	r2, #0
 80047e0:	f47e aa6f 	bne.w	8002cc2 <d_print_comp_inner+0x146>
 80047e4:	f7fe ba9a 	b.w	8002d1c <d_print_comp_inner+0x1a0>
 80047e8:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 80047ec:	68ee      	ldr	r6, [r5, #12]
 80047ee:	9306      	str	r3, [sp, #24]
 80047f0:	2300      	movs	r3, #0
 80047f2:	f8d4 9120 	ldr.w	r9, [r4, #288]	@ 0x120
 80047f6:	9307      	str	r3, [sp, #28]
 80047f8:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 80047fc:	ab06      	add	r3, sp, #24
 80047fe:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004802:	b11e      	cbz	r6, 800480c <d_print_comp_inner+0x1c90>
 8004804:	7833      	ldrb	r3, [r6, #0]
 8004806:	2b57      	cmp	r3, #87	@ 0x57
 8004808:	f000 84d4 	beq.w	80051b4 <d_print_comp_inner+0x2638>
 800480c:	aa08      	add	r2, sp, #32
 800480e:	2301      	movs	r3, #1
 8004810:	9201      	str	r2, [sp, #4]
 8004812:	29ff      	cmp	r1, #255	@ 0xff
 8004814:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 8004818:	f000 8305 	beq.w	8004e26 <d_print_comp_inner+0x22aa>
 800481c:	1c4b      	adds	r3, r1, #1
 800481e:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8004822:	2328      	movs	r3, #40	@ 0x28
 8004824:	5463      	strb	r3, [r4, r1]
 8004826:	f8df 8388 	ldr.w	r8, [pc, #904]	@ 8004bb0 <d_print_comp_inner+0x2034>
 800482a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800482e:	2111      	movs	r1, #17
 8004830:	4632      	mov	r2, r6
 8004832:	4620      	mov	r0, r4
 8004834:	f000 fef2 	bl	800561c <d_print_comp>
 8004838:	9b06      	ldr	r3, [sp, #24]
 800483a:	f8c4 9120 	str.w	r9, [r4, #288]	@ 0x120
 800483e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004842:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004846:	f108 0b02 	add.w	fp, r8, #2
 800484a:	f04f 0a00 	mov.w	sl, #0
 800484e:	f04f 0901 	mov.w	r9, #1
 8004852:	e008      	b.n	8004866 <d_print_comp_inner+0x1cea>
 8004854:	46b0      	mov	r8, r6
 8004856:	1c59      	adds	r1, r3, #1
 8004858:	45c3      	cmp	fp, r8
 800485a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800485e:	54e7      	strb	r7, [r4, r3]
 8004860:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004864:	d01c      	beq.n	80048a0 <d_print_comp_inner+0x1d24>
 8004866:	4646      	mov	r6, r8
 8004868:	29ff      	cmp	r1, #255	@ 0xff
 800486a:	f816 7b01 	ldrb.w	r7, [r6], #1
 800486e:	460b      	mov	r3, r1
 8004870:	d1f0      	bne.n	8004854 <d_print_comp_inner+0x1cd8>
 8004872:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004876:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800487a:	4620      	mov	r0, r4
 800487c:	4798      	blx	r3
 800487e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004882:	7027      	strb	r7, [r4, #0]
 8004884:	3301      	adds	r3, #1
 8004886:	455e      	cmp	r6, fp
 8004888:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 800488c:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8004890:	f108 0802 	add.w	r8, r8, #2
 8004894:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004898:	d002      	beq.n	80048a0 <d_print_comp_inner+0x1d24>
 800489a:	7837      	ldrb	r7, [r6, #0]
 800489c:	2301      	movs	r3, #1
 800489e:	e7da      	b.n	8004856 <d_print_comp_inner+0x1cda>
 80048a0:	9f01      	ldr	r7, [sp, #4]
 80048a2:	692a      	ldr	r2, [r5, #16]
 80048a4:	49bf      	ldr	r1, [pc, #764]	@ (8004ba4 <d_print_comp_inner+0x2028>)
 80048a6:	3201      	adds	r2, #1
 80048a8:	4638      	mov	r0, r7
 80048aa:	f00f f9f3 	bl	8013c94 <siprintf>
 80048ae:	4638      	mov	r0, r7
 80048b0:	f002 fb4e 	bl	8006f50 <strlen>
 80048b4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80048b8:	2800      	cmp	r0, #0
 80048ba:	f43f ae79 	beq.w	80045b0 <d_print_comp_inner+0x1a34>
 80048be:	eb07 0a00 	add.w	sl, r7, r0
 80048c2:	f04f 0900 	mov.w	r9, #0
 80048c6:	f04f 0801 	mov.w	r8, #1
 80048ca:	e009      	b.n	80048e0 <d_print_comp_inner+0x1d64>
 80048cc:	462f      	mov	r7, r5
 80048ce:	1c59      	adds	r1, r3, #1
 80048d0:	45ba      	cmp	sl, r7
 80048d2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80048d6:	54e6      	strb	r6, [r4, r3]
 80048d8:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80048dc:	f43f ae68 	beq.w	80045b0 <d_print_comp_inner+0x1a34>
 80048e0:	463d      	mov	r5, r7
 80048e2:	29ff      	cmp	r1, #255	@ 0xff
 80048e4:	f815 6b01 	ldrb.w	r6, [r5], #1
 80048e8:	460b      	mov	r3, r1
 80048ea:	d1ef      	bne.n	80048cc <d_print_comp_inner+0x1d50>
 80048ec:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80048f0:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80048f4:	4620      	mov	r0, r4
 80048f6:	4798      	blx	r3
 80048f8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80048fc:	7026      	strb	r6, [r4, #0]
 80048fe:	3301      	adds	r3, #1
 8004900:	45aa      	cmp	sl, r5
 8004902:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004906:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800490a:	f107 0702 	add.w	r7, r7, #2
 800490e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004912:	f000 811f 	beq.w	8004b54 <d_print_comp_inner+0x1fd8>
 8004916:	782e      	ldrb	r6, [r5, #0]
 8004918:	2301      	movs	r3, #1
 800491a:	e7d8      	b.n	80048ce <d_print_comp_inner+0x1d52>
 800491c:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8004920:	2bff      	cmp	r3, #255	@ 0xff
 8004922:	f000 8435 	beq.w	8005190 <d_print_comp_inner+0x2614>
 8004926:	1c5a      	adds	r2, r3, #1
 8004928:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 800492c:	2111      	movs	r1, #17
 800492e:	f804 8003 	strb.w	r8, [r4, r3]
 8004932:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8004936:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 800493a:	4620      	mov	r0, r4
 800493c:	f000 fe9c 	bl	8005678 <d_print_mod>
 8004940:	f7fe bbdd 	b.w	80030fe <d_print_comp_inner+0x582>
 8004944:	2111      	movs	r1, #17
 8004946:	462a      	mov	r2, r5
 8004948:	4620      	mov	r0, r4
 800494a:	f001 ff6b 	bl	8006824 <d_print_subexpr>
 800494e:	4996      	ldr	r1, [pc, #600]	@ (8004ba8 <d_print_comp_inner+0x202c>)
 8004950:	f7ff b9e5 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 8004954:	f1b8 0f01 	cmp.w	r8, #1
 8004958:	f63e abac 	bhi.w	80030b4 <d_print_comp_inner+0x538>
 800495c:	68ff      	ldr	r7, [r7, #12]
 800495e:	4672      	mov	r2, lr
 8004960:	2f00      	cmp	r7, #0
 8004962:	f000 8622 	beq.w	80055aa <d_print_comp_inner+0x2a2e>
 8004966:	2e04      	cmp	r6, #4
 8004968:	f103 0310 	add.w	r3, r3, #16
 800496c:	f000 8185 	beq.w	8004c7a <d_print_comp_inner+0x20fe>
 8004970:	46b4      	mov	ip, r6
 8004972:	f7fe bb8a 	b.w	800308a <d_print_comp_inner+0x50e>
 8004976:	2e2f      	cmp	r6, #47	@ 0x2f
 8004978:	e9d4 1c44 	ldrd	r1, ip, [r4, #272]	@ 0x110
 800497c:	464f      	mov	r7, r9
 800497e:	f47e aa4d 	bne.w	8002e1c <d_print_comp_inner+0x2a0>
 8004982:	ab08      	add	r3, sp, #32
 8004984:	68c2      	ldr	r2, [r0, #12]
 8004986:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 800498a:	2300      	movs	r3, #0
 800498c:	f8cd c020 	str.w	ip, [sp, #32]
 8004990:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004992:	9009      	str	r0, [sp, #36]	@ 0x24
 8004994:	4605      	mov	r5, r0
 8004996:	930a      	str	r3, [sp, #40]	@ 0x28
 8004998:	f7fe b993 	b.w	8002cc2 <d_print_comp_inner+0x146>
 800499c:	4983      	ldr	r1, [pc, #524]	@ (8004bac <d_print_comp_inner+0x2030>)
 800499e:	f7fb feb9 	bl	8000714 <d_append_string>
 80049a2:	4980      	ldr	r1, [pc, #512]	@ (8004ba4 <d_print_comp_inner+0x2028>)
 80049a4:	462a      	mov	r2, r5
 80049a6:	a808      	add	r0, sp, #32
 80049a8:	f00f f974 	bl	8013c94 <siprintf>
 80049ac:	a808      	add	r0, sp, #32
 80049ae:	f002 facf 	bl	8006f50 <strlen>
 80049b2:	b378      	cbz	r0, 8004a14 <d_print_comp_inner+0x1e98>
 80049b4:	ae08      	add	r6, sp, #32
 80049b6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80049ba:	eb06 0a00 	add.w	sl, r6, r0
 80049be:	f04f 0900 	mov.w	r9, #0
 80049c2:	f04f 0801 	mov.w	r8, #1
 80049c6:	e008      	b.n	80049da <d_print_comp_inner+0x1e5e>
 80049c8:	462e      	mov	r6, r5
 80049ca:	1c59      	adds	r1, r3, #1
 80049cc:	45b2      	cmp	sl, r6
 80049ce:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80049d2:	54e7      	strb	r7, [r4, r3]
 80049d4:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80049d8:	d01c      	beq.n	8004a14 <d_print_comp_inner+0x1e98>
 80049da:	4635      	mov	r5, r6
 80049dc:	29ff      	cmp	r1, #255	@ 0xff
 80049de:	f815 7b01 	ldrb.w	r7, [r5], #1
 80049e2:	460b      	mov	r3, r1
 80049e4:	d1f0      	bne.n	80049c8 <d_print_comp_inner+0x1e4c>
 80049e6:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80049ea:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80049ee:	4620      	mov	r0, r4
 80049f0:	4798      	blx	r3
 80049f2:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80049f6:	7027      	strb	r7, [r4, #0]
 80049f8:	3301      	adds	r3, #1
 80049fa:	45aa      	cmp	sl, r5
 80049fc:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004a00:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004a04:	f106 0602 	add.w	r6, r6, #2
 8004a08:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004a0c:	d002      	beq.n	8004a14 <d_print_comp_inner+0x1e98>
 8004a0e:	782f      	ldrb	r7, [r5, #0]
 8004a10:	2301      	movs	r3, #1
 8004a12:	e7da      	b.n	80049ca <d_print_comp_inner+0x1e4e>
 8004a14:	217d      	movs	r1, #125	@ 0x7d
 8004a16:	f7fe be84 	b.w	8003722 <d_print_comp_inner+0xba6>
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f000 817b 	beq.w	8004d16 <d_print_comp_inner+0x219a>
 8004a20:	f8df 8190 	ldr.w	r8, [pc, #400]	@ 8004bb4 <d_print_comp_inner+0x2038>
 8004a24:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8004a28:	f108 0b05 	add.w	fp, r8, #5
 8004a2c:	f04f 0a00 	mov.w	sl, #0
 8004a30:	f04f 0901 	mov.w	r9, #1
 8004a34:	e009      	b.n	8004a4a <d_print_comp_inner+0x1ece>
 8004a36:	46b0      	mov	r8, r6
 8004a38:	1c59      	adds	r1, r3, #1
 8004a3a:	45c3      	cmp	fp, r8
 8004a3c:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004a40:	54e7      	strb	r7, [r4, r3]
 8004a42:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004a46:	f000 8187 	beq.w	8004d58 <d_print_comp_inner+0x21dc>
 8004a4a:	4646      	mov	r6, r8
 8004a4c:	29ff      	cmp	r1, #255	@ 0xff
 8004a4e:	f816 7b01 	ldrb.w	r7, [r6], #1
 8004a52:	460b      	mov	r3, r1
 8004a54:	d1ef      	bne.n	8004a36 <d_print_comp_inner+0x1eba>
 8004a56:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004a5a:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8004a5e:	4620      	mov	r0, r4
 8004a60:	4798      	blx	r3
 8004a62:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004a66:	7027      	strb	r7, [r4, #0]
 8004a68:	3301      	adds	r3, #1
 8004a6a:	45b3      	cmp	fp, r6
 8004a6c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004a70:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8004a74:	f108 0802 	add.w	r8, r8, #2
 8004a78:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004a7c:	f000 816c 	beq.w	8004d58 <d_print_comp_inner+0x21dc>
 8004a80:	7837      	ldrb	r7, [r6, #0]
 8004a82:	2301      	movs	r3, #1
 8004a84:	e7d8      	b.n	8004a38 <d_print_comp_inner+0x1ebc>
 8004a86:	2700      	movs	r7, #0
 8004a88:	f7fe b971 	b.w	8002d6e <d_print_comp_inner+0x1f2>
 8004a8c:	2e54      	cmp	r6, #84	@ 0x54
 8004a8e:	f47e a991 	bne.w	8002db4 <d_print_comp_inner+0x238>
 8004a92:	263a      	movs	r6, #58	@ 0x3a
 8004a94:	f7fe b99f 	b.w	8002dd6 <d_print_comp_inner+0x25a>
 8004a98:	2500      	movs	r5, #0
 8004a9a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004a9e:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8004aa2:	4620      	mov	r0, r4
 8004aa4:	4798      	blx	r3
 8004aa6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004aaa:	2201      	movs	r2, #1
 8004aac:	4413      	add	r3, r2
 8004aae:	4629      	mov	r1, r5
 8004ab0:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004ab4:	f7ff b9b5 	b.w	8003e22 <d_print_comp_inner+0x12a6>
 8004ab8:	2500      	movs	r5, #0
 8004aba:	e591      	b.n	80045e0 <d_print_comp_inner+0x1a64>
 8004abc:	781a      	ldrb	r2, [r3, #0]
 8004abe:	2a5b      	cmp	r2, #91	@ 0x5b
 8004ac0:	d104      	bne.n	8004acc <d_print_comp_inner+0x1f50>
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	f43e a8e3 	beq.w	8002c90 <d_print_comp_inner+0x114>
 8004aca:	781a      	ldrb	r2, [r3, #0]
 8004acc:	3a58      	subs	r2, #88	@ 0x58
 8004ace:	2a02      	cmp	r2, #2
 8004ad0:	f240 80e6 	bls.w	8004ca0 <d_print_comp_inner+0x2124>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8004ada:	4932      	ldr	r1, [pc, #200]	@ (8004ba4 <d_print_comp_inner+0x2028>)
 8004adc:	4642      	mov	r2, r8
 8004ade:	a808      	add	r0, sp, #32
 8004ae0:	f00f f8d8 	bl	8013c94 <siprintf>
 8004ae4:	a808      	add	r0, sp, #32
 8004ae6:	f002 fa33 	bl	8006f50 <strlen>
 8004aea:	2800      	cmp	r0, #0
 8004aec:	f43e a8d3 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004af0:	ae08      	add	r6, sp, #32
 8004af2:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004af6:	eb06 0a00 	add.w	sl, r6, r0
 8004afa:	f04f 0900 	mov.w	r9, #0
 8004afe:	f04f 0801 	mov.w	r8, #1
 8004b02:	e009      	b.n	8004b18 <d_print_comp_inner+0x1f9c>
 8004b04:	462e      	mov	r6, r5
 8004b06:	1c59      	adds	r1, r3, #1
 8004b08:	45b2      	cmp	sl, r6
 8004b0a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004b0e:	54e7      	strb	r7, [r4, r3]
 8004b10:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004b14:	f43e a8bf 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004b18:	4635      	mov	r5, r6
 8004b1a:	29ff      	cmp	r1, #255	@ 0xff
 8004b1c:	f815 7b01 	ldrb.w	r7, [r5], #1
 8004b20:	460b      	mov	r3, r1
 8004b22:	d1ef      	bne.n	8004b04 <d_print_comp_inner+0x1f88>
 8004b24:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004b28:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8004b2c:	4620      	mov	r0, r4
 8004b2e:	4798      	blx	r3
 8004b30:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004b34:	7027      	strb	r7, [r4, #0]
 8004b36:	3301      	adds	r3, #1
 8004b38:	45aa      	cmp	sl, r5
 8004b3a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004b3e:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004b42:	f106 0602 	add.w	r6, r6, #2
 8004b46:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004b4a:	f43e a8a4 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004b4e:	782f      	ldrb	r7, [r5, #0]
 8004b50:	2301      	movs	r3, #1
 8004b52:	e7d8      	b.n	8004b06 <d_print_comp_inner+0x1f8a>
 8004b54:	2101      	movs	r1, #1
 8004b56:	f7ff b9f2 	b.w	8003f3e <d_print_comp_inner+0x13c2>
 8004b5a:	68d2      	ldr	r2, [r2, #12]
 8004b5c:	2111      	movs	r1, #17
 8004b5e:	4620      	mov	r0, r4
 8004b60:	f000 fd5c 	bl	800561c <d_print_comp>
 8004b64:	f8d4 3148 	ldr.w	r3, [r4, #328]	@ 0x148
 8004b68:	b113      	cbz	r3, 8004b70 <d_print_comp_inner+0x1ff4>
 8004b6a:	9b08      	ldr	r3, [sp, #32]
 8004b6c:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004b70:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8004b74:	2b3c      	cmp	r3, #60	@ 0x3c
 8004b76:	f000 843d 	beq.w	80053f4 <d_print_comp_inner+0x2878>
 8004b7a:	213c      	movs	r1, #60	@ 0x3c
 8004b7c:	4620      	mov	r0, r4
 8004b7e:	f7fb fd45 	bl	800060c <d_append_char>
 8004b82:	68eb      	ldr	r3, [r5, #12]
 8004b84:	2111      	movs	r1, #17
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	4620      	mov	r0, r4
 8004b8a:	f000 fd47 	bl	800561c <d_print_comp>
 8004b8e:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8004b92:	2b3e      	cmp	r3, #62	@ 0x3e
 8004b94:	f000 8428 	beq.w	80053e8 <d_print_comp_inner+0x286c>
 8004b98:	213e      	movs	r1, #62	@ 0x3e
 8004b9a:	4620      	mov	r0, r4
 8004b9c:	f7fb fd36 	bl	800060c <d_append_char>
 8004ba0:	f7fe b879 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8004ba4:	08016f5c 	.word	0x08016f5c
 8004ba8:	080171e4 	.word	0x080171e4
 8004bac:	080171f0 	.word	0x080171f0
 8004bb0:	08017240 	.word	0x08017240
 8004bb4:	08016fe8 	.word	0x08016fe8
 8004bb8:	68f3      	ldr	r3, [r6, #12]
 8004bba:	681f      	ldr	r7, [r3, #0]
 8004bbc:	783b      	ldrb	r3, [r7, #0]
 8004bbe:	f1b3 0261 	subs.w	r2, r3, #97	@ 0x61
 8004bc2:	d103      	bne.n	8004bcc <d_print_comp_inner+0x2050>
 8004bc4:	787a      	ldrb	r2, [r7, #1]
 8004bc6:	3a64      	subs	r2, #100	@ 0x64
 8004bc8:	bf08      	it	eq
 8004bca:	78ba      	ldrbeq	r2, [r7, #2]
 8004bcc:	7829      	ldrb	r1, [r5, #0]
 8004bce:	b912      	cbnz	r2, 8004bd6 <d_print_comp_inner+0x205a>
 8004bd0:	2903      	cmp	r1, #3
 8004bd2:	f000 8426 	beq.w	8005422 <d_print_comp_inner+0x28a6>
 8004bd6:	2939      	cmp	r1, #57	@ 0x39
 8004bd8:	f000 847c 	beq.w	80054d4 <d_print_comp_inner+0x2958>
 8004bdc:	2b73      	cmp	r3, #115	@ 0x73
 8004bde:	d11f      	bne.n	8004c20 <d_print_comp_inner+0x20a4>
 8004be0:	787a      	ldrb	r2, [r7, #1]
 8004be2:	2a5a      	cmp	r2, #90	@ 0x5a
 8004be4:	f040 83cc 	bne.w	8005380 <d_print_comp_inner+0x2804>
 8004be8:	f897 8002 	ldrb.w	r8, [r7, #2]
 8004bec:	f1b8 0f00 	cmp.w	r8, #0
 8004bf0:	f040 83c6 	bne.w	8005380 <d_print_comp_inner+0x2804>
 8004bf4:	4629      	mov	r1, r5
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f7fb fd44 	bl	8000684 <d_find_pack>
 8004bfc:	b930      	cbnz	r0, 8004c0c <d_print_comp_inner+0x2090>
 8004bfe:	e008      	b.n	8004c12 <d_print_comp_inner+0x2096>
 8004c00:	68c3      	ldr	r3, [r0, #12]
 8004c02:	b133      	cbz	r3, 8004c12 <d_print_comp_inner+0x2096>
 8004c04:	6900      	ldr	r0, [r0, #16]
 8004c06:	f108 0801 	add.w	r8, r8, #1
 8004c0a:	b110      	cbz	r0, 8004c12 <d_print_comp_inner+0x2096>
 8004c0c:	7803      	ldrb	r3, [r0, #0]
 8004c0e:	2b2f      	cmp	r3, #47	@ 0x2f
 8004c10:	d0f6      	beq.n	8004c00 <d_print_comp_inner+0x2084>
 8004c12:	4641      	mov	r1, r8
 8004c14:	4620      	mov	r0, r4
 8004c16:	b019      	add	sp, #100	@ 0x64
 8004c18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c1c:	f7fb bde0 	b.w	80007e0 <d_append_num>
 8004c20:	4632      	mov	r2, r6
 8004c22:	2111      	movs	r1, #17
 8004c24:	4620      	mov	r0, r4
 8004c26:	f001 fbff 	bl	8006428 <d_print_expr_op>
 8004c2a:	783b      	ldrb	r3, [r7, #0]
 8004c2c:	2b67      	cmp	r3, #103	@ 0x67
 8004c2e:	d106      	bne.n	8004c3e <d_print_comp_inner+0x20c2>
 8004c30:	787a      	ldrb	r2, [r7, #1]
 8004c32:	2a73      	cmp	r2, #115	@ 0x73
 8004c34:	d103      	bne.n	8004c3e <d_print_comp_inner+0x20c2>
 8004c36:	78ba      	ldrb	r2, [r7, #2]
 8004c38:	2a00      	cmp	r2, #0
 8004c3a:	f43e a906 	beq.w	8002e4a <d_print_comp_inner+0x2ce>
 8004c3e:	2b73      	cmp	r3, #115	@ 0x73
 8004c40:	f47e a96c 	bne.w	8002f1c <d_print_comp_inner+0x3a0>
 8004c44:	787b      	ldrb	r3, [r7, #1]
 8004c46:	2b74      	cmp	r3, #116	@ 0x74
 8004c48:	f47e a968 	bne.w	8002f1c <d_print_comp_inner+0x3a0>
 8004c4c:	78bb      	ldrb	r3, [r7, #2]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f47e a964 	bne.w	8002f1c <d_print_comp_inner+0x3a0>
 8004c54:	2128      	movs	r1, #40	@ 0x28
 8004c56:	4620      	mov	r0, r4
 8004c58:	f7fb fcd8 	bl	800060c <d_append_char>
 8004c5c:	2111      	movs	r1, #17
 8004c5e:	462a      	mov	r2, r5
 8004c60:	4620      	mov	r0, r4
 8004c62:	f000 fcdb 	bl	800561c <d_print_comp>
 8004c66:	2129      	movs	r1, #41	@ 0x29
 8004c68:	f7fe bd5b 	b.w	8003722 <d_print_comp_inner+0xba6>
 8004c6c:	462a      	mov	r2, r5
 8004c6e:	2111      	movs	r1, #17
 8004c70:	4620      	mov	r0, r4
 8004c72:	f000 fd01 	bl	8005678 <d_print_mod>
 8004c76:	f7fe b866 	b.w	8002d46 <d_print_comp_inner+0x1ca>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e9c4 e345 	strd	lr, r3, [r4, #276]	@ 0x114
 8004c80:	f7fe b809 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8004c84:	2128      	movs	r1, #40	@ 0x28
 8004c86:	f7fb fcc1 	bl	800060c <d_append_char>
 8004c8a:	4620      	mov	r0, r4
 8004c8c:	68f2      	ldr	r2, [r6, #12]
 8004c8e:	2111      	movs	r1, #17
 8004c90:	f000 fcc4 	bl	800561c <d_print_comp>
 8004c94:	2129      	movs	r1, #41	@ 0x29
 8004c96:	4620      	mov	r0, r4
 8004c98:	f7fb fcb8 	bl	800060c <d_append_char>
 8004c9c:	f7fe b93e 	b.w	8002f1c <d_print_comp_inner+0x3a0>
 8004ca0:	4bd7      	ldr	r3, [pc, #860]	@ (8005000 <d_print_comp_inner+0x2484>)
 8004ca2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004ca6:	f8d3 5824 	ldr.w	r5, [r3, #2084]	@ 0x824
 8004caa:	4628      	mov	r0, r5
 8004cac:	f002 f950 	bl	8006f50 <strlen>
 8004cb0:	2800      	cmp	r0, #0
 8004cb2:	f43f af12 	beq.w	8004ada <d_print_comp_inner+0x1f5e>
 8004cb6:	3d01      	subs	r5, #1
 8004cb8:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004cbc:	182f      	adds	r7, r5, r0
 8004cbe:	f04f 0a00 	mov.w	sl, #0
 8004cc2:	f04f 0901 	mov.w	r9, #1
 8004cc6:	e00a      	b.n	8004cde <d_print_comp_inner+0x2162>
 8004cc8:	460b      	mov	r3, r1
 8004cca:	465d      	mov	r5, fp
 8004ccc:	1c59      	adds	r1, r3, #1
 8004cce:	42af      	cmp	r7, r5
 8004cd0:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004cd4:	54e6      	strb	r6, [r4, r3]
 8004cd6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004cda:	f43f aefe 	beq.w	8004ada <d_print_comp_inner+0x1f5e>
 8004cde:	29ff      	cmp	r1, #255	@ 0xff
 8004ce0:	786e      	ldrb	r6, [r5, #1]
 8004ce2:	f105 0b01 	add.w	fp, r5, #1
 8004ce6:	d1ef      	bne.n	8004cc8 <d_print_comp_inner+0x214c>
 8004ce8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004cec:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8004cf0:	4620      	mov	r0, r4
 8004cf2:	4798      	blx	r3
 8004cf4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004cf8:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8004cfc:	3301      	adds	r3, #1
 8004cfe:	455f      	cmp	r7, fp
 8004d00:	7026      	strb	r6, [r4, #0]
 8004d02:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8004d06:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004d0a:	f43f aee6 	beq.w	8004ada <d_print_comp_inner+0x1f5e>
 8004d0e:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8004d12:	2301      	movs	r3, #1
 8004d14:	e7da      	b.n	8004ccc <d_print_comp_inner+0x2150>
 8004d16:	4629      	mov	r1, r5
 8004d18:	f7fb fc9a 	bl	8000650 <d_lookup_template_argument>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	f43d afb6 	beq.w	8002c90 <d_print_comp_inner+0x114>
 8004d24:	7803      	ldrb	r3, [r0, #0]
 8004d26:	2b2f      	cmp	r3, #47	@ 0x2f
 8004d28:	d109      	bne.n	8004d3e <d_print_comp_inner+0x21c2>
 8004d2a:	f8d4 1124 	ldr.w	r1, [r4, #292]	@ 0x124
 8004d2e:	2900      	cmp	r1, #0
 8004d30:	db05      	blt.n	8004d3e <d_print_comp_inner+0x21c2>
 8004d32:	f7fb fbf5 	bl	8000520 <d_index_template_argument.part.0>
 8004d36:	4602      	mov	r2, r0
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	f43d afa9 	beq.w	8002c90 <d_print_comp_inner+0x114>
 8004d3e:	f8d4 5110 	ldr.w	r5, [r4, #272]	@ 0x110
 8004d42:	682b      	ldr	r3, [r5, #0]
 8004d44:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8004d48:	2111      	movs	r1, #17
 8004d4a:	4620      	mov	r0, r4
 8004d4c:	f000 fc66 	bl	800561c <d_print_comp>
 8004d50:	f8c4 5110 	str.w	r5, [r4, #272]	@ 0x110
 8004d54:	f7fd bf9f 	b.w	8002c96 <d_print_comp_inner+0x11a>
 8004d58:	68ea      	ldr	r2, [r5, #12]
 8004d5a:	49aa      	ldr	r1, [pc, #680]	@ (8005004 <d_print_comp_inner+0x2488>)
 8004d5c:	3201      	adds	r2, #1
 8004d5e:	a808      	add	r0, sp, #32
 8004d60:	f00e ff98 	bl	8013c94 <siprintf>
 8004d64:	a808      	add	r0, sp, #32
 8004d66:	f002 f8f3 	bl	8006f50 <strlen>
 8004d6a:	4682      	mov	sl, r0
 8004d6c:	2800      	cmp	r0, #0
 8004d6e:	f43d af92 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004d72:	ae08      	add	r6, sp, #32
 8004d74:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8004d78:	44b2      	add	sl, r6
 8004d7a:	f04f 0900 	mov.w	r9, #0
 8004d7e:	f04f 0801 	mov.w	r8, #1
 8004d82:	e009      	b.n	8004d98 <d_print_comp_inner+0x221c>
 8004d84:	462e      	mov	r6, r5
 8004d86:	1c59      	adds	r1, r3, #1
 8004d88:	45b2      	cmp	sl, r6
 8004d8a:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8004d8e:	54e7      	strb	r7, [r4, r3]
 8004d90:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004d94:	f43d af7f 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004d98:	4635      	mov	r5, r6
 8004d9a:	29ff      	cmp	r1, #255	@ 0xff
 8004d9c:	f815 7b01 	ldrb.w	r7, [r5], #1
 8004da0:	460b      	mov	r3, r1
 8004da2:	d1ef      	bne.n	8004d84 <d_print_comp_inner+0x2208>
 8004da4:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004da8:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8004dac:	4620      	mov	r0, r4
 8004dae:	4798      	blx	r3
 8004db0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004db4:	7027      	strb	r7, [r4, #0]
 8004db6:	3301      	adds	r3, #1
 8004db8:	45aa      	cmp	sl, r5
 8004dba:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8004dbe:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8004dc2:	f106 0602 	add.w	r6, r6, #2
 8004dc6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004dca:	f43d af64 	beq.w	8002c96 <d_print_comp_inner+0x11a>
 8004dce:	782f      	ldrb	r7, [r5, #0]
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e7d8      	b.n	8004d86 <d_print_comp_inner+0x220a>
 8004dd4:	2f07      	cmp	r7, #7
 8004dd6:	f47d afca 	bne.w	8002d6e <d_print_comp_inner+0x1f2>
 8004dda:	692b      	ldr	r3, [r5, #16]
 8004ddc:	7819      	ldrb	r1, [r3, #0]
 8004dde:	2900      	cmp	r1, #0
 8004de0:	f47d afc5 	bne.w	8002d6e <d_print_comp_inner+0x1f2>
 8004de4:	6919      	ldr	r1, [r3, #16]
 8004de6:	2901      	cmp	r1, #1
 8004de8:	f47d afc1 	bne.w	8002d6e <d_print_comp_inner+0x1f2>
 8004dec:	2e3d      	cmp	r6, #61	@ 0x3d
 8004dee:	f47d afbe 	bne.w	8002d6e <d_print_comp_inner+0x1f2>
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	2b30      	cmp	r3, #48	@ 0x30
 8004df8:	f000 8400 	beq.w	80055fc <d_print_comp_inner+0x2a80>
 8004dfc:	2b31      	cmp	r3, #49	@ 0x31
 8004dfe:	f47d afb6 	bne.w	8002d6e <d_print_comp_inner+0x1f2>
 8004e02:	4981      	ldr	r1, [pc, #516]	@ (8005008 <d_print_comp_inner+0x248c>)
 8004e04:	f7fe bf8b 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 8004e08:	2600      	movs	r6, #0
 8004e0a:	5466      	strb	r6, [r4, r1]
 8004e0c:	4620      	mov	r0, r4
 8004e0e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004e12:	4798      	blx	r3
 8004e14:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004e18:	f8c4 6100 	str.w	r6, [r4, #256]	@ 0x100
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004e22:	f7fe b822 	b.w	8002e6a <d_print_comp_inner+0x2ee>
 8004e26:	f04f 0800 	mov.w	r8, #0
 8004e2a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004e2e:	f884 80ff 	strb.w	r8, [r4, #255]	@ 0xff
 8004e32:	4620      	mov	r0, r4
 8004e34:	4798      	blx	r3
 8004e36:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004e40:	4641      	mov	r1, r8
 8004e42:	2301      	movs	r3, #1
 8004e44:	e4eb      	b.n	800481e <d_print_comp_inner+0x1ca2>
 8004e46:	2600      	movs	r6, #0
 8004e48:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004e4c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004e50:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004e54:	4620      	mov	r0, r4
 8004e56:	4798      	blx	r3
 8004e58:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	4413      	add	r3, r2
 8004e60:	4631      	mov	r1, r6
 8004e62:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004e66:	f7ff b85a 	b.w	8003f1e <d_print_comp_inner+0x13a2>
 8004e6a:	f8d8 8010 	ldr.w	r8, [r8, #16]
 8004e6e:	f898 3000 	ldrb.w	r3, [r8]
 8004e72:	2b48      	cmp	r3, #72	@ 0x48
 8004e74:	f000 82b0 	beq.w	80053d8 <d_print_comp_inner+0x285c>
 8004e78:	9b01      	ldr	r3, [sp, #4]
 8004e7a:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8004e7e:	468a      	mov	sl, r1
 8004e80:	4667      	mov	r7, ip
 8004e82:	f898 3000 	ldrb.w	r3, [r8]
 8004e86:	2b4e      	cmp	r3, #78	@ 0x4e
 8004e88:	f1a3 011c 	sub.w	r1, r3, #28
 8004e8c:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 8004e90:	d007      	beq.n	8004ea2 <d_print_comp_inner+0x2326>
 8004e92:	d804      	bhi.n	8004e9e <d_print_comp_inner+0x2322>
 8004e94:	2904      	cmp	r1, #4
 8004e96:	d904      	bls.n	8004ea2 <d_print_comp_inner+0x2326>
 8004e98:	4651      	mov	r1, sl
 8004e9a:	f7fe b912 	b.w	80030c2 <d_print_comp_inner+0x546>
 8004e9e:	2a01      	cmp	r2, #1
 8004ea0:	d8fa      	bhi.n	8004e98 <d_print_comp_inner+0x231c>
 8004ea2:	2e04      	cmp	r6, #4
 8004ea4:	46be      	mov	lr, r7
 8004ea6:	f43d aef3 	beq.w	8002c90 <d_print_comp_inner+0x114>
 8004eaa:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8004eae:	f107 0c10 	add.w	ip, r7, #16
 8004eb2:	f04f 0b00 	mov.w	fp, #0
 8004eb6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8004eba:	613f      	str	r7, [r7, #16]
 8004ebc:	e9ce 8b01 	strd	r8, fp, [lr, #4]
 8004ec0:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8004ec4:	f8ce a00c 	str.w	sl, [lr, #12]
 8004ec8:	3601      	adds	r6, #1
 8004eca:	4667      	mov	r7, ip
 8004ecc:	f8c4 c114 	str.w	ip, [r4, #276]	@ 0x114
 8004ed0:	f1b8 0f00 	cmp.w	r8, #0
 8004ed4:	d1d5      	bne.n	8004e82 <d_print_comp_inner+0x2306>
 8004ed6:	f7fd bedb 	b.w	8002c90 <d_print_comp_inner+0x114>
 8004eda:	2600      	movs	r6, #0
 8004edc:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004ee0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004ee4:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004ee8:	4620      	mov	r0, r4
 8004eea:	4798      	blx	r3
 8004eec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	4413      	add	r3, r2
 8004ef4:	4631      	mov	r1, r6
 8004ef6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004efa:	f7fe ba37 	b.w	800336c <d_print_comp_inner+0x7f0>
 8004efe:	2500      	movs	r5, #0
 8004f00:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004f04:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8004f08:	4620      	mov	r0, r4
 8004f0a:	4798      	blx	r3
 8004f0c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f10:	3301      	adds	r3, #1
 8004f12:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f16:	4629      	mov	r1, r5
 8004f18:	2301      	movs	r3, #1
 8004f1a:	f7fe bf34 	b.w	8003d86 <d_print_comp_inner+0x120a>
 8004f1e:	2120      	movs	r1, #32
 8004f20:	4620      	mov	r0, r4
 8004f22:	f7fb fb73 	bl	800060c <d_append_char>
 8004f26:	f7fe bf28 	b.w	8003d7a <d_print_comp_inner+0x11fe>
 8004f2a:	2600      	movs	r6, #0
 8004f2c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004f30:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004f34:	4620      	mov	r0, r4
 8004f36:	4798      	blx	r3
 8004f38:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f42:	4631      	mov	r1, r6
 8004f44:	2301      	movs	r3, #1
 8004f46:	f7fe bf08 	b.w	8003d5a <d_print_comp_inner+0x11de>
 8004f4a:	2120      	movs	r1, #32
 8004f4c:	4620      	mov	r0, r4
 8004f4e:	f7fb fb5d 	bl	800060c <d_append_char>
 8004f52:	f7fe befc 	b.w	8003d4e <d_print_comp_inner+0x11d2>
 8004f56:	2600      	movs	r6, #0
 8004f58:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8004f5c:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8004f60:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8004f64:	4798      	blx	r3
 8004f66:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	4413      	add	r3, r2
 8004f6e:	4631      	mov	r1, r6
 8004f70:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f74:	f7fe b97c 	b.w	8003270 <d_print_comp_inner+0x6f4>
 8004f78:	2600      	movs	r6, #0
 8004f7a:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8004f7e:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8004f82:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8004f86:	4798      	blx	r3
 8004f88:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	4413      	add	r3, r2
 8004f90:	4631      	mov	r1, r6
 8004f92:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004f96:	f7fe ba9f 	b.w	80034d8 <d_print_comp_inner+0x95c>
 8004f9a:	2500      	movs	r5, #0
 8004f9c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8004fa0:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8004fa4:	4620      	mov	r0, r4
 8004fa6:	4798      	blx	r3
 8004fa8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004fac:	2201      	movs	r2, #1
 8004fae:	4413      	add	r3, r2
 8004fb0:	4629      	mov	r1, r5
 8004fb2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004fb6:	f7fe baaf 	b.w	8003518 <d_print_comp_inner+0x99c>
 8004fba:	2600      	movs	r6, #0
 8004fbc:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8004fc0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8004fc4:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8004fc8:	4620      	mov	r0, r4
 8004fca:	4798      	blx	r3
 8004fcc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	4413      	add	r3, r2
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004fda:	f7fe bf11 	b.w	8003e00 <d_print_comp_inner+0x1284>
 8004fde:	2600      	movs	r6, #0
 8004fe0:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8004fe4:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8004fe8:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8004fec:	4798      	blx	r3
 8004fee:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8004ff2:	2201      	movs	r2, #1
 8004ff4:	4413      	add	r3, r2
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8004ffc:	f7fe bb9d 	b.w	800373a <d_print_comp_inner+0xbbe>
 8005000:	08016458 	.word	0x08016458
 8005004:	08016f5c 	.word	0x08016f5c
 8005008:	080171c0 	.word	0x080171c0
 800500c:	49cc      	ldr	r1, [pc, #816]	@ (8005340 <d_print_comp_inner+0x27c4>)
 800500e:	4620      	mov	r0, r4
 8005010:	f7fb fb80 	bl	8000714 <d_append_string>
 8005014:	68ed      	ldr	r5, [r5, #12]
 8005016:	462a      	mov	r2, r5
 8005018:	f7fd be41 	b.w	8002c9e <d_print_comp_inner+0x122>
 800501c:	2600      	movs	r6, #0
 800501e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005022:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8005026:	4620      	mov	r0, r4
 8005028:	4798      	blx	r3
 800502a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800502e:	3301      	adds	r3, #1
 8005030:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005034:	4631      	mov	r1, r6
 8005036:	2301      	movs	r3, #1
 8005038:	f7fd beaf 	b.w	8002d9a <d_print_comp_inner+0x21e>
 800503c:	2600      	movs	r6, #0
 800503e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005042:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8005046:	4620      	mov	r0, r4
 8005048:	4798      	blx	r3
 800504a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800504e:	68ea      	ldr	r2, [r5, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005056:	4631      	mov	r1, r6
 8005058:	2301      	movs	r3, #1
 800505a:	f7fd be8e 	b.w	8002d7a <d_print_comp_inner+0x1fe>
 800505e:	215b      	movs	r1, #91	@ 0x5b
 8005060:	4620      	mov	r0, r4
 8005062:	f7fb fad3 	bl	800060c <d_append_char>
 8005066:	2111      	movs	r1, #17
 8005068:	692a      	ldr	r2, [r5, #16]
 800506a:	4620      	mov	r0, r4
 800506c:	f000 fad6 	bl	800561c <d_print_comp>
 8005070:	215d      	movs	r1, #93	@ 0x5d
 8005072:	f7fe bb56 	b.w	8003722 <d_print_comp_inner+0xba6>
 8005076:	212d      	movs	r1, #45	@ 0x2d
 8005078:	4620      	mov	r0, r4
 800507a:	f7fb fac7 	bl	800060c <d_append_char>
 800507e:	f7fd be96 	b.w	8002dae <d_print_comp_inner+0x232>
 8005082:	f8d4 3110 	ldr.w	r3, [r4, #272]	@ 0x110
 8005086:	68ee      	ldr	r6, [r5, #12]
 8005088:	9306      	str	r3, [sp, #24]
 800508a:	ab06      	add	r3, sp, #24
 800508c:	f8d4 9120 	ldr.w	r9, [r4, #288]	@ 0x120
 8005090:	f8cd 801c 	str.w	r8, [sp, #28]
 8005094:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 8005098:	f8c4 8120 	str.w	r8, [r4, #288]	@ 0x120
 800509c:	b11e      	cbz	r6, 80050a6 <d_print_comp_inner+0x252a>
 800509e:	7833      	ldrb	r3, [r6, #0]
 80050a0:	2b57      	cmp	r3, #87	@ 0x57
 80050a2:	f000 8087 	beq.w	80051b4 <d_print_comp_inner+0x2638>
 80050a6:	ab08      	add	r3, sp, #32
 80050a8:	f8c4 7120 	str.w	r7, [r4, #288]	@ 0x120
 80050ac:	2101      	movs	r1, #1
 80050ae:	9301      	str	r3, [sp, #4]
 80050b0:	f7ff bbb4 	b.w	800481c <d_print_comp_inner+0x1ca0>
 80050b4:	f8d0 7134 	ldr.w	r7, [r0, #308]	@ 0x134
 80050b8:	2f00      	cmp	r7, #0
 80050ba:	f340 8230 	ble.w	800551e <d_print_comp_inner+0x29a2>
 80050be:	f8d0 c130 	ldr.w	ip, [r0, #304]	@ 0x130
 80050c2:	464b      	mov	r3, r9
 80050c4:	4660      	mov	r0, ip
 80050c6:	e004      	b.n	80050d2 <d_print_comp_inner+0x2556>
 80050c8:	42bb      	cmp	r3, r7
 80050ca:	f100 0008 	add.w	r0, r0, #8
 80050ce:	f000 8226 	beq.w	800551e <d_print_comp_inner+0x29a2>
 80050d2:	f85c 1033 	ldr.w	r1, [ip, r3, lsl #3]
 80050d6:	428a      	cmp	r2, r1
 80050d8:	f103 0301 	add.w	r3, r3, #1
 80050dc:	d1f4      	bne.n	80050c8 <d_print_comp_inner+0x254c>
 80050de:	2800      	cmp	r0, #0
 80050e0:	f000 821d 	beq.w	800551e <d_print_comp_inner+0x29a2>
 80050e4:	f8d4 712c 	ldr.w	r7, [r4, #300]	@ 0x12c
 80050e8:	2f00      	cmp	r7, #0
 80050ea:	f000 8189 	beq.w	8005400 <d_print_comp_inner+0x2884>
 80050ee:	463b      	mov	r3, r7
 80050f0:	e003      	b.n	80050fa <d_print_comp_inner+0x257e>
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 8183 	beq.w	8005400 <d_print_comp_inner+0x2884>
 80050fa:	6819      	ldr	r1, [r3, #0]
 80050fc:	4291      	cmp	r1, r2
 80050fe:	d003      	beq.n	8005108 <d_print_comp_inner+0x258c>
 8005100:	42a9      	cmp	r1, r5
 8005102:	d1f6      	bne.n	80050f2 <d_print_comp_inner+0x2576>
 8005104:	429f      	cmp	r7, r3
 8005106:	d0f4      	beq.n	80050f2 <d_print_comp_inner+0x2576>
 8005108:	4611      	mov	r1, r2
 800510a:	4620      	mov	r0, r4
 800510c:	9201      	str	r2, [sp, #4]
 800510e:	f7fb fa9f 	bl	8000650 <d_lookup_template_argument>
 8005112:	9a01      	ldr	r2, [sp, #4]
 8005114:	2800      	cmp	r0, #0
 8005116:	f43d adbb 	beq.w	8002c90 <d_print_comp_inner+0x114>
 800511a:	7803      	ldrb	r3, [r0, #0]
 800511c:	2b2f      	cmp	r3, #47	@ 0x2f
 800511e:	f000 81cb 	beq.w	80054b8 <d_print_comp_inner+0x293c>
 8005122:	464f      	mov	r7, r9
 8005124:	f7fd be6f 	b.w	8002e06 <d_print_comp_inner+0x28a>
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	f1a3 0172 	sub.w	r1, r3, #114	@ 0x72
 800512e:	2901      	cmp	r1, #1
 8005130:	d903      	bls.n	800513a <d_print_comp_inner+0x25be>
 8005132:	3b63      	subs	r3, #99	@ 0x63
 8005134:	2b01      	cmp	r3, #1
 8005136:	f63e aaa8 	bhi.w	800368a <d_print_comp_inner+0xb0e>
 800513a:	2111      	movs	r1, #17
 800513c:	4620      	mov	r0, r4
 800513e:	f001 f973 	bl	8006428 <d_print_expr_op>
 8005142:	213c      	movs	r1, #60	@ 0x3c
 8005144:	4620      	mov	r0, r4
 8005146:	f7fb fa61 	bl	800060c <d_append_char>
 800514a:	692b      	ldr	r3, [r5, #16]
 800514c:	2111      	movs	r1, #17
 800514e:	68da      	ldr	r2, [r3, #12]
 8005150:	4620      	mov	r0, r4
 8005152:	f000 fa63 	bl	800561c <d_print_comp>
 8005156:	497b      	ldr	r1, [pc, #492]	@ (8005344 <d_print_comp_inner+0x27c8>)
 8005158:	4620      	mov	r0, r4
 800515a:	f7fb fadb 	bl	8000714 <d_append_string>
 800515e:	692b      	ldr	r3, [r5, #16]
 8005160:	2111      	movs	r1, #17
 8005162:	691a      	ldr	r2, [r3, #16]
 8005164:	4620      	mov	r0, r4
 8005166:	f000 fa59 	bl	800561c <d_print_comp>
 800516a:	2129      	movs	r1, #41	@ 0x29
 800516c:	f7fe bad9 	b.w	8003722 <d_print_comp_inner+0xba6>
 8005170:	2700      	movs	r7, #0
 8005172:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005176:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 800517a:	4620      	mov	r0, r4
 800517c:	4798      	blx	r3
 800517e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005182:	3301      	adds	r3, #1
 8005184:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005188:	4639      	mov	r1, r7
 800518a:	2301      	movs	r3, #1
 800518c:	f7fd be29 	b.w	8002de2 <d_print_comp_inner+0x266>
 8005190:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005194:	f8d4 7108 	ldr.w	r7, [r4, #264]	@ 0x108
 8005198:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 800519c:	4619      	mov	r1, r3
 800519e:	4620      	mov	r0, r4
 80051a0:	47b8      	blx	r7
 80051a2:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 80051a6:	3201      	adds	r2, #1
 80051a8:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 80051ac:	4633      	mov	r3, r6
 80051ae:	2201      	movs	r2, #1
 80051b0:	f7ff bbba 	b.w	8004928 <d_print_comp_inner+0x1dac>
 80051b4:	213c      	movs	r1, #60	@ 0x3c
 80051b6:	4620      	mov	r0, r4
 80051b8:	9607      	str	r6, [sp, #28]
 80051ba:	f7fb fa27 	bl	800060c <d_append_char>
 80051be:	68f7      	ldr	r7, [r6, #12]
 80051c0:	ab08      	add	r3, sp, #32
 80051c2:	9301      	str	r3, [sp, #4]
 80051c4:	2f00      	cmp	r7, #0
 80051c6:	d072      	beq.n	80052ae <d_print_comp_inner+0x2732>
 80051c8:	e9cd 6903 	strd	r6, r9, [sp, #12]
 80051cc:	f04f 0b00 	mov.w	fp, #0
 80051d0:	9505      	str	r5, [sp, #20]
 80051d2:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	f8c4 2120 	str.w	r2, [r4, #288]	@ 0x120
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f040 80bb 	bne.w	8005358 <d_print_comp_inner+0x27dc>
 80051e2:	463a      	mov	r2, r7
 80051e4:	2111      	movs	r1, #17
 80051e6:	4620      	mov	r0, r4
 80051e8:	f000 fa18 	bl	800561c <d_print_comp>
 80051ec:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 80051f0:	2bff      	cmp	r3, #255	@ 0xff
 80051f2:	f000 80b6 	beq.w	8005362 <d_print_comp_inner+0x27e6>
 80051f6:	1c59      	adds	r1, r3, #1
 80051f8:	2220      	movs	r2, #32
 80051fa:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80051fe:	54e2      	strb	r2, [r4, r3]
 8005200:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005204:	783b      	ldrb	r3, [r7, #0]
 8005206:	f8d4 2120 	ldr.w	r2, [r4, #288]	@ 0x120
 800520a:	9102      	str	r1, [sp, #8]
 800520c:	2b5b      	cmp	r3, #91	@ 0x5b
 800520e:	bf04      	itt	eq
 8005210:	68ff      	ldreq	r7, [r7, #12]
 8005212:	783b      	ldrbeq	r3, [r7, #0]
 8005214:	3b58      	subs	r3, #88	@ 0x58
 8005216:	2b02      	cmp	r3, #2
 8005218:	f102 38ff 	add.w	r8, r2, #4294967295	@ 0xffffffff
 800521c:	d953      	bls.n	80052c6 <d_print_comp_inner+0x274a>
 800521e:	2301      	movs	r3, #1
 8005220:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 8005224:	9d01      	ldr	r5, [sp, #4]
 8005226:	4948      	ldr	r1, [pc, #288]	@ (8005348 <d_print_comp_inner+0x27cc>)
 8005228:	4642      	mov	r2, r8
 800522a:	4628      	mov	r0, r5
 800522c:	f00e fd32 	bl	8013c94 <siprintf>
 8005230:	4628      	mov	r0, r5
 8005232:	f001 fe8d 	bl	8006f50 <strlen>
 8005236:	b3a0      	cbz	r0, 80052a2 <d_print_comp_inner+0x2726>
 8005238:	9b01      	ldr	r3, [sp, #4]
 800523a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800523e:	eb03 0a00 	add.w	sl, r3, r0
 8005242:	4626      	mov	r6, r4
 8005244:	f04f 0901 	mov.w	r9, #1
 8005248:	4654      	mov	r4, sl
 800524a:	469a      	mov	sl, r3
 800524c:	e009      	b.n	8005262 <d_print_comp_inner+0x26e6>
 800524e:	46aa      	mov	sl, r5
 8005250:	1c59      	adds	r1, r3, #1
 8005252:	4554      	cmp	r4, sl
 8005254:	f8c6 1100 	str.w	r1, [r6, #256]	@ 0x100
 8005258:	f806 8003 	strb.w	r8, [r6, r3]
 800525c:	f886 8104 	strb.w	r8, [r6, #260]	@ 0x104
 8005260:	d01e      	beq.n	80052a0 <d_print_comp_inner+0x2724>
 8005262:	4655      	mov	r5, sl
 8005264:	29ff      	cmp	r1, #255	@ 0xff
 8005266:	f815 8b01 	ldrb.w	r8, [r5], #1
 800526a:	460b      	mov	r3, r1
 800526c:	d1ef      	bne.n	800524e <d_print_comp_inner+0x26d2>
 800526e:	e9d6 3242 	ldrd	r3, r2, [r6, #264]	@ 0x108
 8005272:	f886 b0ff 	strb.w	fp, [r6, #255]	@ 0xff
 8005276:	4630      	mov	r0, r6
 8005278:	4798      	blx	r3
 800527a:	f8d6 3128 	ldr.w	r3, [r6, #296]	@ 0x128
 800527e:	f886 8000 	strb.w	r8, [r6]
 8005282:	3301      	adds	r3, #1
 8005284:	42a5      	cmp	r5, r4
 8005286:	f886 8104 	strb.w	r8, [r6, #260]	@ 0x104
 800528a:	f8c6 9100 	str.w	r9, [r6, #256]	@ 0x100
 800528e:	f10a 0a02 	add.w	sl, sl, #2
 8005292:	f8c6 3128 	str.w	r3, [r6, #296]	@ 0x128
 8005296:	d003      	beq.n	80052a0 <d_print_comp_inner+0x2724>
 8005298:	f895 8000 	ldrb.w	r8, [r5]
 800529c:	2301      	movs	r3, #1
 800529e:	e7d7      	b.n	8005250 <d_print_comp_inner+0x26d4>
 80052a0:	4634      	mov	r4, r6
 80052a2:	693f      	ldr	r7, [r7, #16]
 80052a4:	2f00      	cmp	r7, #0
 80052a6:	d194      	bne.n	80051d2 <d_print_comp_inner+0x2656>
 80052a8:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 80052ac:	9d05      	ldr	r5, [sp, #20]
 80052ae:	213e      	movs	r1, #62	@ 0x3e
 80052b0:	4620      	mov	r0, r4
 80052b2:	f7fb f9ab 	bl	800060c <d_append_char>
 80052b6:	f8d4 3120 	ldr.w	r3, [r4, #288]	@ 0x120
 80052ba:	6936      	ldr	r6, [r6, #16]
 80052bc:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80052c0:	3301      	adds	r3, #1
 80052c2:	f7ff baa6 	b.w	8004812 <d_print_comp_inner+0x1c96>
 80052c6:	4a21      	ldr	r2, [pc, #132]	@ (800534c <d_print_comp_inner+0x27d0>)
 80052c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80052cc:	f8d3 5824 	ldr.w	r5, [r3, #2084]	@ 0x824
 80052d0:	4628      	mov	r0, r5
 80052d2:	f001 fe3d 	bl	8006f50 <strlen>
 80052d6:	9902      	ldr	r1, [sp, #8]
 80052d8:	2800      	cmp	r0, #0
 80052da:	d0a3      	beq.n	8005224 <d_print_comp_inner+0x26a8>
 80052dc:	3d01      	subs	r5, #1
 80052de:	eb05 0a00 	add.w	sl, r5, r0
 80052e2:	4626      	mov	r6, r4
 80052e4:	f04f 0901 	mov.w	r9, #1
 80052e8:	f8cd 8008 	str.w	r8, [sp, #8]
 80052ec:	4654      	mov	r4, sl
 80052ee:	e00a      	b.n	8005306 <d_print_comp_inner+0x278a>
 80052f0:	460b      	mov	r3, r1
 80052f2:	4655      	mov	r5, sl
 80052f4:	1c59      	adds	r1, r3, #1
 80052f6:	42ac      	cmp	r4, r5
 80052f8:	f8c6 1100 	str.w	r1, [r6, #256]	@ 0x100
 80052fc:	f806 8003 	strb.w	r8, [r6, r3]
 8005300:	f886 8104 	strb.w	r8, [r6, #260]	@ 0x104
 8005304:	d024      	beq.n	8005350 <d_print_comp_inner+0x27d4>
 8005306:	29ff      	cmp	r1, #255	@ 0xff
 8005308:	f895 8001 	ldrb.w	r8, [r5, #1]
 800530c:	f105 0a01 	add.w	sl, r5, #1
 8005310:	d1ee      	bne.n	80052f0 <d_print_comp_inner+0x2774>
 8005312:	e9d6 3242 	ldrd	r3, r2, [r6, #264]	@ 0x108
 8005316:	f886 b0ff 	strb.w	fp, [r6, #255]	@ 0xff
 800531a:	4630      	mov	r0, r6
 800531c:	4798      	blx	r3
 800531e:	f8d6 3128 	ldr.w	r3, [r6, #296]	@ 0x128
 8005322:	f8c6 9100 	str.w	r9, [r6, #256]	@ 0x100
 8005326:	3301      	adds	r3, #1
 8005328:	45a2      	cmp	sl, r4
 800532a:	f886 8000 	strb.w	r8, [r6]
 800532e:	f886 8104 	strb.w	r8, [r6, #260]	@ 0x104
 8005332:	f8c6 3128 	str.w	r3, [r6, #296]	@ 0x128
 8005336:	d00b      	beq.n	8005350 <d_print_comp_inner+0x27d4>
 8005338:	f815 8f02 	ldrb.w	r8, [r5, #2]!
 800533c:	2301      	movs	r3, #1
 800533e:	e7d9      	b.n	80052f4 <d_print_comp_inner+0x2778>
 8005340:	08016fe4 	.word	0x08016fe4
 8005344:	08017190 	.word	0x08017190
 8005348:	08016f5c 	.word	0x08016f5c
 800534c:	08016458 	.word	0x08016458
 8005350:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005354:	4634      	mov	r4, r6
 8005356:	e765      	b.n	8005224 <d_print_comp_inner+0x26a8>
 8005358:	49aa      	ldr	r1, [pc, #680]	@ (8005604 <d_print_comp_inner+0x2a88>)
 800535a:	4620      	mov	r0, r4
 800535c:	f7fb f9da 	bl	8000714 <d_append_string>
 8005360:	e73f      	b.n	80051e2 <d_print_comp_inner+0x2666>
 8005362:	4619      	mov	r1, r3
 8005364:	f884 b0ff 	strb.w	fp, [r4, #255]	@ 0xff
 8005368:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800536c:	4620      	mov	r0, r4
 800536e:	4798      	blx	r3
 8005370:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 8005374:	2101      	movs	r1, #1
 8005376:	440a      	add	r2, r1
 8005378:	2300      	movs	r3, #0
 800537a:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 800537e:	e73b      	b.n	80051f8 <d_print_comp_inner+0x267c>
 8005380:	2b73      	cmp	r3, #115	@ 0x73
 8005382:	f47f ac4d 	bne.w	8004c20 <d_print_comp_inner+0x20a4>
 8005386:	787b      	ldrb	r3, [r7, #1]
 8005388:	2b50      	cmp	r3, #80	@ 0x50
 800538a:	f47f ac49 	bne.w	8004c20 <d_print_comp_inner+0x20a4>
 800538e:	78bb      	ldrb	r3, [r7, #2]
 8005390:	2b00      	cmp	r3, #0
 8005392:	f47f ac45 	bne.w	8004c20 <d_print_comp_inner+0x20a4>
 8005396:	461e      	mov	r6, r3
 8005398:	e003      	b.n	80053a2 <d_print_comp_inner+0x2826>
 800539a:	3601      	adds	r6, #1
 800539c:	692d      	ldr	r5, [r5, #16]
 800539e:	2d00      	cmp	r5, #0
 80053a0:	d04b      	beq.n	800543a <d_print_comp_inner+0x28be>
 80053a2:	782b      	ldrb	r3, [r5, #0]
 80053a4:	2b2f      	cmp	r3, #47	@ 0x2f
 80053a6:	d148      	bne.n	800543a <d_print_comp_inner+0x28be>
 80053a8:	68eb      	ldr	r3, [r5, #12]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d045      	beq.n	800543a <d_print_comp_inner+0x28be>
 80053ae:	781a      	ldrb	r2, [r3, #0]
 80053b0:	2a4c      	cmp	r2, #76	@ 0x4c
 80053b2:	d1f2      	bne.n	800539a <d_print_comp_inner+0x281e>
 80053b4:	68d9      	ldr	r1, [r3, #12]
 80053b6:	4620      	mov	r0, r4
 80053b8:	f7fb f964 	bl	8000684 <d_find_pack>
 80053bc:	4602      	mov	r2, r0
 80053be:	b148      	cbz	r0, 80053d4 <d_print_comp_inner+0x2858>
 80053c0:	2200      	movs	r2, #0
 80053c2:	e004      	b.n	80053ce <d_print_comp_inner+0x2852>
 80053c4:	68c1      	ldr	r1, [r0, #12]
 80053c6:	b129      	cbz	r1, 80053d4 <d_print_comp_inner+0x2858>
 80053c8:	6900      	ldr	r0, [r0, #16]
 80053ca:	3201      	adds	r2, #1
 80053cc:	b110      	cbz	r0, 80053d4 <d_print_comp_inner+0x2858>
 80053ce:	7801      	ldrb	r1, [r0, #0]
 80053d0:	292f      	cmp	r1, #47	@ 0x2f
 80053d2:	d0f7      	beq.n	80053c4 <d_print_comp_inner+0x2848>
 80053d4:	4416      	add	r6, r2
 80053d6:	e7e1      	b.n	800539c <d_print_comp_inner+0x2820>
 80053d8:	f8d8 800c 	ldr.w	r8, [r8, #12]
 80053dc:	f1b8 0f00 	cmp.w	r8, #0
 80053e0:	f47f ad4a 	bne.w	8004e78 <d_print_comp_inner+0x22fc>
 80053e4:	f7fd bc54 	b.w	8002c90 <d_print_comp_inner+0x114>
 80053e8:	2120      	movs	r1, #32
 80053ea:	4620      	mov	r0, r4
 80053ec:	f7fb f90e 	bl	800060c <d_append_char>
 80053f0:	f7ff bbd2 	b.w	8004b98 <d_print_comp_inner+0x201c>
 80053f4:	2120      	movs	r1, #32
 80053f6:	4620      	mov	r0, r4
 80053f8:	f7fb f908 	bl	800060c <d_append_char>
 80053fc:	f7ff bbbd 	b.w	8004b7a <d_print_comp_inner+0x1ffe>
 8005400:	6843      	ldr	r3, [r0, #4]
 8005402:	f8d4 8110 	ldr.w	r8, [r4, #272]	@ 0x110
 8005406:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 800540a:	4611      	mov	r1, r2
 800540c:	4620      	mov	r0, r4
 800540e:	9201      	str	r2, [sp, #4]
 8005410:	f7fb f91e 	bl	8000650 <d_lookup_template_argument>
 8005414:	2800      	cmp	r0, #0
 8005416:	f000 80e5 	beq.w	80055e4 <d_print_comp_inner+0x2a68>
 800541a:	9a01      	ldr	r2, [sp, #4]
 800541c:	f04f 0901 	mov.w	r9, #1
 8005420:	e67b      	b.n	800511a <d_print_comp_inner+0x259e>
 8005422:	68ea      	ldr	r2, [r5, #12]
 8005424:	7811      	ldrb	r1, [r2, #0]
 8005426:	2901      	cmp	r1, #1
 8005428:	f47f abd8 	bne.w	8004bdc <d_print_comp_inner+0x2060>
 800542c:	6929      	ldr	r1, [r5, #16]
 800542e:	7809      	ldrb	r1, [r1, #0]
 8005430:	2929      	cmp	r1, #41	@ 0x29
 8005432:	bf08      	it	eq
 8005434:	4615      	moveq	r5, r2
 8005436:	f7ff bbd1 	b.w	8004bdc <d_print_comp_inner+0x2060>
 800543a:	4631      	mov	r1, r6
 800543c:	f7ff bbea 	b.w	8004c14 <d_print_comp_inner+0x2098>
 8005440:	2e3e      	cmp	r6, #62	@ 0x3e
 8005442:	f000 80d3 	beq.w	80055ec <d_print_comp_inner+0x2a70>
 8005446:	692a      	ldr	r2, [r5, #16]
 8005448:	2111      	movs	r1, #17
 800544a:	4620      	mov	r0, r4
 800544c:	3f02      	subs	r7, #2
 800544e:	f000 f8e5 	bl	800561c <d_print_comp>
 8005452:	2f04      	cmp	r7, #4
 8005454:	f63d ac1f 	bhi.w	8002c96 <d_print_comp_inner+0x11a>
 8005458:	e8df f007 	tbb	[pc, r7]
 800545c:	06090c0f 	.word	0x06090c0f
 8005460:	03          	.byte	0x03
 8005461:	00          	.byte	0x00
 8005462:	4969      	ldr	r1, [pc, #420]	@ (8005608 <d_print_comp_inner+0x2a8c>)
 8005464:	f7fe bc5b 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 8005468:	4968      	ldr	r1, [pc, #416]	@ (800560c <d_print_comp_inner+0x2a90>)
 800546a:	f7fe bc58 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 800546e:	4968      	ldr	r1, [pc, #416]	@ (8005610 <d_print_comp_inner+0x2a94>)
 8005470:	f7fe bc55 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 8005474:	216c      	movs	r1, #108	@ 0x6c
 8005476:	f7fe b954 	b.w	8003722 <d_print_comp_inner+0xba6>
 800547a:	2175      	movs	r1, #117	@ 0x75
 800547c:	f7fe b951 	b.w	8003722 <d_print_comp_inner+0xba6>
 8005480:	ab08      	add	r3, sp, #32
 8005482:	f8c0 3114 	str.w	r3, [r0, #276]	@ 0x114
 8005486:	f8d0 3110 	ldr.w	r3, [r0, #272]	@ 0x110
 800548a:	9108      	str	r1, [sp, #32]
 800548c:	e9cd 2109 	strd	r2, r1, [sp, #36]	@ 0x24
 8005490:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005492:	68d2      	ldr	r2, [r2, #12]
 8005494:	f7fd bc15 	b.w	8002cc2 <d_print_comp_inner+0x146>
 8005498:	4620      	mov	r0, r4
 800549a:	215b      	movs	r1, #91	@ 0x5b
 800549c:	f7fb f8b6 	bl	800060c <d_append_char>
 80054a0:	692b      	ldr	r3, [r5, #16]
 80054a2:	4620      	mov	r0, r4
 80054a4:	691a      	ldr	r2, [r3, #16]
 80054a6:	2111      	movs	r1, #17
 80054a8:	f000 f8b8 	bl	800561c <d_print_comp>
 80054ac:	215d      	movs	r1, #93	@ 0x5d
 80054ae:	4620      	mov	r0, r4
 80054b0:	f7fb f8ac 	bl	800060c <d_append_char>
 80054b4:	f7fe b925 	b.w	8003702 <d_print_comp_inner+0xb86>
 80054b8:	f8d4 1124 	ldr.w	r1, [r4, #292]	@ 0x124
 80054bc:	2900      	cmp	r1, #0
 80054be:	f6ff aa5a 	blt.w	8004976 <d_print_comp_inner+0x1dfa>
 80054c2:	f7fb f82d 	bl	8000520 <d_index_template_argument.part.0>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	f000 8088 	beq.w	80055dc <d_print_comp_inner+0x2a60>
 80054cc:	7803      	ldrb	r3, [r0, #0]
 80054ce:	464f      	mov	r7, r9
 80054d0:	f7fd bc99 	b.w	8002e06 <d_print_comp_inner+0x28a>
 80054d4:	68ea      	ldr	r2, [r5, #12]
 80054d6:	2111      	movs	r1, #17
 80054d8:	4620      	mov	r0, r4
 80054da:	f001 f9a3 	bl	8006824 <d_print_subexpr>
 80054de:	4632      	mov	r2, r6
 80054e0:	f7fd bd25 	b.w	8002f2e <d_print_comp_inner+0x3b2>
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	6891      	ldr	r1, [r2, #8]
 80054e8:	2901      	cmp	r1, #1
 80054ea:	f47e a8e3 	bne.w	80036b4 <d_print_comp_inner+0xb38>
 80054ee:	6852      	ldr	r2, [r2, #4]
 80054f0:	7812      	ldrb	r2, [r2, #0]
 80054f2:	2a3e      	cmp	r2, #62	@ 0x3e
 80054f4:	f47e a8de 	bne.w	80036b4 <d_print_comp_inner+0xb38>
 80054f8:	2128      	movs	r1, #40	@ 0x28
 80054fa:	4620      	mov	r0, r4
 80054fc:	f7fb f886 	bl	800060c <d_append_char>
 8005500:	68eb      	ldr	r3, [r5, #12]
 8005502:	f7fe b8d7 	b.w	80036b4 <d_print_comp_inner+0xb38>
 8005506:	6912      	ldr	r2, [r2, #16]
 8005508:	2111      	movs	r1, #17
 800550a:	f000 f887 	bl	800561c <d_print_comp>
 800550e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005510:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8005514:	2b00      	cmp	r3, #0
 8005516:	f43e ad7d 	beq.w	8004014 <d_print_comp_inner+0x1498>
 800551a:	f7fd bbbc 	b.w	8002c96 <d_print_comp_inner+0x11a>
 800551e:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 8005522:	42bb      	cmp	r3, r7
 8005524:	f77d abb4 	ble.w	8002c90 <d_print_comp_inner+0x114>
 8005528:	f8d4 1130 	ldr.w	r1, [r4, #304]	@ 0x130
 800552c:	f8d4 c110 	ldr.w	ip, [r4, #272]	@ 0x110
 8005530:	eb01 03c7 	add.w	r3, r1, r7, lsl #3
 8005534:	1c78      	adds	r0, r7, #1
 8005536:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 800553a:	3304      	adds	r3, #4
 800553c:	f841 2037 	str.w	r2, [r1, r7, lsl #3]
 8005540:	f1bc 0f00 	cmp.w	ip, #0
 8005544:	d057      	beq.n	80055f6 <d_print_comp_inner+0x2a7a>
 8005546:	e9d4 7050 	ldrd	r7, r0, [r4, #320]	@ 0x140
 800554a:	4696      	mov	lr, r2
 800554c:	e010      	b.n	8005570 <d_print_comp_inner+0x29f4>
 800554e:	f8d4 113c 	ldr.w	r1, [r4, #316]	@ 0x13c
 8005552:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8005556:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 800555a:	3701      	adds	r7, #1
 800555c:	f8c4 7140 	str.w	r7, [r4, #320]	@ 0x140
 8005560:	604a      	str	r2, [r1, #4]
 8005562:	6019      	str	r1, [r3, #0]
 8005564:	f8dc c000 	ldr.w	ip, [ip]
 8005568:	460b      	mov	r3, r1
 800556a:	f1bc 0f00 	cmp.w	ip, #0
 800556e:	d041      	beq.n	80055f4 <d_print_comp_inner+0x2a78>
 8005570:	42b8      	cmp	r0, r7
 8005572:	dcec      	bgt.n	800554e <d_print_comp_inner+0x29d2>
 8005574:	f7fd bb8c 	b.w	8002c90 <d_print_comp_inner+0x114>
 8005578:	4926      	ldr	r1, [pc, #152]	@ (8005614 <d_print_comp_inner+0x2a98>)
 800557a:	4620      	mov	r0, r4
 800557c:	f7fb f8ca 	bl	8000714 <d_append_string>
 8005580:	68f3      	ldr	r3, [r6, #12]
 8005582:	b143      	cbz	r3, 8005596 <d_print_comp_inner+0x2a1a>
 8005584:	2111      	movs	r1, #17
 8005586:	4620      	mov	r0, r4
 8005588:	4632      	mov	r2, r6
 800558a:	f001 f94b 	bl	8006824 <d_print_subexpr>
 800558e:	2120      	movs	r1, #32
 8005590:	4620      	mov	r0, r4
 8005592:	f7fb f83b 	bl	800060c <d_append_char>
 8005596:	463a      	mov	r2, r7
 8005598:	2111      	movs	r1, #17
 800559a:	4620      	mov	r0, r4
 800559c:	f000 f83e 	bl	800561c <d_print_comp>
 80055a0:	2d00      	cmp	r5, #0
 80055a2:	f47d acbb 	bne.w	8002f1c <d_print_comp_inner+0x3a0>
 80055a6:	f7fd bb76 	b.w	8002c96 <d_print_comp_inner+0x11a>
 80055aa:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 80055ae:	f7fd bb6f 	b.w	8002c90 <d_print_comp_inner+0x114>
 80055b2:	4632      	mov	r2, r6
 80055b4:	2111      	movs	r1, #17
 80055b6:	4620      	mov	r0, r4
 80055b8:	f000 ff36 	bl	8006428 <d_print_expr_op>
 80055bc:	f7fe b89b 	b.w	80036f6 <d_print_comp_inner+0xb7a>
 80055c0:	6913      	ldr	r3, [r2, #16]
 80055c2:	68d2      	ldr	r2, [r2, #12]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b29      	cmp	r3, #41	@ 0x29
 80055c8:	bf1c      	itt	ne
 80055ca:	2301      	movne	r3, #1
 80055cc:	f8c4 3118 	strne.w	r3, [r4, #280]	@ 0x118
 80055d0:	2111      	movs	r1, #17
 80055d2:	4620      	mov	r0, r4
 80055d4:	f001 f926 	bl	8006824 <d_print_subexpr>
 80055d8:	f7fe b87c 	b.w	80036d4 <d_print_comp_inner+0xb58>
 80055dc:	f1b9 0f00 	cmp.w	r9, #0
 80055e0:	f43d ab56 	beq.w	8002c90 <d_print_comp_inner+0x114>
 80055e4:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 80055e8:	f7fd bb52 	b.w	8002c90 <d_print_comp_inner+0x114>
 80055ec:	212d      	movs	r1, #45	@ 0x2d
 80055ee:	f7fb f80d 	bl	800060c <d_append_char>
 80055f2:	e728      	b.n	8005446 <d_print_comp_inner+0x28ca>
 80055f4:	4672      	mov	r2, lr
 80055f6:	2100      	movs	r1, #0
 80055f8:	6019      	str	r1, [r3, #0]
 80055fa:	e585      	b.n	8005108 <d_print_comp_inner+0x258c>
 80055fc:	4906      	ldr	r1, [pc, #24]	@ (8005618 <d_print_comp_inner+0x2a9c>)
 80055fe:	f7fe bb8e 	b.w	8003d1e <d_print_comp_inner+0x11a2>
 8005602:	bf00      	nop
 8005604:	08016fcc 	.word	0x08016fcc
 8005608:	080171b4 	.word	0x080171b4
 800560c:	080171b0 	.word	0x080171b0
 8005610:	080171ac 	.word	0x080171ac
 8005614:	080171a4 	.word	0x080171a4
 8005618:	080171b8 	.word	0x080171b8

0800561c <d_print_comp>:
 800561c:	b530      	push	{r4, r5, lr}
 800561e:	4605      	mov	r5, r0
 8005620:	b083      	sub	sp, #12
 8005622:	b31a      	cbz	r2, 800566c <d_print_comp+0x50>
 8005624:	6853      	ldr	r3, [r2, #4]
 8005626:	2b01      	cmp	r3, #1
 8005628:	4614      	mov	r4, r2
 800562a:	dc1f      	bgt.n	800566c <d_print_comp+0x50>
 800562c:	f8d0 111c 	ldr.w	r1, [r0, #284]	@ 0x11c
 8005630:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005634:	dc1a      	bgt.n	800566c <d_print_comp+0x50>
 8005636:	3301      	adds	r3, #1
 8005638:	6053      	str	r3, [r2, #4]
 800563a:	3101      	adds	r1, #1
 800563c:	f8d0 312c 	ldr.w	r3, [r0, #300]	@ 0x12c
 8005640:	f8c0 111c 	str.w	r1, [r0, #284]	@ 0x11c
 8005644:	f8c0 d12c 	str.w	sp, [r0, #300]	@ 0x12c
 8005648:	2111      	movs	r1, #17
 800564a:	e9cd 2300 	strd	r2, r3, [sp]
 800564e:	f7fd fa95 	bl	8002b7c <d_print_comp_inner>
 8005652:	6862      	ldr	r2, [r4, #4]
 8005654:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 8005658:	9901      	ldr	r1, [sp, #4]
 800565a:	f8c5 112c 	str.w	r1, [r5, #300]	@ 0x12c
 800565e:	3a01      	subs	r2, #1
 8005660:	3b01      	subs	r3, #1
 8005662:	6062      	str	r2, [r4, #4]
 8005664:	f8c5 311c 	str.w	r3, [r5, #284]	@ 0x11c
 8005668:	b003      	add	sp, #12
 800566a:	bd30      	pop	{r4, r5, pc}
 800566c:	2301      	movs	r3, #1
 800566e:	f8c5 3118 	str.w	r3, [r5, #280]	@ 0x118
 8005672:	b003      	add	sp, #12
 8005674:	bd30      	pop	{r4, r5, pc}
 8005676:	bf00      	nop

08005678 <d_print_mod>:
 8005678:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800567c:	7813      	ldrb	r3, [r2, #0]
 800567e:	3b03      	subs	r3, #3
 8005680:	4615      	mov	r5, r2
 8005682:	4604      	mov	r4, r0
 8005684:	2b4e      	cmp	r3, #78	@ 0x4e
 8005686:	d850      	bhi.n	800572a <d_print_mod+0xb2>
 8005688:	e8df f013 	tbh	[pc, r3, lsl #1]
 800568c:	004f0146 	.word	0x004f0146
 8005690:	004f004f 	.word	0x004f004f
 8005694:	004f004f 	.word	0x004f004f
 8005698:	004f004f 	.word	0x004f004f
 800569c:	004f004f 	.word	0x004f004f
 80056a0:	004f004f 	.word	0x004f004f
 80056a4:	004f004f 	.word	0x004f004f
 80056a8:	004f004f 	.word	0x004f004f
 80056ac:	004f004f 	.word	0x004f004f
 80056b0:	004f004f 	.word	0x004f004f
 80056b4:	004f004f 	.word	0x004f004f
 80056b8:	00850054 	.word	0x00850054
 80056bc:	005400b6 	.word	0x005400b6
 80056c0:	00b60085 	.word	0x00b60085
 80056c4:	0127011a 	.word	0x0127011a
 80056c8:	02f70134 	.word	0x02f70134
 80056cc:	0159014b 	.word	0x0159014b
 80056d0:	01b80189 	.word	0x01b80189
 80056d4:	004f004f 	.word	0x004f004f
 80056d8:	004f004f 	.word	0x004f004f
 80056dc:	004f01e9 	.word	0x004f01e9
 80056e0:	004f0236 	.word	0x004f0236
 80056e4:	004f004f 	.word	0x004f004f
 80056e8:	004f004f 	.word	0x004f004f
 80056ec:	004f004f 	.word	0x004f004f
 80056f0:	004f004f 	.word	0x004f004f
 80056f4:	004f004f 	.word	0x004f004f
 80056f8:	004f004f 	.word	0x004f004f
 80056fc:	004f004f 	.word	0x004f004f
 8005700:	004f004f 	.word	0x004f004f
 8005704:	004f004f 	.word	0x004f004f
 8005708:	004f004f 	.word	0x004f004f
 800570c:	004f004f 	.word	0x004f004f
 8005710:	004f004f 	.word	0x004f004f
 8005714:	004f004f 	.word	0x004f004f
 8005718:	004f004f 	.word	0x004f004f
 800571c:	004f004f 	.word	0x004f004f
 8005720:	0268004f 	.word	0x0268004f
 8005724:	0299004f 	.word	0x0299004f
 8005728:	00e7      	.short	0x00e7
 800572a:	462a      	mov	r2, r5
 800572c:	2111      	movs	r1, #17
 800572e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005732:	e773      	b.n	800561c <d_print_comp>
 8005734:	4dd4      	ldr	r5, [pc, #848]	@ (8005a88 <d_print_mod+0x410>)
 8005736:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800573a:	f105 0a09 	add.w	sl, r5, #9
 800573e:	f04f 0900 	mov.w	r9, #0
 8005742:	f04f 0801 	mov.w	r8, #1
 8005746:	e00a      	b.n	800575e <d_print_mod+0xe6>
 8005748:	460b      	mov	r3, r1
 800574a:	463d      	mov	r5, r7
 800574c:	1c59      	adds	r1, r3, #1
 800574e:	45aa      	cmp	sl, r5
 8005750:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005754:	54e6      	strb	r6, [r4, r3]
 8005756:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800575a:	f000 80ee 	beq.w	800593a <d_print_mod+0x2c2>
 800575e:	29ff      	cmp	r1, #255	@ 0xff
 8005760:	786e      	ldrb	r6, [r5, #1]
 8005762:	f105 0701 	add.w	r7, r5, #1
 8005766:	d1ef      	bne.n	8005748 <d_print_mod+0xd0>
 8005768:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800576c:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005770:	4620      	mov	r0, r4
 8005772:	4798      	blx	r3
 8005774:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005778:	7026      	strb	r6, [r4, #0]
 800577a:	3301      	adds	r3, #1
 800577c:	45ba      	cmp	sl, r7
 800577e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005782:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8005786:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800578a:	f000 80d6 	beq.w	800593a <d_print_mod+0x2c2>
 800578e:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8005792:	2301      	movs	r3, #1
 8005794:	e7da      	b.n	800574c <d_print_mod+0xd4>
 8005796:	4dbd      	ldr	r5, [pc, #756]	@ (8005a8c <d_print_mod+0x414>)
 8005798:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 800579c:	f105 0a09 	add.w	sl, r5, #9
 80057a0:	f04f 0900 	mov.w	r9, #0
 80057a4:	f04f 0801 	mov.w	r8, #1
 80057a8:	e00a      	b.n	80057c0 <d_print_mod+0x148>
 80057aa:	460b      	mov	r3, r1
 80057ac:	463d      	mov	r5, r7
 80057ae:	1c59      	adds	r1, r3, #1
 80057b0:	45aa      	cmp	sl, r5
 80057b2:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80057b6:	54e6      	strb	r6, [r4, r3]
 80057b8:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80057bc:	f000 80bd 	beq.w	800593a <d_print_mod+0x2c2>
 80057c0:	29ff      	cmp	r1, #255	@ 0xff
 80057c2:	786e      	ldrb	r6, [r5, #1]
 80057c4:	f105 0701 	add.w	r7, r5, #1
 80057c8:	d1ef      	bne.n	80057aa <d_print_mod+0x132>
 80057ca:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80057ce:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80057d2:	4620      	mov	r0, r4
 80057d4:	4798      	blx	r3
 80057d6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80057da:	7026      	strb	r6, [r4, #0]
 80057dc:	3301      	adds	r3, #1
 80057de:	45ba      	cmp	sl, r7
 80057e0:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80057e4:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 80057e8:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80057ec:	f000 80a5 	beq.w	800593a <d_print_mod+0x2c2>
 80057f0:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 80057f4:	2301      	movs	r3, #1
 80057f6:	e7da      	b.n	80057ae <d_print_mod+0x136>
 80057f8:	4fa5      	ldr	r7, [pc, #660]	@ (8005a90 <d_print_mod+0x418>)
 80057fa:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80057fe:	f107 0a06 	add.w	sl, r7, #6
 8005802:	f04f 0900 	mov.w	r9, #0
 8005806:	f04f 0801 	mov.w	r8, #1
 800580a:	e009      	b.n	8005820 <d_print_mod+0x1a8>
 800580c:	462f      	mov	r7, r5
 800580e:	1c59      	adds	r1, r3, #1
 8005810:	45ba      	cmp	sl, r7
 8005812:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005816:	54e6      	strb	r6, [r4, r3]
 8005818:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800581c:	f000 808d 	beq.w	800593a <d_print_mod+0x2c2>
 8005820:	463d      	mov	r5, r7
 8005822:	29ff      	cmp	r1, #255	@ 0xff
 8005824:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005828:	460b      	mov	r3, r1
 800582a:	d1ef      	bne.n	800580c <d_print_mod+0x194>
 800582c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005830:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005834:	4620      	mov	r0, r4
 8005836:	4798      	blx	r3
 8005838:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 800583c:	7026      	strb	r6, [r4, #0]
 800583e:	3301      	adds	r3, #1
 8005840:	45aa      	cmp	sl, r5
 8005842:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005846:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800584a:	f107 0702 	add.w	r7, r7, #2
 800584e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005852:	d072      	beq.n	800593a <d_print_mod+0x2c2>
 8005854:	782e      	ldrb	r6, [r5, #0]
 8005856:	2301      	movs	r3, #1
 8005858:	e7d9      	b.n	800580e <d_print_mod+0x196>
 800585a:	f8df 8248 	ldr.w	r8, [pc, #584]	@ 8005aa4 <d_print_mod+0x42c>
 800585e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005862:	f108 0b06 	add.w	fp, r8, #6
 8005866:	f04f 0a00 	mov.w	sl, #0
 800586a:	f04f 0901 	mov.w	r9, #1
 800586e:	e009      	b.n	8005884 <d_print_mod+0x20c>
 8005870:	46b0      	mov	r8, r6
 8005872:	1c59      	adds	r1, r3, #1
 8005874:	45c3      	cmp	fp, r8
 8005876:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800587a:	54e7      	strb	r7, [r4, r3]
 800587c:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8005880:	f000 81cd 	beq.w	8005c1e <d_print_mod+0x5a6>
 8005884:	4646      	mov	r6, r8
 8005886:	29ff      	cmp	r1, #255	@ 0xff
 8005888:	f816 7b01 	ldrb.w	r7, [r6], #1
 800588c:	460b      	mov	r3, r1
 800588e:	d1ef      	bne.n	8005870 <d_print_mod+0x1f8>
 8005890:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005894:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8005898:	4620      	mov	r0, r4
 800589a:	4798      	blx	r3
 800589c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80058a0:	7027      	strb	r7, [r4, #0]
 80058a2:	3301      	adds	r3, #1
 80058a4:	455e      	cmp	r6, fp
 80058a6:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 80058aa:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 80058ae:	f108 0802 	add.w	r8, r8, #2
 80058b2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80058b6:	f000 8239 	beq.w	8005d2c <d_print_mod+0x6b4>
 80058ba:	7837      	ldrb	r7, [r6, #0]
 80058bc:	2301      	movs	r3, #1
 80058be:	e7d8      	b.n	8005872 <d_print_mod+0x1fa>
 80058c0:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 80058c4:	2bff      	cmp	r3, #255	@ 0xff
 80058c6:	f000 81f3 	beq.w	8005cb0 <d_print_mod+0x638>
 80058ca:	2220      	movs	r2, #32
 80058cc:	1c59      	adds	r1, r3, #1
 80058ce:	f8c0 1100 	str.w	r1, [r0, #256]	@ 0x100
 80058d2:	54c2      	strb	r2, [r0, r3]
 80058d4:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
 80058d8:	e025      	b.n	8005926 <d_print_mod+0x2ae>
 80058da:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 80058de:	2bff      	cmp	r3, #255	@ 0xff
 80058e0:	f000 81d7 	beq.w	8005c92 <d_print_mod+0x61a>
 80058e4:	1c59      	adds	r1, r3, #1
 80058e6:	2220      	movs	r2, #32
 80058e8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80058ec:	54e2      	strb	r2, [r4, r3]
 80058ee:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80058f2:	e026      	b.n	8005942 <d_print_mod+0x2ca>
 80058f4:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80058f8:	29ff      	cmp	r1, #255	@ 0xff
 80058fa:	f000 81e9 	beq.w	8005cd0 <d_print_mod+0x658>
 80058fe:	1c4a      	adds	r2, r1, #1
 8005900:	2320      	movs	r3, #32
 8005902:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005906:	5463      	strb	r3, [r4, r1]
 8005908:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800590c:	692a      	ldr	r2, [r5, #16]
 800590e:	4620      	mov	r0, r4
 8005910:	2111      	movs	r1, #17
 8005912:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005916:	e681      	b.n	800561c <d_print_comp>
 8005918:	68ea      	ldr	r2, [r5, #12]
 800591a:	2111      	movs	r1, #17
 800591c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005920:	e67c      	b.n	800561c <d_print_comp>
 8005922:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005926:	29ff      	cmp	r1, #255	@ 0xff
 8005928:	f000 81f1 	beq.w	8005d0e <d_print_mod+0x696>
 800592c:	1c4a      	adds	r2, r1, #1
 800592e:	2326      	movs	r3, #38	@ 0x26
 8005930:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005934:	5463      	strb	r3, [r4, r1]
 8005936:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800593a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800593e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005942:	4f54      	ldr	r7, [pc, #336]	@ (8005a94 <d_print_mod+0x41c>)
 8005944:	f04f 0900 	mov.w	r9, #0
 8005948:	f107 0a02 	add.w	sl, r7, #2
 800594c:	f04f 0801 	mov.w	r8, #1
 8005950:	e008      	b.n	8005964 <d_print_mod+0x2ec>
 8005952:	462f      	mov	r7, r5
 8005954:	1c59      	adds	r1, r3, #1
 8005956:	45ba      	cmp	sl, r7
 8005958:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800595c:	54e6      	strb	r6, [r4, r3]
 800595e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005962:	d0ea      	beq.n	800593a <d_print_mod+0x2c2>
 8005964:	463d      	mov	r5, r7
 8005966:	29ff      	cmp	r1, #255	@ 0xff
 8005968:	f815 6b01 	ldrb.w	r6, [r5], #1
 800596c:	460b      	mov	r3, r1
 800596e:	d1f0      	bne.n	8005952 <d_print_mod+0x2da>
 8005970:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005974:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005978:	4620      	mov	r0, r4
 800597a:	4798      	blx	r3
 800597c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005980:	7026      	strb	r6, [r4, #0]
 8005982:	3301      	adds	r3, #1
 8005984:	45aa      	cmp	sl, r5
 8005986:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 800598a:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 800598e:	f107 0702 	add.w	r7, r7, #2
 8005992:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005996:	d0d0      	beq.n	800593a <d_print_mod+0x2c2>
 8005998:	782e      	ldrb	r6, [r5, #0]
 800599a:	2301      	movs	r3, #1
 800599c:	e7da      	b.n	8005954 <d_print_mod+0x2dc>
 800599e:	4d3e      	ldr	r5, [pc, #248]	@ (8005a98 <d_print_mod+0x420>)
 80059a0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 80059a4:	f105 0a09 	add.w	sl, r5, #9
 80059a8:	f04f 0900 	mov.w	r9, #0
 80059ac:	f04f 0801 	mov.w	r8, #1
 80059b0:	e009      	b.n	80059c6 <d_print_mod+0x34e>
 80059b2:	460b      	mov	r3, r1
 80059b4:	463d      	mov	r5, r7
 80059b6:	1c59      	adds	r1, r3, #1
 80059b8:	45aa      	cmp	sl, r5
 80059ba:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80059be:	54e6      	strb	r6, [r4, r3]
 80059c0:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80059c4:	d0b9      	beq.n	800593a <d_print_mod+0x2c2>
 80059c6:	29ff      	cmp	r1, #255	@ 0xff
 80059c8:	786e      	ldrb	r6, [r5, #1]
 80059ca:	f105 0701 	add.w	r7, r5, #1
 80059ce:	d1f0      	bne.n	80059b2 <d_print_mod+0x33a>
 80059d0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80059d4:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 80059d8:	4620      	mov	r0, r4
 80059da:	4798      	blx	r3
 80059dc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80059e0:	7026      	strb	r6, [r4, #0]
 80059e2:	3301      	adds	r3, #1
 80059e4:	4557      	cmp	r7, sl
 80059e6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 80059ea:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 80059ee:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80059f2:	d0a2      	beq.n	800593a <d_print_mod+0x2c2>
 80059f4:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 80059f8:	2301      	movs	r3, #1
 80059fa:	e7dc      	b.n	80059b6 <d_print_mod+0x33e>
 80059fc:	4f27      	ldr	r7, [pc, #156]	@ (8005a9c <d_print_mod+0x424>)
 80059fe:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005a02:	f107 0a0b 	add.w	sl, r7, #11
 8005a06:	f04f 0900 	mov.w	r9, #0
 8005a0a:	f04f 0801 	mov.w	r8, #1
 8005a0e:	e008      	b.n	8005a22 <d_print_mod+0x3aa>
 8005a10:	462f      	mov	r7, r5
 8005a12:	1c59      	adds	r1, r3, #1
 8005a14:	45ba      	cmp	sl, r7
 8005a16:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005a1a:	54e6      	strb	r6, [r4, r3]
 8005a1c:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005a20:	d08b      	beq.n	800593a <d_print_mod+0x2c2>
 8005a22:	463d      	mov	r5, r7
 8005a24:	29ff      	cmp	r1, #255	@ 0xff
 8005a26:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	d1f0      	bne.n	8005a10 <d_print_mod+0x398>
 8005a2e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005a32:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005a36:	4620      	mov	r0, r4
 8005a38:	4798      	blx	r3
 8005a3a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005a3e:	7026      	strb	r6, [r4, #0]
 8005a40:	3301      	adds	r3, #1
 8005a42:	45aa      	cmp	sl, r5
 8005a44:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005a48:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8005a4c:	f107 0702 	add.w	r7, r7, #2
 8005a50:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005a54:	f43f af71 	beq.w	800593a <d_print_mod+0x2c2>
 8005a58:	782e      	ldrb	r6, [r5, #0]
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e7d9      	b.n	8005a12 <d_print_mod+0x39a>
 8005a5e:	f890 3104 	ldrb.w	r3, [r0, #260]	@ 0x104
 8005a62:	2b28      	cmp	r3, #40	@ 0x28
 8005a64:	f040 80fd 	bne.w	8005c62 <d_print_mod+0x5ea>
 8005a68:	4f0d      	ldr	r7, [pc, #52]	@ (8005aa0 <d_print_mod+0x428>)
 8005a6a:	68ea      	ldr	r2, [r5, #12]
 8005a6c:	2111      	movs	r1, #17
 8005a6e:	4620      	mov	r0, r4
 8005a70:	f7ff fdd4 	bl	800561c <d_print_comp>
 8005a74:	f04f 0900 	mov.w	r9, #0
 8005a78:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005a7c:	f107 0a03 	add.w	sl, r7, #3
 8005a80:	f04f 0801 	mov.w	r8, #1
 8005a84:	e01a      	b.n	8005abc <d_print_mod+0x444>
 8005a86:	bf00      	nop
 8005a88:	0801727f 	.word	0x0801727f
 8005a8c:	0801728b 	.word	0x0801728b
 8005a90:	08017298 	.word	0x08017298
 8005a94:	080172c8 	.word	0x080172c8
 8005a98:	080172cb 	.word	0x080172cb
 8005a9c:	080172d8 	.word	0x080172d8
 8005aa0:	080172e4 	.word	0x080172e4
 8005aa4:	080172c0 	.word	0x080172c0
 8005aa8:	462f      	mov	r7, r5
 8005aaa:	1c59      	adds	r1, r3, #1
 8005aac:	45ba      	cmp	sl, r7
 8005aae:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005ab2:	54e6      	strb	r6, [r4, r3]
 8005ab4:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005ab8:	f43f af3f 	beq.w	800593a <d_print_mod+0x2c2>
 8005abc:	463d      	mov	r5, r7
 8005abe:	29ff      	cmp	r1, #255	@ 0xff
 8005ac0:	f815 6b01 	ldrb.w	r6, [r5], #1
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	d1ef      	bne.n	8005aa8 <d_print_mod+0x430>
 8005ac8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005acc:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005ad0:	4620      	mov	r0, r4
 8005ad2:	4798      	blx	r3
 8005ad4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ad8:	7026      	strb	r6, [r4, #0]
 8005ada:	3301      	adds	r3, #1
 8005adc:	45aa      	cmp	sl, r5
 8005ade:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005ae2:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8005ae6:	f107 0702 	add.w	r7, r7, #2
 8005aea:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005aee:	f43f af24 	beq.w	800593a <d_print_mod+0x2c2>
 8005af2:	782e      	ldrb	r6, [r5, #0]
 8005af4:	2301      	movs	r3, #1
 8005af6:	e7d8      	b.n	8005aaa <d_print_mod+0x432>
 8005af8:	f8df 82a4 	ldr.w	r8, [pc, #676]	@ 8005da0 <d_print_mod+0x728>
 8005afc:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005b00:	f108 0b0a 	add.w	fp, r8, #10
 8005b04:	f04f 0a00 	mov.w	sl, #0
 8005b08:	f04f 0901 	mov.w	r9, #1
 8005b0c:	e009      	b.n	8005b22 <d_print_mod+0x4aa>
 8005b0e:	46b0      	mov	r8, r6
 8005b10:	1c59      	adds	r1, r3, #1
 8005b12:	45c3      	cmp	fp, r8
 8005b14:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005b18:	54e7      	strb	r7, [r4, r3]
 8005b1a:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8005b1e:	f000 808e 	beq.w	8005c3e <d_print_mod+0x5c6>
 8005b22:	4646      	mov	r6, r8
 8005b24:	29ff      	cmp	r1, #255	@ 0xff
 8005b26:	f816 7b01 	ldrb.w	r7, [r6], #1
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	d1ef      	bne.n	8005b0e <d_print_mod+0x496>
 8005b2e:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005b32:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8005b36:	4620      	mov	r0, r4
 8005b38:	4798      	blx	r3
 8005b3a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005b3e:	7027      	strb	r7, [r4, #0]
 8005b40:	3301      	adds	r3, #1
 8005b42:	455e      	cmp	r6, fp
 8005b44:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8005b48:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8005b4c:	f108 0802 	add.w	r8, r8, #2
 8005b50:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005b54:	d073      	beq.n	8005c3e <d_print_mod+0x5c6>
 8005b56:	7837      	ldrb	r7, [r6, #0]
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e7d9      	b.n	8005b10 <d_print_mod+0x498>
 8005b5c:	4d8e      	ldr	r5, [pc, #568]	@ (8005d98 <d_print_mod+0x720>)
 8005b5e:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005b62:	f105 0a11 	add.w	sl, r5, #17
 8005b66:	f04f 0900 	mov.w	r9, #0
 8005b6a:	f04f 0801 	mov.w	r8, #1
 8005b6e:	e00a      	b.n	8005b86 <d_print_mod+0x50e>
 8005b70:	460b      	mov	r3, r1
 8005b72:	463d      	mov	r5, r7
 8005b74:	1c59      	adds	r1, r3, #1
 8005b76:	45aa      	cmp	sl, r5
 8005b78:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005b7c:	54e6      	strb	r6, [r4, r3]
 8005b7e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005b82:	f43f aeda 	beq.w	800593a <d_print_mod+0x2c2>
 8005b86:	29ff      	cmp	r1, #255	@ 0xff
 8005b88:	786e      	ldrb	r6, [r5, #1]
 8005b8a:	f105 0701 	add.w	r7, r5, #1
 8005b8e:	d1ef      	bne.n	8005b70 <d_print_mod+0x4f8>
 8005b90:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005b94:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005b98:	4620      	mov	r0, r4
 8005b9a:	4798      	blx	r3
 8005b9c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ba0:	7026      	strb	r6, [r4, #0]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	45ba      	cmp	sl, r7
 8005ba6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8005baa:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8005bae:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005bb2:	f43f aec2 	beq.w	800593a <d_print_mod+0x2c2>
 8005bb6:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e7da      	b.n	8005b74 <d_print_mod+0x4fc>
 8005bbe:	4e77      	ldr	r6, [pc, #476]	@ (8005d9c <d_print_mod+0x724>)
 8005bc0:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005bc4:	f106 0b09 	add.w	fp, r6, #9
 8005bc8:	f04f 0a00 	mov.w	sl, #0
 8005bcc:	f04f 0901 	mov.w	r9, #1
 8005bd0:	e009      	b.n	8005be6 <d_print_mod+0x56e>
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	4646      	mov	r6, r8
 8005bd6:	1c59      	adds	r1, r3, #1
 8005bd8:	45b3      	cmp	fp, r6
 8005bda:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005bde:	54e7      	strb	r7, [r4, r3]
 8005be0:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8005be4:	d01b      	beq.n	8005c1e <d_print_mod+0x5a6>
 8005be6:	29ff      	cmp	r1, #255	@ 0xff
 8005be8:	7877      	ldrb	r7, [r6, #1]
 8005bea:	f106 0801 	add.w	r8, r6, #1
 8005bee:	d1f0      	bne.n	8005bd2 <d_print_mod+0x55a>
 8005bf0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005bf4:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8005bf8:	4620      	mov	r0, r4
 8005bfa:	4798      	blx	r3
 8005bfc:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005c00:	7027      	strb	r7, [r4, #0]
 8005c02:	3301      	adds	r3, #1
 8005c04:	45c3      	cmp	fp, r8
 8005c06:	f884 7104 	strb.w	r7, [r4, #260]	@ 0x104
 8005c0a:	f8c4 9100 	str.w	r9, [r4, #256]	@ 0x100
 8005c0e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005c12:	f000 808b 	beq.w	8005d2c <d_print_mod+0x6b4>
 8005c16:	f816 7f02 	ldrb.w	r7, [r6, #2]!
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	e7db      	b.n	8005bd6 <d_print_mod+0x55e>
 8005c1e:	692a      	ldr	r2, [r5, #16]
 8005c20:	2a00      	cmp	r2, #0
 8005c22:	f43f ae8a 	beq.w	800593a <d_print_mod+0x2c2>
 8005c26:	29ff      	cmp	r1, #255	@ 0xff
 8005c28:	f000 8086 	beq.w	8005d38 <d_print_mod+0x6c0>
 8005c2c:	1c48      	adds	r0, r1, #1
 8005c2e:	2328      	movs	r3, #40	@ 0x28
 8005c30:	f8c4 0100 	str.w	r0, [r4, #256]	@ 0x100
 8005c34:	5463      	strb	r3, [r4, r1]
 8005c36:	2111      	movs	r1, #17
 8005c38:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005c3c:	e001      	b.n	8005c42 <d_print_mod+0x5ca>
 8005c3e:	68ea      	ldr	r2, [r5, #12]
 8005c40:	2111      	movs	r1, #17
 8005c42:	4620      	mov	r0, r4
 8005c44:	f7ff fcea 	bl	800561c <d_print_comp>
 8005c48:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005c4c:	29ff      	cmp	r1, #255	@ 0xff
 8005c4e:	d04f      	beq.n	8005cf0 <d_print_mod+0x678>
 8005c50:	1c4a      	adds	r2, r1, #1
 8005c52:	2329      	movs	r3, #41	@ 0x29
 8005c54:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005c58:	5463      	strb	r3, [r4, r1]
 8005c5a:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005c5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c62:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005c66:	29ff      	cmp	r1, #255	@ 0xff
 8005c68:	d078      	beq.n	8005d5c <d_print_mod+0x6e4>
 8005c6a:	1c4a      	adds	r2, r1, #1
 8005c6c:	2320      	movs	r3, #32
 8005c6e:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005c72:	5463      	strb	r3, [r4, r1]
 8005c74:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005c78:	e6f6      	b.n	8005a68 <d_print_mod+0x3f0>
 8005c7a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8005c7e:	29ff      	cmp	r1, #255	@ 0xff
 8005c80:	d07c      	beq.n	8005d7c <d_print_mod+0x704>
 8005c82:	1c4a      	adds	r2, r1, #1
 8005c84:	232a      	movs	r3, #42	@ 0x2a
 8005c86:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8005c8a:	5463      	strb	r3, [r4, r1]
 8005c8c:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005c90:	e653      	b.n	800593a <d_print_mod+0x2c2>
 8005c92:	2500      	movs	r5, #0
 8005c94:	4619      	mov	r1, r3
 8005c96:	e9d0 6242 	ldrd	r6, r2, [r0, #264]	@ 0x108
 8005c9a:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8005c9e:	47b0      	blx	r6
 8005ca0:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 8005ca4:	2101      	movs	r1, #1
 8005ca6:	440a      	add	r2, r1
 8005ca8:	462b      	mov	r3, r5
 8005caa:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 8005cae:	e61a      	b.n	80058e6 <d_print_mod+0x26e>
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	e9d0 5242 	ldrd	r5, r2, [r0, #264]	@ 0x108
 8005cb6:	f880 10ff 	strb.w	r1, [r0, #255]	@ 0xff
 8005cba:	4619      	mov	r1, r3
 8005cbc:	47a8      	blx	r5
 8005cbe:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005cc2:	2101      	movs	r1, #1
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	440b      	add	r3, r1
 8005cc8:	7022      	strb	r2, [r4, #0]
 8005cca:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005cce:	e62d      	b.n	800592c <d_print_mod+0x2b4>
 8005cd0:	2600      	movs	r6, #0
 8005cd2:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8005cd6:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8005cda:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8005cde:	4798      	blx	r3
 8005ce0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	4413      	add	r3, r2
 8005ce8:	4631      	mov	r1, r6
 8005cea:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005cee:	e607      	b.n	8005900 <d_print_mod+0x288>
 8005cf0:	2500      	movs	r5, #0
 8005cf2:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005cf6:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	4798      	blx	r3
 8005cfe:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d02:	2201      	movs	r2, #1
 8005d04:	4413      	add	r3, r2
 8005d06:	4629      	mov	r1, r5
 8005d08:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d0c:	e7a1      	b.n	8005c52 <d_print_mod+0x5da>
 8005d0e:	2500      	movs	r5, #0
 8005d10:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005d14:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 8005d18:	4620      	mov	r0, r4
 8005d1a:	4798      	blx	r3
 8005d1c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d20:	2201      	movs	r2, #1
 8005d22:	4413      	add	r3, r2
 8005d24:	4629      	mov	r1, r5
 8005d26:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d2a:	e600      	b.n	800592e <d_print_mod+0x2b6>
 8005d2c:	692a      	ldr	r2, [r5, #16]
 8005d2e:	2a00      	cmp	r2, #0
 8005d30:	f43f ae03 	beq.w	800593a <d_print_mod+0x2c2>
 8005d34:	2101      	movs	r1, #1
 8005d36:	e779      	b.n	8005c2c <d_print_mod+0x5b4>
 8005d38:	2600      	movs	r6, #0
 8005d3a:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8005d3e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8005d42:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8005d46:	4620      	mov	r0, r4
 8005d48:	4798      	blx	r3
 8005d4a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d4e:	692a      	ldr	r2, [r5, #16]
 8005d50:	2001      	movs	r0, #1
 8005d52:	4403      	add	r3, r0
 8005d54:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d58:	4631      	mov	r1, r6
 8005d5a:	e768      	b.n	8005c2e <d_print_mod+0x5b6>
 8005d5c:	2600      	movs	r6, #0
 8005d5e:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8005d62:	f8d0 210c 	ldr.w	r2, [r0, #268]	@ 0x10c
 8005d66:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 8005d6a:	4798      	blx	r3
 8005d6c:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d70:	2201      	movs	r2, #1
 8005d72:	4413      	add	r3, r2
 8005d74:	4631      	mov	r1, r6
 8005d76:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d7a:	e777      	b.n	8005c6c <d_print_mod+0x5f4>
 8005d7c:	2500      	movs	r5, #0
 8005d7e:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8005d82:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8005d86:	4798      	blx	r3
 8005d88:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	4413      	add	r3, r2
 8005d90:	4629      	mov	r1, r5
 8005d92:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005d96:	e775      	b.n	8005c84 <d_print_mod+0x60c>
 8005d98:	0801729f 	.word	0x0801729f
 8005d9c:	080172b3 	.word	0x080172b3
 8005da0:	080172e8 	.word	0x080172e8

08005da4 <d_print_function_type>:
 8005da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005da8:	4604      	mov	r4, r0
 8005daa:	4616      	mov	r6, r2
 8005dac:	461d      	mov	r5, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d068      	beq.n	8005e84 <d_print_function_type+0xe0>
 8005db2:	4f76      	ldr	r7, [pc, #472]	@ (8005f8c <d_print_function_type+0x1e8>)
 8005db4:	2001      	movs	r0, #1
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	2a00      	cmp	r2, #0
 8005dba:	d163      	bne.n	8005e84 <d_print_function_type+0xe0>
 8005dbc:	685a      	ldr	r2, [r3, #4]
 8005dbe:	7811      	ldrb	r1, [r2, #0]
 8005dc0:	3919      	subs	r1, #25
 8005dc2:	b2c9      	uxtb	r1, r1
 8005dc4:	2912      	cmp	r1, #18
 8005dc6:	fa00 f201 	lsl.w	r2, r0, r1
 8005dca:	d858      	bhi.n	8005e7e <d_print_function_type+0xda>
 8005dcc:	423a      	tst	r2, r7
 8005dce:	d17f      	bne.n	8005ed0 <d_print_function_type+0x12c>
 8005dd0:	f412 6f60 	tst.w	r2, #3584	@ 0xe00
 8005dd4:	d053      	beq.n	8005e7e <d_print_function_type+0xda>
 8005dd6:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8005dda:	f003 02fd 	and.w	r2, r3, #253	@ 0xfd
 8005dde:	2a28      	cmp	r2, #40	@ 0x28
 8005de0:	f000 80a8 	beq.w	8005f34 <d_print_function_type+0x190>
 8005de4:	2b20      	cmp	r3, #32
 8005de6:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005dea:	f040 8087 	bne.w	8005efc <d_print_function_type+0x158>
 8005dee:	29ff      	cmp	r1, #255	@ 0xff
 8005df0:	f000 8091 	beq.w	8005f16 <d_print_function_type+0x172>
 8005df4:	1c4b      	adds	r3, r1, #1
 8005df6:	f04f 0828 	mov.w	r8, #40	@ 0x28
 8005dfa:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005dfe:	f804 8001 	strb.w	r8, [r4, r1]
 8005e02:	f04f 0900 	mov.w	r9, #0
 8005e06:	f8d4 7114 	ldr.w	r7, [r4, #276]	@ 0x114
 8005e0a:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8005e0e:	2111      	movs	r1, #17
 8005e10:	f8c4 9114 	str.w	r9, [r4, #276]	@ 0x114
 8005e14:	464b      	mov	r3, r9
 8005e16:	462a      	mov	r2, r5
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f000 f8b9 	bl	8005f90 <d_print_mod_list>
 8005e1e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005e22:	29ff      	cmp	r1, #255	@ 0xff
 8005e24:	f000 8089 	beq.w	8005f3a <d_print_function_type+0x196>
 8005e28:	1c4b      	adds	r3, r1, #1
 8005e2a:	2229      	movs	r2, #41	@ 0x29
 8005e2c:	2bff      	cmp	r3, #255	@ 0xff
 8005e2e:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005e32:	5462      	strb	r2, [r4, r1]
 8005e34:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005e38:	d032      	beq.n	8005ea0 <d_print_function_type+0xfc>
 8005e3a:	2228      	movs	r2, #40	@ 0x28
 8005e3c:	1c59      	adds	r1, r3, #1
 8005e3e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005e42:	54e2      	strb	r2, [r4, r3]
 8005e44:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005e48:	6932      	ldr	r2, [r6, #16]
 8005e4a:	b12a      	cbz	r2, 8005e58 <d_print_function_type+0xb4>
 8005e4c:	2111      	movs	r1, #17
 8005e4e:	4620      	mov	r0, r4
 8005e50:	f7ff fbe4 	bl	800561c <d_print_comp>
 8005e54:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005e58:	29ff      	cmp	r1, #255	@ 0xff
 8005e5a:	d040      	beq.n	8005ede <d_print_function_type+0x13a>
 8005e5c:	1c4b      	adds	r3, r1, #1
 8005e5e:	2229      	movs	r2, #41	@ 0x29
 8005e60:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005e64:	4620      	mov	r0, r4
 8005e66:	5462      	strb	r2, [r4, r1]
 8005e68:	2301      	movs	r3, #1
 8005e6a:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005e6e:	2111      	movs	r1, #17
 8005e70:	462a      	mov	r2, r5
 8005e72:	f000 f88d 	bl	8005f90 <d_print_mod_list>
 8005e76:	f8c4 7114 	str.w	r7, [r4, #276]	@ 0x114
 8005e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d198      	bne.n	8005db6 <d_print_function_type+0x12>
 8005e84:	2300      	movs	r3, #0
 8005e86:	f8d4 7114 	ldr.w	r7, [r4, #276]	@ 0x114
 8005e8a:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 8005e8e:	462a      	mov	r2, r5
 8005e90:	2111      	movs	r1, #17
 8005e92:	4620      	mov	r0, r4
 8005e94:	f000 f87c 	bl	8005f90 <d_print_mod_list>
 8005e98:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 8005e9c:	2bff      	cmp	r3, #255	@ 0xff
 8005e9e:	d1cc      	bne.n	8005e3a <d_print_function_type+0x96>
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005eae:	4798      	blx	r3
 8005eb0:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005eb4:	3301      	adds	r3, #1
 8005eb6:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005eba:	2328      	movs	r3, #40	@ 0x28
 8005ebc:	7023      	strb	r3, [r4, #0]
 8005ebe:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8005ec2:	6932      	ldr	r2, [r6, #16]
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005eca:	2a00      	cmp	r2, #0
 8005ecc:	d1be      	bne.n	8005e4c <d_print_function_type+0xa8>
 8005ece:	e7c5      	b.n	8005e5c <d_print_function_type+0xb8>
 8005ed0:	f894 3104 	ldrb.w	r3, [r4, #260]	@ 0x104
 8005ed4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005ed8:	2b20      	cmp	r3, #32
 8005eda:	d088      	beq.n	8005dee <d_print_function_type+0x4a>
 8005edc:	e00e      	b.n	8005efc <d_print_function_type+0x158>
 8005ede:	2600      	movs	r6, #0
 8005ee0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005ee4:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8005ee8:	4620      	mov	r0, r4
 8005eea:	4798      	blx	r3
 8005eec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005ef6:	4631      	mov	r1, r6
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e7b0      	b.n	8005e5e <d_print_function_type+0xba>
 8005efc:	29ff      	cmp	r1, #255	@ 0xff
 8005efe:	d034      	beq.n	8005f6a <d_print_function_type+0x1c6>
 8005f00:	1c4b      	adds	r3, r1, #1
 8005f02:	2220      	movs	r2, #32
 8005f04:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8005f08:	5462      	strb	r2, [r4, r1]
 8005f0a:	4619      	mov	r1, r3
 8005f0c:	29ff      	cmp	r1, #255	@ 0xff
 8005f0e:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8005f12:	f47f af6f 	bne.w	8005df4 <d_print_function_type+0x50>
 8005f16:	2700      	movs	r7, #0
 8005f18:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005f1c:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 8005f20:	4620      	mov	r0, r4
 8005f22:	4798      	blx	r3
 8005f24:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005f28:	3301      	adds	r3, #1
 8005f2a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005f2e:	4639      	mov	r1, r7
 8005f30:	2301      	movs	r3, #1
 8005f32:	e760      	b.n	8005df6 <d_print_function_type+0x52>
 8005f34:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8005f38:	e759      	b.n	8005dee <d_print_function_type+0x4a>
 8005f3a:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005f3e:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8005f42:	4620      	mov	r0, r4
 8005f44:	4798      	blx	r3
 8005f46:	f642 0329 	movw	r3, #10281	@ 0x2829
 8005f4a:	8023      	strh	r3, [r4, #0]
 8005f4c:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8005f50:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005f54:	6932      	ldr	r2, [r6, #16]
 8005f56:	3301      	adds	r3, #1
 8005f58:	2102      	movs	r1, #2
 8005f5a:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005f5e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8005f62:	2a00      	cmp	r2, #0
 8005f64:	f47f af72 	bne.w	8005e4c <d_print_function_type+0xa8>
 8005f68:	e778      	b.n	8005e5c <d_print_function_type+0xb8>
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8005f70:	4620      	mov	r0, r4
 8005f72:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8005f76:	4798      	blx	r3
 8005f78:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	2220      	movs	r2, #32
 8005f80:	440b      	add	r3, r1
 8005f82:	7022      	strb	r2, [r4, #0]
 8005f84:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8005f88:	e734      	b.n	8005df4 <d_print_function_type+0x50>
 8005f8a:	bf00      	nop
 8005f8c:	00043107 	.word	0x00043107

08005f90 <d_print_mod_list>:
 8005f90:	2a00      	cmp	r2, #0
 8005f92:	f000 8151 	beq.w	8006238 <d_print_mod_list+0x2a8>
 8005f96:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f9a:	4604      	mov	r4, r0
 8005f9c:	b089      	sub	sp, #36	@ 0x24
 8005f9e:	4616      	mov	r6, r2
 8005fa0:	2701      	movs	r7, #1
 8005fa2:	461d      	mov	r5, r3
 8005fa4:	f8d4 3118 	ldr.w	r3, [r4, #280]	@ 0x118
 8005fa8:	bb03      	cbnz	r3, 8005fec <d_print_mod_list+0x5c>
 8005faa:	68b3      	ldr	r3, [r6, #8]
 8005fac:	bb0b      	cbnz	r3, 8005ff2 <d_print_mod_list+0x62>
 8005fae:	6872      	ldr	r2, [r6, #4]
 8005fb0:	7813      	ldrb	r3, [r2, #0]
 8005fb2:	b935      	cbnz	r5, 8005fc2 <d_print_mod_list+0x32>
 8005fb4:	2b4e      	cmp	r3, #78	@ 0x4e
 8005fb6:	d01c      	beq.n	8005ff2 <d_print_mod_list+0x62>
 8005fb8:	d81f      	bhi.n	8005ffa <d_print_mod_list+0x6a>
 8005fba:	f1a3 011c 	sub.w	r1, r3, #28
 8005fbe:	2904      	cmp	r1, #4
 8005fc0:	d917      	bls.n	8005ff2 <d_print_mod_list+0x62>
 8005fc2:	68f1      	ldr	r1, [r6, #12]
 8005fc4:	f8d4 8110 	ldr.w	r8, [r4, #272]	@ 0x110
 8005fc8:	60b7      	str	r7, [r6, #8]
 8005fca:	2b29      	cmp	r3, #41	@ 0x29
 8005fcc:	f8c4 1110 	str.w	r1, [r4, #272]	@ 0x110
 8005fd0:	d01e      	beq.n	8006010 <d_print_mod_list+0x80>
 8005fd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fd4:	d026      	beq.n	8006024 <d_print_mod_list+0x94>
 8005fd6:	2b02      	cmp	r3, #2
 8005fd8:	d02e      	beq.n	8006038 <d_print_mod_list+0xa8>
 8005fda:	2111      	movs	r1, #17
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f7ff fb4b 	bl	8005678 <d_print_mod>
 8005fe2:	6836      	ldr	r6, [r6, #0]
 8005fe4:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 8005fe8:	2e00      	cmp	r6, #0
 8005fea:	d1db      	bne.n	8005fa4 <d_print_mod_list+0x14>
 8005fec:	b009      	add	sp, #36	@ 0x24
 8005fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff2:	6836      	ldr	r6, [r6, #0]
 8005ff4:	2e00      	cmp	r6, #0
 8005ff6:	d1d5      	bne.n	8005fa4 <d_print_mod_list+0x14>
 8005ff8:	e7f8      	b.n	8005fec <d_print_mod_list+0x5c>
 8005ffa:	3b50      	subs	r3, #80	@ 0x50
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d9f8      	bls.n	8005ff2 <d_print_mod_list+0x62>
 8006000:	68f3      	ldr	r3, [r6, #12]
 8006002:	f8d4 8110 	ldr.w	r8, [r4, #272]	@ 0x110
 8006006:	2101      	movs	r1, #1
 8006008:	60b1      	str	r1, [r6, #8]
 800600a:	f8c4 3110 	str.w	r3, [r4, #272]	@ 0x110
 800600e:	e7e4      	b.n	8005fda <d_print_mod_list+0x4a>
 8006010:	6833      	ldr	r3, [r6, #0]
 8006012:	2111      	movs	r1, #17
 8006014:	4620      	mov	r0, r4
 8006016:	f7ff fec5 	bl	8005da4 <d_print_function_type>
 800601a:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 800601e:	b009      	add	sp, #36	@ 0x24
 8006020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006024:	6833      	ldr	r3, [r6, #0]
 8006026:	2111      	movs	r1, #17
 8006028:	4620      	mov	r0, r4
 800602a:	f000 f911 	bl	8006250 <d_print_array_type>
 800602e:	f8c4 8110 	str.w	r8, [r4, #272]	@ 0x110
 8006032:	b009      	add	sp, #36	@ 0x24
 8006034:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006038:	2300      	movs	r3, #0
 800603a:	4645      	mov	r5, r8
 800603c:	f8df 8204 	ldr.w	r8, [pc, #516]	@ 8006244 <d_print_mod_list+0x2b4>
 8006040:	f8d4 7114 	ldr.w	r7, [r4, #276]	@ 0x114
 8006044:	68d2      	ldr	r2, [r2, #12]
 8006046:	f8c4 3114 	str.w	r3, [r4, #276]	@ 0x114
 800604a:	2111      	movs	r1, #17
 800604c:	4620      	mov	r0, r4
 800604e:	f7ff fae5 	bl	800561c <d_print_comp>
 8006052:	f108 0a02 	add.w	sl, r8, #2
 8006056:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800605a:	f8c4 7114 	str.w	r7, [r4, #276]	@ 0x114
 800605e:	e009      	b.n	8006074 <d_print_mod_list+0xe4>
 8006060:	46b8      	mov	r8, r7
 8006062:	1c59      	adds	r1, r3, #1
 8006064:	45c2      	cmp	sl, r8
 8006066:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800606a:	f804 9003 	strb.w	r9, [r4, r3]
 800606e:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 8006072:	d021      	beq.n	80060b8 <d_print_mod_list+0x128>
 8006074:	4647      	mov	r7, r8
 8006076:	29ff      	cmp	r1, #255	@ 0xff
 8006078:	f817 9b01 	ldrb.w	r9, [r7], #1
 800607c:	460b      	mov	r3, r1
 800607e:	d1ef      	bne.n	8006060 <d_print_mod_list+0xd0>
 8006080:	2300      	movs	r3, #0
 8006082:	f884 30ff 	strb.w	r3, [r4, #255]	@ 0xff
 8006086:	4620      	mov	r0, r4
 8006088:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 800608c:	4798      	blx	r3
 800608e:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006092:	f884 9000 	strb.w	r9, [r4]
 8006096:	3301      	adds	r3, #1
 8006098:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800609c:	4557      	cmp	r7, sl
 800609e:	f04f 0301 	mov.w	r3, #1
 80060a2:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 80060a6:	f108 0802 	add.w	r8, r8, #2
 80060aa:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80060ae:	d002      	beq.n	80060b6 <d_print_mod_list+0x126>
 80060b0:	f897 9000 	ldrb.w	r9, [r7]
 80060b4:	e7d5      	b.n	8006062 <d_print_mod_list+0xd2>
 80060b6:	4619      	mov	r1, r3
 80060b8:	6873      	ldr	r3, [r6, #4]
 80060ba:	691e      	ldr	r6, [r3, #16]
 80060bc:	7833      	ldrb	r3, [r6, #0]
 80060be:	2b48      	cmp	r3, #72	@ 0x48
 80060c0:	d017      	beq.n	80060f2 <d_print_mod_list+0x162>
 80060c2:	2b4e      	cmp	r3, #78	@ 0x4e
 80060c4:	f1a3 0250 	sub.w	r2, r3, #80	@ 0x50
 80060c8:	f1a3 011c 	sub.w	r1, r3, #28
 80060cc:	d00e      	beq.n	80060ec <d_print_mod_list+0x15c>
 80060ce:	d80b      	bhi.n	80060e8 <d_print_mod_list+0x158>
 80060d0:	2904      	cmp	r1, #4
 80060d2:	d90b      	bls.n	80060ec <d_print_mod_list+0x15c>
 80060d4:	4632      	mov	r2, r6
 80060d6:	2111      	movs	r1, #17
 80060d8:	4620      	mov	r0, r4
 80060da:	f7ff fa9f 	bl	800561c <d_print_comp>
 80060de:	f8c4 5110 	str.w	r5, [r4, #272]	@ 0x110
 80060e2:	b009      	add	sp, #36	@ 0x24
 80060e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060e8:	2a01      	cmp	r2, #1
 80060ea:	d8f3      	bhi.n	80060d4 <d_print_mod_list+0x144>
 80060ec:	68f6      	ldr	r6, [r6, #12]
 80060ee:	7833      	ldrb	r3, [r6, #0]
 80060f0:	e7e7      	b.n	80060c2 <d_print_mod_list+0x132>
 80060f2:	f8df 9154 	ldr.w	r9, [pc, #340]	@ 8006248 <d_print_mod_list+0x2b8>
 80060f6:	f04f 0a00 	mov.w	sl, #0
 80060fa:	f109 0b0d 	add.w	fp, r9, #13
 80060fe:	e009      	b.n	8006114 <d_print_mod_list+0x184>
 8006100:	46b9      	mov	r9, r7
 8006102:	1c59      	adds	r1, r3, #1
 8006104:	45cb      	cmp	fp, r9
 8006106:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800610a:	f804 8003 	strb.w	r8, [r4, r3]
 800610e:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8006112:	d01f      	beq.n	8006154 <d_print_mod_list+0x1c4>
 8006114:	464f      	mov	r7, r9
 8006116:	29ff      	cmp	r1, #255	@ 0xff
 8006118:	f817 8b01 	ldrb.w	r8, [r7], #1
 800611c:	460b      	mov	r3, r1
 800611e:	d1ef      	bne.n	8006100 <d_print_mod_list+0x170>
 8006120:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006124:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 8006128:	4620      	mov	r0, r4
 800612a:	4798      	blx	r3
 800612c:	2301      	movs	r3, #1
 800612e:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8006132:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006136:	f884 8000 	strb.w	r8, [r4]
 800613a:	3301      	adds	r3, #1
 800613c:	455f      	cmp	r7, fp
 800613e:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8006142:	f109 0902 	add.w	r9, r9, #2
 8006146:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800614a:	d003      	beq.n	8006154 <d_print_mod_list+0x1c4>
 800614c:	f897 8000 	ldrb.w	r8, [r7]
 8006150:	2301      	movs	r3, #1
 8006152:	e7d6      	b.n	8006102 <d_print_mod_list+0x172>
 8006154:	6932      	ldr	r2, [r6, #16]
 8006156:	493a      	ldr	r1, [pc, #232]	@ (8006240 <d_print_mod_list+0x2b0>)
 8006158:	3201      	adds	r2, #1
 800615a:	a801      	add	r0, sp, #4
 800615c:	f00d fd9a 	bl	8013c94 <siprintf>
 8006160:	a801      	add	r0, sp, #4
 8006162:	f000 fef5 	bl	8006f50 <strlen>
 8006166:	4683      	mov	fp, r0
 8006168:	2800      	cmp	r0, #0
 800616a:	d066      	beq.n	800623a <d_print_mod_list+0x2aa>
 800616c:	f10d 0804 	add.w	r8, sp, #4
 8006170:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006174:	44c3      	add	fp, r8
 8006176:	f04f 0a00 	mov.w	sl, #0
 800617a:	e009      	b.n	8006190 <d_print_mod_list+0x200>
 800617c:	46b8      	mov	r8, r7
 800617e:	1c59      	adds	r1, r3, #1
 8006180:	45c3      	cmp	fp, r8
 8006182:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8006186:	f804 9003 	strb.w	r9, [r4, r3]
 800618a:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 800618e:	d020      	beq.n	80061d2 <d_print_mod_list+0x242>
 8006190:	4647      	mov	r7, r8
 8006192:	29ff      	cmp	r1, #255	@ 0xff
 8006194:	f817 9b01 	ldrb.w	r9, [r7], #1
 8006198:	460b      	mov	r3, r1
 800619a:	d1ef      	bne.n	800617c <d_print_mod_list+0x1ec>
 800619c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80061a0:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 80061a4:	4620      	mov	r0, r4
 80061a6:	4798      	blx	r3
 80061a8:	2301      	movs	r3, #1
 80061aa:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80061ae:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80061b2:	f884 9000 	strb.w	r9, [r4]
 80061b6:	3301      	adds	r3, #1
 80061b8:	455f      	cmp	r7, fp
 80061ba:	f884 9104 	strb.w	r9, [r4, #260]	@ 0x104
 80061be:	f108 0802 	add.w	r8, r8, #2
 80061c2:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80061c6:	d003      	beq.n	80061d0 <d_print_mod_list+0x240>
 80061c8:	f897 9000 	ldrb.w	r9, [r7]
 80061cc:	2301      	movs	r3, #1
 80061ce:	e7d6      	b.n	800617e <d_print_mod_list+0x1ee>
 80061d0:	2101      	movs	r1, #1
 80061d2:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 800624c <d_print_mod_list+0x2bc>
 80061d6:	f04f 0a00 	mov.w	sl, #0
 80061da:	f109 0b03 	add.w	fp, r9, #3
 80061de:	e00a      	b.n	80061f6 <d_print_mod_list+0x266>
 80061e0:	46b9      	mov	r9, r7
 80061e2:	1c59      	adds	r1, r3, #1
 80061e4:	45cb      	cmp	fp, r9
 80061e6:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80061ea:	f804 8003 	strb.w	r8, [r4, r3]
 80061ee:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 80061f2:	f43f af7b 	beq.w	80060ec <d_print_mod_list+0x15c>
 80061f6:	464f      	mov	r7, r9
 80061f8:	29ff      	cmp	r1, #255	@ 0xff
 80061fa:	f817 8b01 	ldrb.w	r8, [r7], #1
 80061fe:	460b      	mov	r3, r1
 8006200:	d1ee      	bne.n	80061e0 <d_print_mod_list+0x250>
 8006202:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006206:	f884 a0ff 	strb.w	sl, [r4, #255]	@ 0xff
 800620a:	4620      	mov	r0, r4
 800620c:	4798      	blx	r3
 800620e:	2301      	movs	r3, #1
 8006210:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8006214:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006218:	f884 8000 	strb.w	r8, [r4]
 800621c:	3301      	adds	r3, #1
 800621e:	455f      	cmp	r7, fp
 8006220:	f884 8104 	strb.w	r8, [r4, #260]	@ 0x104
 8006224:	f109 0902 	add.w	r9, r9, #2
 8006228:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 800622c:	f43f af5e 	beq.w	80060ec <d_print_mod_list+0x15c>
 8006230:	f897 8000 	ldrb.w	r8, [r7]
 8006234:	2301      	movs	r3, #1
 8006236:	e7d4      	b.n	80061e2 <d_print_mod_list+0x252>
 8006238:	4770      	bx	lr
 800623a:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800623e:	e7c8      	b.n	80061d2 <d_print_mod_list+0x242>
 8006240:	08016f5c 	.word	0x08016f5c
 8006244:	08016fd0 	.word	0x08016fd0
 8006248:	08016fd4 	.word	0x08016fd4
 800624c:	08016fe4 	.word	0x08016fe4

08006250 <d_print_array_type>:
 8006250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006254:	4604      	mov	r4, r0
 8006256:	b083      	sub	sp, #12
 8006258:	4617      	mov	r7, r2
 800625a:	b3a3      	cbz	r3, 80062c6 <d_print_array_type+0x76>
 800625c:	461e      	mov	r6, r3
 800625e:	e001      	b.n	8006264 <d_print_array_type+0x14>
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	b35b      	cbz	r3, 80062bc <d_print_array_type+0x6c>
 8006264:	689d      	ldr	r5, [r3, #8]
 8006266:	2d00      	cmp	r5, #0
 8006268:	d1fa      	bne.n	8006260 <d_print_array_type+0x10>
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006270:	d15f      	bne.n	8006332 <d_print_array_type+0xe2>
 8006272:	2111      	movs	r1, #17
 8006274:	462b      	mov	r3, r5
 8006276:	4632      	mov	r2, r6
 8006278:	4620      	mov	r0, r4
 800627a:	f7ff fe89 	bl	8005f90 <d_print_mod_list>
 800627e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006282:	29ff      	cmp	r1, #255	@ 0xff
 8006284:	d02c      	beq.n	80062e0 <d_print_array_type+0x90>
 8006286:	225b      	movs	r2, #91	@ 0x5b
 8006288:	1c4b      	adds	r3, r1, #1
 800628a:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800628e:	5462      	strb	r2, [r4, r1]
 8006290:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8006294:	68fa      	ldr	r2, [r7, #12]
 8006296:	b12a      	cbz	r2, 80062a4 <d_print_array_type+0x54>
 8006298:	2111      	movs	r1, #17
 800629a:	4620      	mov	r0, r4
 800629c:	f7ff f9be 	bl	800561c <d_print_comp>
 80062a0:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 80062a4:	2bff      	cmp	r3, #255	@ 0xff
 80062a6:	d034      	beq.n	8006312 <d_print_array_type+0xc2>
 80062a8:	1c59      	adds	r1, r3, #1
 80062aa:	225d      	movs	r2, #93	@ 0x5d
 80062ac:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80062b0:	54e2      	strb	r2, [r4, r3]
 80062b2:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80062b6:	b003      	add	sp, #12
 80062b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062bc:	4632      	mov	r2, r6
 80062be:	2111      	movs	r1, #17
 80062c0:	4620      	mov	r0, r4
 80062c2:	f7ff fe65 	bl	8005f90 <d_print_mod_list>
 80062c6:	f8d4 3100 	ldr.w	r3, [r4, #256]	@ 0x100
 80062ca:	2bff      	cmp	r3, #255	@ 0xff
 80062cc:	d07a      	beq.n	80063c4 <d_print_array_type+0x174>
 80062ce:	1c59      	adds	r1, r3, #1
 80062d0:	2220      	movs	r2, #32
 80062d2:	29ff      	cmp	r1, #255	@ 0xff
 80062d4:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 80062d8:	54e2      	strb	r2, [r4, r3]
 80062da:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80062de:	d1d2      	bne.n	8006286 <d_print_array_type+0x36>
 80062e0:	2200      	movs	r2, #0
 80062e2:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80062e6:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 80062ea:	4620      	mov	r0, r4
 80062ec:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80062f0:	4798      	blx	r3
 80062f2:	225b      	movs	r2, #91	@ 0x5b
 80062f4:	f8d4 1128 	ldr.w	r1, [r4, #296]	@ 0x128
 80062f8:	7022      	strb	r2, [r4, #0]
 80062fa:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	2301      	movs	r3, #1
 8006302:	4419      	add	r1, r3
 8006304:	f8c4 1128 	str.w	r1, [r4, #296]	@ 0x128
 8006308:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800630c:	2a00      	cmp	r2, #0
 800630e:	d1c3      	bne.n	8006298 <d_print_array_type+0x48>
 8006310:	e7ca      	b.n	80062a8 <d_print_array_type+0x58>
 8006312:	2500      	movs	r5, #0
 8006314:	4619      	mov	r1, r3
 8006316:	e9d4 6242 	ldrd	r6, r2, [r4, #264]	@ 0x108
 800631a:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 800631e:	4620      	mov	r0, r4
 8006320:	47b0      	blx	r6
 8006322:	f8d4 2128 	ldr.w	r2, [r4, #296]	@ 0x128
 8006326:	2101      	movs	r1, #1
 8006328:	440a      	add	r2, r1
 800632a:	462b      	mov	r3, r5
 800632c:	f8c4 2128 	str.w	r2, [r4, #296]	@ 0x128
 8006330:	e7bb      	b.n	80062aa <d_print_array_type+0x5a>
 8006332:	f8df 90f0 	ldr.w	r9, [pc, #240]	@ 8006424 <d_print_array_type+0x1d4>
 8006336:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 800633a:	9601      	str	r6, [sp, #4]
 800633c:	f109 0b02 	add.w	fp, r9, #2
 8006340:	4626      	mov	r6, r4
 8006342:	f04f 0a01 	mov.w	sl, #1
 8006346:	464c      	mov	r4, r9
 8006348:	46a9      	mov	r9, r5
 800634a:	e008      	b.n	800635e <d_print_array_type+0x10e>
 800634c:	4644      	mov	r4, r8
 800634e:	1c59      	adds	r1, r3, #1
 8006350:	45a3      	cmp	fp, r4
 8006352:	f8c6 1100 	str.w	r1, [r6, #256]	@ 0x100
 8006356:	54f5      	strb	r5, [r6, r3]
 8006358:	f886 5104 	strb.w	r5, [r6, #260]	@ 0x104
 800635c:	d01d      	beq.n	800639a <d_print_array_type+0x14a>
 800635e:	46a0      	mov	r8, r4
 8006360:	29ff      	cmp	r1, #255	@ 0xff
 8006362:	f818 5b01 	ldrb.w	r5, [r8], #1
 8006366:	460b      	mov	r3, r1
 8006368:	d1f0      	bne.n	800634c <d_print_array_type+0xfc>
 800636a:	e9d6 3242 	ldrd	r3, r2, [r6, #264]	@ 0x108
 800636e:	f886 90ff 	strb.w	r9, [r6, #255]	@ 0xff
 8006372:	4630      	mov	r0, r6
 8006374:	4798      	blx	r3
 8006376:	f8d6 3128 	ldr.w	r3, [r6, #296]	@ 0x128
 800637a:	7035      	strb	r5, [r6, #0]
 800637c:	3301      	adds	r3, #1
 800637e:	45c3      	cmp	fp, r8
 8006380:	f886 5104 	strb.w	r5, [r6, #260]	@ 0x104
 8006384:	f8c6 a100 	str.w	sl, [r6, #256]	@ 0x100
 8006388:	f104 0402 	add.w	r4, r4, #2
 800638c:	f8c6 3128 	str.w	r3, [r6, #296]	@ 0x128
 8006390:	d003      	beq.n	800639a <d_print_array_type+0x14a>
 8006392:	f898 5000 	ldrb.w	r5, [r8]
 8006396:	2301      	movs	r3, #1
 8006398:	e7d9      	b.n	800634e <d_print_array_type+0xfe>
 800639a:	4634      	mov	r4, r6
 800639c:	9e01      	ldr	r6, [sp, #4]
 800639e:	2111      	movs	r1, #17
 80063a0:	2300      	movs	r3, #0
 80063a2:	4632      	mov	r2, r6
 80063a4:	4620      	mov	r0, r4
 80063a6:	f7ff fdf3 	bl	8005f90 <d_print_mod_list>
 80063aa:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80063ae:	29ff      	cmp	r1, #255	@ 0xff
 80063b0:	d025      	beq.n	80063fe <d_print_array_type+0x1ae>
 80063b2:	1c4b      	adds	r3, r1, #1
 80063b4:	2229      	movs	r2, #41	@ 0x29
 80063b6:	2bff      	cmp	r3, #255	@ 0xff
 80063b8:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80063bc:	5462      	strb	r2, [r4, r1]
 80063be:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80063c2:	d184      	bne.n	80062ce <d_print_array_type+0x7e>
 80063c4:	2200      	movs	r2, #0
 80063c6:	4619      	mov	r1, r3
 80063c8:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 80063cc:	f8d4 5108 	ldr.w	r5, [r4, #264]	@ 0x108
 80063d0:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80063d4:	4620      	mov	r0, r4
 80063d6:	47a8      	blx	r5
 80063d8:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80063dc:	225b      	movs	r2, #91	@ 0x5b
 80063de:	f645 3120 	movw	r1, #23328	@ 0x5b20
 80063e2:	8021      	strh	r1, [r4, #0]
 80063e4:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	3301      	adds	r3, #1
 80063ec:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80063f0:	2302      	movs	r3, #2
 80063f2:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 80063f6:	2a00      	cmp	r2, #0
 80063f8:	f47f af4e 	bne.w	8006298 <d_print_array_type+0x48>
 80063fc:	e754      	b.n	80062a8 <d_print_array_type+0x58>
 80063fe:	2200      	movs	r2, #0
 8006400:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8006404:	f884 20ff 	strb.w	r2, [r4, #255]	@ 0xff
 8006408:	4620      	mov	r0, r4
 800640a:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 800640e:	4798      	blx	r3
 8006410:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006414:	f242 0229 	movw	r2, #8233	@ 0x2029
 8006418:	3301      	adds	r3, #1
 800641a:	2102      	movs	r1, #2
 800641c:	8022      	strh	r2, [r4, #0]
 800641e:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006422:	e730      	b.n	8006286 <d_print_array_type+0x36>
 8006424:	080171e0 	.word	0x080171e0

08006428 <d_print_expr_op>:
 8006428:	7811      	ldrb	r1, [r2, #0]
 800642a:	2932      	cmp	r1, #50	@ 0x32
 800642c:	d002      	beq.n	8006434 <d_print_expr_op+0xc>
 800642e:	2111      	movs	r1, #17
 8006430:	f7ff b8f4 	b.w	800561c <d_print_comp>
 8006434:	68d3      	ldr	r3, [r2, #12]
 8006436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643a:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 800643e:	b37f      	cbz	r7, 80064a0 <d_print_expr_op+0x78>
 8006440:	442f      	add	r7, r5
 8006442:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8006446:	4604      	mov	r4, r0
 8006448:	3d01      	subs	r5, #1
 800644a:	3f01      	subs	r7, #1
 800644c:	f04f 0900 	mov.w	r9, #0
 8006450:	f04f 0801 	mov.w	r8, #1
 8006454:	e009      	b.n	800646a <d_print_expr_op+0x42>
 8006456:	460b      	mov	r3, r1
 8006458:	4655      	mov	r5, sl
 800645a:	1c59      	adds	r1, r3, #1
 800645c:	42af      	cmp	r7, r5
 800645e:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8006462:	54e6      	strb	r6, [r4, r3]
 8006464:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8006468:	d01a      	beq.n	80064a0 <d_print_expr_op+0x78>
 800646a:	29ff      	cmp	r1, #255	@ 0xff
 800646c:	786e      	ldrb	r6, [r5, #1]
 800646e:	f105 0a01 	add.w	sl, r5, #1
 8006472:	d1f0      	bne.n	8006456 <d_print_expr_op+0x2e>
 8006474:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006478:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 800647c:	4620      	mov	r0, r4
 800647e:	4798      	blx	r3
 8006480:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006484:	f8c4 8100 	str.w	r8, [r4, #256]	@ 0x100
 8006488:	3301      	adds	r3, #1
 800648a:	45ba      	cmp	sl, r7
 800648c:	7026      	strb	r6, [r4, #0]
 800648e:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8006492:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006496:	d003      	beq.n	80064a0 <d_print_expr_op+0x78>
 8006498:	f815 6f02 	ldrb.w	r6, [r5, #2]!
 800649c:	2301      	movs	r3, #1
 800649e:	e7dc      	b.n	800645a <d_print_expr_op+0x32>
 80064a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080064a4 <d_demangle_callback.constprop.0>:
 80064a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a8:	b0e9      	sub	sp, #420	@ 0x1a4
 80064aa:	7803      	ldrb	r3, [r0, #0]
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	2b5f      	cmp	r3, #95	@ 0x5f
 80064b0:	4605      	mov	r5, r0
 80064b2:	4689      	mov	r9, r1
 80064b4:	607a      	str	r2, [r7, #4]
 80064b6:	f000 8130 	beq.w	800671a <d_demangle_callback.constprop.0+0x276>
 80064ba:	499f      	ldr	r1, [pc, #636]	@ (8006738 <d_demangle_callback.constprop.0+0x294>)
 80064bc:	2208      	movs	r2, #8
 80064be:	4628      	mov	r0, r5
 80064c0:	f00d fffd 	bl	80144be <strncmp>
 80064c4:	4603      	mov	r3, r0
 80064c6:	2800      	cmp	r0, #0
 80064c8:	f040 8083 	bne.w	80065d2 <d_demangle_callback.constprop.0+0x12e>
 80064cc:	7a2a      	ldrb	r2, [r5, #8]
 80064ce:	2a2e      	cmp	r2, #46	@ 0x2e
 80064d0:	d078      	beq.n	80065c4 <d_demangle_callback.constprop.0+0x120>
 80064d2:	2a5f      	cmp	r2, #95	@ 0x5f
 80064d4:	d076      	beq.n	80065c4 <d_demangle_callback.constprop.0+0x120>
 80064d6:	2a24      	cmp	r2, #36	@ 0x24
 80064d8:	d074      	beq.n	80065c4 <d_demangle_callback.constprop.0+0x120>
 80064da:	469b      	mov	fp, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f04f 0301 	mov.w	r3, #1
 80064e2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80064e4:	bf14      	ite	ne
 80064e6:	2345      	movne	r3, #69	@ 0x45
 80064e8:	2346      	moveq	r3, #70	@ 0x46
 80064ea:	60bb      	str	r3, [r7, #8]
 80064ec:	f1ab 0302 	sub.w	r3, fp, #2
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	f04f 0a11 	mov.w	sl, #17
 80064f8:	f8c7 9000 	str.w	r9, [r7]
 80064fc:	4628      	mov	r0, r5
 80064fe:	f000 fd27 	bl	8006f50 <strlen>
 8006502:	0046      	lsls	r6, r0, #1
 8006504:	2100      	movs	r1, #0
 8006506:	182b      	adds	r3, r5, r0
 8006508:	f5b6 6f00 	cmp.w	r6, #2048	@ 0x800
 800650c:	e9c7 5304 	strd	r5, r3, [r7, #16]
 8006510:	e9c7 a506 	strd	sl, r5, [r7, #24]
 8006514:	e9c7 1609 	strd	r1, r6, [r7, #36]	@ 0x24
 8006518:	e9c7 100c 	strd	r1, r0, [r7, #48]	@ 0x30
 800651c:	e9c7 110e 	strd	r1, r1, [r7, #56]	@ 0x38
 8006520:	e9c7 1110 	strd	r1, r1, [r7, #64]	@ 0x40
 8006524:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8006526:	f200 8100 	bhi.w	800672a <d_demangle_callback.constprop.0+0x286>
 800652a:	46e8      	mov	r8, sp
 800652c:	0083      	lsls	r3, r0, #2
 800652e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006532:	eba8 02c0 	sub.w	r2, r8, r0, lsl #3
 8006536:	3307      	adds	r3, #7
 8006538:	4695      	mov	sp, r2
 800653a:	f023 0307 	bic.w	r3, r3, #7
 800653e:	46e9      	mov	r9, sp
 8006540:	f1bb 0f01 	cmp.w	fp, #1
 8006544:	ebad 0d03 	sub.w	sp, sp, r3
 8006548:	f8c7 d02c 	str.w	sp, [r7, #44]	@ 0x2c
 800654c:	f8c7 9020 	str.w	r9, [r7, #32]
 8006550:	d049      	beq.n	80065e6 <d_demangle_callback.constprop.0+0x142>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d83e      	bhi.n	80065d6 <d_demangle_callback.constprop.0+0x132>
 8006558:	7aeb      	ldrb	r3, [r5, #11]
 800655a:	f105 040b 	add.w	r4, r5, #11
 800655e:	2b5f      	cmp	r3, #95	@ 0x5f
 8006560:	61fc      	str	r4, [r7, #28]
 8006562:	d103      	bne.n	800656c <d_demangle_callback.constprop.0+0xc8>
 8006564:	7b2b      	ldrb	r3, [r5, #12]
 8006566:	2b5a      	cmp	r3, #90	@ 0x5a
 8006568:	f000 80b1 	beq.w	80066ce <d_demangle_callback.constprop.0+0x22a>
 800656c:	4620      	mov	r0, r4
 800656e:	f000 fcef 	bl	8006f50 <strlen>
 8006572:	2e00      	cmp	r6, #0
 8006574:	f000 80c7 	beq.w	8006706 <d_demangle_callback.constprop.0+0x262>
 8006578:	2300      	movs	r3, #0
 800657a:	2201      	movs	r2, #1
 800657c:	e9c9 3301 	strd	r3, r3, [r9, #4]
 8006580:	627a      	str	r2, [r7, #36]	@ 0x24
 8006582:	2800      	cmp	r0, #0
 8006584:	f000 80bf 	beq.w	8006706 <d_demangle_callback.constprop.0+0x262>
 8006588:	e9c9 4003 	strd	r4, r0, [r9, #12]
 800658c:	f889 3000 	strb.w	r3, [r9]
 8006590:	2300      	movs	r3, #0
 8006592:	68b9      	ldr	r1, [r7, #8]
 8006594:	464a      	mov	r2, r9
 8006596:	f107 0010 	add.w	r0, r7, #16
 800659a:	f7f9 fe29 	bl	80001f0 <d_make_comp>
 800659e:	4606      	mov	r6, r0
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 fcd5 	bl	8006f50 <strlen>
 80065a6:	1823      	adds	r3, r4, r0
 80065a8:	61fb      	str	r3, [r7, #28]
 80065aa:	5c23      	ldrb	r3, [r4, r0]
 80065ac:	b913      	cbnz	r3, 80065b4 <d_demangle_callback.constprop.0+0x110>
 80065ae:	2e00      	cmp	r6, #0
 80065b0:	f040 80c4 	bne.w	800673c <d_demangle_callback.constprop.0+0x298>
 80065b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065b6:	3301      	adds	r3, #1
 80065b8:	f040 80a8 	bne.w	800670c <d_demangle_callback.constprop.0+0x268>
 80065bc:	2300      	movs	r3, #0
 80065be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065c0:	46c5      	mov	sp, r8
 80065c2:	e79b      	b.n	80064fc <d_demangle_callback.constprop.0+0x58>
 80065c4:	7a6b      	ldrb	r3, [r5, #9]
 80065c6:	2b44      	cmp	r3, #68	@ 0x44
 80065c8:	f000 811f 	beq.w	800680a <d_demangle_callback.constprop.0+0x366>
 80065cc:	2b49      	cmp	r3, #73	@ 0x49
 80065ce:	f000 8111 	beq.w	80067f4 <d_demangle_callback.constprop.0+0x350>
 80065d2:	2300      	movs	r3, #0
 80065d4:	e781      	b.n	80064da <d_demangle_callback.constprop.0+0x36>
 80065d6:	f107 0010 	add.w	r0, r7, #16
 80065da:	f7fa faa3 	bl	8000b24 <d_type>
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	4606      	mov	r6, r0
 80065e2:	781b      	ldrb	r3, [r3, #0]
 80065e4:	e7e2      	b.n	80065ac <d_demangle_callback.constprop.0+0x108>
 80065e6:	782b      	ldrb	r3, [r5, #0]
 80065e8:	2b5f      	cmp	r3, #95	@ 0x5f
 80065ea:	d1e3      	bne.n	80065b4 <d_demangle_callback.constprop.0+0x110>
 80065ec:	786b      	ldrb	r3, [r5, #1]
 80065ee:	1c6a      	adds	r2, r5, #1
 80065f0:	2b5a      	cmp	r3, #90	@ 0x5a
 80065f2:	61fa      	str	r2, [r7, #28]
 80065f4:	d1de      	bne.n	80065b4 <d_demangle_callback.constprop.0+0x110>
 80065f6:	78ab      	ldrb	r3, [r5, #2]
 80065f8:	1caa      	adds	r2, r5, #2
 80065fa:	2b47      	cmp	r3, #71	@ 0x47
 80065fc:	61fa      	str	r2, [r7, #28]
 80065fe:	d07a      	beq.n	80066f6 <d_demangle_callback.constprop.0+0x252>
 8006600:	2b54      	cmp	r3, #84	@ 0x54
 8006602:	d078      	beq.n	80066f6 <d_demangle_callback.constprop.0+0x252>
 8006604:	4659      	mov	r1, fp
 8006606:	f107 0010 	add.w	r0, r7, #16
 800660a:	f7fb fe9d 	bl	8002348 <d_encoding.part.0>
 800660e:	4606      	mov	r6, r0
 8006610:	e9d7 2106 	ldrd	r2, r1, [r7, #24]
 8006614:	07d2      	lsls	r2, r2, #31
 8006616:	780b      	ldrb	r3, [r1, #0]
 8006618:	d5c8      	bpl.n	80065ac <d_demangle_callback.constprop.0+0x108>
 800661a:	2b2e      	cmp	r3, #46	@ 0x2e
 800661c:	d1c6      	bne.n	80065ac <d_demangle_callback.constprop.0+0x108>
 800661e:	f04f 0900 	mov.w	r9, #0
 8006622:	4632      	mov	r2, r6
 8006624:	784b      	ldrb	r3, [r1, #1]
 8006626:	f1a3 0061 	sub.w	r0, r3, #97	@ 0x61
 800662a:	2819      	cmp	r0, #25
 800662c:	d905      	bls.n	800663a <d_demangle_callback.constprop.0+0x196>
 800662e:	2b5f      	cmp	r3, #95	@ 0x5f
 8006630:	d003      	beq.n	800663a <d_demangle_callback.constprop.0+0x196>
 8006632:	3b30      	subs	r3, #48	@ 0x30
 8006634:	2b09      	cmp	r3, #9
 8006636:	f200 80f1 	bhi.w	800681c <d_demangle_callback.constprop.0+0x378>
 800663a:	1c88      	adds	r0, r1, #2
 800663c:	7803      	ldrb	r3, [r0, #0]
 800663e:	f1a3 0661 	sub.w	r6, r3, #97	@ 0x61
 8006642:	2e19      	cmp	r6, #25
 8006644:	4604      	mov	r4, r0
 8006646:	f1a3 0c30 	sub.w	ip, r3, #48	@ 0x30
 800664a:	f100 0001 	add.w	r0, r0, #1
 800664e:	d9f5      	bls.n	800663c <d_demangle_callback.constprop.0+0x198>
 8006650:	f1bc 0f09 	cmp.w	ip, #9
 8006654:	d9f2      	bls.n	800663c <d_demangle_callback.constprop.0+0x198>
 8006656:	2b5f      	cmp	r3, #95	@ 0x5f
 8006658:	d0f0      	beq.n	800663c <d_demangle_callback.constprop.0+0x198>
 800665a:	2b2e      	cmp	r3, #46	@ 0x2e
 800665c:	d112      	bne.n	8006684 <d_demangle_callback.constprop.0+0x1e0>
 800665e:	7863      	ldrb	r3, [r4, #1]
 8006660:	3b30      	subs	r3, #48	@ 0x30
 8006662:	2b09      	cmp	r3, #9
 8006664:	d80e      	bhi.n	8006684 <d_demangle_callback.constprop.0+0x1e0>
 8006666:	78a3      	ldrb	r3, [r4, #2]
 8006668:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800666c:	2809      	cmp	r0, #9
 800666e:	f104 0402 	add.w	r4, r4, #2
 8006672:	d8f2      	bhi.n	800665a <d_demangle_callback.constprop.0+0x1b6>
 8006674:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006678:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800667c:	2809      	cmp	r0, #9
 800667e:	d9f9      	bls.n	8006674 <d_demangle_callback.constprop.0+0x1d0>
 8006680:	2b2e      	cmp	r3, #46	@ 0x2e
 8006682:	d0ec      	beq.n	800665e <d_demangle_callback.constprop.0+0x1ba>
 8006684:	e9d7 0309 	ldrd	r0, r3, [r7, #36]	@ 0x24
 8006688:	4298      	cmp	r0, r3
 800668a:	61fc      	str	r4, [r7, #28]
 800668c:	eba4 0601 	sub.w	r6, r4, r1
 8006690:	da37      	bge.n	8006702 <d_demangle_callback.constprop.0+0x25e>
 8006692:	f8d7 c020 	ldr.w	ip, [r7, #32]
 8006696:	eb00 0e80 	add.w	lr, r0, r0, lsl #2
 800669a:	eb0c 038e 	add.w	r3, ip, lr, lsl #2
 800669e:	3001      	adds	r0, #1
 80066a0:	2e00      	cmp	r6, #0
 80066a2:	e9c3 9901 	strd	r9, r9, [r3, #4]
 80066a6:	6278      	str	r0, [r7, #36]	@ 0x24
 80066a8:	dd2b      	ble.n	8006702 <d_demangle_callback.constprop.0+0x25e>
 80066aa:	e9c3 9901 	strd	r9, r9, [r3, #4]
 80066ae:	f80c 902e 	strb.w	r9, [ip, lr, lsl #2]
 80066b2:	e9c3 1603 	strd	r1, r6, [r3, #12]
 80066b6:	214f      	movs	r1, #79	@ 0x4f
 80066b8:	f107 0010 	add.w	r0, r7, #16
 80066bc:	f7f9 fd98 	bl	80001f0 <d_make_comp>
 80066c0:	7823      	ldrb	r3, [r4, #0]
 80066c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80066c4:	4602      	mov	r2, r0
 80066c6:	f040 809e 	bne.w	8006806 <d_demangle_callback.constprop.0+0x362>
 80066ca:	4621      	mov	r1, r4
 80066cc:	e7aa      	b.n	8006624 <d_demangle_callback.constprop.0+0x180>
 80066ce:	7b6b      	ldrb	r3, [r5, #13]
 80066d0:	f105 020d 	add.w	r2, r5, #13
 80066d4:	2b47      	cmp	r3, #71	@ 0x47
 80066d6:	61fa      	str	r2, [r7, #28]
 80066d8:	f107 0010 	add.w	r0, r7, #16
 80066dc:	d001      	beq.n	80066e2 <d_demangle_callback.constprop.0+0x23e>
 80066de:	2b54      	cmp	r3, #84	@ 0x54
 80066e0:	d104      	bne.n	80066ec <d_demangle_callback.constprop.0+0x248>
 80066e2:	f7fb feb1 	bl	8002448 <d_special_name>
 80066e6:	69fc      	ldr	r4, [r7, #28]
 80066e8:	4681      	mov	r9, r0
 80066ea:	e751      	b.n	8006590 <d_demangle_callback.constprop.0+0xec>
 80066ec:	f7fb fe2c 	bl	8002348 <d_encoding.part.0>
 80066f0:	69fc      	ldr	r4, [r7, #28]
 80066f2:	4681      	mov	r9, r0
 80066f4:	e74c      	b.n	8006590 <d_demangle_callback.constprop.0+0xec>
 80066f6:	f107 0010 	add.w	r0, r7, #16
 80066fa:	f7fb fea5 	bl	8002448 <d_special_name>
 80066fe:	4606      	mov	r6, r0
 8006700:	e786      	b.n	8006610 <d_demangle_callback.constprop.0+0x16c>
 8006702:	2300      	movs	r3, #0
 8006704:	e7d7      	b.n	80066b6 <d_demangle_callback.constprop.0+0x212>
 8006706:	f04f 0900 	mov.w	r9, #0
 800670a:	e741      	b.n	8006590 <d_demangle_callback.constprop.0+0xec>
 800670c:	2000      	movs	r0, #0
 800670e:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 8006712:	46c5      	mov	sp, r8
 8006714:	46bd      	mov	sp, r7
 8006716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671a:	7843      	ldrb	r3, [r0, #1]
 800671c:	2b5a      	cmp	r3, #90	@ 0x5a
 800671e:	f47f aecc 	bne.w	80064ba <d_demangle_callback.constprop.0+0x16>
 8006722:	2300      	movs	r3, #0
 8006724:	f04f 0b01 	mov.w	fp, #1
 8006728:	e6d8      	b.n	80064dc <d_demangle_callback.constprop.0+0x38>
 800672a:	4608      	mov	r0, r1
 800672c:	f507 77d2 	add.w	r7, r7, #420	@ 0x1a4
 8006730:	46bd      	mov	sp, r7
 8006732:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006736:	bf00      	nop
 8006738:	08016f60 	.word	0x08016f60
 800673c:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 8006740:	2000      	movs	r0, #0
 8006742:	2100      	movs	r1, #0
 8006744:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	f8d7 9000 	ldr.w	r9, [r7]
 800674e:	f8c4 210c 	str.w	r2, [r4, #268]	@ 0x10c
 8006752:	4631      	mov	r1, r6
 8006754:	4620      	mov	r0, r4
 8006756:	e9c7 3361 	strd	r3, r3, [r7, #388]	@ 0x184
 800675a:	e9c4 3344 	strd	r3, r3, [r4, #272]	@ 0x110
 800675e:	e9c4 3349 	strd	r3, r3, [r4, #292]	@ 0x124
 8006762:	e9c4 3346 	strd	r3, r3, [r4, #280]	@ 0x118
 8006766:	60fb      	str	r3, [r7, #12]
 8006768:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 800676c:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8006770:	f8c4 3120 	str.w	r3, [r4, #288]	@ 0x120
 8006774:	f8c4 312c 	str.w	r3, [r4, #300]	@ 0x12c
 8006778:	f8c4 9108 	str.w	r9, [r4, #264]	@ 0x108
 800677c:	f7f9 fe38 	bl	80003f0 <d_count_templates_scopes>
 8006780:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 800678a:	da01      	bge.n	8006790 <d_demangle_callback.constprop.0+0x2ec>
 800678c:	f8c4 311c 	str.w	r3, [r4, #284]	@ 0x11c
 8006790:	f8d4 1138 	ldr.w	r1, [r4, #312]	@ 0x138
 8006794:	f8d4 3144 	ldr.w	r3, [r4, #324]	@ 0x144
 8006798:	2901      	cmp	r1, #1
 800679a:	fb01 f303 	mul.w	r3, r1, r3
 800679e:	4632      	mov	r2, r6
 80067a0:	bfb8      	it	lt
 80067a2:	2101      	movlt	r1, #1
 80067a4:	466e      	mov	r6, sp
 80067a6:	eba6 01c1 	sub.w	r1, r6, r1, lsl #3
 80067aa:	468d      	mov	sp, r1
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	f8c4 3144 	str.w	r3, [r4, #324]	@ 0x144
 80067b2:	4668      	mov	r0, sp
 80067b4:	bfb8      	it	lt
 80067b6:	2301      	movlt	r3, #1
 80067b8:	eba0 03c3 	sub.w	r3, r0, r3, lsl #3
 80067bc:	469d      	mov	sp, r3
 80067be:	2500      	movs	r5, #0
 80067c0:	f8c4 1130 	str.w	r1, [r4, #304]	@ 0x130
 80067c4:	4620      	mov	r0, r4
 80067c6:	2111      	movs	r1, #17
 80067c8:	f8c4 d13c 	str.w	sp, [r4, #316]	@ 0x13c
 80067cc:	f8c4 5148 	str.w	r5, [r4, #328]	@ 0x148
 80067d0:	f7fe ff24 	bl	800561c <d_print_comp>
 80067d4:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 80067d8:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 80067dc:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 80067e0:	46b5      	mov	sp, r6
 80067e2:	4620      	mov	r0, r4
 80067e4:	5465      	strb	r5, [r4, r1]
 80067e6:	4798      	blx	r3
 80067e8:	f8d4 0118 	ldr.w	r0, [r4, #280]	@ 0x118
 80067ec:	fab0 f080 	clz	r0, r0
 80067f0:	0940      	lsrs	r0, r0, #5
 80067f2:	e78c      	b.n	800670e <d_demangle_callback.constprop.0+0x26a>
 80067f4:	7aab      	ldrb	r3, [r5, #10]
 80067f6:	f1a3 035f 	sub.w	r3, r3, #95	@ 0x5f
 80067fa:	fab3 f383 	clz	r3, r3
 80067fe:	095b      	lsrs	r3, r3, #5
 8006800:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 8006804:	e66a      	b.n	80064dc <d_demangle_callback.constprop.0+0x38>
 8006806:	4606      	mov	r6, r0
 8006808:	e6d0      	b.n	80065ac <d_demangle_callback.constprop.0+0x108>
 800680a:	7aab      	ldrb	r3, [r5, #10]
 800680c:	2b5f      	cmp	r3, #95	@ 0x5f
 800680e:	f04f 0300 	mov.w	r3, #0
 8006812:	f47f ae62 	bne.w	80064da <d_demangle_callback.constprop.0+0x36>
 8006816:	f04f 0b03 	mov.w	fp, #3
 800681a:	e65f      	b.n	80064dc <d_demangle_callback.constprop.0+0x38>
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	4616      	mov	r6, r2
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	e6c3      	b.n	80065ac <d_demangle_callback.constprop.0+0x108>

08006824 <d_print_subexpr>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	7813      	ldrb	r3, [r2, #0]
 8006828:	2b01      	cmp	r3, #1
 800682a:	b082      	sub	sp, #8
 800682c:	4615      	mov	r5, r2
 800682e:	4604      	mov	r4, r0
 8006830:	d903      	bls.n	800683a <d_print_subexpr+0x16>
 8006832:	2b31      	cmp	r3, #49	@ 0x31
 8006834:	d001      	beq.n	800683a <d_print_subexpr+0x16>
 8006836:	2b06      	cmp	r3, #6
 8006838:	d136      	bne.n	80068a8 <d_print_subexpr+0x84>
 800683a:	686b      	ldr	r3, [r5, #4]
 800683c:	2b01      	cmp	r3, #1
 800683e:	dc2e      	bgt.n	800689e <d_print_subexpr+0x7a>
 8006840:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8006844:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006848:	dc29      	bgt.n	800689e <d_print_subexpr+0x7a>
 800684a:	2601      	movs	r6, #1
 800684c:	3301      	adds	r3, #1
 800684e:	3201      	adds	r2, #1
 8006850:	606b      	str	r3, [r5, #4]
 8006852:	2111      	movs	r1, #17
 8006854:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 8006858:	f8c4 211c 	str.w	r2, [r4, #284]	@ 0x11c
 800685c:	f8c4 d12c 	str.w	sp, [r4, #300]	@ 0x12c
 8006860:	462a      	mov	r2, r5
 8006862:	4620      	mov	r0, r4
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	9500      	str	r5, [sp, #0]
 8006868:	f7fc f988 	bl	8002b7c <d_print_comp_inner>
 800686c:	686a      	ldr	r2, [r5, #4]
 800686e:	f8d4 311c 	ldr.w	r3, [r4, #284]	@ 0x11c
 8006872:	9901      	ldr	r1, [sp, #4]
 8006874:	f8c4 112c 	str.w	r1, [r4, #300]	@ 0x12c
 8006878:	3a01      	subs	r2, #1
 800687a:	3b01      	subs	r3, #1
 800687c:	606a      	str	r2, [r5, #4]
 800687e:	f8c4 311c 	str.w	r3, [r4, #284]	@ 0x11c
 8006882:	b97e      	cbnz	r6, 80068a4 <d_print_subexpr+0x80>
 8006884:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006888:	29ff      	cmp	r1, #255	@ 0xff
 800688a:	d024      	beq.n	80068d6 <d_print_subexpr+0xb2>
 800688c:	1c4a      	adds	r2, r1, #1
 800688e:	2329      	movs	r3, #41	@ 0x29
 8006890:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8006894:	5463      	strb	r3, [r4, r1]
 8006896:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 800689a:	b002      	add	sp, #8
 800689c:	bd70      	pop	{r4, r5, r6, pc}
 800689e:	2301      	movs	r3, #1
 80068a0:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 80068a4:	b002      	add	sp, #8
 80068a6:	bd70      	pop	{r4, r5, r6, pc}
 80068a8:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 80068ac:	2bff      	cmp	r3, #255	@ 0xff
 80068ae:	d021      	beq.n	80068f4 <d_print_subexpr+0xd0>
 80068b0:	2228      	movs	r2, #40	@ 0x28
 80068b2:	1c59      	adds	r1, r3, #1
 80068b4:	f8c0 1100 	str.w	r1, [r0, #256]	@ 0x100
 80068b8:	54c2      	strb	r2, [r0, r3]
 80068ba:	f880 2104 	strb.w	r2, [r0, #260]	@ 0x104
 80068be:	686b      	ldr	r3, [r5, #4]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	dc04      	bgt.n	80068ce <d_print_subexpr+0xaa>
 80068c4:	f8d0 211c 	ldr.w	r2, [r0, #284]	@ 0x11c
 80068c8:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80068cc:	dd31      	ble.n	8006932 <d_print_subexpr+0x10e>
 80068ce:	2301      	movs	r3, #1
 80068d0:	f8c4 3118 	str.w	r3, [r4, #280]	@ 0x118
 80068d4:	e7d8      	b.n	8006888 <d_print_subexpr+0x64>
 80068d6:	2500      	movs	r5, #0
 80068d8:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 80068dc:	f884 50ff 	strb.w	r5, [r4, #255]	@ 0xff
 80068e0:	4620      	mov	r0, r4
 80068e2:	4798      	blx	r3
 80068e4:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 80068e8:	2201      	movs	r2, #1
 80068ea:	4413      	add	r3, r2
 80068ec:	4629      	mov	r1, r5
 80068ee:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 80068f2:	e7cc      	b.n	800688e <d_print_subexpr+0x6a>
 80068f4:	2600      	movs	r6, #0
 80068f6:	4619      	mov	r1, r3
 80068f8:	f880 60ff 	strb.w	r6, [r0, #255]	@ 0xff
 80068fc:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8006900:	4798      	blx	r3
 8006902:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006906:	2101      	movs	r1, #1
 8006908:	2228      	movs	r2, #40	@ 0x28
 800690a:	440b      	add	r3, r1
 800690c:	7022      	strb	r2, [r4, #0]
 800690e:	f884 2104 	strb.w	r2, [r4, #260]	@ 0x104
 8006912:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006916:	686b      	ldr	r3, [r5, #4]
 8006918:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 800691c:	428b      	cmp	r3, r1
 800691e:	dc04      	bgt.n	800692a <d_print_subexpr+0x106>
 8006920:	f8d4 211c 	ldr.w	r2, [r4, #284]	@ 0x11c
 8006924:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8006928:	dd90      	ble.n	800684c <d_print_subexpr+0x28>
 800692a:	f8c4 1118 	str.w	r1, [r4, #280]	@ 0x118
 800692e:	2101      	movs	r1, #1
 8006930:	e7ac      	b.n	800688c <d_print_subexpr+0x68>
 8006932:	2600      	movs	r6, #0
 8006934:	e78a      	b.n	800684c <d_print_subexpr+0x28>
 8006936:	bf00      	nop

08006938 <d_maybe_print_fold_expression>:
 8006938:	68d3      	ldr	r3, [r2, #12]
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	7819      	ldrb	r1, [r3, #0]
 8006940:	2966      	cmp	r1, #102	@ 0x66
 8006942:	d166      	bne.n	8006a12 <d_maybe_print_fold_expression+0xda>
 8006944:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006948:	6912      	ldr	r2, [r2, #16]
 800694a:	f8d0 1124 	ldr.w	r1, [r0, #292]	@ 0x124
 800694e:	e9d2 8403 	ldrd	r8, r4, [r2, #12]
 8006952:	7822      	ldrb	r2, [r4, #0]
 8006954:	2a3c      	cmp	r2, #60	@ 0x3c
 8006956:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800695a:	bf08      	it	eq
 800695c:	e9d4 4903 	ldrdeq	r4, r9, [r4, #12]
 8006960:	b083      	sub	sp, #12
 8006962:	f8c0 2124 	str.w	r2, [r0, #292]	@ 0x124
 8006966:	785b      	ldrb	r3, [r3, #1]
 8006968:	9100      	str	r1, [sp, #0]
 800696a:	bf18      	it	ne
 800696c:	f04f 0900 	movne.w	r9, #0
 8006970:	2b6c      	cmp	r3, #108	@ 0x6c
 8006972:	4607      	mov	r7, r0
 8006974:	f000 8098 	beq.w	8006aa8 <d_maybe_print_fold_expression+0x170>
 8006978:	d84d      	bhi.n	8006a16 <d_maybe_print_fold_expression+0xde>
 800697a:	2b4c      	cmp	r3, #76	@ 0x4c
 800697c:	d002      	beq.n	8006984 <d_maybe_print_fold_expression+0x4c>
 800697e:	2b52      	cmp	r3, #82	@ 0x52
 8006980:	f040 80da 	bne.w	8006b38 <d_maybe_print_fold_expression+0x200>
 8006984:	f8d7 1100 	ldr.w	r1, [r7, #256]	@ 0x100
 8006988:	29ff      	cmp	r1, #255	@ 0xff
 800698a:	f000 8104 	beq.w	8006b96 <d_maybe_print_fold_expression+0x25e>
 800698e:	1c4b      	adds	r3, r1, #1
 8006990:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006994:	2328      	movs	r3, #40	@ 0x28
 8006996:	547b      	strb	r3, [r7, r1]
 8006998:	4622      	mov	r2, r4
 800699a:	f887 3104 	strb.w	r3, [r7, #260]	@ 0x104
 800699e:	2111      	movs	r1, #17
 80069a0:	4638      	mov	r0, r7
 80069a2:	4e84      	ldr	r6, [pc, #528]	@ (8006bb4 <d_maybe_print_fold_expression+0x27c>)
 80069a4:	f7ff ff3e 	bl	8006824 <d_print_subexpr>
 80069a8:	2111      	movs	r1, #17
 80069aa:	4642      	mov	r2, r8
 80069ac:	4638      	mov	r0, r7
 80069ae:	f7ff fd3b 	bl	8006428 <d_print_expr_op>
 80069b2:	f04f 0a00 	mov.w	sl, #0
 80069b6:	f8d7 1100 	ldr.w	r1, [r7, #256]	@ 0x100
 80069ba:	f106 0b03 	add.w	fp, r6, #3
 80069be:	e009      	b.n	80069d4 <d_maybe_print_fold_expression+0x9c>
 80069c0:	4626      	mov	r6, r4
 80069c2:	1c59      	adds	r1, r3, #1
 80069c4:	45b3      	cmp	fp, r6
 80069c6:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 80069ca:	54fd      	strb	r5, [r7, r3]
 80069cc:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 80069d0:	f000 809d 	beq.w	8006b0e <d_maybe_print_fold_expression+0x1d6>
 80069d4:	4634      	mov	r4, r6
 80069d6:	29ff      	cmp	r1, #255	@ 0xff
 80069d8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80069dc:	460b      	mov	r3, r1
 80069de:	d1ef      	bne.n	80069c0 <d_maybe_print_fold_expression+0x88>
 80069e0:	e9d7 3242 	ldrd	r3, r2, [r7, #264]	@ 0x108
 80069e4:	f887 a0ff 	strb.w	sl, [r7, #255]	@ 0xff
 80069e8:	4638      	mov	r0, r7
 80069ea:	4798      	blx	r3
 80069ec:	2301      	movs	r3, #1
 80069ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80069f2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80069f6:	703d      	strb	r5, [r7, #0]
 80069f8:	3301      	adds	r3, #1
 80069fa:	45a3      	cmp	fp, r4
 80069fc:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 8006a00:	f106 0602 	add.w	r6, r6, #2
 8006a04:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006a08:	f000 8081 	beq.w	8006b0e <d_maybe_print_fold_expression+0x1d6>
 8006a0c:	7825      	ldrb	r5, [r4, #0]
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e7d7      	b.n	80069c2 <d_maybe_print_fold_expression+0x8a>
 8006a12:	2000      	movs	r0, #0
 8006a14:	4770      	bx	lr
 8006a16:	2b72      	cmp	r3, #114	@ 0x72
 8006a18:	f040 808e 	bne.w	8006b38 <d_maybe_print_fold_expression+0x200>
 8006a1c:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8006a20:	29ff      	cmp	r1, #255	@ 0xff
 8006a22:	f000 80aa 	beq.w	8006b7a <d_maybe_print_fold_expression+0x242>
 8006a26:	1c4b      	adds	r3, r1, #1
 8006a28:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006a2c:	2328      	movs	r3, #40	@ 0x28
 8006a2e:	547b      	strb	r3, [r7, r1]
 8006a30:	4622      	mov	r2, r4
 8006a32:	f887 3104 	strb.w	r3, [r7, #260]	@ 0x104
 8006a36:	2111      	movs	r1, #17
 8006a38:	4638      	mov	r0, r7
 8006a3a:	4e5f      	ldr	r6, [pc, #380]	@ (8006bb8 <d_maybe_print_fold_expression+0x280>)
 8006a3c:	f7ff fef2 	bl	8006824 <d_print_subexpr>
 8006a40:	4642      	mov	r2, r8
 8006a42:	2111      	movs	r1, #17
 8006a44:	4638      	mov	r0, r7
 8006a46:	f7ff fcef 	bl	8006428 <d_print_expr_op>
 8006a4a:	f04f 0900 	mov.w	r9, #0
 8006a4e:	f8d7 1100 	ldr.w	r1, [r7, #256]	@ 0x100
 8006a52:	f106 0a04 	add.w	sl, r6, #4
 8006a56:	f04f 0801 	mov.w	r8, #1
 8006a5a:	e008      	b.n	8006a6e <d_maybe_print_fold_expression+0x136>
 8006a5c:	4626      	mov	r6, r4
 8006a5e:	1c59      	adds	r1, r3, #1
 8006a60:	45b2      	cmp	sl, r6
 8006a62:	f8c7 1100 	str.w	r1, [r7, #256]	@ 0x100
 8006a66:	54fd      	strb	r5, [r7, r3]
 8006a68:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 8006a6c:	d064      	beq.n	8006b38 <d_maybe_print_fold_expression+0x200>
 8006a6e:	4634      	mov	r4, r6
 8006a70:	29ff      	cmp	r1, #255	@ 0xff
 8006a72:	f814 5b01 	ldrb.w	r5, [r4], #1
 8006a76:	460b      	mov	r3, r1
 8006a78:	d1f0      	bne.n	8006a5c <d_maybe_print_fold_expression+0x124>
 8006a7a:	e9d7 3242 	ldrd	r3, r2, [r7, #264]	@ 0x108
 8006a7e:	f887 90ff 	strb.w	r9, [r7, #255]	@ 0xff
 8006a82:	4638      	mov	r0, r7
 8006a84:	4798      	blx	r3
 8006a86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006a8a:	703d      	strb	r5, [r7, #0]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	45a2      	cmp	sl, r4
 8006a90:	f887 5104 	strb.w	r5, [r7, #260]	@ 0x104
 8006a94:	f8c7 8100 	str.w	r8, [r7, #256]	@ 0x100
 8006a98:	f106 0602 	add.w	r6, r6, #2
 8006a9c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006aa0:	d04a      	beq.n	8006b38 <d_maybe_print_fold_expression+0x200>
 8006aa2:	7825      	ldrb	r5, [r4, #0]
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	e7da      	b.n	8006a5e <d_maybe_print_fold_expression+0x126>
 8006aa8:	4e44      	ldr	r6, [pc, #272]	@ (8006bbc <d_maybe_print_fold_expression+0x284>)
 8006aaa:	9401      	str	r4, [sp, #4]
 8006aac:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8006ab0:	f04f 0900 	mov.w	r9, #0
 8006ab4:	f106 0a04 	add.w	sl, r6, #4
 8006ab8:	f04f 0b01 	mov.w	fp, #1
 8006abc:	4604      	mov	r4, r0
 8006abe:	4637      	mov	r7, r6
 8006ac0:	e008      	b.n	8006ad4 <d_maybe_print_fold_expression+0x19c>
 8006ac2:	462f      	mov	r7, r5
 8006ac4:	1c59      	adds	r1, r3, #1
 8006ac6:	45ba      	cmp	sl, r7
 8006ac8:	f8c4 1100 	str.w	r1, [r4, #256]	@ 0x100
 8006acc:	54e6      	strb	r6, [r4, r3]
 8006ace:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8006ad2:	d038      	beq.n	8006b46 <d_maybe_print_fold_expression+0x20e>
 8006ad4:	463d      	mov	r5, r7
 8006ad6:	29ff      	cmp	r1, #255	@ 0xff
 8006ad8:	f815 6b01 	ldrb.w	r6, [r5], #1
 8006adc:	460b      	mov	r3, r1
 8006ade:	d1f0      	bne.n	8006ac2 <d_maybe_print_fold_expression+0x18a>
 8006ae0:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006ae4:	f884 90ff 	strb.w	r9, [r4, #255]	@ 0xff
 8006ae8:	4620      	mov	r0, r4
 8006aea:	4798      	blx	r3
 8006aec:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006af0:	7026      	strb	r6, [r4, #0]
 8006af2:	3301      	adds	r3, #1
 8006af4:	4555      	cmp	r5, sl
 8006af6:	f884 6104 	strb.w	r6, [r4, #260]	@ 0x104
 8006afa:	f8c4 b100 	str.w	fp, [r4, #256]	@ 0x100
 8006afe:	f107 0702 	add.w	r7, r7, #2
 8006b02:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006b06:	d01e      	beq.n	8006b46 <d_maybe_print_fold_expression+0x20e>
 8006b08:	782e      	ldrb	r6, [r5, #0]
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e7da      	b.n	8006ac4 <d_maybe_print_fold_expression+0x18c>
 8006b0e:	4642      	mov	r2, r8
 8006b10:	2111      	movs	r1, #17
 8006b12:	4638      	mov	r0, r7
 8006b14:	f7ff fc88 	bl	8006428 <d_print_expr_op>
 8006b18:	464a      	mov	r2, r9
 8006b1a:	2111      	movs	r1, #17
 8006b1c:	4638      	mov	r0, r7
 8006b1e:	f7ff fe81 	bl	8006824 <d_print_subexpr>
 8006b22:	f8d7 1100 	ldr.w	r1, [r7, #256]	@ 0x100
 8006b26:	29ff      	cmp	r1, #255	@ 0xff
 8006b28:	d016      	beq.n	8006b58 <d_maybe_print_fold_expression+0x220>
 8006b2a:	1c4a      	adds	r2, r1, #1
 8006b2c:	2329      	movs	r3, #41	@ 0x29
 8006b2e:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 8006b32:	547b      	strb	r3, [r7, r1]
 8006b34:	f887 3104 	strb.w	r3, [r7, #260]	@ 0x104
 8006b38:	9b00      	ldr	r3, [sp, #0]
 8006b3a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8006b3e:	2001      	movs	r0, #1
 8006b40:	b003      	add	sp, #12
 8006b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b46:	4627      	mov	r7, r4
 8006b48:	9c01      	ldr	r4, [sp, #4]
 8006b4a:	4642      	mov	r2, r8
 8006b4c:	2111      	movs	r1, #17
 8006b4e:	4638      	mov	r0, r7
 8006b50:	f7ff fc6a 	bl	8006428 <d_print_expr_op>
 8006b54:	4622      	mov	r2, r4
 8006b56:	e7e0      	b.n	8006b1a <d_maybe_print_fold_expression+0x1e2>
 8006b58:	2400      	movs	r4, #0
 8006b5a:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8006b5e:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8006b62:	f887 40ff 	strb.w	r4, [r7, #255]	@ 0xff
 8006b66:	4638      	mov	r0, r7
 8006b68:	4798      	blx	r3
 8006b6a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006b6e:	2201      	movs	r2, #1
 8006b70:	4413      	add	r3, r2
 8006b72:	4621      	mov	r1, r4
 8006b74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006b78:	e7d8      	b.n	8006b2c <d_maybe_print_fold_expression+0x1f4>
 8006b7a:	2500      	movs	r5, #0
 8006b7c:	e9d0 3242 	ldrd	r3, r2, [r0, #264]	@ 0x108
 8006b80:	f880 50ff 	strb.w	r5, [r0, #255]	@ 0xff
 8006b84:	4798      	blx	r3
 8006b86:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006b90:	4629      	mov	r1, r5
 8006b92:	2301      	movs	r3, #1
 8006b94:	e748      	b.n	8006a28 <d_maybe_print_fold_expression+0xf0>
 8006b96:	2500      	movs	r5, #0
 8006b98:	e9d7 3242 	ldrd	r3, r2, [r7, #264]	@ 0x108
 8006b9c:	f887 50ff 	strb.w	r5, [r7, #255]	@ 0xff
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	4798      	blx	r3
 8006ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006ba8:	3301      	adds	r3, #1
 8006baa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8006bae:	4629      	mov	r1, r5
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	e6ed      	b.n	8006990 <d_maybe_print_fold_expression+0x58>
 8006bb4:	080171e4 	.word	0x080171e4
 8006bb8:	080172fc 	.word	0x080172fc
 8006bbc:	080172f4 	.word	0x080172f4

08006bc0 <d_maybe_print_designated_init>:
 8006bc0:	7813      	ldrb	r3, [r2, #0]
 8006bc2:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8006bc6:	2b38      	cmp	r3, #56	@ 0x38
 8006bc8:	d001      	beq.n	8006bce <d_maybe_print_designated_init+0xe>
 8006bca:	2000      	movs	r0, #0
 8006bcc:	4770      	bx	lr
 8006bce:	68d3      	ldr	r3, [r2, #12]
 8006bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bd4:	68db      	ldr	r3, [r3, #12]
 8006bd6:	f8d3 8000 	ldr.w	r8, [r3]
 8006bda:	f898 3000 	ldrb.w	r3, [r8]
 8006bde:	2b64      	cmp	r3, #100	@ 0x64
 8006be0:	b083      	sub	sp, #12
 8006be2:	d003      	beq.n	8006bec <d_maybe_print_designated_init+0x2c>
 8006be4:	2000      	movs	r0, #0
 8006be6:	b003      	add	sp, #12
 8006be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bec:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006bf0:	2b69      	cmp	r3, #105	@ 0x69
 8006bf2:	4604      	mov	r4, r0
 8006bf4:	d011      	beq.n	8006c1a <d_maybe_print_designated_init+0x5a>
 8006bf6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006bfa:	2b58      	cmp	r3, #88	@ 0x58
 8006bfc:	d1f2      	bne.n	8006be4 <d_maybe_print_designated_init+0x24>
 8006bfe:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8006c02:	6913      	ldr	r3, [r2, #16]
 8006c04:	29ff      	cmp	r1, #255	@ 0xff
 8006c06:	e9d3 6503 	ldrd	r6, r5, [r3, #12]
 8006c0a:	f000 8096 	beq.w	8006d3a <d_maybe_print_designated_init+0x17a>
 8006c0e:	1c4b      	adds	r3, r1, #1
 8006c10:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8006c14:	235b      	movs	r3, #91	@ 0x5b
 8006c16:	5463      	strb	r3, [r4, r1]
 8006c18:	e00c      	b.n	8006c34 <d_maybe_print_designated_init+0x74>
 8006c1a:	f8d0 1100 	ldr.w	r1, [r0, #256]	@ 0x100
 8006c1e:	6913      	ldr	r3, [r2, #16]
 8006c20:	29ff      	cmp	r1, #255	@ 0xff
 8006c22:	e9d3 6503 	ldrd	r6, r5, [r3, #12]
 8006c26:	f000 80b8 	beq.w	8006d9a <d_maybe_print_designated_init+0x1da>
 8006c2a:	1c4b      	adds	r3, r1, #1
 8006c2c:	f8c4 3100 	str.w	r3, [r4, #256]	@ 0x100
 8006c30:	232e      	movs	r3, #46	@ 0x2e
 8006c32:	5463      	strb	r3, [r4, r1]
 8006c34:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8006c38:	4632      	mov	r2, r6
 8006c3a:	2111      	movs	r1, #17
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f7fe fced 	bl	800561c <d_print_comp>
 8006c42:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006c46:	2b58      	cmp	r3, #88	@ 0x58
 8006c48:	d039      	beq.n	8006cbe <d_maybe_print_designated_init+0xfe>
 8006c4a:	2b69      	cmp	r3, #105	@ 0x69
 8006c4c:	d00b      	beq.n	8006c66 <d_maybe_print_designated_init+0xa6>
 8006c4e:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006c52:	29ff      	cmp	r1, #255	@ 0xff
 8006c54:	f000 8090 	beq.w	8006d78 <d_maybe_print_designated_init+0x1b8>
 8006c58:	1c4a      	adds	r2, r1, #1
 8006c5a:	235d      	movs	r3, #93	@ 0x5d
 8006c5c:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8006c60:	5463      	strb	r3, [r4, r1]
 8006c62:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8006c66:	782b      	ldrb	r3, [r5, #0]
 8006c68:	f003 03fd 	and.w	r3, r3, #253	@ 0xfd
 8006c6c:	2b38      	cmp	r3, #56	@ 0x38
 8006c6e:	d013      	beq.n	8006c98 <d_maybe_print_designated_init+0xd8>
 8006c70:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006c74:	29ff      	cmp	r1, #255	@ 0xff
 8006c76:	d06e      	beq.n	8006d56 <d_maybe_print_designated_init+0x196>
 8006c78:	1c4a      	adds	r2, r1, #1
 8006c7a:	233d      	movs	r3, #61	@ 0x3d
 8006c7c:	f8c4 2100 	str.w	r2, [r4, #256]	@ 0x100
 8006c80:	4620      	mov	r0, r4
 8006c82:	5463      	strb	r3, [r4, r1]
 8006c84:	462a      	mov	r2, r5
 8006c86:	2111      	movs	r1, #17
 8006c88:	f884 3104 	strb.w	r3, [r4, #260]	@ 0x104
 8006c8c:	f7ff fdca 	bl	8006824 <d_print_subexpr>
 8006c90:	2001      	movs	r0, #1
 8006c92:	b003      	add	sp, #12
 8006c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c98:	68eb      	ldr	r3, [r5, #12]
 8006c9a:	68db      	ldr	r3, [r3, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	781a      	ldrb	r2, [r3, #0]
 8006ca0:	2a64      	cmp	r2, #100	@ 0x64
 8006ca2:	d1e5      	bne.n	8006c70 <d_maybe_print_designated_init+0xb0>
 8006ca4:	785b      	ldrb	r3, [r3, #1]
 8006ca6:	2b69      	cmp	r3, #105	@ 0x69
 8006ca8:	d003      	beq.n	8006cb2 <d_maybe_print_designated_init+0xf2>
 8006caa:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8006cae:	2b58      	cmp	r3, #88	@ 0x58
 8006cb0:	d1de      	bne.n	8006c70 <d_maybe_print_designated_init+0xb0>
 8006cb2:	462a      	mov	r2, r5
 8006cb4:	2111      	movs	r1, #17
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f7fe fcb0 	bl	800561c <d_print_comp>
 8006cbc:	e7e8      	b.n	8006c90 <d_maybe_print_designated_init+0xd0>
 8006cbe:	4f3e      	ldr	r7, [pc, #248]	@ (8006db8 <d_maybe_print_designated_init+0x1f8>)
 8006cc0:	f8d4 1100 	ldr.w	r1, [r4, #256]	@ 0x100
 8006cc4:	9501      	str	r5, [sp, #4]
 8006cc6:	f107 0a05 	add.w	sl, r7, #5
 8006cca:	4625      	mov	r5, r4
 8006ccc:	f04f 0900 	mov.w	r9, #0
 8006cd0:	f04f 0b01 	mov.w	fp, #1
 8006cd4:	463c      	mov	r4, r7
 8006cd6:	e008      	b.n	8006cea <d_maybe_print_designated_init+0x12a>
 8006cd8:	4634      	mov	r4, r6
 8006cda:	1c59      	adds	r1, r3, #1
 8006cdc:	4554      	cmp	r4, sl
 8006cde:	f8c5 1100 	str.w	r1, [r5, #256]	@ 0x100
 8006ce2:	54ef      	strb	r7, [r5, r3]
 8006ce4:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 8006ce8:	d01c      	beq.n	8006d24 <d_maybe_print_designated_init+0x164>
 8006cea:	4626      	mov	r6, r4
 8006cec:	29ff      	cmp	r1, #255	@ 0xff
 8006cee:	f816 7b01 	ldrb.w	r7, [r6], #1
 8006cf2:	460b      	mov	r3, r1
 8006cf4:	d1f0      	bne.n	8006cd8 <d_maybe_print_designated_init+0x118>
 8006cf6:	e9d5 3242 	ldrd	r3, r2, [r5, #264]	@ 0x108
 8006cfa:	f885 90ff 	strb.w	r9, [r5, #255]	@ 0xff
 8006cfe:	4628      	mov	r0, r5
 8006d00:	4798      	blx	r3
 8006d02:	f8d5 3128 	ldr.w	r3, [r5, #296]	@ 0x128
 8006d06:	702f      	strb	r7, [r5, #0]
 8006d08:	3301      	adds	r3, #1
 8006d0a:	45b2      	cmp	sl, r6
 8006d0c:	f885 7104 	strb.w	r7, [r5, #260]	@ 0x104
 8006d10:	f8c5 b100 	str.w	fp, [r5, #256]	@ 0x100
 8006d14:	f104 0402 	add.w	r4, r4, #2
 8006d18:	f8c5 3128 	str.w	r3, [r5, #296]	@ 0x128
 8006d1c:	d002      	beq.n	8006d24 <d_maybe_print_designated_init+0x164>
 8006d1e:	7837      	ldrb	r7, [r6, #0]
 8006d20:	2301      	movs	r3, #1
 8006d22:	e7da      	b.n	8006cda <d_maybe_print_designated_init+0x11a>
 8006d24:	462c      	mov	r4, r5
 8006d26:	9d01      	ldr	r5, [sp, #4]
 8006d28:	2111      	movs	r1, #17
 8006d2a:	68ea      	ldr	r2, [r5, #12]
 8006d2c:	4620      	mov	r0, r4
 8006d2e:	f7fe fc75 	bl	800561c <d_print_comp>
 8006d32:	692d      	ldr	r5, [r5, #16]
 8006d34:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006d38:	e787      	b.n	8006c4a <d_maybe_print_designated_init+0x8a>
 8006d3a:	2700      	movs	r7, #0
 8006d3c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006d40:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 8006d44:	4798      	blx	r3
 8006d46:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006d50:	4639      	mov	r1, r7
 8006d52:	2301      	movs	r3, #1
 8006d54:	e75c      	b.n	8006c10 <d_maybe_print_designated_init+0x50>
 8006d56:	2600      	movs	r6, #0
 8006d58:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8006d5c:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8006d60:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8006d64:	4620      	mov	r0, r4
 8006d66:	4798      	blx	r3
 8006d68:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	4413      	add	r3, r2
 8006d70:	4631      	mov	r1, r6
 8006d72:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006d76:	e780      	b.n	8006c7a <d_maybe_print_designated_init+0xba>
 8006d78:	2600      	movs	r6, #0
 8006d7a:	f8d4 3108 	ldr.w	r3, [r4, #264]	@ 0x108
 8006d7e:	f8d4 210c 	ldr.w	r2, [r4, #268]	@ 0x10c
 8006d82:	f884 60ff 	strb.w	r6, [r4, #255]	@ 0xff
 8006d86:	4620      	mov	r0, r4
 8006d88:	4798      	blx	r3
 8006d8a:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006d8e:	2201      	movs	r2, #1
 8006d90:	4413      	add	r3, r2
 8006d92:	4631      	mov	r1, r6
 8006d94:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006d98:	e75f      	b.n	8006c5a <d_maybe_print_designated_init+0x9a>
 8006d9a:	2700      	movs	r7, #0
 8006d9c:	e9d4 3242 	ldrd	r3, r2, [r4, #264]	@ 0x108
 8006da0:	f884 70ff 	strb.w	r7, [r4, #255]	@ 0xff
 8006da4:	4798      	blx	r3
 8006da6:	f8d4 3128 	ldr.w	r3, [r4, #296]	@ 0x128
 8006daa:	3301      	adds	r3, #1
 8006dac:	f8c4 3128 	str.w	r3, [r4, #296]	@ 0x128
 8006db0:	4639      	mov	r1, r7
 8006db2:	2301      	movs	r3, #1
 8006db4:	e73a      	b.n	8006c2c <d_maybe_print_designated_init+0x6c>
 8006db6:	bf00      	nop
 8006db8:	08017304 	.word	0x08017304

08006dbc <__cxa_demangle>:
 8006dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dc0:	461e      	mov	r6, r3
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d03f      	beq.n	8006e48 <__cxa_demangle+0x8c>
 8006dc8:	460c      	mov	r4, r1
 8006dca:	4615      	mov	r5, r2
 8006dcc:	b109      	cbz	r1, 8006dd2 <__cxa_demangle+0x16>
 8006dce:	2a00      	cmp	r2, #0
 8006dd0:	d03a      	beq.n	8006e48 <__cxa_demangle+0x8c>
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	4927      	ldr	r1, [pc, #156]	@ (8006e74 <__cxa_demangle+0xb8>)
 8006dd6:	466a      	mov	r2, sp
 8006dd8:	e9cd 3300 	strd	r3, r3, [sp]
 8006ddc:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006de0:	f7ff fb60 	bl	80064a4 <d_demangle_callback.constprop.0>
 8006de4:	2800      	cmp	r0, #0
 8006de6:	d035      	beq.n	8006e54 <__cxa_demangle+0x98>
 8006de8:	9b03      	ldr	r3, [sp, #12]
 8006dea:	9f00      	ldr	r7, [sp, #0]
 8006dec:	b9d3      	cbnz	r3, 8006e24 <__cxa_demangle+0x68>
 8006dee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006df2:	2f00      	cmp	r7, #0
 8006df4:	d037      	beq.n	8006e66 <__cxa_demangle+0xaa>
 8006df6:	b324      	cbz	r4, 8006e42 <__cxa_demangle+0x86>
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f000 f8a9 	bl	8006f50 <strlen>
 8006dfe:	682b      	ldr	r3, [r5, #0]
 8006e00:	4298      	cmp	r0, r3
 8006e02:	d218      	bcs.n	8006e36 <__cxa_demangle+0x7a>
 8006e04:	1c42      	adds	r2, r0, #1
 8006e06:	4639      	mov	r1, r7
 8006e08:	4620      	mov	r0, r4
 8006e0a:	f00d fc13 	bl	8014634 <memcpy>
 8006e0e:	4638      	mov	r0, r7
 8006e10:	f00c fcc8 	bl	80137a4 <free>
 8006e14:	4627      	mov	r7, r4
 8006e16:	b10e      	cbz	r6, 8006e1c <__cxa_demangle+0x60>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6033      	str	r3, [r6, #0]
 8006e1c:	4638      	mov	r0, r7
 8006e1e:	b004      	add	sp, #16
 8006e20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e24:	f04f 0801 	mov.w	r8, #1
 8006e28:	2f00      	cmp	r7, #0
 8006e2a:	d1e4      	bne.n	8006df6 <__cxa_demangle+0x3a>
 8006e2c:	b186      	cbz	r6, 8006e50 <__cxa_demangle+0x94>
 8006e2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e32:	6033      	str	r3, [r6, #0]
 8006e34:	e00c      	b.n	8006e50 <__cxa_demangle+0x94>
 8006e36:	4620      	mov	r0, r4
 8006e38:	f00c fcb4 	bl	80137a4 <free>
 8006e3c:	f8c5 8000 	str.w	r8, [r5]
 8006e40:	e7e9      	b.n	8006e16 <__cxa_demangle+0x5a>
 8006e42:	2d00      	cmp	r5, #0
 8006e44:	d1fa      	bne.n	8006e3c <__cxa_demangle+0x80>
 8006e46:	e7e6      	b.n	8006e16 <__cxa_demangle+0x5a>
 8006e48:	b116      	cbz	r6, 8006e50 <__cxa_demangle+0x94>
 8006e4a:	f06f 0302 	mvn.w	r3, #2
 8006e4e:	6033      	str	r3, [r6, #0]
 8006e50:	2700      	movs	r7, #0
 8006e52:	e7e3      	b.n	8006e1c <__cxa_demangle+0x60>
 8006e54:	9800      	ldr	r0, [sp, #0]
 8006e56:	f00c fca5 	bl	80137a4 <free>
 8006e5a:	2e00      	cmp	r6, #0
 8006e5c:	d0f8      	beq.n	8006e50 <__cxa_demangle+0x94>
 8006e5e:	f06f 0301 	mvn.w	r3, #1
 8006e62:	6033      	str	r3, [r6, #0]
 8006e64:	e7f4      	b.n	8006e50 <__cxa_demangle+0x94>
 8006e66:	2e00      	cmp	r6, #0
 8006e68:	d0f2      	beq.n	8006e50 <__cxa_demangle+0x94>
 8006e6a:	f1b8 0f01 	cmp.w	r8, #1
 8006e6e:	d1f6      	bne.n	8006e5e <__cxa_demangle+0xa2>
 8006e70:	e7dd      	b.n	8006e2e <__cxa_demangle+0x72>
 8006e72:	bf00      	nop
 8006e74:	0800053d 	.word	0x0800053d

08006e78 <__gcclibcxx_demangle_callback>:
 8006e78:	b160      	cbz	r0, 8006e94 <__gcclibcxx_demangle_callback+0x1c>
 8006e7a:	b508      	push	{r3, lr}
 8006e7c:	b139      	cbz	r1, 8006e8e <__gcclibcxx_demangle_callback+0x16>
 8006e7e:	f7ff fb11 	bl	80064a4 <d_demangle_callback.constprop.0>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	bf0c      	ite	eq
 8006e86:	f06f 0001 	mvneq.w	r0, #1
 8006e8a:	2000      	movne	r0, #0
 8006e8c:	bd08      	pop	{r3, pc}
 8006e8e:	f06f 0002 	mvn.w	r0, #2
 8006e92:	bd08      	pop	{r3, pc}
 8006e94:	f06f 0002 	mvn.w	r0, #2
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop

08006e9c <strcmp>:
 8006e9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ea0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ea4:	2a01      	cmp	r2, #1
 8006ea6:	bf28      	it	cs
 8006ea8:	429a      	cmpcs	r2, r3
 8006eaa:	d0f7      	beq.n	8006e9c <strcmp>
 8006eac:	1ad0      	subs	r0, r2, r3
 8006eae:	4770      	bx	lr

08006eb0 <memchr>:
 8006eb0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8006eb4:	2a10      	cmp	r2, #16
 8006eb6:	db2b      	blt.n	8006f10 <memchr+0x60>
 8006eb8:	f010 0f07 	tst.w	r0, #7
 8006ebc:	d008      	beq.n	8006ed0 <memchr+0x20>
 8006ebe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006ec2:	3a01      	subs	r2, #1
 8006ec4:	428b      	cmp	r3, r1
 8006ec6:	d02d      	beq.n	8006f24 <memchr+0x74>
 8006ec8:	f010 0f07 	tst.w	r0, #7
 8006ecc:	b342      	cbz	r2, 8006f20 <memchr+0x70>
 8006ece:	d1f6      	bne.n	8006ebe <memchr+0xe>
 8006ed0:	b4f0      	push	{r4, r5, r6, r7}
 8006ed2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8006ed6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8006eda:	f022 0407 	bic.w	r4, r2, #7
 8006ede:	f07f 0700 	mvns.w	r7, #0
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8006ee8:	3c08      	subs	r4, #8
 8006eea:	ea85 0501 	eor.w	r5, r5, r1
 8006eee:	ea86 0601 	eor.w	r6, r6, r1
 8006ef2:	fa85 f547 	uadd8	r5, r5, r7
 8006ef6:	faa3 f587 	sel	r5, r3, r7
 8006efa:	fa86 f647 	uadd8	r6, r6, r7
 8006efe:	faa5 f687 	sel	r6, r5, r7
 8006f02:	b98e      	cbnz	r6, 8006f28 <memchr+0x78>
 8006f04:	d1ee      	bne.n	8006ee4 <memchr+0x34>
 8006f06:	bcf0      	pop	{r4, r5, r6, r7}
 8006f08:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8006f0c:	f002 0207 	and.w	r2, r2, #7
 8006f10:	b132      	cbz	r2, 8006f20 <memchr+0x70>
 8006f12:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006f16:	3a01      	subs	r2, #1
 8006f18:	ea83 0301 	eor.w	r3, r3, r1
 8006f1c:	b113      	cbz	r3, 8006f24 <memchr+0x74>
 8006f1e:	d1f8      	bne.n	8006f12 <memchr+0x62>
 8006f20:	2000      	movs	r0, #0
 8006f22:	4770      	bx	lr
 8006f24:	3801      	subs	r0, #1
 8006f26:	4770      	bx	lr
 8006f28:	2d00      	cmp	r5, #0
 8006f2a:	bf06      	itte	eq
 8006f2c:	4635      	moveq	r5, r6
 8006f2e:	3803      	subeq	r0, #3
 8006f30:	3807      	subne	r0, #7
 8006f32:	f015 0f01 	tst.w	r5, #1
 8006f36:	d107      	bne.n	8006f48 <memchr+0x98>
 8006f38:	3001      	adds	r0, #1
 8006f3a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8006f3e:	bf02      	ittt	eq
 8006f40:	3001      	addeq	r0, #1
 8006f42:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8006f46:	3001      	addeq	r0, #1
 8006f48:	bcf0      	pop	{r4, r5, r6, r7}
 8006f4a:	3801      	subs	r0, #1
 8006f4c:	4770      	bx	lr
 8006f4e:	bf00      	nop

08006f50 <strlen>:
 8006f50:	4603      	mov	r3, r0
 8006f52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f56:	2a00      	cmp	r2, #0
 8006f58:	d1fb      	bne.n	8006f52 <strlen+0x2>
 8006f5a:	1a18      	subs	r0, r3, r0
 8006f5c:	3801      	subs	r0, #1
 8006f5e:	4770      	bx	lr

08006f60 <__aeabi_drsub>:
 8006f60:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8006f64:	e002      	b.n	8006f6c <__adddf3>
 8006f66:	bf00      	nop

08006f68 <__aeabi_dsub>:
 8006f68:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08006f6c <__adddf3>:
 8006f6c:	b530      	push	{r4, r5, lr}
 8006f6e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8006f72:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8006f76:	ea94 0f05 	teq	r4, r5
 8006f7a:	bf08      	it	eq
 8006f7c:	ea90 0f02 	teqeq	r0, r2
 8006f80:	bf1f      	itttt	ne
 8006f82:	ea54 0c00 	orrsne.w	ip, r4, r0
 8006f86:	ea55 0c02 	orrsne.w	ip, r5, r2
 8006f8a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8006f8e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006f92:	f000 80e2 	beq.w	800715a <__adddf3+0x1ee>
 8006f96:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8006f9a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8006f9e:	bfb8      	it	lt
 8006fa0:	426d      	neglt	r5, r5
 8006fa2:	dd0c      	ble.n	8006fbe <__adddf3+0x52>
 8006fa4:	442c      	add	r4, r5
 8006fa6:	ea80 0202 	eor.w	r2, r0, r2
 8006faa:	ea81 0303 	eor.w	r3, r1, r3
 8006fae:	ea82 0000 	eor.w	r0, r2, r0
 8006fb2:	ea83 0101 	eor.w	r1, r3, r1
 8006fb6:	ea80 0202 	eor.w	r2, r0, r2
 8006fba:	ea81 0303 	eor.w	r3, r1, r3
 8006fbe:	2d36      	cmp	r5, #54	@ 0x36
 8006fc0:	bf88      	it	hi
 8006fc2:	bd30      	pophi	{r4, r5, pc}
 8006fc4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8006fc8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006fcc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8006fd0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006fd4:	d002      	beq.n	8006fdc <__adddf3+0x70>
 8006fd6:	4240      	negs	r0, r0
 8006fd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006fdc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8006fe0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006fe4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8006fe8:	d002      	beq.n	8006ff0 <__adddf3+0x84>
 8006fea:	4252      	negs	r2, r2
 8006fec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006ff0:	ea94 0f05 	teq	r4, r5
 8006ff4:	f000 80a7 	beq.w	8007146 <__adddf3+0x1da>
 8006ff8:	f1a4 0401 	sub.w	r4, r4, #1
 8006ffc:	f1d5 0e20 	rsbs	lr, r5, #32
 8007000:	db0d      	blt.n	800701e <__adddf3+0xb2>
 8007002:	fa02 fc0e 	lsl.w	ip, r2, lr
 8007006:	fa22 f205 	lsr.w	r2, r2, r5
 800700a:	1880      	adds	r0, r0, r2
 800700c:	f141 0100 	adc.w	r1, r1, #0
 8007010:	fa03 f20e 	lsl.w	r2, r3, lr
 8007014:	1880      	adds	r0, r0, r2
 8007016:	fa43 f305 	asr.w	r3, r3, r5
 800701a:	4159      	adcs	r1, r3
 800701c:	e00e      	b.n	800703c <__adddf3+0xd0>
 800701e:	f1a5 0520 	sub.w	r5, r5, #32
 8007022:	f10e 0e20 	add.w	lr, lr, #32
 8007026:	2a01      	cmp	r2, #1
 8007028:	fa03 fc0e 	lsl.w	ip, r3, lr
 800702c:	bf28      	it	cs
 800702e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8007032:	fa43 f305 	asr.w	r3, r3, r5
 8007036:	18c0      	adds	r0, r0, r3
 8007038:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800703c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007040:	d507      	bpl.n	8007052 <__adddf3+0xe6>
 8007042:	f04f 0e00 	mov.w	lr, #0
 8007046:	f1dc 0c00 	rsbs	ip, ip, #0
 800704a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800704e:	eb6e 0101 	sbc.w	r1, lr, r1
 8007052:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007056:	d31b      	bcc.n	8007090 <__adddf3+0x124>
 8007058:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800705c:	d30c      	bcc.n	8007078 <__adddf3+0x10c>
 800705e:	0849      	lsrs	r1, r1, #1
 8007060:	ea5f 0030 	movs.w	r0, r0, rrx
 8007064:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8007068:	f104 0401 	add.w	r4, r4, #1
 800706c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8007070:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8007074:	f080 809a 	bcs.w	80071ac <__adddf3+0x240>
 8007078:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800707c:	bf08      	it	eq
 800707e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007082:	f150 0000 	adcs.w	r0, r0, #0
 8007086:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800708a:	ea41 0105 	orr.w	r1, r1, r5
 800708e:	bd30      	pop	{r4, r5, pc}
 8007090:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8007094:	4140      	adcs	r0, r0
 8007096:	eb41 0101 	adc.w	r1, r1, r1
 800709a:	3c01      	subs	r4, #1
 800709c:	bf28      	it	cs
 800709e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80070a2:	d2e9      	bcs.n	8007078 <__adddf3+0x10c>
 80070a4:	f091 0f00 	teq	r1, #0
 80070a8:	bf04      	itt	eq
 80070aa:	4601      	moveq	r1, r0
 80070ac:	2000      	moveq	r0, #0
 80070ae:	fab1 f381 	clz	r3, r1
 80070b2:	bf08      	it	eq
 80070b4:	3320      	addeq	r3, #32
 80070b6:	f1a3 030b 	sub.w	r3, r3, #11
 80070ba:	f1b3 0220 	subs.w	r2, r3, #32
 80070be:	da0c      	bge.n	80070da <__adddf3+0x16e>
 80070c0:	320c      	adds	r2, #12
 80070c2:	dd08      	ble.n	80070d6 <__adddf3+0x16a>
 80070c4:	f102 0c14 	add.w	ip, r2, #20
 80070c8:	f1c2 020c 	rsb	r2, r2, #12
 80070cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80070d0:	fa21 f102 	lsr.w	r1, r1, r2
 80070d4:	e00c      	b.n	80070f0 <__adddf3+0x184>
 80070d6:	f102 0214 	add.w	r2, r2, #20
 80070da:	bfd8      	it	le
 80070dc:	f1c2 0c20 	rsble	ip, r2, #32
 80070e0:	fa01 f102 	lsl.w	r1, r1, r2
 80070e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80070e8:	bfdc      	itt	le
 80070ea:	ea41 010c 	orrle.w	r1, r1, ip
 80070ee:	4090      	lslle	r0, r2
 80070f0:	1ae4      	subs	r4, r4, r3
 80070f2:	bfa2      	ittt	ge
 80070f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80070f8:	4329      	orrge	r1, r5
 80070fa:	bd30      	popge	{r4, r5, pc}
 80070fc:	ea6f 0404 	mvn.w	r4, r4
 8007100:	3c1f      	subs	r4, #31
 8007102:	da1c      	bge.n	800713e <__adddf3+0x1d2>
 8007104:	340c      	adds	r4, #12
 8007106:	dc0e      	bgt.n	8007126 <__adddf3+0x1ba>
 8007108:	f104 0414 	add.w	r4, r4, #20
 800710c:	f1c4 0220 	rsb	r2, r4, #32
 8007110:	fa20 f004 	lsr.w	r0, r0, r4
 8007114:	fa01 f302 	lsl.w	r3, r1, r2
 8007118:	ea40 0003 	orr.w	r0, r0, r3
 800711c:	fa21 f304 	lsr.w	r3, r1, r4
 8007120:	ea45 0103 	orr.w	r1, r5, r3
 8007124:	bd30      	pop	{r4, r5, pc}
 8007126:	f1c4 040c 	rsb	r4, r4, #12
 800712a:	f1c4 0220 	rsb	r2, r4, #32
 800712e:	fa20 f002 	lsr.w	r0, r0, r2
 8007132:	fa01 f304 	lsl.w	r3, r1, r4
 8007136:	ea40 0003 	orr.w	r0, r0, r3
 800713a:	4629      	mov	r1, r5
 800713c:	bd30      	pop	{r4, r5, pc}
 800713e:	fa21 f004 	lsr.w	r0, r1, r4
 8007142:	4629      	mov	r1, r5
 8007144:	bd30      	pop	{r4, r5, pc}
 8007146:	f094 0f00 	teq	r4, #0
 800714a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800714e:	bf06      	itte	eq
 8007150:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8007154:	3401      	addeq	r4, #1
 8007156:	3d01      	subne	r5, #1
 8007158:	e74e      	b.n	8006ff8 <__adddf3+0x8c>
 800715a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800715e:	bf18      	it	ne
 8007160:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8007164:	d029      	beq.n	80071ba <__adddf3+0x24e>
 8007166:	ea94 0f05 	teq	r4, r5
 800716a:	bf08      	it	eq
 800716c:	ea90 0f02 	teqeq	r0, r2
 8007170:	d005      	beq.n	800717e <__adddf3+0x212>
 8007172:	ea54 0c00 	orrs.w	ip, r4, r0
 8007176:	bf04      	itt	eq
 8007178:	4619      	moveq	r1, r3
 800717a:	4610      	moveq	r0, r2
 800717c:	bd30      	pop	{r4, r5, pc}
 800717e:	ea91 0f03 	teq	r1, r3
 8007182:	bf1e      	ittt	ne
 8007184:	2100      	movne	r1, #0
 8007186:	2000      	movne	r0, #0
 8007188:	bd30      	popne	{r4, r5, pc}
 800718a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800718e:	d105      	bne.n	800719c <__adddf3+0x230>
 8007190:	0040      	lsls	r0, r0, #1
 8007192:	4149      	adcs	r1, r1
 8007194:	bf28      	it	cs
 8007196:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800719a:	bd30      	pop	{r4, r5, pc}
 800719c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80071a0:	bf3c      	itt	cc
 80071a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80071a6:	bd30      	popcc	{r4, r5, pc}
 80071a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80071ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80071b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80071b4:	f04f 0000 	mov.w	r0, #0
 80071b8:	bd30      	pop	{r4, r5, pc}
 80071ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80071be:	bf1a      	itte	ne
 80071c0:	4619      	movne	r1, r3
 80071c2:	4610      	movne	r0, r2
 80071c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80071c8:	bf1c      	itt	ne
 80071ca:	460b      	movne	r3, r1
 80071cc:	4602      	movne	r2, r0
 80071ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80071d2:	bf06      	itte	eq
 80071d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80071d8:	ea91 0f03 	teqeq	r1, r3
 80071dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80071e0:	bd30      	pop	{r4, r5, pc}
 80071e2:	bf00      	nop

080071e4 <__aeabi_ui2d>:
 80071e4:	f090 0f00 	teq	r0, #0
 80071e8:	bf04      	itt	eq
 80071ea:	2100      	moveq	r1, #0
 80071ec:	4770      	bxeq	lr
 80071ee:	b530      	push	{r4, r5, lr}
 80071f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80071f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80071f8:	f04f 0500 	mov.w	r5, #0
 80071fc:	f04f 0100 	mov.w	r1, #0
 8007200:	e750      	b.n	80070a4 <__adddf3+0x138>
 8007202:	bf00      	nop

08007204 <__aeabi_i2d>:
 8007204:	f090 0f00 	teq	r0, #0
 8007208:	bf04      	itt	eq
 800720a:	2100      	moveq	r1, #0
 800720c:	4770      	bxeq	lr
 800720e:	b530      	push	{r4, r5, lr}
 8007210:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8007214:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8007218:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800721c:	bf48      	it	mi
 800721e:	4240      	negmi	r0, r0
 8007220:	f04f 0100 	mov.w	r1, #0
 8007224:	e73e      	b.n	80070a4 <__adddf3+0x138>
 8007226:	bf00      	nop

08007228 <__aeabi_f2d>:
 8007228:	0042      	lsls	r2, r0, #1
 800722a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800722e:	ea4f 0131 	mov.w	r1, r1, rrx
 8007232:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8007236:	bf1f      	itttt	ne
 8007238:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800723c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8007240:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8007244:	4770      	bxne	lr
 8007246:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800724a:	bf08      	it	eq
 800724c:	4770      	bxeq	lr
 800724e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8007252:	bf04      	itt	eq
 8007254:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8007258:	4770      	bxeq	lr
 800725a:	b530      	push	{r4, r5, lr}
 800725c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8007260:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8007264:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8007268:	e71c      	b.n	80070a4 <__adddf3+0x138>
 800726a:	bf00      	nop

0800726c <__aeabi_ul2d>:
 800726c:	ea50 0201 	orrs.w	r2, r0, r1
 8007270:	bf08      	it	eq
 8007272:	4770      	bxeq	lr
 8007274:	b530      	push	{r4, r5, lr}
 8007276:	f04f 0500 	mov.w	r5, #0
 800727a:	e00a      	b.n	8007292 <__aeabi_l2d+0x16>

0800727c <__aeabi_l2d>:
 800727c:	ea50 0201 	orrs.w	r2, r0, r1
 8007280:	bf08      	it	eq
 8007282:	4770      	bxeq	lr
 8007284:	b530      	push	{r4, r5, lr}
 8007286:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800728a:	d502      	bpl.n	8007292 <__aeabi_l2d+0x16>
 800728c:	4240      	negs	r0, r0
 800728e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007292:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8007296:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800729a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800729e:	f43f aed8 	beq.w	8007052 <__adddf3+0xe6>
 80072a2:	f04f 0203 	mov.w	r2, #3
 80072a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80072aa:	bf18      	it	ne
 80072ac:	3203      	addne	r2, #3
 80072ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80072b2:	bf18      	it	ne
 80072b4:	3203      	addne	r2, #3
 80072b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80072ba:	f1c2 0320 	rsb	r3, r2, #32
 80072be:	fa00 fc03 	lsl.w	ip, r0, r3
 80072c2:	fa20 f002 	lsr.w	r0, r0, r2
 80072c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80072ca:	ea40 000e 	orr.w	r0, r0, lr
 80072ce:	fa21 f102 	lsr.w	r1, r1, r2
 80072d2:	4414      	add	r4, r2
 80072d4:	e6bd      	b.n	8007052 <__adddf3+0xe6>
 80072d6:	bf00      	nop

080072d8 <__aeabi_dmul>:
 80072d8:	b570      	push	{r4, r5, r6, lr}
 80072da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80072de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80072e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80072e6:	bf1d      	ittte	ne
 80072e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80072ec:	ea94 0f0c 	teqne	r4, ip
 80072f0:	ea95 0f0c 	teqne	r5, ip
 80072f4:	f000 f8de 	bleq	80074b4 <__aeabi_dmul+0x1dc>
 80072f8:	442c      	add	r4, r5
 80072fa:	ea81 0603 	eor.w	r6, r1, r3
 80072fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8007302:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8007306:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800730a:	bf18      	it	ne
 800730c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8007310:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8007314:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007318:	d038      	beq.n	800738c <__aeabi_dmul+0xb4>
 800731a:	fba0 ce02 	umull	ip, lr, r0, r2
 800731e:	f04f 0500 	mov.w	r5, #0
 8007322:	fbe1 e502 	umlal	lr, r5, r1, r2
 8007326:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800732a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800732e:	f04f 0600 	mov.w	r6, #0
 8007332:	fbe1 5603 	umlal	r5, r6, r1, r3
 8007336:	f09c 0f00 	teq	ip, #0
 800733a:	bf18      	it	ne
 800733c:	f04e 0e01 	orrne.w	lr, lr, #1
 8007340:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8007344:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8007348:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800734c:	d204      	bcs.n	8007358 <__aeabi_dmul+0x80>
 800734e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8007352:	416d      	adcs	r5, r5
 8007354:	eb46 0606 	adc.w	r6, r6, r6
 8007358:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800735c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8007360:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8007364:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8007368:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800736c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8007370:	bf88      	it	hi
 8007372:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8007376:	d81e      	bhi.n	80073b6 <__aeabi_dmul+0xde>
 8007378:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800737c:	bf08      	it	eq
 800737e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8007382:	f150 0000 	adcs.w	r0, r0, #0
 8007386:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8007390:	ea46 0101 	orr.w	r1, r6, r1
 8007394:	ea40 0002 	orr.w	r0, r0, r2
 8007398:	ea81 0103 	eor.w	r1, r1, r3
 800739c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80073a0:	bfc2      	ittt	gt
 80073a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80073a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80073aa:	bd70      	popgt	{r4, r5, r6, pc}
 80073ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80073b0:	f04f 0e00 	mov.w	lr, #0
 80073b4:	3c01      	subs	r4, #1
 80073b6:	f300 80ab 	bgt.w	8007510 <__aeabi_dmul+0x238>
 80073ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80073be:	bfde      	ittt	le
 80073c0:	2000      	movle	r0, #0
 80073c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80073c6:	bd70      	pople	{r4, r5, r6, pc}
 80073c8:	f1c4 0400 	rsb	r4, r4, #0
 80073cc:	3c20      	subs	r4, #32
 80073ce:	da35      	bge.n	800743c <__aeabi_dmul+0x164>
 80073d0:	340c      	adds	r4, #12
 80073d2:	dc1b      	bgt.n	800740c <__aeabi_dmul+0x134>
 80073d4:	f104 0414 	add.w	r4, r4, #20
 80073d8:	f1c4 0520 	rsb	r5, r4, #32
 80073dc:	fa00 f305 	lsl.w	r3, r0, r5
 80073e0:	fa20 f004 	lsr.w	r0, r0, r4
 80073e4:	fa01 f205 	lsl.w	r2, r1, r5
 80073e8:	ea40 0002 	orr.w	r0, r0, r2
 80073ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80073f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80073f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80073f8:	fa21 f604 	lsr.w	r6, r1, r4
 80073fc:	eb42 0106 	adc.w	r1, r2, r6
 8007400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007404:	bf08      	it	eq
 8007406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800740a:	bd70      	pop	{r4, r5, r6, pc}
 800740c:	f1c4 040c 	rsb	r4, r4, #12
 8007410:	f1c4 0520 	rsb	r5, r4, #32
 8007414:	fa00 f304 	lsl.w	r3, r0, r4
 8007418:	fa20 f005 	lsr.w	r0, r0, r5
 800741c:	fa01 f204 	lsl.w	r2, r1, r4
 8007420:	ea40 0002 	orr.w	r0, r0, r2
 8007424:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8007428:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800742c:	f141 0100 	adc.w	r1, r1, #0
 8007430:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8007434:	bf08      	it	eq
 8007436:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800743a:	bd70      	pop	{r4, r5, r6, pc}
 800743c:	f1c4 0520 	rsb	r5, r4, #32
 8007440:	fa00 f205 	lsl.w	r2, r0, r5
 8007444:	ea4e 0e02 	orr.w	lr, lr, r2
 8007448:	fa20 f304 	lsr.w	r3, r0, r4
 800744c:	fa01 f205 	lsl.w	r2, r1, r5
 8007450:	ea43 0302 	orr.w	r3, r3, r2
 8007454:	fa21 f004 	lsr.w	r0, r1, r4
 8007458:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800745c:	fa21 f204 	lsr.w	r2, r1, r4
 8007460:	ea20 0002 	bic.w	r0, r0, r2
 8007464:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8007468:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800746c:	bf08      	it	eq
 800746e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8007472:	bd70      	pop	{r4, r5, r6, pc}
 8007474:	f094 0f00 	teq	r4, #0
 8007478:	d10f      	bne.n	800749a <__aeabi_dmul+0x1c2>
 800747a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800747e:	0040      	lsls	r0, r0, #1
 8007480:	eb41 0101 	adc.w	r1, r1, r1
 8007484:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8007488:	bf08      	it	eq
 800748a:	3c01      	subeq	r4, #1
 800748c:	d0f7      	beq.n	800747e <__aeabi_dmul+0x1a6>
 800748e:	ea41 0106 	orr.w	r1, r1, r6
 8007492:	f095 0f00 	teq	r5, #0
 8007496:	bf18      	it	ne
 8007498:	4770      	bxne	lr
 800749a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800749e:	0052      	lsls	r2, r2, #1
 80074a0:	eb43 0303 	adc.w	r3, r3, r3
 80074a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80074a8:	bf08      	it	eq
 80074aa:	3d01      	subeq	r5, #1
 80074ac:	d0f7      	beq.n	800749e <__aeabi_dmul+0x1c6>
 80074ae:	ea43 0306 	orr.w	r3, r3, r6
 80074b2:	4770      	bx	lr
 80074b4:	ea94 0f0c 	teq	r4, ip
 80074b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80074bc:	bf18      	it	ne
 80074be:	ea95 0f0c 	teqne	r5, ip
 80074c2:	d00c      	beq.n	80074de <__aeabi_dmul+0x206>
 80074c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80074c8:	bf18      	it	ne
 80074ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80074ce:	d1d1      	bne.n	8007474 <__aeabi_dmul+0x19c>
 80074d0:	ea81 0103 	eor.w	r1, r1, r3
 80074d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80074d8:	f04f 0000 	mov.w	r0, #0
 80074dc:	bd70      	pop	{r4, r5, r6, pc}
 80074de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80074e2:	bf06      	itte	eq
 80074e4:	4610      	moveq	r0, r2
 80074e6:	4619      	moveq	r1, r3
 80074e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80074ec:	d019      	beq.n	8007522 <__aeabi_dmul+0x24a>
 80074ee:	ea94 0f0c 	teq	r4, ip
 80074f2:	d102      	bne.n	80074fa <__aeabi_dmul+0x222>
 80074f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80074f8:	d113      	bne.n	8007522 <__aeabi_dmul+0x24a>
 80074fa:	ea95 0f0c 	teq	r5, ip
 80074fe:	d105      	bne.n	800750c <__aeabi_dmul+0x234>
 8007500:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8007504:	bf1c      	itt	ne
 8007506:	4610      	movne	r0, r2
 8007508:	4619      	movne	r1, r3
 800750a:	d10a      	bne.n	8007522 <__aeabi_dmul+0x24a>
 800750c:	ea81 0103 	eor.w	r1, r1, r3
 8007510:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8007514:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8007518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800751c:	f04f 0000 	mov.w	r0, #0
 8007520:	bd70      	pop	{r4, r5, r6, pc}
 8007522:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8007526:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800752a:	bd70      	pop	{r4, r5, r6, pc}

0800752c <__aeabi_ddiv>:
 800752c:	b570      	push	{r4, r5, r6, lr}
 800752e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8007532:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8007536:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800753a:	bf1d      	ittte	ne
 800753c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8007540:	ea94 0f0c 	teqne	r4, ip
 8007544:	ea95 0f0c 	teqne	r5, ip
 8007548:	f000 f8a7 	bleq	800769a <__aeabi_ddiv+0x16e>
 800754c:	eba4 0405 	sub.w	r4, r4, r5
 8007550:	ea81 0e03 	eor.w	lr, r1, r3
 8007554:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8007558:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800755c:	f000 8088 	beq.w	8007670 <__aeabi_ddiv+0x144>
 8007560:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8007564:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8007568:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800756c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8007570:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8007574:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8007578:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800757c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8007580:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8007584:	429d      	cmp	r5, r3
 8007586:	bf08      	it	eq
 8007588:	4296      	cmpeq	r6, r2
 800758a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800758e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8007592:	d202      	bcs.n	800759a <__aeabi_ddiv+0x6e>
 8007594:	085b      	lsrs	r3, r3, #1
 8007596:	ea4f 0232 	mov.w	r2, r2, rrx
 800759a:	1ab6      	subs	r6, r6, r2
 800759c:	eb65 0503 	sbc.w	r5, r5, r3
 80075a0:	085b      	lsrs	r3, r3, #1
 80075a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80075a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80075aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80075ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80075b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80075b6:	bf22      	ittt	cs
 80075b8:	1ab6      	subcs	r6, r6, r2
 80075ba:	4675      	movcs	r5, lr
 80075bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80075c0:	085b      	lsrs	r3, r3, #1
 80075c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80075c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80075ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80075ce:	bf22      	ittt	cs
 80075d0:	1ab6      	subcs	r6, r6, r2
 80075d2:	4675      	movcs	r5, lr
 80075d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80075d8:	085b      	lsrs	r3, r3, #1
 80075da:	ea4f 0232 	mov.w	r2, r2, rrx
 80075de:	ebb6 0e02 	subs.w	lr, r6, r2
 80075e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80075e6:	bf22      	ittt	cs
 80075e8:	1ab6      	subcs	r6, r6, r2
 80075ea:	4675      	movcs	r5, lr
 80075ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80075f0:	085b      	lsrs	r3, r3, #1
 80075f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80075f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80075fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80075fe:	bf22      	ittt	cs
 8007600:	1ab6      	subcs	r6, r6, r2
 8007602:	4675      	movcs	r5, lr
 8007604:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8007608:	ea55 0e06 	orrs.w	lr, r5, r6
 800760c:	d018      	beq.n	8007640 <__aeabi_ddiv+0x114>
 800760e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8007612:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8007616:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800761a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800761e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8007622:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8007626:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800762a:	d1c0      	bne.n	80075ae <__aeabi_ddiv+0x82>
 800762c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8007630:	d10b      	bne.n	800764a <__aeabi_ddiv+0x11e>
 8007632:	ea41 0100 	orr.w	r1, r1, r0
 8007636:	f04f 0000 	mov.w	r0, #0
 800763a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800763e:	e7b6      	b.n	80075ae <__aeabi_ddiv+0x82>
 8007640:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8007644:	bf04      	itt	eq
 8007646:	4301      	orreq	r1, r0
 8007648:	2000      	moveq	r0, #0
 800764a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800764e:	bf88      	it	hi
 8007650:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8007654:	f63f aeaf 	bhi.w	80073b6 <__aeabi_dmul+0xde>
 8007658:	ebb5 0c03 	subs.w	ip, r5, r3
 800765c:	bf04      	itt	eq
 800765e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8007662:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8007666:	f150 0000 	adcs.w	r0, r0, #0
 800766a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800766e:	bd70      	pop	{r4, r5, r6, pc}
 8007670:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8007674:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8007678:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800767c:	bfc2      	ittt	gt
 800767e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8007682:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8007686:	bd70      	popgt	{r4, r5, r6, pc}
 8007688:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800768c:	f04f 0e00 	mov.w	lr, #0
 8007690:	3c01      	subs	r4, #1
 8007692:	e690      	b.n	80073b6 <__aeabi_dmul+0xde>
 8007694:	ea45 0e06 	orr.w	lr, r5, r6
 8007698:	e68d      	b.n	80073b6 <__aeabi_dmul+0xde>
 800769a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800769e:	ea94 0f0c 	teq	r4, ip
 80076a2:	bf08      	it	eq
 80076a4:	ea95 0f0c 	teqeq	r5, ip
 80076a8:	f43f af3b 	beq.w	8007522 <__aeabi_dmul+0x24a>
 80076ac:	ea94 0f0c 	teq	r4, ip
 80076b0:	d10a      	bne.n	80076c8 <__aeabi_ddiv+0x19c>
 80076b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80076b6:	f47f af34 	bne.w	8007522 <__aeabi_dmul+0x24a>
 80076ba:	ea95 0f0c 	teq	r5, ip
 80076be:	f47f af25 	bne.w	800750c <__aeabi_dmul+0x234>
 80076c2:	4610      	mov	r0, r2
 80076c4:	4619      	mov	r1, r3
 80076c6:	e72c      	b.n	8007522 <__aeabi_dmul+0x24a>
 80076c8:	ea95 0f0c 	teq	r5, ip
 80076cc:	d106      	bne.n	80076dc <__aeabi_ddiv+0x1b0>
 80076ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80076d2:	f43f aefd 	beq.w	80074d0 <__aeabi_dmul+0x1f8>
 80076d6:	4610      	mov	r0, r2
 80076d8:	4619      	mov	r1, r3
 80076da:	e722      	b.n	8007522 <__aeabi_dmul+0x24a>
 80076dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80076e0:	bf18      	it	ne
 80076e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80076e6:	f47f aec5 	bne.w	8007474 <__aeabi_dmul+0x19c>
 80076ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80076ee:	f47f af0d 	bne.w	800750c <__aeabi_dmul+0x234>
 80076f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80076f6:	f47f aeeb 	bne.w	80074d0 <__aeabi_dmul+0x1f8>
 80076fa:	e712      	b.n	8007522 <__aeabi_dmul+0x24a>

080076fc <__gedf2>:
 80076fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8007700:	e006      	b.n	8007710 <__cmpdf2+0x4>
 8007702:	bf00      	nop

08007704 <__ledf2>:
 8007704:	f04f 0c01 	mov.w	ip, #1
 8007708:	e002      	b.n	8007710 <__cmpdf2+0x4>
 800770a:	bf00      	nop

0800770c <__cmpdf2>:
 800770c:	f04f 0c01 	mov.w	ip, #1
 8007710:	f84d cd04 	str.w	ip, [sp, #-4]!
 8007714:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007718:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800771c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007720:	bf18      	it	ne
 8007722:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8007726:	d01b      	beq.n	8007760 <__cmpdf2+0x54>
 8007728:	b001      	add	sp, #4
 800772a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800772e:	bf0c      	ite	eq
 8007730:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8007734:	ea91 0f03 	teqne	r1, r3
 8007738:	bf02      	ittt	eq
 800773a:	ea90 0f02 	teqeq	r0, r2
 800773e:	2000      	moveq	r0, #0
 8007740:	4770      	bxeq	lr
 8007742:	f110 0f00 	cmn.w	r0, #0
 8007746:	ea91 0f03 	teq	r1, r3
 800774a:	bf58      	it	pl
 800774c:	4299      	cmppl	r1, r3
 800774e:	bf08      	it	eq
 8007750:	4290      	cmpeq	r0, r2
 8007752:	bf2c      	ite	cs
 8007754:	17d8      	asrcs	r0, r3, #31
 8007756:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800775a:	f040 0001 	orr.w	r0, r0, #1
 800775e:	4770      	bx	lr
 8007760:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007764:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007768:	d102      	bne.n	8007770 <__cmpdf2+0x64>
 800776a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800776e:	d107      	bne.n	8007780 <__cmpdf2+0x74>
 8007770:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007774:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007778:	d1d6      	bne.n	8007728 <__cmpdf2+0x1c>
 800777a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800777e:	d0d3      	beq.n	8007728 <__cmpdf2+0x1c>
 8007780:	f85d 0b04 	ldr.w	r0, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop

08007788 <__aeabi_cdrcmple>:
 8007788:	4684      	mov	ip, r0
 800778a:	4610      	mov	r0, r2
 800778c:	4662      	mov	r2, ip
 800778e:	468c      	mov	ip, r1
 8007790:	4619      	mov	r1, r3
 8007792:	4663      	mov	r3, ip
 8007794:	e000      	b.n	8007798 <__aeabi_cdcmpeq>
 8007796:	bf00      	nop

08007798 <__aeabi_cdcmpeq>:
 8007798:	b501      	push	{r0, lr}
 800779a:	f7ff ffb7 	bl	800770c <__cmpdf2>
 800779e:	2800      	cmp	r0, #0
 80077a0:	bf48      	it	mi
 80077a2:	f110 0f00 	cmnmi.w	r0, #0
 80077a6:	bd01      	pop	{r0, pc}

080077a8 <__aeabi_dcmpeq>:
 80077a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80077ac:	f7ff fff4 	bl	8007798 <__aeabi_cdcmpeq>
 80077b0:	bf0c      	ite	eq
 80077b2:	2001      	moveq	r0, #1
 80077b4:	2000      	movne	r0, #0
 80077b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80077ba:	bf00      	nop

080077bc <__aeabi_dcmplt>:
 80077bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80077c0:	f7ff ffea 	bl	8007798 <__aeabi_cdcmpeq>
 80077c4:	bf34      	ite	cc
 80077c6:	2001      	movcc	r0, #1
 80077c8:	2000      	movcs	r0, #0
 80077ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80077ce:	bf00      	nop

080077d0 <__aeabi_dcmple>:
 80077d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80077d4:	f7ff ffe0 	bl	8007798 <__aeabi_cdcmpeq>
 80077d8:	bf94      	ite	ls
 80077da:	2001      	movls	r0, #1
 80077dc:	2000      	movhi	r0, #0
 80077de:	f85d fb08 	ldr.w	pc, [sp], #8
 80077e2:	bf00      	nop

080077e4 <__aeabi_dcmpge>:
 80077e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80077e8:	f7ff ffce 	bl	8007788 <__aeabi_cdrcmple>
 80077ec:	bf94      	ite	ls
 80077ee:	2001      	movls	r0, #1
 80077f0:	2000      	movhi	r0, #0
 80077f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80077f6:	bf00      	nop

080077f8 <__aeabi_dcmpgt>:
 80077f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80077fc:	f7ff ffc4 	bl	8007788 <__aeabi_cdrcmple>
 8007800:	bf34      	ite	cc
 8007802:	2001      	movcc	r0, #1
 8007804:	2000      	movcs	r0, #0
 8007806:	f85d fb08 	ldr.w	pc, [sp], #8
 800780a:	bf00      	nop

0800780c <__aeabi_dcmpun>:
 800780c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8007810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007814:	d102      	bne.n	800781c <__aeabi_dcmpun+0x10>
 8007816:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800781a:	d10a      	bne.n	8007832 <__aeabi_dcmpun+0x26>
 800781c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007820:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8007824:	d102      	bne.n	800782c <__aeabi_dcmpun+0x20>
 8007826:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800782a:	d102      	bne.n	8007832 <__aeabi_dcmpun+0x26>
 800782c:	f04f 0000 	mov.w	r0, #0
 8007830:	4770      	bx	lr
 8007832:	f04f 0001 	mov.w	r0, #1
 8007836:	4770      	bx	lr

08007838 <__aeabi_d2iz>:
 8007838:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800783c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8007840:	d215      	bcs.n	800786e <__aeabi_d2iz+0x36>
 8007842:	d511      	bpl.n	8007868 <__aeabi_d2iz+0x30>
 8007844:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8007848:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800784c:	d912      	bls.n	8007874 <__aeabi_d2iz+0x3c>
 800784e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8007852:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007856:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800785a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800785e:	fa23 f002 	lsr.w	r0, r3, r2
 8007862:	bf18      	it	ne
 8007864:	4240      	negne	r0, r0
 8007866:	4770      	bx	lr
 8007868:	f04f 0000 	mov.w	r0, #0
 800786c:	4770      	bx	lr
 800786e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8007872:	d105      	bne.n	8007880 <__aeabi_d2iz+0x48>
 8007874:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8007878:	bf08      	it	eq
 800787a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800787e:	4770      	bx	lr
 8007880:	f04f 0000 	mov.w	r0, #0
 8007884:	4770      	bx	lr
 8007886:	bf00      	nop

08007888 <__aeabi_frsub>:
 8007888:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800788c:	e002      	b.n	8007894 <__addsf3>
 800788e:	bf00      	nop

08007890 <__aeabi_fsub>:
 8007890:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08007894 <__addsf3>:
 8007894:	0042      	lsls	r2, r0, #1
 8007896:	bf1f      	itttt	ne
 8007898:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800789c:	ea92 0f03 	teqne	r2, r3
 80078a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80078a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80078a8:	d06a      	beq.n	8007980 <__addsf3+0xec>
 80078aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80078ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80078b2:	bfc1      	itttt	gt
 80078b4:	18d2      	addgt	r2, r2, r3
 80078b6:	4041      	eorgt	r1, r0
 80078b8:	4048      	eorgt	r0, r1
 80078ba:	4041      	eorgt	r1, r0
 80078bc:	bfb8      	it	lt
 80078be:	425b      	neglt	r3, r3
 80078c0:	2b19      	cmp	r3, #25
 80078c2:	bf88      	it	hi
 80078c4:	4770      	bxhi	lr
 80078c6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80078ca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80078ce:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80078d2:	bf18      	it	ne
 80078d4:	4240      	negne	r0, r0
 80078d6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80078da:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80078de:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80078e2:	bf18      	it	ne
 80078e4:	4249      	negne	r1, r1
 80078e6:	ea92 0f03 	teq	r2, r3
 80078ea:	d03f      	beq.n	800796c <__addsf3+0xd8>
 80078ec:	f1a2 0201 	sub.w	r2, r2, #1
 80078f0:	fa41 fc03 	asr.w	ip, r1, r3
 80078f4:	eb10 000c 	adds.w	r0, r0, ip
 80078f8:	f1c3 0320 	rsb	r3, r3, #32
 80078fc:	fa01 f103 	lsl.w	r1, r1, r3
 8007900:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8007904:	d502      	bpl.n	800790c <__addsf3+0x78>
 8007906:	4249      	negs	r1, r1
 8007908:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800790c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8007910:	d313      	bcc.n	800793a <__addsf3+0xa6>
 8007912:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8007916:	d306      	bcc.n	8007926 <__addsf3+0x92>
 8007918:	0840      	lsrs	r0, r0, #1
 800791a:	ea4f 0131 	mov.w	r1, r1, rrx
 800791e:	f102 0201 	add.w	r2, r2, #1
 8007922:	2afe      	cmp	r2, #254	@ 0xfe
 8007924:	d251      	bcs.n	80079ca <__addsf3+0x136>
 8007926:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800792a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800792e:	bf08      	it	eq
 8007930:	f020 0001 	biceq.w	r0, r0, #1
 8007934:	ea40 0003 	orr.w	r0, r0, r3
 8007938:	4770      	bx	lr
 800793a:	0049      	lsls	r1, r1, #1
 800793c:	eb40 0000 	adc.w	r0, r0, r0
 8007940:	3a01      	subs	r2, #1
 8007942:	bf28      	it	cs
 8007944:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8007948:	d2ed      	bcs.n	8007926 <__addsf3+0x92>
 800794a:	fab0 fc80 	clz	ip, r0
 800794e:	f1ac 0c08 	sub.w	ip, ip, #8
 8007952:	ebb2 020c 	subs.w	r2, r2, ip
 8007956:	fa00 f00c 	lsl.w	r0, r0, ip
 800795a:	bfaa      	itet	ge
 800795c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8007960:	4252      	neglt	r2, r2
 8007962:	4318      	orrge	r0, r3
 8007964:	bfbc      	itt	lt
 8007966:	40d0      	lsrlt	r0, r2
 8007968:	4318      	orrlt	r0, r3
 800796a:	4770      	bx	lr
 800796c:	f092 0f00 	teq	r2, #0
 8007970:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8007974:	bf06      	itte	eq
 8007976:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800797a:	3201      	addeq	r2, #1
 800797c:	3b01      	subne	r3, #1
 800797e:	e7b5      	b.n	80078ec <__addsf3+0x58>
 8007980:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8007984:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8007988:	bf18      	it	ne
 800798a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800798e:	d021      	beq.n	80079d4 <__addsf3+0x140>
 8007990:	ea92 0f03 	teq	r2, r3
 8007994:	d004      	beq.n	80079a0 <__addsf3+0x10c>
 8007996:	f092 0f00 	teq	r2, #0
 800799a:	bf08      	it	eq
 800799c:	4608      	moveq	r0, r1
 800799e:	4770      	bx	lr
 80079a0:	ea90 0f01 	teq	r0, r1
 80079a4:	bf1c      	itt	ne
 80079a6:	2000      	movne	r0, #0
 80079a8:	4770      	bxne	lr
 80079aa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80079ae:	d104      	bne.n	80079ba <__addsf3+0x126>
 80079b0:	0040      	lsls	r0, r0, #1
 80079b2:	bf28      	it	cs
 80079b4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80079b8:	4770      	bx	lr
 80079ba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80079be:	bf3c      	itt	cc
 80079c0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80079c4:	4770      	bxcc	lr
 80079c6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80079ca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80079ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80079d2:	4770      	bx	lr
 80079d4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80079d8:	bf16      	itet	ne
 80079da:	4608      	movne	r0, r1
 80079dc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80079e0:	4601      	movne	r1, r0
 80079e2:	0242      	lsls	r2, r0, #9
 80079e4:	bf06      	itte	eq
 80079e6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80079ea:	ea90 0f01 	teqeq	r0, r1
 80079ee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80079f2:	4770      	bx	lr

080079f4 <__aeabi_ui2f>:
 80079f4:	f04f 0300 	mov.w	r3, #0
 80079f8:	e004      	b.n	8007a04 <__aeabi_i2f+0x8>
 80079fa:	bf00      	nop

080079fc <__aeabi_i2f>:
 80079fc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8007a00:	bf48      	it	mi
 8007a02:	4240      	negmi	r0, r0
 8007a04:	ea5f 0c00 	movs.w	ip, r0
 8007a08:	bf08      	it	eq
 8007a0a:	4770      	bxeq	lr
 8007a0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8007a10:	4601      	mov	r1, r0
 8007a12:	f04f 0000 	mov.w	r0, #0
 8007a16:	e01c      	b.n	8007a52 <__aeabi_l2f+0x2a>

08007a18 <__aeabi_ul2f>:
 8007a18:	ea50 0201 	orrs.w	r2, r0, r1
 8007a1c:	bf08      	it	eq
 8007a1e:	4770      	bxeq	lr
 8007a20:	f04f 0300 	mov.w	r3, #0
 8007a24:	e00a      	b.n	8007a3c <__aeabi_l2f+0x14>
 8007a26:	bf00      	nop

08007a28 <__aeabi_l2f>:
 8007a28:	ea50 0201 	orrs.w	r2, r0, r1
 8007a2c:	bf08      	it	eq
 8007a2e:	4770      	bxeq	lr
 8007a30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8007a34:	d502      	bpl.n	8007a3c <__aeabi_l2f+0x14>
 8007a36:	4240      	negs	r0, r0
 8007a38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8007a3c:	ea5f 0c01 	movs.w	ip, r1
 8007a40:	bf02      	ittt	eq
 8007a42:	4684      	moveq	ip, r0
 8007a44:	4601      	moveq	r1, r0
 8007a46:	2000      	moveq	r0, #0
 8007a48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8007a4c:	bf08      	it	eq
 8007a4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8007a52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8007a56:	fabc f28c 	clz	r2, ip
 8007a5a:	3a08      	subs	r2, #8
 8007a5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8007a60:	db10      	blt.n	8007a84 <__aeabi_l2f+0x5c>
 8007a62:	fa01 fc02 	lsl.w	ip, r1, r2
 8007a66:	4463      	add	r3, ip
 8007a68:	fa00 fc02 	lsl.w	ip, r0, r2
 8007a6c:	f1c2 0220 	rsb	r2, r2, #32
 8007a70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8007a74:	fa20 f202 	lsr.w	r2, r0, r2
 8007a78:	eb43 0002 	adc.w	r0, r3, r2
 8007a7c:	bf08      	it	eq
 8007a7e:	f020 0001 	biceq.w	r0, r0, #1
 8007a82:	4770      	bx	lr
 8007a84:	f102 0220 	add.w	r2, r2, #32
 8007a88:	fa01 fc02 	lsl.w	ip, r1, r2
 8007a8c:	f1c2 0220 	rsb	r2, r2, #32
 8007a90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8007a94:	fa21 f202 	lsr.w	r2, r1, r2
 8007a98:	eb43 0002 	adc.w	r0, r3, r2
 8007a9c:	bf08      	it	eq
 8007a9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8007aa2:	4770      	bx	lr

08007aa4 <__aeabi_uldivmod>:
 8007aa4:	b953      	cbnz	r3, 8007abc <__aeabi_uldivmod+0x18>
 8007aa6:	b94a      	cbnz	r2, 8007abc <__aeabi_uldivmod+0x18>
 8007aa8:	2900      	cmp	r1, #0
 8007aaa:	bf08      	it	eq
 8007aac:	2800      	cmpeq	r0, #0
 8007aae:	bf1c      	itt	ne
 8007ab0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8007ab4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8007ab8:	f001 b972 	b.w	8008da0 <__aeabi_idiv0>
 8007abc:	f1ad 0c08 	sub.w	ip, sp, #8
 8007ac0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8007ac4:	f000 f826 	bl	8007b14 <__udivmoddi4>
 8007ac8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007acc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ad0:	b004      	add	sp, #16
 8007ad2:	4770      	bx	lr

08007ad4 <__aeabi_f2ulz>:
 8007ad4:	b5d0      	push	{r4, r6, r7, lr}
 8007ad6:	f7ff fba7 	bl	8007228 <__aeabi_f2d>
 8007ada:	4b0c      	ldr	r3, [pc, #48]	@ (8007b0c <__aeabi_f2ulz+0x38>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	4606      	mov	r6, r0
 8007ae0:	460f      	mov	r7, r1
 8007ae2:	f7ff fbf9 	bl	80072d8 <__aeabi_dmul>
 8007ae6:	f001 f95d 	bl	8008da4 <__aeabi_d2uiz>
 8007aea:	4604      	mov	r4, r0
 8007aec:	f7ff fb7a 	bl	80071e4 <__aeabi_ui2d>
 8007af0:	4b07      	ldr	r3, [pc, #28]	@ (8007b10 <__aeabi_f2ulz+0x3c>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	f7ff fbf0 	bl	80072d8 <__aeabi_dmul>
 8007af8:	4602      	mov	r2, r0
 8007afa:	460b      	mov	r3, r1
 8007afc:	4630      	mov	r0, r6
 8007afe:	4639      	mov	r1, r7
 8007b00:	f7ff fa32 	bl	8006f68 <__aeabi_dsub>
 8007b04:	f001 f94e 	bl	8008da4 <__aeabi_d2uiz>
 8007b08:	4621      	mov	r1, r4
 8007b0a:	bdd0      	pop	{r4, r6, r7, pc}
 8007b0c:	3df00000 	.word	0x3df00000
 8007b10:	41f00000 	.word	0x41f00000

08007b14 <__udivmoddi4>:
 8007b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b18:	9d08      	ldr	r5, [sp, #32]
 8007b1a:	468e      	mov	lr, r1
 8007b1c:	4604      	mov	r4, r0
 8007b1e:	4688      	mov	r8, r1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d14a      	bne.n	8007bba <__udivmoddi4+0xa6>
 8007b24:	428a      	cmp	r2, r1
 8007b26:	4617      	mov	r7, r2
 8007b28:	d962      	bls.n	8007bf0 <__udivmoddi4+0xdc>
 8007b2a:	fab2 f682 	clz	r6, r2
 8007b2e:	b14e      	cbz	r6, 8007b44 <__udivmoddi4+0x30>
 8007b30:	f1c6 0320 	rsb	r3, r6, #32
 8007b34:	fa01 f806 	lsl.w	r8, r1, r6
 8007b38:	fa20 f303 	lsr.w	r3, r0, r3
 8007b3c:	40b7      	lsls	r7, r6
 8007b3e:	ea43 0808 	orr.w	r8, r3, r8
 8007b42:	40b4      	lsls	r4, r6
 8007b44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8007b48:	fa1f fc87 	uxth.w	ip, r7
 8007b4c:	fbb8 f1fe 	udiv	r1, r8, lr
 8007b50:	0c23      	lsrs	r3, r4, #16
 8007b52:	fb0e 8811 	mls	r8, lr, r1, r8
 8007b56:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007b5a:	fb01 f20c 	mul.w	r2, r1, ip
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d909      	bls.n	8007b76 <__udivmoddi4+0x62>
 8007b62:	18fb      	adds	r3, r7, r3
 8007b64:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8007b68:	f080 80ea 	bcs.w	8007d40 <__udivmoddi4+0x22c>
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	f240 80e7 	bls.w	8007d40 <__udivmoddi4+0x22c>
 8007b72:	3902      	subs	r1, #2
 8007b74:	443b      	add	r3, r7
 8007b76:	1a9a      	subs	r2, r3, r2
 8007b78:	b2a3      	uxth	r3, r4
 8007b7a:	fbb2 f0fe 	udiv	r0, r2, lr
 8007b7e:	fb0e 2210 	mls	r2, lr, r0, r2
 8007b82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b86:	fb00 fc0c 	mul.w	ip, r0, ip
 8007b8a:	459c      	cmp	ip, r3
 8007b8c:	d909      	bls.n	8007ba2 <__udivmoddi4+0x8e>
 8007b8e:	18fb      	adds	r3, r7, r3
 8007b90:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8007b94:	f080 80d6 	bcs.w	8007d44 <__udivmoddi4+0x230>
 8007b98:	459c      	cmp	ip, r3
 8007b9a:	f240 80d3 	bls.w	8007d44 <__udivmoddi4+0x230>
 8007b9e:	443b      	add	r3, r7
 8007ba0:	3802      	subs	r0, #2
 8007ba2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8007ba6:	eba3 030c 	sub.w	r3, r3, ip
 8007baa:	2100      	movs	r1, #0
 8007bac:	b11d      	cbz	r5, 8007bb6 <__udivmoddi4+0xa2>
 8007bae:	40f3      	lsrs	r3, r6
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	e9c5 3200 	strd	r3, r2, [r5]
 8007bb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bba:	428b      	cmp	r3, r1
 8007bbc:	d905      	bls.n	8007bca <__udivmoddi4+0xb6>
 8007bbe:	b10d      	cbz	r5, 8007bc4 <__udivmoddi4+0xb0>
 8007bc0:	e9c5 0100 	strd	r0, r1, [r5]
 8007bc4:	2100      	movs	r1, #0
 8007bc6:	4608      	mov	r0, r1
 8007bc8:	e7f5      	b.n	8007bb6 <__udivmoddi4+0xa2>
 8007bca:	fab3 f183 	clz	r1, r3
 8007bce:	2900      	cmp	r1, #0
 8007bd0:	d146      	bne.n	8007c60 <__udivmoddi4+0x14c>
 8007bd2:	4573      	cmp	r3, lr
 8007bd4:	d302      	bcc.n	8007bdc <__udivmoddi4+0xc8>
 8007bd6:	4282      	cmp	r2, r0
 8007bd8:	f200 8105 	bhi.w	8007de6 <__udivmoddi4+0x2d2>
 8007bdc:	1a84      	subs	r4, r0, r2
 8007bde:	eb6e 0203 	sbc.w	r2, lr, r3
 8007be2:	2001      	movs	r0, #1
 8007be4:	4690      	mov	r8, r2
 8007be6:	2d00      	cmp	r5, #0
 8007be8:	d0e5      	beq.n	8007bb6 <__udivmoddi4+0xa2>
 8007bea:	e9c5 4800 	strd	r4, r8, [r5]
 8007bee:	e7e2      	b.n	8007bb6 <__udivmoddi4+0xa2>
 8007bf0:	2a00      	cmp	r2, #0
 8007bf2:	f000 8090 	beq.w	8007d16 <__udivmoddi4+0x202>
 8007bf6:	fab2 f682 	clz	r6, r2
 8007bfa:	2e00      	cmp	r6, #0
 8007bfc:	f040 80a4 	bne.w	8007d48 <__udivmoddi4+0x234>
 8007c00:	1a8a      	subs	r2, r1, r2
 8007c02:	0c03      	lsrs	r3, r0, #16
 8007c04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8007c08:	b280      	uxth	r0, r0
 8007c0a:	b2bc      	uxth	r4, r7
 8007c0c:	2101      	movs	r1, #1
 8007c0e:	fbb2 fcfe 	udiv	ip, r2, lr
 8007c12:	fb0e 221c 	mls	r2, lr, ip, r2
 8007c16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c1a:	fb04 f20c 	mul.w	r2, r4, ip
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d907      	bls.n	8007c32 <__udivmoddi4+0x11e>
 8007c22:	18fb      	adds	r3, r7, r3
 8007c24:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8007c28:	d202      	bcs.n	8007c30 <__udivmoddi4+0x11c>
 8007c2a:	429a      	cmp	r2, r3
 8007c2c:	f200 80e0 	bhi.w	8007df0 <__udivmoddi4+0x2dc>
 8007c30:	46c4      	mov	ip, r8
 8007c32:	1a9b      	subs	r3, r3, r2
 8007c34:	fbb3 f2fe 	udiv	r2, r3, lr
 8007c38:	fb0e 3312 	mls	r3, lr, r2, r3
 8007c3c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8007c40:	fb02 f404 	mul.w	r4, r2, r4
 8007c44:	429c      	cmp	r4, r3
 8007c46:	d907      	bls.n	8007c58 <__udivmoddi4+0x144>
 8007c48:	18fb      	adds	r3, r7, r3
 8007c4a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8007c4e:	d202      	bcs.n	8007c56 <__udivmoddi4+0x142>
 8007c50:	429c      	cmp	r4, r3
 8007c52:	f200 80ca 	bhi.w	8007dea <__udivmoddi4+0x2d6>
 8007c56:	4602      	mov	r2, r0
 8007c58:	1b1b      	subs	r3, r3, r4
 8007c5a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8007c5e:	e7a5      	b.n	8007bac <__udivmoddi4+0x98>
 8007c60:	f1c1 0620 	rsb	r6, r1, #32
 8007c64:	408b      	lsls	r3, r1
 8007c66:	fa22 f706 	lsr.w	r7, r2, r6
 8007c6a:	431f      	orrs	r7, r3
 8007c6c:	fa0e f401 	lsl.w	r4, lr, r1
 8007c70:	fa20 f306 	lsr.w	r3, r0, r6
 8007c74:	fa2e fe06 	lsr.w	lr, lr, r6
 8007c78:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8007c7c:	4323      	orrs	r3, r4
 8007c7e:	fa00 f801 	lsl.w	r8, r0, r1
 8007c82:	fa1f fc87 	uxth.w	ip, r7
 8007c86:	fbbe f0f9 	udiv	r0, lr, r9
 8007c8a:	0c1c      	lsrs	r4, r3, #16
 8007c8c:	fb09 ee10 	mls	lr, r9, r0, lr
 8007c90:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8007c94:	fb00 fe0c 	mul.w	lr, r0, ip
 8007c98:	45a6      	cmp	lr, r4
 8007c9a:	fa02 f201 	lsl.w	r2, r2, r1
 8007c9e:	d909      	bls.n	8007cb4 <__udivmoddi4+0x1a0>
 8007ca0:	193c      	adds	r4, r7, r4
 8007ca2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8007ca6:	f080 809c 	bcs.w	8007de2 <__udivmoddi4+0x2ce>
 8007caa:	45a6      	cmp	lr, r4
 8007cac:	f240 8099 	bls.w	8007de2 <__udivmoddi4+0x2ce>
 8007cb0:	3802      	subs	r0, #2
 8007cb2:	443c      	add	r4, r7
 8007cb4:	eba4 040e 	sub.w	r4, r4, lr
 8007cb8:	fa1f fe83 	uxth.w	lr, r3
 8007cbc:	fbb4 f3f9 	udiv	r3, r4, r9
 8007cc0:	fb09 4413 	mls	r4, r9, r3, r4
 8007cc4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8007cc8:	fb03 fc0c 	mul.w	ip, r3, ip
 8007ccc:	45a4      	cmp	ip, r4
 8007cce:	d908      	bls.n	8007ce2 <__udivmoddi4+0x1ce>
 8007cd0:	193c      	adds	r4, r7, r4
 8007cd2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8007cd6:	f080 8082 	bcs.w	8007dde <__udivmoddi4+0x2ca>
 8007cda:	45a4      	cmp	ip, r4
 8007cdc:	d97f      	bls.n	8007dde <__udivmoddi4+0x2ca>
 8007cde:	3b02      	subs	r3, #2
 8007ce0:	443c      	add	r4, r7
 8007ce2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8007ce6:	eba4 040c 	sub.w	r4, r4, ip
 8007cea:	fba0 ec02 	umull	lr, ip, r0, r2
 8007cee:	4564      	cmp	r4, ip
 8007cf0:	4673      	mov	r3, lr
 8007cf2:	46e1      	mov	r9, ip
 8007cf4:	d362      	bcc.n	8007dbc <__udivmoddi4+0x2a8>
 8007cf6:	d05f      	beq.n	8007db8 <__udivmoddi4+0x2a4>
 8007cf8:	b15d      	cbz	r5, 8007d12 <__udivmoddi4+0x1fe>
 8007cfa:	ebb8 0203 	subs.w	r2, r8, r3
 8007cfe:	eb64 0409 	sbc.w	r4, r4, r9
 8007d02:	fa04 f606 	lsl.w	r6, r4, r6
 8007d06:	fa22 f301 	lsr.w	r3, r2, r1
 8007d0a:	431e      	orrs	r6, r3
 8007d0c:	40cc      	lsrs	r4, r1
 8007d0e:	e9c5 6400 	strd	r6, r4, [r5]
 8007d12:	2100      	movs	r1, #0
 8007d14:	e74f      	b.n	8007bb6 <__udivmoddi4+0xa2>
 8007d16:	fbb1 fcf2 	udiv	ip, r1, r2
 8007d1a:	0c01      	lsrs	r1, r0, #16
 8007d1c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8007d20:	b280      	uxth	r0, r0
 8007d22:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8007d26:	463b      	mov	r3, r7
 8007d28:	4638      	mov	r0, r7
 8007d2a:	463c      	mov	r4, r7
 8007d2c:	46b8      	mov	r8, r7
 8007d2e:	46be      	mov	lr, r7
 8007d30:	2620      	movs	r6, #32
 8007d32:	fbb1 f1f7 	udiv	r1, r1, r7
 8007d36:	eba2 0208 	sub.w	r2, r2, r8
 8007d3a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8007d3e:	e766      	b.n	8007c0e <__udivmoddi4+0xfa>
 8007d40:	4601      	mov	r1, r0
 8007d42:	e718      	b.n	8007b76 <__udivmoddi4+0x62>
 8007d44:	4610      	mov	r0, r2
 8007d46:	e72c      	b.n	8007ba2 <__udivmoddi4+0x8e>
 8007d48:	f1c6 0220 	rsb	r2, r6, #32
 8007d4c:	fa2e f302 	lsr.w	r3, lr, r2
 8007d50:	40b7      	lsls	r7, r6
 8007d52:	40b1      	lsls	r1, r6
 8007d54:	fa20 f202 	lsr.w	r2, r0, r2
 8007d58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8007d5c:	430a      	orrs	r2, r1
 8007d5e:	fbb3 f8fe 	udiv	r8, r3, lr
 8007d62:	b2bc      	uxth	r4, r7
 8007d64:	fb0e 3318 	mls	r3, lr, r8, r3
 8007d68:	0c11      	lsrs	r1, r2, #16
 8007d6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007d6e:	fb08 f904 	mul.w	r9, r8, r4
 8007d72:	40b0      	lsls	r0, r6
 8007d74:	4589      	cmp	r9, r1
 8007d76:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8007d7a:	b280      	uxth	r0, r0
 8007d7c:	d93e      	bls.n	8007dfc <__udivmoddi4+0x2e8>
 8007d7e:	1879      	adds	r1, r7, r1
 8007d80:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8007d84:	d201      	bcs.n	8007d8a <__udivmoddi4+0x276>
 8007d86:	4589      	cmp	r9, r1
 8007d88:	d81f      	bhi.n	8007dca <__udivmoddi4+0x2b6>
 8007d8a:	eba1 0109 	sub.w	r1, r1, r9
 8007d8e:	fbb1 f9fe 	udiv	r9, r1, lr
 8007d92:	fb09 f804 	mul.w	r8, r9, r4
 8007d96:	fb0e 1119 	mls	r1, lr, r9, r1
 8007d9a:	b292      	uxth	r2, r2
 8007d9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8007da0:	4542      	cmp	r2, r8
 8007da2:	d229      	bcs.n	8007df8 <__udivmoddi4+0x2e4>
 8007da4:	18ba      	adds	r2, r7, r2
 8007da6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8007daa:	d2c4      	bcs.n	8007d36 <__udivmoddi4+0x222>
 8007dac:	4542      	cmp	r2, r8
 8007dae:	d2c2      	bcs.n	8007d36 <__udivmoddi4+0x222>
 8007db0:	f1a9 0102 	sub.w	r1, r9, #2
 8007db4:	443a      	add	r2, r7
 8007db6:	e7be      	b.n	8007d36 <__udivmoddi4+0x222>
 8007db8:	45f0      	cmp	r8, lr
 8007dba:	d29d      	bcs.n	8007cf8 <__udivmoddi4+0x1e4>
 8007dbc:	ebbe 0302 	subs.w	r3, lr, r2
 8007dc0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8007dc4:	3801      	subs	r0, #1
 8007dc6:	46e1      	mov	r9, ip
 8007dc8:	e796      	b.n	8007cf8 <__udivmoddi4+0x1e4>
 8007dca:	eba7 0909 	sub.w	r9, r7, r9
 8007dce:	4449      	add	r1, r9
 8007dd0:	f1a8 0c02 	sub.w	ip, r8, #2
 8007dd4:	fbb1 f9fe 	udiv	r9, r1, lr
 8007dd8:	fb09 f804 	mul.w	r8, r9, r4
 8007ddc:	e7db      	b.n	8007d96 <__udivmoddi4+0x282>
 8007dde:	4673      	mov	r3, lr
 8007de0:	e77f      	b.n	8007ce2 <__udivmoddi4+0x1ce>
 8007de2:	4650      	mov	r0, sl
 8007de4:	e766      	b.n	8007cb4 <__udivmoddi4+0x1a0>
 8007de6:	4608      	mov	r0, r1
 8007de8:	e6fd      	b.n	8007be6 <__udivmoddi4+0xd2>
 8007dea:	443b      	add	r3, r7
 8007dec:	3a02      	subs	r2, #2
 8007dee:	e733      	b.n	8007c58 <__udivmoddi4+0x144>
 8007df0:	f1ac 0c02 	sub.w	ip, ip, #2
 8007df4:	443b      	add	r3, r7
 8007df6:	e71c      	b.n	8007c32 <__udivmoddi4+0x11e>
 8007df8:	4649      	mov	r1, r9
 8007dfa:	e79c      	b.n	8007d36 <__udivmoddi4+0x222>
 8007dfc:	eba1 0109 	sub.w	r1, r1, r9
 8007e00:	46c4      	mov	ip, r8
 8007e02:	fbb1 f9fe 	udiv	r9, r1, lr
 8007e06:	fb09 f804 	mul.w	r8, r9, r4
 8007e0a:	e7c4      	b.n	8007d96 <__udivmoddi4+0x282>

08007e0c <selfrel_offset31>:
 8007e0c:	6803      	ldr	r3, [r0, #0]
 8007e0e:	005a      	lsls	r2, r3, #1
 8007e10:	bf4c      	ite	mi
 8007e12:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8007e16:	f023 4300 	bicpl.w	r3, r3, #2147483648	@ 0x80000000
 8007e1a:	4418      	add	r0, r3
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop

08007e20 <search_EIT_table>:
 8007e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e24:	b359      	cbz	r1, 8007e7e <search_EIT_table+0x5e>
 8007e26:	f101 38ff 	add.w	r8, r1, #4294967295	@ 0xffffffff
 8007e2a:	4605      	mov	r5, r0
 8007e2c:	4616      	mov	r6, r2
 8007e2e:	4647      	mov	r7, r8
 8007e30:	f04f 0a00 	mov.w	sl, #0
 8007e34:	eb0a 0107 	add.w	r1, sl, r7
 8007e38:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8007e3c:	1049      	asrs	r1, r1, #1
 8007e3e:	eb05 09c1 	add.w	r9, r5, r1, lsl #3
 8007e42:	4648      	mov	r0, r9
 8007e44:	f7ff ffe2 	bl	8007e0c <selfrel_offset31>
 8007e48:	4588      	cmp	r8, r1
 8007e4a:	ea4f 04c1 	mov.w	r4, r1, lsl #3
 8007e4e:	4603      	mov	r3, r0
 8007e50:	d010      	beq.n	8007e74 <search_EIT_table+0x54>
 8007e52:	f104 0008 	add.w	r0, r4, #8
 8007e56:	42b3      	cmp	r3, r6
 8007e58:	4428      	add	r0, r5
 8007e5a:	d807      	bhi.n	8007e6c <search_EIT_table+0x4c>
 8007e5c:	f7ff ffd6 	bl	8007e0c <selfrel_offset31>
 8007e60:	3801      	subs	r0, #1
 8007e62:	42b0      	cmp	r0, r6
 8007e64:	d208      	bcs.n	8007e78 <search_EIT_table+0x58>
 8007e66:	f101 0a01 	add.w	sl, r1, #1
 8007e6a:	e7e3      	b.n	8007e34 <search_EIT_table+0x14>
 8007e6c:	458a      	cmp	sl, r1
 8007e6e:	d006      	beq.n	8007e7e <search_EIT_table+0x5e>
 8007e70:	1e4f      	subs	r7, r1, #1
 8007e72:	e7df      	b.n	8007e34 <search_EIT_table+0x14>
 8007e74:	42b0      	cmp	r0, r6
 8007e76:	d8f9      	bhi.n	8007e6c <search_EIT_table+0x4c>
 8007e78:	4648      	mov	r0, r9
 8007e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e7e:	f04f 0900 	mov.w	r9, #0
 8007e82:	4648      	mov	r0, r9
 8007e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007e88 <__gnu_unwind_get_pr_addr>:
 8007e88:	2801      	cmp	r0, #1
 8007e8a:	d009      	beq.n	8007ea0 <__gnu_unwind_get_pr_addr+0x18>
 8007e8c:	2802      	cmp	r0, #2
 8007e8e:	d005      	beq.n	8007e9c <__gnu_unwind_get_pr_addr+0x14>
 8007e90:	4b04      	ldr	r3, [pc, #16]	@ (8007ea4 <__gnu_unwind_get_pr_addr+0x1c>)
 8007e92:	2800      	cmp	r0, #0
 8007e94:	bf0c      	ite	eq
 8007e96:	4618      	moveq	r0, r3
 8007e98:	2000      	movne	r0, #0
 8007e9a:	4770      	bx	lr
 8007e9c:	4802      	ldr	r0, [pc, #8]	@ (8007ea8 <__gnu_unwind_get_pr_addr+0x20>)
 8007e9e:	4770      	bx	lr
 8007ea0:	4802      	ldr	r0, [pc, #8]	@ (8007eac <__gnu_unwind_get_pr_addr+0x24>)
 8007ea2:	4770      	bx	lr
 8007ea4:	0800856d 	.word	0x0800856d
 8007ea8:	08008575 	.word	0x08008575
 8007eac:	08008571 	.word	0x08008571

08007eb0 <get_eit_entry>:
 8007eb0:	b530      	push	{r4, r5, lr}
 8007eb2:	4b22      	ldr	r3, [pc, #136]	@ (8007f3c <get_eit_entry+0x8c>)
 8007eb4:	b083      	sub	sp, #12
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	1e8d      	subs	r5, r1, #2
 8007eba:	b343      	cbz	r3, 8007f0e <get_eit_entry+0x5e>
 8007ebc:	a901      	add	r1, sp, #4
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	f3af 8000 	nop.w
 8007ec4:	b1f0      	cbz	r0, 8007f04 <get_eit_entry+0x54>
 8007ec6:	9901      	ldr	r1, [sp, #4]
 8007ec8:	462a      	mov	r2, r5
 8007eca:	f7ff ffa9 	bl	8007e20 <search_EIT_table>
 8007ece:	4601      	mov	r1, r0
 8007ed0:	b1c0      	cbz	r0, 8007f04 <get_eit_entry+0x54>
 8007ed2:	f7ff ff9b 	bl	8007e0c <selfrel_offset31>
 8007ed6:	684b      	ldr	r3, [r1, #4]
 8007ed8:	64a0      	str	r0, [r4, #72]	@ 0x48
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d02b      	beq.n	8007f36 <get_eit_entry+0x86>
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f101 0004 	add.w	r0, r1, #4
 8007ee4:	db25      	blt.n	8007f32 <get_eit_entry+0x82>
 8007ee6:	f7ff ff91 	bl	8007e0c <selfrel_offset31>
 8007eea:	2300      	movs	r3, #0
 8007eec:	6523      	str	r3, [r4, #80]	@ 0x50
 8007eee:	6803      	ldr	r3, [r0, #0]
 8007ef0:	64e0      	str	r0, [r4, #76]	@ 0x4c
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	db12      	blt.n	8007f1c <get_eit_entry+0x6c>
 8007ef6:	f7ff ff89 	bl	8007e0c <selfrel_offset31>
 8007efa:	4603      	mov	r3, r0
 8007efc:	2000      	movs	r0, #0
 8007efe:	6123      	str	r3, [r4, #16]
 8007f00:	b003      	add	sp, #12
 8007f02:	bd30      	pop	{r4, r5, pc}
 8007f04:	2300      	movs	r3, #0
 8007f06:	2009      	movs	r0, #9
 8007f08:	6123      	str	r3, [r4, #16]
 8007f0a:	b003      	add	sp, #12
 8007f0c:	bd30      	pop	{r4, r5, pc}
 8007f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007f40 <get_eit_entry+0x90>)
 8007f10:	490c      	ldr	r1, [pc, #48]	@ (8007f44 <get_eit_entry+0x94>)
 8007f12:	1ac9      	subs	r1, r1, r3
 8007f14:	10c9      	asrs	r1, r1, #3
 8007f16:	4618      	mov	r0, r3
 8007f18:	9101      	str	r1, [sp, #4]
 8007f1a:	e7d5      	b.n	8007ec8 <get_eit_entry+0x18>
 8007f1c:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8007f20:	f7ff ffb2 	bl	8007e88 <__gnu_unwind_get_pr_addr>
 8007f24:	1e03      	subs	r3, r0, #0
 8007f26:	bf0c      	ite	eq
 8007f28:	2009      	moveq	r0, #9
 8007f2a:	2000      	movne	r0, #0
 8007f2c:	6123      	str	r3, [r4, #16]
 8007f2e:	b003      	add	sp, #12
 8007f30:	bd30      	pop	{r4, r5, pc}
 8007f32:	2301      	movs	r3, #1
 8007f34:	e7da      	b.n	8007eec <get_eit_entry+0x3c>
 8007f36:	2300      	movs	r3, #0
 8007f38:	2005      	movs	r0, #5
 8007f3a:	e7e0      	b.n	8007efe <get_eit_entry+0x4e>
 8007f3c:	00000000 	.word	0x00000000
 8007f40:	08017f60 	.word	0x08017f60
 8007f44:	08018160 	.word	0x08018160

08007f48 <restore_non_core_regs>:
 8007f48:	6803      	ldr	r3, [r0, #0]
 8007f4a:	07da      	lsls	r2, r3, #31
 8007f4c:	b510      	push	{r4, lr}
 8007f4e:	4604      	mov	r4, r0
 8007f50:	d406      	bmi.n	8007f60 <restore_non_core_regs+0x18>
 8007f52:	079b      	lsls	r3, r3, #30
 8007f54:	f100 0050 	add.w	r0, r0, #80	@ 0x50
 8007f58:	d509      	bpl.n	8007f6e <restore_non_core_regs+0x26>
 8007f5a:	f000 fc8f 	bl	800887c <__gnu_Unwind_Restore_VFP_D>
 8007f5e:	6823      	ldr	r3, [r4, #0]
 8007f60:	0759      	lsls	r1, r3, #29
 8007f62:	d509      	bpl.n	8007f78 <restore_non_core_regs+0x30>
 8007f64:	071a      	lsls	r2, r3, #28
 8007f66:	d50e      	bpl.n	8007f86 <restore_non_core_regs+0x3e>
 8007f68:	06db      	lsls	r3, r3, #27
 8007f6a:	d513      	bpl.n	8007f94 <restore_non_core_regs+0x4c>
 8007f6c:	bd10      	pop	{r4, pc}
 8007f6e:	f000 fc7d 	bl	800886c <__gnu_Unwind_Restore_VFP>
 8007f72:	6823      	ldr	r3, [r4, #0]
 8007f74:	0759      	lsls	r1, r3, #29
 8007f76:	d4f5      	bmi.n	8007f64 <restore_non_core_regs+0x1c>
 8007f78:	f104 00d8 	add.w	r0, r4, #216	@ 0xd8
 8007f7c:	f000 fc86 	bl	800888c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8007f80:	6823      	ldr	r3, [r4, #0]
 8007f82:	071a      	lsls	r2, r3, #28
 8007f84:	d4f0      	bmi.n	8007f68 <restore_non_core_regs+0x20>
 8007f86:	f504 70ac 	add.w	r0, r4, #344	@ 0x158
 8007f8a:	f000 fc87 	bl	800889c <__gnu_Unwind_Restore_WMMXD>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	06db      	lsls	r3, r3, #27
 8007f92:	d4eb      	bmi.n	8007f6c <restore_non_core_regs+0x24>
 8007f94:	f504 70ec 	add.w	r0, r4, #472	@ 0x1d8
 8007f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f9c:	f000 bcc2 	b.w	8008924 <__gnu_Unwind_Restore_WMMXC>

08007fa0 <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	6800      	ldr	r0, [r0, #0]
 8007fa4:	b100      	cbz	r0, 8007fa8 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 8007fa6:	4418      	add	r0, r3
 8007fa8:	4770      	bx	lr
 8007faa:	bf00      	nop

08007fac <__gnu_unwind_24bit.isra.0>:
 8007fac:	2009      	movs	r0, #9
 8007fae:	4770      	bx	lr

08007fb0 <_Unwind_DebugHook>:
 8007fb0:	4770      	bx	lr
 8007fb2:	bf00      	nop

08007fb4 <unwind_phase2>:
 8007fb4:	b570      	push	{r4, r5, r6, lr}
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	460e      	mov	r6, r1
 8007fba:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	f7ff ff77 	bl	8007eb0 <get_eit_entry>
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	b988      	cbnz	r0, 8007fea <unwind_phase2+0x36>
 8007fc6:	6c32      	ldr	r2, [r6, #64]	@ 0x40
 8007fc8:	6162      	str	r2, [r4, #20]
 8007fca:	6923      	ldr	r3, [r4, #16]
 8007fcc:	4632      	mov	r2, r6
 8007fce:	4621      	mov	r1, r4
 8007fd0:	2001      	movs	r0, #1
 8007fd2:	4798      	blx	r3
 8007fd4:	2808      	cmp	r0, #8
 8007fd6:	d0f0      	beq.n	8007fba <unwind_phase2+0x6>
 8007fd8:	2807      	cmp	r0, #7
 8007fda:	d106      	bne.n	8007fea <unwind_phase2+0x36>
 8007fdc:	4628      	mov	r0, r5
 8007fde:	6c31      	ldr	r1, [r6, #64]	@ 0x40
 8007fe0:	f7ff ffe6 	bl	8007fb0 <_Unwind_DebugHook>
 8007fe4:	1d30      	adds	r0, r6, #4
 8007fe6:	f000 fc35 	bl	8008854 <__restore_core_regs>
 8007fea:	f00b f8b9 	bl	8013160 <abort>
 8007fee:	bf00      	nop

08007ff0 <unwind_phase2_forced>:
 8007ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff4:	f101 0c04 	add.w	ip, r1, #4
 8007ff8:	68c7      	ldr	r7, [r0, #12]
 8007ffa:	f8d0 8018 	ldr.w	r8, [r0, #24]
 8007ffe:	4606      	mov	r6, r0
 8008000:	4691      	mov	r9, r2
 8008002:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008006:	f5ad 7d76 	sub.w	sp, sp, #984	@ 0x3d8
 800800a:	ac03      	add	r4, sp, #12
 800800c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800800e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008012:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008014:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008018:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800801a:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800801e:	ad02      	add	r5, sp, #8
 8008020:	f04f 0e00 	mov.w	lr, #0
 8008024:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008028:	f8c5 e000 	str.w	lr, [r5]
 800802c:	e021      	b.n	8008072 <unwind_phase2_forced+0x82>
 800802e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8008030:	6173      	str	r3, [r6, #20]
 8008032:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8008036:	4629      	mov	r1, r5
 8008038:	a87c      	add	r0, sp, #496	@ 0x1f0
 800803a:	f00c fafb 	bl	8014634 <memcpy>
 800803e:	6933      	ldr	r3, [r6, #16]
 8008040:	aa7c      	add	r2, sp, #496	@ 0x1f0
 8008042:	4631      	mov	r1, r6
 8008044:	4650      	mov	r0, sl
 8008046:	4798      	blx	r3
 8008048:	9b8a      	ldr	r3, [sp, #552]	@ 0x228
 800804a:	64ab      	str	r3, [r5, #72]	@ 0x48
 800804c:	4649      	mov	r1, r9
 800804e:	e9cd 5800 	strd	r5, r8, [sp]
 8008052:	4682      	mov	sl, r0
 8008054:	4633      	mov	r3, r6
 8008056:	2001      	movs	r0, #1
 8008058:	4632      	mov	r2, r6
 800805a:	47b8      	blx	r7
 800805c:	4681      	mov	r9, r0
 800805e:	bb30      	cbnz	r0, 80080ae <unwind_phase2_forced+0xbe>
 8008060:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8008064:	a97c      	add	r1, sp, #496	@ 0x1f0
 8008066:	4628      	mov	r0, r5
 8008068:	f00c fae4 	bl	8014634 <memcpy>
 800806c:	f1ba 0f08 	cmp.w	sl, #8
 8008070:	d11a      	bne.n	80080a8 <unwind_phase2_forced+0xb8>
 8008072:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 8008074:	4630      	mov	r0, r6
 8008076:	f7ff ff1b 	bl	8007eb0 <get_eit_entry>
 800807a:	f109 0909 	add.w	r9, r9, #9
 800807e:	4604      	mov	r4, r0
 8008080:	fa5f fa89 	uxtb.w	sl, r9
 8008084:	2800      	cmp	r0, #0
 8008086:	d0d2      	beq.n	800802e <unwind_phase2_forced+0x3e>
 8008088:	6bab      	ldr	r3, [r5, #56]	@ 0x38
 800808a:	64ab      	str	r3, [r5, #72]	@ 0x48
 800808c:	4632      	mov	r2, r6
 800808e:	e9cd 5800 	strd	r5, r8, [sp]
 8008092:	4633      	mov	r3, r6
 8008094:	f04a 0110 	orr.w	r1, sl, #16
 8008098:	2001      	movs	r0, #1
 800809a:	47b8      	blx	r7
 800809c:	b938      	cbnz	r0, 80080ae <unwind_phase2_forced+0xbe>
 800809e:	4620      	mov	r0, r4
 80080a0:	f50d 7d76 	add.w	sp, sp, #984	@ 0x3d8
 80080a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a8:	f1ba 0f07 	cmp.w	sl, #7
 80080ac:	d005      	beq.n	80080ba <unwind_phase2_forced+0xca>
 80080ae:	2409      	movs	r4, #9
 80080b0:	4620      	mov	r0, r4
 80080b2:	f50d 7d76 	add.w	sp, sp, #984	@ 0x3d8
 80080b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ba:	4648      	mov	r0, r9
 80080bc:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 80080be:	f7ff ff77 	bl	8007fb0 <_Unwind_DebugHook>
 80080c2:	a803      	add	r0, sp, #12
 80080c4:	f000 fbc6 	bl	8008854 <__restore_core_regs>

080080c8 <_Unwind_GetCFA>:
 80080c8:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 80080ca:	4770      	bx	lr

080080cc <__gnu_Unwind_RaiseException>:
 80080cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80080ce:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80080d0:	b0fb      	sub	sp, #492	@ 0x1ec
 80080d2:	f101 0c04 	add.w	ip, r1, #4
 80080d6:	640b      	str	r3, [r1, #64]	@ 0x40
 80080d8:	460e      	mov	r6, r1
 80080da:	4605      	mov	r5, r0
 80080dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80080e0:	ac01      	add	r4, sp, #4
 80080e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80080e4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80080e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80080ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80080ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80080f0:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80080f4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80080f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80080fc:	9700      	str	r7, [sp, #0]
 80080fe:	e006      	b.n	800810e <__gnu_Unwind_RaiseException+0x42>
 8008100:	692b      	ldr	r3, [r5, #16]
 8008102:	466a      	mov	r2, sp
 8008104:	4629      	mov	r1, r5
 8008106:	4798      	blx	r3
 8008108:	2808      	cmp	r0, #8
 800810a:	4604      	mov	r4, r0
 800810c:	d108      	bne.n	8008120 <__gnu_Unwind_RaiseException+0x54>
 800810e:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008110:	4628      	mov	r0, r5
 8008112:	f7ff fecd 	bl	8007eb0 <get_eit_entry>
 8008116:	2800      	cmp	r0, #0
 8008118:	d0f2      	beq.n	8008100 <__gnu_Unwind_RaiseException+0x34>
 800811a:	2009      	movs	r0, #9
 800811c:	b07b      	add	sp, #492	@ 0x1ec
 800811e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008120:	4668      	mov	r0, sp
 8008122:	f7ff ff11 	bl	8007f48 <restore_non_core_regs>
 8008126:	2c06      	cmp	r4, #6
 8008128:	d1f7      	bne.n	800811a <__gnu_Unwind_RaiseException+0x4e>
 800812a:	4631      	mov	r1, r6
 800812c:	4628      	mov	r0, r5
 800812e:	f7ff ff41 	bl	8007fb4 <unwind_phase2>
 8008132:	bf00      	nop

08008134 <__gnu_Unwind_ForcedUnwind>:
 8008134:	60c1      	str	r1, [r0, #12]
 8008136:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008138:	6182      	str	r2, [r0, #24]
 800813a:	6419      	str	r1, [r3, #64]	@ 0x40
 800813c:	2200      	movs	r2, #0
 800813e:	4619      	mov	r1, r3
 8008140:	e756      	b.n	8007ff0 <unwind_phase2_forced>
 8008142:	bf00      	nop

08008144 <__gnu_Unwind_Resume>:
 8008144:	b570      	push	{r4, r5, r6, lr}
 8008146:	68c6      	ldr	r6, [r0, #12]
 8008148:	6943      	ldr	r3, [r0, #20]
 800814a:	640b      	str	r3, [r1, #64]	@ 0x40
 800814c:	b9ae      	cbnz	r6, 800817a <__gnu_Unwind_Resume+0x36>
 800814e:	6903      	ldr	r3, [r0, #16]
 8008150:	460a      	mov	r2, r1
 8008152:	4604      	mov	r4, r0
 8008154:	460d      	mov	r5, r1
 8008156:	4601      	mov	r1, r0
 8008158:	2002      	movs	r0, #2
 800815a:	4798      	blx	r3
 800815c:	2807      	cmp	r0, #7
 800815e:	d005      	beq.n	800816c <__gnu_Unwind_Resume+0x28>
 8008160:	2808      	cmp	r0, #8
 8008162:	d10f      	bne.n	8008184 <__gnu_Unwind_Resume+0x40>
 8008164:	4629      	mov	r1, r5
 8008166:	4620      	mov	r0, r4
 8008168:	f7ff ff24 	bl	8007fb4 <unwind_phase2>
 800816c:	4630      	mov	r0, r6
 800816e:	6c29      	ldr	r1, [r5, #64]	@ 0x40
 8008170:	f7ff ff1e 	bl	8007fb0 <_Unwind_DebugHook>
 8008174:	1d28      	adds	r0, r5, #4
 8008176:	f000 fb6d 	bl	8008854 <__restore_core_regs>
 800817a:	2201      	movs	r2, #1
 800817c:	f7ff ff38 	bl	8007ff0 <unwind_phase2_forced>
 8008180:	f00a ffee 	bl	8013160 <abort>
 8008184:	f00a ffec 	bl	8013160 <abort>

08008188 <__gnu_Unwind_Resume_or_Rethrow>:
 8008188:	68c2      	ldr	r2, [r0, #12]
 800818a:	b11a      	cbz	r2, 8008194 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800818c:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
 800818e:	640a      	str	r2, [r1, #64]	@ 0x40
 8008190:	2200      	movs	r2, #0
 8008192:	e72d      	b.n	8007ff0 <unwind_phase2_forced>
 8008194:	e79a      	b.n	80080cc <__gnu_Unwind_RaiseException>
 8008196:	bf00      	nop

08008198 <_Unwind_Complete>:
 8008198:	4770      	bx	lr
 800819a:	bf00      	nop

0800819c <_Unwind_DeleteException>:
 800819c:	6883      	ldr	r3, [r0, #8]
 800819e:	4601      	mov	r1, r0
 80081a0:	b10b      	cbz	r3, 80081a6 <_Unwind_DeleteException+0xa>
 80081a2:	2001      	movs	r0, #1
 80081a4:	4718      	bx	r3
 80081a6:	4770      	bx	lr

080081a8 <_Unwind_VRS_Get>:
 80081a8:	2905      	cmp	r1, #5
 80081aa:	d815      	bhi.n	80081d8 <_Unwind_VRS_Get+0x30>
 80081ac:	e8df f001 	tbb	[pc, r1]
 80081b0:	0314030a 	.word	0x0314030a
 80081b4:	0503      	.short	0x0503
 80081b6:	2001      	movs	r0, #1
 80081b8:	4770      	bx	lr
 80081ba:	9a00      	ldr	r2, [sp, #0]
 80081bc:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 80081be:	6013      	str	r3, [r2, #0]
 80081c0:	2000      	movs	r0, #0
 80081c2:	4770      	bx	lr
 80081c4:	b943      	cbnz	r3, 80081d8 <_Unwind_VRS_Get+0x30>
 80081c6:	2a0f      	cmp	r2, #15
 80081c8:	d806      	bhi.n	80081d8 <_Unwind_VRS_Get+0x30>
 80081ca:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80081ce:	2000      	movs	r0, #0
 80081d0:	6853      	ldr	r3, [r2, #4]
 80081d2:	9a00      	ldr	r2, [sp, #0]
 80081d4:	6013      	str	r3, [r2, #0]
 80081d6:	4770      	bx	lr
 80081d8:	2002      	movs	r0, #2
 80081da:	4770      	bx	lr

080081dc <_Unwind_GetGR>:
 80081dc:	b500      	push	{lr}
 80081de:	b085      	sub	sp, #20
 80081e0:	460a      	mov	r2, r1
 80081e2:	2300      	movs	r3, #0
 80081e4:	a903      	add	r1, sp, #12
 80081e6:	9100      	str	r1, [sp, #0]
 80081e8:	4619      	mov	r1, r3
 80081ea:	f7ff ffdd 	bl	80081a8 <_Unwind_VRS_Get>
 80081ee:	9803      	ldr	r0, [sp, #12]
 80081f0:	b005      	add	sp, #20
 80081f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80081f6:	bf00      	nop

080081f8 <_Unwind_VRS_Set>:
 80081f8:	2905      	cmp	r1, #5
 80081fa:	d815      	bhi.n	8008228 <_Unwind_VRS_Set+0x30>
 80081fc:	e8df f001 	tbb	[pc, r1]
 8008200:	0314030a 	.word	0x0314030a
 8008204:	0503      	.short	0x0503
 8008206:	2001      	movs	r0, #1
 8008208:	4770      	bx	lr
 800820a:	9b00      	ldr	r3, [sp, #0]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	6443      	str	r3, [r0, #68]	@ 0x44
 8008210:	2000      	movs	r0, #0
 8008212:	4770      	bx	lr
 8008214:	b943      	cbnz	r3, 8008228 <_Unwind_VRS_Set+0x30>
 8008216:	2a0f      	cmp	r2, #15
 8008218:	d806      	bhi.n	8008228 <_Unwind_VRS_Set+0x30>
 800821a:	9b00      	ldr	r3, [sp, #0]
 800821c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	6053      	str	r3, [r2, #4]
 8008224:	2000      	movs	r0, #0
 8008226:	4770      	bx	lr
 8008228:	2002      	movs	r0, #2
 800822a:	4770      	bx	lr

0800822c <_Unwind_SetGR>:
 800822c:	b510      	push	{r4, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	2300      	movs	r3, #0
 8008232:	ac03      	add	r4, sp, #12
 8008234:	9203      	str	r2, [sp, #12]
 8008236:	9400      	str	r4, [sp, #0]
 8008238:	460a      	mov	r2, r1
 800823a:	4619      	mov	r1, r3
 800823c:	f7ff ffdc 	bl	80081f8 <_Unwind_VRS_Set>
 8008240:	b004      	add	sp, #16
 8008242:	bd10      	pop	{r4, pc}

08008244 <__gnu_Unwind_Backtrace>:
 8008244:	b570      	push	{r4, r5, r6, lr}
 8008246:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8008248:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 800824c:	f102 0c04 	add.w	ip, r2, #4
 8008250:	6413      	str	r3, [r2, #64]	@ 0x40
 8008252:	4605      	mov	r5, r0
 8008254:	460c      	mov	r4, r1
 8008256:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800825a:	f10d 0e5c 	add.w	lr, sp, #92	@ 0x5c
 800825e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8008262:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8008266:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800826a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800826e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8008272:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8008276:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800827a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 800827e:	9616      	str	r6, [sp, #88]	@ 0x58
 8008280:	e010      	b.n	80082a4 <__gnu_Unwind_Backtrace+0x60>
 8008282:	f7ff ffd3 	bl	800822c <_Unwind_SetGR>
 8008286:	4621      	mov	r1, r4
 8008288:	a816      	add	r0, sp, #88	@ 0x58
 800828a:	47a8      	blx	r5
 800828c:	4603      	mov	r3, r0
 800828e:	aa16      	add	r2, sp, #88	@ 0x58
 8008290:	2008      	movs	r0, #8
 8008292:	4669      	mov	r1, sp
 8008294:	b983      	cbnz	r3, 80082b8 <__gnu_Unwind_Backtrace+0x74>
 8008296:	9b04      	ldr	r3, [sp, #16]
 8008298:	4798      	blx	r3
 800829a:	2805      	cmp	r0, #5
 800829c:	4606      	mov	r6, r0
 800829e:	d00c      	beq.n	80082ba <__gnu_Unwind_Backtrace+0x76>
 80082a0:	2809      	cmp	r0, #9
 80082a2:	d009      	beq.n	80082b8 <__gnu_Unwind_Backtrace+0x74>
 80082a4:	9926      	ldr	r1, [sp, #152]	@ 0x98
 80082a6:	4668      	mov	r0, sp
 80082a8:	f7ff fe02 	bl	8007eb0 <get_eit_entry>
 80082ac:	4603      	mov	r3, r0
 80082ae:	210c      	movs	r1, #12
 80082b0:	466a      	mov	r2, sp
 80082b2:	a816      	add	r0, sp, #88	@ 0x58
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d0e4      	beq.n	8008282 <__gnu_Unwind_Backtrace+0x3e>
 80082b8:	2609      	movs	r6, #9
 80082ba:	a816      	add	r0, sp, #88	@ 0x58
 80082bc:	f7ff fe44 	bl	8007f48 <restore_non_core_regs>
 80082c0:	4630      	mov	r0, r6
 80082c2:	f50d 7d10 	add.w	sp, sp, #576	@ 0x240
 80082c6:	bd70      	pop	{r4, r5, r6, pc}

080082c8 <__gnu_unwind_pr_common>:
 80082c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082cc:	4616      	mov	r6, r2
 80082ce:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 80082d0:	b089      	sub	sp, #36	@ 0x24
 80082d2:	460d      	mov	r5, r1
 80082d4:	f852 1b04 	ldr.w	r1, [r2], #4
 80082d8:	9206      	str	r2, [sp, #24]
 80082da:	f000 0c03 	and.w	ip, r0, #3
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d079      	beq.n	80083d6 <__gnu_unwind_pr_common+0x10e>
 80082e2:	0c0c      	lsrs	r4, r1, #16
 80082e4:	f88d 401d 	strb.w	r4, [sp, #29]
 80082e8:	0409      	lsls	r1, r1, #16
 80082ea:	b2e4      	uxtb	r4, r4
 80082ec:	9105      	str	r1, [sp, #20]
 80082ee:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 80082f2:	2102      	movs	r1, #2
 80082f4:	f88d 101c 	strb.w	r1, [sp, #28]
 80082f8:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 80082fa:	f1bc 0f02 	cmp.w	ip, #2
 80082fe:	bf08      	it	eq
 8008300:	6baa      	ldreq	r2, [r5, #56]	@ 0x38
 8008302:	f011 0801 	ands.w	r8, r1, #1
 8008306:	d009      	beq.n	800831c <__gnu_unwind_pr_common+0x54>
 8008308:	a905      	add	r1, sp, #20
 800830a:	4630      	mov	r0, r6
 800830c:	f000 fba4 	bl	8008a58 <__gnu_unwind_execute>
 8008310:	2800      	cmp	r0, #0
 8008312:	d156      	bne.n	80083c2 <__gnu_unwind_pr_common+0xfa>
 8008314:	2008      	movs	r0, #8
 8008316:	b009      	add	sp, #36	@ 0x24
 8008318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800831c:	6817      	ldr	r7, [r2, #0]
 800831e:	2f00      	cmp	r7, #0
 8008320:	d0f2      	beq.n	8008308 <__gnu_unwind_pr_common+0x40>
 8008322:	f000 0108 	and.w	r1, r0, #8
 8008326:	e9cd 1801 	strd	r1, r8, [sp, #4]
 800832a:	46e3      	mov	fp, ip
 800832c:	469a      	mov	sl, r3
 800832e:	f1ba 0f02 	cmp.w	sl, #2
 8008332:	d04c      	beq.n	80083ce <__gnu_unwind_pr_common+0x106>
 8008334:	8817      	ldrh	r7, [r2, #0]
 8008336:	8854      	ldrh	r4, [r2, #2]
 8008338:	f102 0904 	add.w	r9, r2, #4
 800833c:	6caa      	ldr	r2, [r5, #72]	@ 0x48
 800833e:	f024 0301 	bic.w	r3, r4, #1
 8008342:	210f      	movs	r1, #15
 8008344:	4630      	mov	r0, r6
 8008346:	eb03 0802 	add.w	r8, r3, r2
 800834a:	f7ff ff47 	bl	80081dc <_Unwind_GetGR>
 800834e:	4580      	cmp	r8, r0
 8008350:	d83b      	bhi.n	80083ca <__gnu_unwind_pr_common+0x102>
 8008352:	f027 0201 	bic.w	r2, r7, #1
 8008356:	eb02 0308 	add.w	r3, r2, r8
 800835a:	4283      	cmp	r3, r0
 800835c:	bf94      	ite	ls
 800835e:	2300      	movls	r3, #0
 8008360:	2301      	movhi	r3, #1
 8008362:	0064      	lsls	r4, r4, #1
 8008364:	f004 0402 	and.w	r4, r4, #2
 8008368:	f007 0701 	and.w	r7, r7, #1
 800836c:	4327      	orrs	r7, r4
 800836e:	2f01      	cmp	r7, #1
 8008370:	d04e      	beq.n	8008410 <__gnu_unwind_pr_common+0x148>
 8008372:	2f02      	cmp	r7, #2
 8008374:	d035      	beq.n	80083e2 <__gnu_unwind_pr_common+0x11a>
 8008376:	bb27      	cbnz	r7, 80083c2 <__gnu_unwind_pr_common+0xfa>
 8008378:	f1bb 0f00 	cmp.w	fp, #0
 800837c:	d002      	beq.n	8008384 <__gnu_unwind_pr_common+0xbc>
 800837e:	2b00      	cmp	r3, #0
 8008380:	f040 80d3 	bne.w	800852a <__gnu_unwind_pr_common+0x262>
 8008384:	f109 0204 	add.w	r2, r9, #4
 8008388:	6817      	ldr	r7, [r2, #0]
 800838a:	2f00      	cmp	r7, #0
 800838c:	d1cf      	bne.n	800832e <__gnu_unwind_pr_common+0x66>
 800838e:	a905      	add	r1, sp, #20
 8008390:	4630      	mov	r0, r6
 8008392:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008396:	f000 fb5f 	bl	8008a58 <__gnu_unwind_execute>
 800839a:	b990      	cbnz	r0, 80083c2 <__gnu_unwind_pr_common+0xfa>
 800839c:	f1b8 0f00 	cmp.w	r8, #0
 80083a0:	d0b8      	beq.n	8008314 <__gnu_unwind_pr_common+0x4c>
 80083a2:	210f      	movs	r1, #15
 80083a4:	4630      	mov	r0, r6
 80083a6:	f7ff ff19 	bl	80081dc <_Unwind_GetGR>
 80083aa:	210e      	movs	r1, #14
 80083ac:	4602      	mov	r2, r0
 80083ae:	4630      	mov	r0, r6
 80083b0:	f7ff ff3c 	bl	800822c <_Unwind_SetGR>
 80083b4:	4a6c      	ldr	r2, [pc, #432]	@ (8008568 <__gnu_unwind_pr_common+0x2a0>)
 80083b6:	210f      	movs	r1, #15
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff ff37 	bl	800822c <_Unwind_SetGR>
 80083be:	2007      	movs	r0, #7
 80083c0:	e000      	b.n	80083c4 <__gnu_unwind_pr_common+0xfc>
 80083c2:	2009      	movs	r0, #9
 80083c4:	b009      	add	sp, #36	@ 0x24
 80083c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ca:	2300      	movs	r3, #0
 80083cc:	e7c9      	b.n	8008362 <__gnu_unwind_pr_common+0x9a>
 80083ce:	6854      	ldr	r4, [r2, #4]
 80083d0:	f102 0908 	add.w	r9, r2, #8
 80083d4:	e7b2      	b.n	800833c <__gnu_unwind_pr_common+0x74>
 80083d6:	0209      	lsls	r1, r1, #8
 80083d8:	9105      	str	r1, [sp, #20]
 80083da:	f88d 301d 	strb.w	r3, [sp, #29]
 80083de:	2103      	movs	r1, #3
 80083e0:	e788      	b.n	80082f4 <__gnu_unwind_pr_common+0x2c>
 80083e2:	f8d9 4000 	ldr.w	r4, [r9]
 80083e6:	f024 4800 	bic.w	r8, r4, #2147483648	@ 0x80000000
 80083ea:	f1bb 0f00 	cmp.w	fp, #0
 80083ee:	d147      	bne.n	8008480 <__gnu_unwind_pr_common+0x1b8>
 80083f0:	b12b      	cbz	r3, 80083fe <__gnu_unwind_pr_common+0x136>
 80083f2:	9b01      	ldr	r3, [sp, #4]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d05c      	beq.n	80084b2 <__gnu_unwind_pr_common+0x1ea>
 80083f8:	f1b8 0f00 	cmp.w	r8, #0
 80083fc:	d059      	beq.n	80084b2 <__gnu_unwind_pr_common+0x1ea>
 80083fe:	2c00      	cmp	r4, #0
 8008400:	da01      	bge.n	8008406 <__gnu_unwind_pr_common+0x13e>
 8008402:	f109 0904 	add.w	r9, r9, #4
 8008406:	f108 0201 	add.w	r2, r8, #1
 800840a:	eb09 0282 	add.w	r2, r9, r2, lsl #2
 800840e:	e7bb      	b.n	8008388 <__gnu_unwind_pr_common+0xc0>
 8008410:	f1bb 0f00 	cmp.w	fp, #0
 8008414:	d11c      	bne.n	8008450 <__gnu_unwind_pr_common+0x188>
 8008416:	b1c3      	cbz	r3, 800844a <__gnu_unwind_pr_common+0x182>
 8008418:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800841c:	f8d9 2000 	ldr.w	r2, [r9]
 8008420:	1c99      	adds	r1, r3, #2
 8008422:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8008426:	d0cc      	beq.n	80083c2 <__gnu_unwind_pr_common+0xfa>
 8008428:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800842c:	3301      	adds	r3, #1
 800842e:	9404      	str	r4, [sp, #16]
 8008430:	f000 808e 	beq.w	8008550 <__gnu_unwind_pr_common+0x288>
 8008434:	f109 0004 	add.w	r0, r9, #4
 8008438:	f7ff fdb2 	bl	8007fa0 <_Unwind_decode_typeinfo_ptr.constprop.0>
 800843c:	ab04      	add	r3, sp, #16
 800843e:	4601      	mov	r1, r0
 8008440:	4628      	mov	r0, r5
 8008442:	f009 fe21 	bl	8012088 <__cxa_type_match>
 8008446:	2800      	cmp	r0, #0
 8008448:	d159      	bne.n	80084fe <__gnu_unwind_pr_common+0x236>
 800844a:	f109 0208 	add.w	r2, r9, #8
 800844e:	e79b      	b.n	8008388 <__gnu_unwind_pr_common+0xc0>
 8008450:	210d      	movs	r1, #13
 8008452:	4630      	mov	r0, r6
 8008454:	f7ff fec2 	bl	80081dc <_Unwind_GetGR>
 8008458:	6a2c      	ldr	r4, [r5, #32]
 800845a:	4284      	cmp	r4, r0
 800845c:	d1f5      	bne.n	800844a <__gnu_unwind_pr_common+0x182>
 800845e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8008460:	4599      	cmp	r9, r3
 8008462:	d1f2      	bne.n	800844a <__gnu_unwind_pr_common+0x182>
 8008464:	4648      	mov	r0, r9
 8008466:	f7ff fcd1 	bl	8007e0c <selfrel_offset31>
 800846a:	210f      	movs	r1, #15
 800846c:	4602      	mov	r2, r0
 800846e:	4630      	mov	r0, r6
 8008470:	f7ff fedc 	bl	800822c <_Unwind_SetGR>
 8008474:	462a      	mov	r2, r5
 8008476:	2100      	movs	r1, #0
 8008478:	4630      	mov	r0, r6
 800847a:	f7ff fed7 	bl	800822c <_Unwind_SetGR>
 800847e:	e79e      	b.n	80083be <__gnu_unwind_pr_common+0xf6>
 8008480:	210d      	movs	r1, #13
 8008482:	4630      	mov	r0, r6
 8008484:	f7ff feaa 	bl	80081dc <_Unwind_GetGR>
 8008488:	6a2f      	ldr	r7, [r5, #32]
 800848a:	4287      	cmp	r7, r0
 800848c:	d1b7      	bne.n	80083fe <__gnu_unwind_pr_common+0x136>
 800848e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8008490:	4599      	cmp	r9, r3
 8008492:	d1b4      	bne.n	80083fe <__gnu_unwind_pr_common+0x136>
 8008494:	2400      	movs	r4, #0
 8008496:	2304      	movs	r3, #4
 8008498:	e9c5 430b 	strd	r4, r3, [r5, #44]	@ 0x2c
 800849c:	444b      	add	r3, r9
 800849e:	f8c5 8028 	str.w	r8, [r5, #40]	@ 0x28
 80084a2:	636b      	str	r3, [r5, #52]	@ 0x34
 80084a4:	f8d9 3000 	ldr.w	r3, [r9]
 80084a8:	42a3      	cmp	r3, r4
 80084aa:	db58      	blt.n	800855e <__gnu_unwind_pr_common+0x296>
 80084ac:	2301      	movs	r3, #1
 80084ae:	9302      	str	r3, [sp, #8]
 80084b0:	e7a9      	b.n	8008406 <__gnu_unwind_pr_common+0x13e>
 80084b2:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 80084b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80084ba:	f109 0704 	add.w	r7, r9, #4
 80084be:	46b3      	mov	fp, r6
 80084c0:	2400      	movs	r4, #0
 80084c2:	461e      	mov	r6, r3
 80084c4:	e00b      	b.n	80084de <__gnu_unwind_pr_common+0x216>
 80084c6:	4638      	mov	r0, r7
 80084c8:	9604      	str	r6, [sp, #16]
 80084ca:	f7ff fd69 	bl	8007fa0 <_Unwind_decode_typeinfo_ptr.constprop.0>
 80084ce:	2200      	movs	r2, #0
 80084d0:	4601      	mov	r1, r0
 80084d2:	ab04      	add	r3, sp, #16
 80084d4:	4628      	mov	r0, r5
 80084d6:	f009 fdd7 	bl	8012088 <__cxa_type_match>
 80084da:	3704      	adds	r7, #4
 80084dc:	b9f8      	cbnz	r0, 800851e <__gnu_unwind_pr_common+0x256>
 80084de:	4544      	cmp	r4, r8
 80084e0:	f104 0401 	add.w	r4, r4, #1
 80084e4:	d1ef      	bne.n	80084c6 <__gnu_unwind_pr_common+0x1fe>
 80084e6:	210d      	movs	r1, #13
 80084e8:	4658      	mov	r0, fp
 80084ea:	f7ff fe77 	bl	80081dc <_Unwind_GetGR>
 80084ee:	9b04      	ldr	r3, [sp, #16]
 80084f0:	f8c5 9028 	str.w	r9, [r5, #40]	@ 0x28
 80084f4:	4602      	mov	r2, r0
 80084f6:	e9c5 2308 	strd	r2, r3, [r5, #32]
 80084fa:	2006      	movs	r0, #6
 80084fc:	e762      	b.n	80083c4 <__gnu_unwind_pr_common+0xfc>
 80084fe:	4604      	mov	r4, r0
 8008500:	210d      	movs	r1, #13
 8008502:	4630      	mov	r0, r6
 8008504:	f7ff fe6a 	bl	80081dc <_Unwind_GetGR>
 8008508:	9e04      	ldr	r6, [sp, #16]
 800850a:	6228      	str	r0, [r5, #32]
 800850c:	2c02      	cmp	r4, #2
 800850e:	bf04      	itt	eq
 8008510:	62ee      	streq	r6, [r5, #44]	@ 0x2c
 8008512:	f105 062c 	addeq.w	r6, r5, #44	@ 0x2c
 8008516:	e9c5 6909 	strd	r6, r9, [r5, #36]	@ 0x24
 800851a:	2006      	movs	r0, #6
 800851c:	e752      	b.n	80083c4 <__gnu_unwind_pr_common+0xfc>
 800851e:	465e      	mov	r6, fp
 8008520:	f8d9 4000 	ldr.w	r4, [r9]
 8008524:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008528:	e769      	b.n	80083fe <__gnu_unwind_pr_common+0x136>
 800852a:	4648      	mov	r0, r9
 800852c:	f7ff fc6e 	bl	8007e0c <selfrel_offset31>
 8008530:	f109 0304 	add.w	r3, r9, #4
 8008534:	4604      	mov	r4, r0
 8008536:	63ab      	str	r3, [r5, #56]	@ 0x38
 8008538:	4628      	mov	r0, r5
 800853a:	f009 fdfd 	bl	8012138 <__cxa_begin_cleanup>
 800853e:	2800      	cmp	r0, #0
 8008540:	f43f af3f 	beq.w	80083c2 <__gnu_unwind_pr_common+0xfa>
 8008544:	4622      	mov	r2, r4
 8008546:	210f      	movs	r1, #15
 8008548:	4630      	mov	r0, r6
 800854a:	f7ff fe6f 	bl	800822c <_Unwind_SetGR>
 800854e:	e736      	b.n	80083be <__gnu_unwind_pr_common+0xf6>
 8008550:	4630      	mov	r0, r6
 8008552:	210d      	movs	r1, #13
 8008554:	f7ff fe42 	bl	80081dc <_Unwind_GetGR>
 8008558:	4626      	mov	r6, r4
 800855a:	6228      	str	r0, [r5, #32]
 800855c:	e7db      	b.n	8008516 <__gnu_unwind_pr_common+0x24e>
 800855e:	f108 0201 	add.w	r2, r8, #1
 8008562:	eb09 0082 	add.w	r0, r9, r2, lsl #2
 8008566:	e77e      	b.n	8008466 <__gnu_unwind_pr_common+0x19e>
 8008568:	08013071 	.word	0x08013071

0800856c <__aeabi_unwind_cpp_pr0>:
 800856c:	2300      	movs	r3, #0
 800856e:	e6ab      	b.n	80082c8 <__gnu_unwind_pr_common>

08008570 <__aeabi_unwind_cpp_pr1>:
 8008570:	2301      	movs	r3, #1
 8008572:	e6a9      	b.n	80082c8 <__gnu_unwind_pr_common>

08008574 <__aeabi_unwind_cpp_pr2>:
 8008574:	2302      	movs	r3, #2
 8008576:	e6a7      	b.n	80082c8 <__gnu_unwind_pr_common>

08008578 <_Unwind_VRS_Pop>:
 8008578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800857c:	4606      	mov	r6, r0
 800857e:	b0c4      	sub	sp, #272	@ 0x110
 8008580:	4614      	mov	r4, r2
 8008582:	2905      	cmp	r1, #5
 8008584:	f200 80e8 	bhi.w	8008758 <_Unwind_VRS_Pop+0x1e0>
 8008588:	e8df f011 	tbh	[pc, r1, lsl #1]
 800858c:	002d0012 	.word	0x002d0012
 8008590:	006600e6 	.word	0x006600e6
 8008594:	0006008b 	.word	0x0006008b
 8008598:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800859a:	2c00      	cmp	r4, #0
 800859c:	f040 80dc 	bne.w	8008758 <_Unwind_VRS_Pop+0x1e0>
 80085a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80085a4:	6442      	str	r2, [r0, #68]	@ 0x44
 80085a6:	6383      	str	r3, [r0, #56]	@ 0x38
 80085a8:	2000      	movs	r0, #0
 80085aa:	b044      	add	sp, #272	@ 0x110
 80085ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f040 80d1 	bne.w	8008758 <_Unwind_VRS_Pop+0x1e0>
 80085b6:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 80085b8:	fa1f fc84 	uxth.w	ip, r4
 80085bc:	2001      	movs	r0, #1
 80085be:	f106 0e04 	add.w	lr, r6, #4
 80085c2:	fa00 f103 	lsl.w	r1, r0, r3
 80085c6:	ea11 0f0c 	tst.w	r1, ip
 80085ca:	462a      	mov	r2, r5
 80085cc:	d004      	beq.n	80085d8 <_Unwind_VRS_Pop+0x60>
 80085ce:	f852 1b04 	ldr.w	r1, [r2], #4
 80085d2:	f84e 1023 	str.w	r1, [lr, r3, lsl #2]
 80085d6:	4615      	mov	r5, r2
 80085d8:	3301      	adds	r3, #1
 80085da:	2b10      	cmp	r3, #16
 80085dc:	d1f1      	bne.n	80085c2 <_Unwind_VRS_Pop+0x4a>
 80085de:	04a7      	lsls	r7, r4, #18
 80085e0:	d4e2      	bmi.n	80085a8 <_Unwind_VRS_Pop+0x30>
 80085e2:	63b5      	str	r5, [r6, #56]	@ 0x38
 80085e4:	e7e0      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	ea4f 4714 	mov.w	r7, r4, lsr #16
 80085ec:	b2a4      	uxth	r4, r4
 80085ee:	d07c      	beq.n	80086ea <_Unwind_VRS_Pop+0x172>
 80085f0:	2b05      	cmp	r3, #5
 80085f2:	f040 80b1 	bne.w	8008758 <_Unwind_VRS_Pop+0x1e0>
 80085f6:	eb07 0804 	add.w	r8, r7, r4
 80085fa:	f1b8 0f20 	cmp.w	r8, #32
 80085fe:	f200 80ab 	bhi.w	8008758 <_Unwind_VRS_Pop+0x1e0>
 8008602:	2f0f      	cmp	r7, #15
 8008604:	f240 80aa 	bls.w	800875c <_Unwind_VRS_Pop+0x1e4>
 8008608:	2c00      	cmp	r4, #0
 800860a:	d0cd      	beq.n	80085a8 <_Unwind_VRS_Pop+0x30>
 800860c:	6802      	ldr	r2, [r0, #0]
 800860e:	0755      	lsls	r5, r2, #29
 8008610:	f100 80ff 	bmi.w	8008812 <_Unwind_VRS_Pop+0x29a>
 8008614:	9301      	str	r3, [sp, #4]
 8008616:	ad02      	add	r5, sp, #8
 8008618:	4628      	mov	r0, r5
 800861a:	f000 f93b 	bl	8008894 <__gnu_Unwind_Save_VFP_D_16_to_31>
 800861e:	0064      	lsls	r4, r4, #1
 8008620:	f1a7 0010 	sub.w	r0, r7, #16
 8008624:	6bb2      	ldr	r2, [r6, #56]	@ 0x38
 8008626:	9b01      	ldr	r3, [sp, #4]
 8008628:	1e61      	subs	r1, r4, #1
 800862a:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 800862e:	3101      	adds	r1, #1
 8008630:	3804      	subs	r0, #4
 8008632:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8008636:	f852 4b04 	ldr.w	r4, [r2], #4
 800863a:	f840 4f04 	str.w	r4, [r0, #4]!
 800863e:	428a      	cmp	r2, r1
 8008640:	d1f9      	bne.n	8008636 <_Unwind_VRS_Pop+0xbe>
 8008642:	2b01      	cmp	r3, #1
 8008644:	f000 80cd 	beq.w	80087e2 <_Unwind_VRS_Pop+0x26a>
 8008648:	2f0f      	cmp	r7, #15
 800864a:	63b2      	str	r2, [r6, #56]	@ 0x38
 800864c:	f240 80e9 	bls.w	8008822 <_Unwind_VRS_Pop+0x2aa>
 8008650:	4628      	mov	r0, r5
 8008652:	f000 f91b 	bl	800888c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8008656:	e7a7      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 8008658:	2b03      	cmp	r3, #3
 800865a:	d17d      	bne.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 800865c:	b2a7      	uxth	r7, r4
 800865e:	eb07 4314 	add.w	r3, r7, r4, lsr #16
 8008662:	2b10      	cmp	r3, #16
 8008664:	ea4f 4414 	mov.w	r4, r4, lsr #16
 8008668:	d876      	bhi.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 800866a:	6803      	ldr	r3, [r0, #0]
 800866c:	0719      	lsls	r1, r3, #28
 800866e:	f100 80a4 	bmi.w	80087ba <_Unwind_VRS_Pop+0x242>
 8008672:	ad22      	add	r5, sp, #136	@ 0x88
 8008674:	4628      	mov	r0, r5
 8008676:	f000 f933 	bl	80088e0 <__gnu_Unwind_Save_WMMXD>
 800867a:	007a      	lsls	r2, r7, #1
 800867c:	6bb0      	ldr	r0, [r6, #56]	@ 0x38
 800867e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8008682:	1e53      	subs	r3, r2, #1
 8008684:	b142      	cbz	r2, 8008698 <_Unwind_VRS_Pop+0x120>
 8008686:	1b01      	subs	r1, r0, r4
 8008688:	5862      	ldr	r2, [r4, r1]
 800868a:	f844 2b04 	str.w	r2, [r4], #4
 800868e:	3b01      	subs	r3, #1
 8008690:	1c5a      	adds	r2, r3, #1
 8008692:	d1f9      	bne.n	8008688 <_Unwind_VRS_Pop+0x110>
 8008694:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 8008698:	63b0      	str	r0, [r6, #56]	@ 0x38
 800869a:	4628      	mov	r0, r5
 800869c:	f000 f8fe 	bl	800889c <__gnu_Unwind_Restore_WMMXD>
 80086a0:	e782      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d158      	bne.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 80086a6:	2c10      	cmp	r4, #16
 80086a8:	d856      	bhi.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 80086aa:	6803      	ldr	r3, [r0, #0]
 80086ac:	06d8      	lsls	r0, r3, #27
 80086ae:	d47c      	bmi.n	80087aa <_Unwind_VRS_Pop+0x232>
 80086b0:	ad22      	add	r5, sp, #136	@ 0x88
 80086b2:	4628      	mov	r0, r5
 80086b4:	f000 f940 	bl	8008938 <__gnu_Unwind_Save_WMMXC>
 80086b8:	6bb7      	ldr	r7, [r6, #56]	@ 0x38
 80086ba:	4629      	mov	r1, r5
 80086bc:	2300      	movs	r3, #0
 80086be:	f04f 0c01 	mov.w	ip, #1
 80086c2:	fa0c f203 	lsl.w	r2, ip, r3
 80086c6:	4222      	tst	r2, r4
 80086c8:	4638      	mov	r0, r7
 80086ca:	f103 0301 	add.w	r3, r3, #1
 80086ce:	d003      	beq.n	80086d8 <_Unwind_VRS_Pop+0x160>
 80086d0:	f850 2b04 	ldr.w	r2, [r0], #4
 80086d4:	600a      	str	r2, [r1, #0]
 80086d6:	4607      	mov	r7, r0
 80086d8:	2b04      	cmp	r3, #4
 80086da:	f101 0104 	add.w	r1, r1, #4
 80086de:	d1f0      	bne.n	80086c2 <_Unwind_VRS_Pop+0x14a>
 80086e0:	63b7      	str	r7, [r6, #56]	@ 0x38
 80086e2:	4628      	mov	r0, r5
 80086e4:	f000 f91e 	bl	8008924 <__gnu_Unwind_Restore_WMMXC>
 80086e8:	e75e      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 80086ea:	193a      	adds	r2, r7, r4
 80086ec:	2a10      	cmp	r2, #16
 80086ee:	d833      	bhi.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 80086f0:	2f10      	cmp	r7, #16
 80086f2:	d031      	beq.n	8008758 <_Unwind_VRS_Pop+0x1e0>
 80086f4:	6802      	ldr	r2, [r0, #0]
 80086f6:	07d1      	lsls	r1, r2, #31
 80086f8:	d508      	bpl.n	800870c <_Unwind_VRS_Pop+0x194>
 80086fa:	4630      	mov	r0, r6
 80086fc:	f022 0203 	bic.w	r2, r2, #3
 8008700:	f840 2b50 	str.w	r2, [r0], #80
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	f000 f8b5 	bl	8008874 <__gnu_Unwind_Save_VFP>
 800870a:	9b01      	ldr	r3, [sp, #4]
 800870c:	9301      	str	r3, [sp, #4]
 800870e:	ad22      	add	r5, sp, #136	@ 0x88
 8008710:	4628      	mov	r0, r5
 8008712:	f000 f8af 	bl	8008874 <__gnu_Unwind_Save_VFP>
 8008716:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 8008718:	9b01      	ldr	r3, [sp, #4]
 800871a:	2c00      	cmp	r4, #0
 800871c:	d062      	beq.n	80087e4 <_Unwind_VRS_Pop+0x26c>
 800871e:	0062      	lsls	r2, r4, #1
 8008720:	3a01      	subs	r2, #1
 8008722:	eb05 00c7 	add.w	r0, r5, r7, lsl #3
 8008726:	f04f 0800 	mov.w	r8, #0
 800872a:	3201      	adds	r2, #1
 800872c:	3804      	subs	r0, #4
 800872e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8008732:	f851 4b04 	ldr.w	r4, [r1], #4
 8008736:	f840 4f04 	str.w	r4, [r0, #4]!
 800873a:	4291      	cmp	r1, r2
 800873c:	d1f9      	bne.n	8008732 <_Unwind_VRS_Pop+0x1ba>
 800873e:	f1b8 0f00 	cmp.w	r8, #0
 8008742:	d142      	bne.n	80087ca <_Unwind_VRS_Pop+0x252>
 8008744:	2b01      	cmp	r3, #1
 8008746:	d04d      	beq.n	80087e4 <_Unwind_VRS_Pop+0x26c>
 8008748:	2f0f      	cmp	r7, #15
 800874a:	63b1      	str	r1, [r6, #56]	@ 0x38
 800874c:	f63f af2c 	bhi.w	80085a8 <_Unwind_VRS_Pop+0x30>
 8008750:	4628      	mov	r0, r5
 8008752:	f000 f893 	bl	800887c <__gnu_Unwind_Restore_VFP_D>
 8008756:	e727      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 8008758:	2002      	movs	r0, #2
 800875a:	e726      	b.n	80085aa <_Unwind_VRS_Pop+0x32>
 800875c:	6802      	ldr	r2, [r0, #0]
 800875e:	f1b8 0f10 	cmp.w	r8, #16
 8008762:	f002 0101 	and.w	r1, r2, #1
 8008766:	d943      	bls.n	80087f0 <_Unwind_VRS_Pop+0x278>
 8008768:	b151      	cbz	r1, 8008780 <_Unwind_VRS_Pop+0x208>
 800876a:	f022 0201 	bic.w	r2, r2, #1
 800876e:	f042 0202 	orr.w	r2, r2, #2
 8008772:	f840 2b50 	str.w	r2, [r0], #80
 8008776:	9301      	str	r3, [sp, #4]
 8008778:	f000 f884 	bl	8008884 <__gnu_Unwind_Save_VFP_D>
 800877c:	6832      	ldr	r2, [r6, #0]
 800877e:	9b01      	ldr	r3, [sp, #4]
 8008780:	9301      	str	r3, [sp, #4]
 8008782:	0750      	lsls	r0, r2, #29
 8008784:	d451      	bmi.n	800882a <_Unwind_VRS_Pop+0x2b2>
 8008786:	ad22      	add	r5, sp, #136	@ 0x88
 8008788:	4628      	mov	r0, r5
 800878a:	f000 f87b 	bl	8008884 <__gnu_Unwind_Save_VFP_D>
 800878e:	a802      	add	r0, sp, #8
 8008790:	f000 f880 	bl	8008894 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8008794:	f1c7 0210 	rsb	r2, r7, #16
 8008798:	0052      	lsls	r2, r2, #1
 800879a:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 800879c:	9b01      	ldr	r3, [sp, #4]
 800879e:	f1a8 0810 	sub.w	r8, r8, #16
 80087a2:	3a01      	subs	r2, #1
 80087a4:	eb05 00c7 	add.w	r0, r5, r7, lsl #3
 80087a8:	e7bf      	b.n	800872a <_Unwind_VRS_Pop+0x1b2>
 80087aa:	f023 0310 	bic.w	r3, r3, #16
 80087ae:	6033      	str	r3, [r6, #0]
 80087b0:	f506 70ec 	add.w	r0, r6, #472	@ 0x1d8
 80087b4:	f000 f8c0 	bl	8008938 <__gnu_Unwind_Save_WMMXC>
 80087b8:	e77a      	b.n	80086b0 <_Unwind_VRS_Pop+0x138>
 80087ba:	f023 0308 	bic.w	r3, r3, #8
 80087be:	6003      	str	r3, [r0, #0]
 80087c0:	f500 70ac 	add.w	r0, r0, #344	@ 0x158
 80087c4:	f000 f88c 	bl	80088e0 <__gnu_Unwind_Save_WMMXD>
 80087c8:	e753      	b.n	8008672 <_Unwind_VRS_Pop+0xfa>
 80087ca:	2f10      	cmp	r7, #16
 80087cc:	4638      	mov	r0, r7
 80087ce:	bf38      	it	cc
 80087d0:	2010      	movcc	r0, #16
 80087d2:	ea4f 0148 	mov.w	r1, r8, lsl #1
 80087d6:	3810      	subs	r0, #16
 80087d8:	ad02      	add	r5, sp, #8
 80087da:	3901      	subs	r1, #1
 80087dc:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
 80087e0:	e725      	b.n	800862e <_Unwind_VRS_Pop+0xb6>
 80087e2:	ad22      	add	r5, sp, #136	@ 0x88
 80087e4:	3104      	adds	r1, #4
 80087e6:	63b1      	str	r1, [r6, #56]	@ 0x38
 80087e8:	4628      	mov	r0, r5
 80087ea:	f000 f83f 	bl	800886c <__gnu_Unwind_Restore_VFP>
 80087ee:	e6db      	b.n	80085a8 <_Unwind_VRS_Pop+0x30>
 80087f0:	bb19      	cbnz	r1, 800883a <_Unwind_VRS_Pop+0x2c2>
 80087f2:	ad22      	add	r5, sp, #136	@ 0x88
 80087f4:	4628      	mov	r0, r5
 80087f6:	9301      	str	r3, [sp, #4]
 80087f8:	f000 f844 	bl	8008884 <__gnu_Unwind_Save_VFP_D>
 80087fc:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80087fe:	2c00      	cmp	r4, #0
 8008800:	d0a6      	beq.n	8008750 <_Unwind_VRS_Pop+0x1d8>
 8008802:	0062      	lsls	r2, r4, #1
 8008804:	9b01      	ldr	r3, [sp, #4]
 8008806:	3a01      	subs	r2, #1
 8008808:	eb05 00c7 	add.w	r0, r5, r7, lsl #3
 800880c:	f04f 0800 	mov.w	r8, #0
 8008810:	e78b      	b.n	800872a <_Unwind_VRS_Pop+0x1b2>
 8008812:	f022 0204 	bic.w	r2, r2, #4
 8008816:	f840 2bd8 	str.w	r2, [r0], #216
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	f000 f83a 	bl	8008894 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8008820:	e6f9      	b.n	8008616 <_Unwind_VRS_Pop+0x9e>
 8008822:	a822      	add	r0, sp, #136	@ 0x88
 8008824:	f000 f82a 	bl	800887c <__gnu_Unwind_Restore_VFP_D>
 8008828:	e712      	b.n	8008650 <_Unwind_VRS_Pop+0xd8>
 800882a:	4630      	mov	r0, r6
 800882c:	f022 0204 	bic.w	r2, r2, #4
 8008830:	f840 2bd8 	str.w	r2, [r0], #216
 8008834:	f000 f82e 	bl	8008894 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8008838:	e7a5      	b.n	8008786 <_Unwind_VRS_Pop+0x20e>
 800883a:	4630      	mov	r0, r6
 800883c:	f022 0201 	bic.w	r2, r2, #1
 8008840:	f042 0202 	orr.w	r2, r2, #2
 8008844:	f840 2b50 	str.w	r2, [r0], #80
 8008848:	9301      	str	r3, [sp, #4]
 800884a:	f000 f81b 	bl	8008884 <__gnu_Unwind_Save_VFP_D>
 800884e:	9b01      	ldr	r3, [sp, #4]
 8008850:	e7cf      	b.n	80087f2 <_Unwind_VRS_Pop+0x27a>
 8008852:	bf00      	nop

08008854 <__restore_core_regs>:
 8008854:	f100 0134 	add.w	r1, r0, #52	@ 0x34
 8008858:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 800885c:	469c      	mov	ip, r3
 800885e:	46a6      	mov	lr, r4
 8008860:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8008864:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8008868:	46e5      	mov	sp, ip
 800886a:	bd00      	pop	{pc}

0800886c <__gnu_Unwind_Restore_VFP>:
 800886c:	ec90 0b21 	fldmiax	r0, {d0-d15}	@ Deprecated
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop

08008874 <__gnu_Unwind_Save_VFP>:
 8008874:	ec80 0b21 	fstmiax	r0, {d0-d15}	@ Deprecated
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop

0800887c <__gnu_Unwind_Restore_VFP_D>:
 800887c:	ec90 0b20 	vldmia	r0, {d0-d15}
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop

08008884 <__gnu_Unwind_Save_VFP_D>:
 8008884:	ec80 0b20 	vstmia	r0, {d0-d15}
 8008888:	4770      	bx	lr
 800888a:	bf00      	nop

0800888c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800888c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8008890:	4770      	bx	lr
 8008892:	bf00      	nop

08008894 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8008894:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop

0800889c <__gnu_Unwind_Restore_WMMXD>:
 800889c:	ecf0 0102 	ldfe	f0, [r0], #8
 80088a0:	ecf0 1102 	ldfe	f1, [r0], #8
 80088a4:	ecf0 2102 	ldfe	f2, [r0], #8
 80088a8:	ecf0 3102 	ldfe	f3, [r0], #8
 80088ac:	ecf0 4102 	ldfe	f4, [r0], #8
 80088b0:	ecf0 5102 	ldfe	f5, [r0], #8
 80088b4:	ecf0 6102 	ldfe	f6, [r0], #8
 80088b8:	ecf0 7102 	ldfe	f7, [r0], #8
 80088bc:	ecf0 8102 	ldfp	f0, [r0], #8
 80088c0:	ecf0 9102 	ldfp	f1, [r0], #8
 80088c4:	ecf0 a102 	ldfp	f2, [r0], #8
 80088c8:	ecf0 b102 	ldfp	f3, [r0], #8
 80088cc:	ecf0 c102 	ldfp	f4, [r0], #8
 80088d0:	ecf0 d102 	ldfp	f5, [r0], #8
 80088d4:	ecf0 e102 	ldfp	f6, [r0], #8
 80088d8:	ecf0 f102 	ldfp	f7, [r0], #8
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop

080088e0 <__gnu_Unwind_Save_WMMXD>:
 80088e0:	ece0 0102 	stfe	f0, [r0], #8
 80088e4:	ece0 1102 	stfe	f1, [r0], #8
 80088e8:	ece0 2102 	stfe	f2, [r0], #8
 80088ec:	ece0 3102 	stfe	f3, [r0], #8
 80088f0:	ece0 4102 	stfe	f4, [r0], #8
 80088f4:	ece0 5102 	stfe	f5, [r0], #8
 80088f8:	ece0 6102 	stfe	f6, [r0], #8
 80088fc:	ece0 7102 	stfe	f7, [r0], #8
 8008900:	ece0 8102 	stfp	f0, [r0], #8
 8008904:	ece0 9102 	stfp	f1, [r0], #8
 8008908:	ece0 a102 	stfp	f2, [r0], #8
 800890c:	ece0 b102 	stfp	f3, [r0], #8
 8008910:	ece0 c102 	stfp	f4, [r0], #8
 8008914:	ece0 d102 	stfp	f5, [r0], #8
 8008918:	ece0 e102 	stfp	f6, [r0], #8
 800891c:	ece0 f102 	stfp	f7, [r0], #8
 8008920:	4770      	bx	lr
 8008922:	bf00      	nop

08008924 <__gnu_Unwind_Restore_WMMXC>:
 8008924:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8008928:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 800892c:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8008930:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop

08008938 <__gnu_Unwind_Save_WMMXC>:
 8008938:	fca0 8101 	stc2	1, cr8, [r0], #4
 800893c:	fca0 9101 	stc2	1, cr9, [r0], #4
 8008940:	fca0 a101 	stc2	1, cr10, [r0], #4
 8008944:	fca0 b101 	stc2	1, cr11, [r0], #4
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop

0800894c <_Unwind_RaiseException>:
 800894c:	46ec      	mov	ip, sp
 800894e:	b500      	push	{lr}
 8008950:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008954:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8008958:	f04f 0300 	mov.w	r3, #0
 800895c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008960:	a901      	add	r1, sp, #4
 8008962:	f7ff fbb3 	bl	80080cc <__gnu_Unwind_RaiseException>
 8008966:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 800896a:	b012      	add	sp, #72	@ 0x48
 800896c:	4770      	bx	lr
 800896e:	bf00      	nop

08008970 <_Unwind_Resume>:
 8008970:	46ec      	mov	ip, sp
 8008972:	b500      	push	{lr}
 8008974:	e92d 5000 	stmdb	sp!, {ip, lr}
 8008978:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800897c:	f04f 0300 	mov.w	r3, #0
 8008980:	e92d 000c 	stmdb	sp!, {r2, r3}
 8008984:	a901      	add	r1, sp, #4
 8008986:	f7ff fbdd 	bl	8008144 <__gnu_Unwind_Resume>
 800898a:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 800898e:	b012      	add	sp, #72	@ 0x48
 8008990:	4770      	bx	lr
 8008992:	bf00      	nop

08008994 <_Unwind_Resume_or_Rethrow>:
 8008994:	46ec      	mov	ip, sp
 8008996:	b500      	push	{lr}
 8008998:	e92d 5000 	stmdb	sp!, {ip, lr}
 800899c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80089a0:	f04f 0300 	mov.w	r3, #0
 80089a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80089a8:	a901      	add	r1, sp, #4
 80089aa:	f7ff fbed 	bl	8008188 <__gnu_Unwind_Resume_or_Rethrow>
 80089ae:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 80089b2:	b012      	add	sp, #72	@ 0x48
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop

080089b8 <_Unwind_ForcedUnwind>:
 80089b8:	46ec      	mov	ip, sp
 80089ba:	b500      	push	{lr}
 80089bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80089c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80089c4:	f04f 0300 	mov.w	r3, #0
 80089c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80089cc:	ab01      	add	r3, sp, #4
 80089ce:	f7ff fbb1 	bl	8008134 <__gnu_Unwind_ForcedUnwind>
 80089d2:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 80089d6:	b012      	add	sp, #72	@ 0x48
 80089d8:	4770      	bx	lr
 80089da:	bf00      	nop

080089dc <_Unwind_Backtrace>:
 80089dc:	46ec      	mov	ip, sp
 80089de:	b500      	push	{lr}
 80089e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80089e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80089e8:	f04f 0300 	mov.w	r3, #0
 80089ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80089f0:	aa01      	add	r2, sp, #4
 80089f2:	f7ff fc27 	bl	8008244 <__gnu_Unwind_Backtrace>
 80089f6:	f8dd e040 	ldr.w	lr, [sp, #64]	@ 0x40
 80089fa:	b012      	add	sp, #72	@ 0x48
 80089fc:	4770      	bx	lr
 80089fe:	bf00      	nop

08008a00 <next_unwind_byte>:
 8008a00:	7a02      	ldrb	r2, [r0, #8]
 8008a02:	4603      	mov	r3, r0
 8008a04:	b97a      	cbnz	r2, 8008a26 <next_unwind_byte+0x26>
 8008a06:	7a42      	ldrb	r2, [r0, #9]
 8008a08:	b1a2      	cbz	r2, 8008a34 <next_unwind_byte+0x34>
 8008a0a:	6841      	ldr	r1, [r0, #4]
 8008a0c:	3a01      	subs	r2, #1
 8008a0e:	b410      	push	{r4}
 8008a10:	7242      	strb	r2, [r0, #9]
 8008a12:	6808      	ldr	r0, [r1, #0]
 8008a14:	2203      	movs	r2, #3
 8008a16:	1d0c      	adds	r4, r1, #4
 8008a18:	721a      	strb	r2, [r3, #8]
 8008a1a:	0202      	lsls	r2, r0, #8
 8008a1c:	605c      	str	r4, [r3, #4]
 8008a1e:	0e00      	lsrs	r0, r0, #24
 8008a20:	bc10      	pop	{r4}
 8008a22:	601a      	str	r2, [r3, #0]
 8008a24:	4770      	bx	lr
 8008a26:	6800      	ldr	r0, [r0, #0]
 8008a28:	3a01      	subs	r2, #1
 8008a2a:	721a      	strb	r2, [r3, #8]
 8008a2c:	0202      	lsls	r2, r0, #8
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	0e00      	lsrs	r0, r0, #24
 8008a32:	4770      	bx	lr
 8008a34:	20b0      	movs	r0, #176	@ 0xb0
 8008a36:	4770      	bx	lr

08008a38 <_Unwind_GetGR.constprop.0>:
 8008a38:	b500      	push	{lr}
 8008a3a:	b085      	sub	sp, #20
 8008a3c:	aa03      	add	r2, sp, #12
 8008a3e:	2300      	movs	r3, #0
 8008a40:	9200      	str	r2, [sp, #0]
 8008a42:	4619      	mov	r1, r3
 8008a44:	220c      	movs	r2, #12
 8008a46:	f7ff fbaf 	bl	80081a8 <_Unwind_VRS_Get>
 8008a4a:	9803      	ldr	r0, [sp, #12]
 8008a4c:	b005      	add	sp, #20
 8008a4e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008a52:	bf00      	nop

08008a54 <unwind_UCB_from_context>:
 8008a54:	e7f0      	b.n	8008a38 <_Unwind_GetGR.constprop.0>
 8008a56:	bf00      	nop

08008a58 <__gnu_unwind_execute>:
 8008a58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008a5c:	4606      	mov	r6, r0
 8008a5e:	b085      	sub	sp, #20
 8008a60:	460d      	mov	r5, r1
 8008a62:	f04f 0800 	mov.w	r8, #0
 8008a66:	4628      	mov	r0, r5
 8008a68:	f7ff ffca 	bl	8008a00 <next_unwind_byte>
 8008a6c:	28b0      	cmp	r0, #176	@ 0xb0
 8008a6e:	4604      	mov	r4, r0
 8008a70:	f000 811c 	beq.w	8008cac <__gnu_unwind_execute+0x254>
 8008a74:	0607      	lsls	r7, r0, #24
 8008a76:	d55b      	bpl.n	8008b30 <__gnu_unwind_execute+0xd8>
 8008a78:	f000 03f0 	and.w	r3, r0, #240	@ 0xf0
 8008a7c:	2ba0      	cmp	r3, #160	@ 0xa0
 8008a7e:	d01a      	beq.n	8008ab6 <__gnu_unwind_execute+0x5e>
 8008a80:	d830      	bhi.n	8008ae4 <__gnu_unwind_execute+0x8c>
 8008a82:	2b80      	cmp	r3, #128	@ 0x80
 8008a84:	f000 8082 	beq.w	8008b8c <__gnu_unwind_execute+0x134>
 8008a88:	2b90      	cmp	r3, #144	@ 0x90
 8008a8a:	d127      	bne.n	8008adc <__gnu_unwind_execute+0x84>
 8008a8c:	f000 030d 	and.w	r3, r0, #13
 8008a90:	2b0d      	cmp	r3, #13
 8008a92:	d023      	beq.n	8008adc <__gnu_unwind_execute+0x84>
 8008a94:	af02      	add	r7, sp, #8
 8008a96:	2300      	movs	r3, #0
 8008a98:	f000 020f 	and.w	r2, r0, #15
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	9700      	str	r7, [sp, #0]
 8008aa0:	4630      	mov	r0, r6
 8008aa2:	f7ff fb81 	bl	80081a8 <_Unwind_VRS_Get>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	9700      	str	r7, [sp, #0]
 8008aaa:	220d      	movs	r2, #13
 8008aac:	4619      	mov	r1, r3
 8008aae:	4630      	mov	r0, r6
 8008ab0:	f7ff fba2 	bl	80081f8 <_Unwind_VRS_Set>
 8008ab4:	e7d7      	b.n	8008a66 <__gnu_unwind_execute+0xe>
 8008ab6:	43c3      	mvns	r3, r0
 8008ab8:	f003 0307 	and.w	r3, r3, #7
 8008abc:	f44f 627f 	mov.w	r2, #4080	@ 0xff0
 8008ac0:	411a      	asrs	r2, r3
 8008ac2:	0701      	lsls	r1, r0, #28
 8008ac4:	f402 627f 	and.w	r2, r2, #4080	@ 0xff0
 8008ac8:	d501      	bpl.n	8008ace <__gnu_unwind_execute+0x76>
 8008aca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008ace:	2300      	movs	r3, #0
 8008ad0:	4619      	mov	r1, r3
 8008ad2:	4630      	mov	r0, r6
 8008ad4:	f7ff fd50 	bl	8008578 <_Unwind_VRS_Pop>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d0c4      	beq.n	8008a66 <__gnu_unwind_execute+0xe>
 8008adc:	2009      	movs	r0, #9
 8008ade:	b005      	add	sp, #20
 8008ae0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ae4:	2bb0      	cmp	r3, #176	@ 0xb0
 8008ae6:	d068      	beq.n	8008bba <__gnu_unwind_execute+0x162>
 8008ae8:	2bc0      	cmp	r3, #192	@ 0xc0
 8008aea:	d13d      	bne.n	8008b68 <__gnu_unwind_execute+0x110>
 8008aec:	28c6      	cmp	r0, #198	@ 0xc6
 8008aee:	f000 80ca 	beq.w	8008c86 <__gnu_unwind_execute+0x22e>
 8008af2:	28c7      	cmp	r0, #199	@ 0xc7
 8008af4:	f000 80df 	beq.w	8008cb6 <__gnu_unwind_execute+0x25e>
 8008af8:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 8008afc:	2bc0      	cmp	r3, #192	@ 0xc0
 8008afe:	f000 80ec 	beq.w	8008cda <__gnu_unwind_execute+0x282>
 8008b02:	28c8      	cmp	r0, #200	@ 0xc8
 8008b04:	f000 80f7 	beq.w	8008cf6 <__gnu_unwind_execute+0x29e>
 8008b08:	28c9      	cmp	r0, #201	@ 0xc9
 8008b0a:	d1e7      	bne.n	8008adc <__gnu_unwind_execute+0x84>
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	f7ff ff77 	bl	8008a00 <next_unwind_byte>
 8008b12:	0302      	lsls	r2, r0, #12
 8008b14:	f000 000f 	and.w	r0, r0, #15
 8008b18:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	4302      	orrs	r2, r0
 8008b20:	2101      	movs	r1, #1
 8008b22:	2305      	movs	r3, #5
 8008b24:	4630      	mov	r0, r6
 8008b26:	f7ff fd27 	bl	8008578 <_Unwind_VRS_Pop>
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d09b      	beq.n	8008a66 <__gnu_unwind_execute+0xe>
 8008b2e:	e7d5      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008b30:	0083      	lsls	r3, r0, #2
 8008b32:	b2db      	uxtb	r3, r3
 8008b34:	1d1f      	adds	r7, r3, #4
 8008b36:	f10d 0908 	add.w	r9, sp, #8
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	4619      	mov	r1, r3
 8008b3e:	f8cd 9000 	str.w	r9, [sp]
 8008b42:	220d      	movs	r2, #13
 8008b44:	4630      	mov	r0, r6
 8008b46:	f7ff fb2f 	bl	80081a8 <_Unwind_VRS_Get>
 8008b4a:	9b02      	ldr	r3, [sp, #8]
 8008b4c:	f8cd 9000 	str.w	r9, [sp]
 8008b50:	0660      	lsls	r0, r4, #25
 8008b52:	bf4c      	ite	mi
 8008b54:	1bdf      	submi	r7, r3, r7
 8008b56:	18ff      	addpl	r7, r7, r3
 8008b58:	2300      	movs	r3, #0
 8008b5a:	220d      	movs	r2, #13
 8008b5c:	4619      	mov	r1, r3
 8008b5e:	4630      	mov	r0, r6
 8008b60:	9702      	str	r7, [sp, #8]
 8008b62:	f7ff fb49 	bl	80081f8 <_Unwind_VRS_Set>
 8008b66:	e77e      	b.n	8008a66 <__gnu_unwind_execute+0xe>
 8008b68:	f000 03f8 	and.w	r3, r0, #248	@ 0xf8
 8008b6c:	2bd0      	cmp	r3, #208	@ 0xd0
 8008b6e:	d1b5      	bne.n	8008adc <__gnu_unwind_execute+0x84>
 8008b70:	f000 0207 	and.w	r2, r0, #7
 8008b74:	3201      	adds	r2, #1
 8008b76:	2305      	movs	r3, #5
 8008b78:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8008b7c:	2101      	movs	r1, #1
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f7ff fcfa 	bl	8008578 <_Unwind_VRS_Pop>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	f43f af6e 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008b8a:	e7a7      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008b8c:	4628      	mov	r0, r5
 8008b8e:	f7ff ff37 	bl	8008a00 <next_unwind_byte>
 8008b92:	0224      	lsls	r4, r4, #8
 8008b94:	4320      	orrs	r0, r4
 8008b96:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8008b9a:	d09f      	beq.n	8008adc <__gnu_unwind_execute+0x84>
 8008b9c:	0104      	lsls	r4, r0, #4
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	b2a2      	uxth	r2, r4
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	4630      	mov	r0, r6
 8008ba6:	f7ff fce7 	bl	8008578 <_Unwind_VRS_Pop>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	d196      	bne.n	8008adc <__gnu_unwind_execute+0x84>
 8008bae:	f414 4f00 	tst.w	r4, #32768	@ 0x8000
 8008bb2:	bf18      	it	ne
 8008bb4:	f04f 0801 	movne.w	r8, #1
 8008bb8:	e755      	b.n	8008a66 <__gnu_unwind_execute+0xe>
 8008bba:	f1a0 03b1 	sub.w	r3, r0, #177	@ 0xb1
 8008bbe:	2b04      	cmp	r3, #4
 8008bc0:	f200 80b5 	bhi.w	8008d2e <__gnu_unwind_execute+0x2d6>
 8008bc4:	e8df f003 	tbb	[pc, r3]
 8008bc8:	0c162955 	.word	0x0c162955
 8008bcc:	03          	.byte	0x03
 8008bcd:	00          	.byte	0x00
 8008bce:	aa03      	add	r2, sp, #12
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9200      	str	r2, [sp, #0]
 8008bd4:	4619      	mov	r1, r3
 8008bd6:	220d      	movs	r2, #13
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f7ff fae5 	bl	80081a8 <_Unwind_VRS_Get>
 8008bde:	e742      	b.n	8008a66 <__gnu_unwind_execute+0xe>
 8008be0:	2300      	movs	r3, #0
 8008be2:	461a      	mov	r2, r3
 8008be4:	2105      	movs	r1, #5
 8008be6:	4630      	mov	r0, r6
 8008be8:	f7ff fcc6 	bl	8008578 <_Unwind_VRS_Pop>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	f43f af3a 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008bf2:	e773      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008bf4:	4628      	mov	r0, r5
 8008bf6:	f7ff ff03 	bl	8008a00 <next_unwind_byte>
 8008bfa:	0302      	lsls	r2, r0, #12
 8008bfc:	f000 000f 	and.w	r0, r0, #15
 8008c00:	3001      	adds	r0, #1
 8008c02:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8008c06:	2301      	movs	r3, #1
 8008c08:	4302      	orrs	r2, r0
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7ff fcb3 	bl	8008578 <_Unwind_VRS_Pop>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	f43f af27 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008c18:	e760      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	f10d 0908 	add.w	r9, sp, #8
 8008c20:	220d      	movs	r2, #13
 8008c22:	4619      	mov	r1, r3
 8008c24:	f8cd 9000 	str.w	r9, [sp]
 8008c28:	4630      	mov	r0, r6
 8008c2a:	f7ff fabd 	bl	80081a8 <_Unwind_VRS_Get>
 8008c2e:	4628      	mov	r0, r5
 8008c30:	f7ff fee6 	bl	8008a00 <next_unwind_byte>
 8008c34:	0602      	lsls	r2, r0, #24
 8008c36:	9c02      	ldr	r4, [sp, #8]
 8008c38:	f04f 0702 	mov.w	r7, #2
 8008c3c:	d50b      	bpl.n	8008c56 <__gnu_unwind_execute+0x1fe>
 8008c3e:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8008c42:	40b8      	lsls	r0, r7
 8008c44:	4404      	add	r4, r0
 8008c46:	4628      	mov	r0, r5
 8008c48:	9402      	str	r4, [sp, #8]
 8008c4a:	f7ff fed9 	bl	8008a00 <next_unwind_byte>
 8008c4e:	0603      	lsls	r3, r0, #24
 8008c50:	f107 0707 	add.w	r7, r7, #7
 8008c54:	d4f3      	bmi.n	8008c3e <__gnu_unwind_execute+0x1e6>
 8008c56:	40b8      	lsls	r0, r7
 8008c58:	2300      	movs	r3, #0
 8008c5a:	f504 7401 	add.w	r4, r4, #516	@ 0x204
 8008c5e:	4404      	add	r4, r0
 8008c60:	f8cd 9000 	str.w	r9, [sp]
 8008c64:	220d      	movs	r2, #13
 8008c66:	4619      	mov	r1, r3
 8008c68:	4630      	mov	r0, r6
 8008c6a:	9402      	str	r4, [sp, #8]
 8008c6c:	f7ff fac4 	bl	80081f8 <_Unwind_VRS_Set>
 8008c70:	e6f9      	b.n	8008a66 <__gnu_unwind_execute+0xe>
 8008c72:	4628      	mov	r0, r5
 8008c74:	f7ff fec4 	bl	8008a00 <next_unwind_byte>
 8008c78:	1e43      	subs	r3, r0, #1
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b0e      	cmp	r3, #14
 8008c7e:	4602      	mov	r2, r0
 8008c80:	f67f af25 	bls.w	8008ace <__gnu_unwind_execute+0x76>
 8008c84:	e72a      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7ff feba 	bl	8008a00 <next_unwind_byte>
 8008c8c:	0302      	lsls	r2, r0, #12
 8008c8e:	f000 000f 	and.w	r0, r0, #15
 8008c92:	3001      	adds	r0, #1
 8008c94:	f402 2270 	and.w	r2, r2, #983040	@ 0xf0000
 8008c98:	2303      	movs	r3, #3
 8008c9a:	4302      	orrs	r2, r0
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	4630      	mov	r0, r6
 8008ca0:	f7ff fc6a 	bl	8008578 <_Unwind_VRS_Pop>
 8008ca4:	2800      	cmp	r0, #0
 8008ca6:	f43f aede 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008caa:	e717      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008cac:	f1b8 0f00 	cmp.w	r8, #0
 8008cb0:	d02d      	beq.n	8008d0e <__gnu_unwind_execute+0x2b6>
 8008cb2:	2000      	movs	r0, #0
 8008cb4:	e713      	b.n	8008ade <__gnu_unwind_execute+0x86>
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	f7ff fea2 	bl	8008a00 <next_unwind_byte>
 8008cbc:	1e43      	subs	r3, r0, #1
 8008cbe:	b2db      	uxtb	r3, r3
 8008cc0:	2b0e      	cmp	r3, #14
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	f63f af0a 	bhi.w	8008adc <__gnu_unwind_execute+0x84>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	2104      	movs	r1, #4
 8008ccc:	4630      	mov	r0, r6
 8008cce:	f7ff fc53 	bl	8008578 <_Unwind_VRS_Pop>
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	f43f aec7 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008cd8:	e700      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008cda:	f000 020f 	and.w	r2, r0, #15
 8008cde:	3201      	adds	r2, #1
 8008ce0:	2303      	movs	r3, #3
 8008ce2:	f442 2220 	orr.w	r2, r2, #655360	@ 0xa0000
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f7ff fc45 	bl	8008578 <_Unwind_VRS_Pop>
 8008cee:	2800      	cmp	r0, #0
 8008cf0:	f43f aeb9 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008cf4:	e6f2      	b.n	8008adc <__gnu_unwind_execute+0x84>
 8008cf6:	4628      	mov	r0, r5
 8008cf8:	f7ff fe82 	bl	8008a00 <next_unwind_byte>
 8008cfc:	f000 02f0 	and.w	r2, r0, #240	@ 0xf0
 8008d00:	f000 030f 	and.w	r3, r0, #15
 8008d04:	3210      	adds	r2, #16
 8008d06:	3301      	adds	r3, #1
 8008d08:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8008d0c:	e708      	b.n	8008b20 <__gnu_unwind_execute+0xc8>
 8008d0e:	ac02      	add	r4, sp, #8
 8008d10:	4643      	mov	r3, r8
 8008d12:	4641      	mov	r1, r8
 8008d14:	9400      	str	r4, [sp, #0]
 8008d16:	220e      	movs	r2, #14
 8008d18:	4630      	mov	r0, r6
 8008d1a:	f7ff fa45 	bl	80081a8 <_Unwind_VRS_Get>
 8008d1e:	220f      	movs	r2, #15
 8008d20:	9400      	str	r4, [sp, #0]
 8008d22:	4643      	mov	r3, r8
 8008d24:	4641      	mov	r1, r8
 8008d26:	4630      	mov	r0, r6
 8008d28:	f7ff fa66 	bl	80081f8 <_Unwind_VRS_Set>
 8008d2c:	e7c1      	b.n	8008cb2 <__gnu_unwind_execute+0x25a>
 8008d2e:	f000 03fc 	and.w	r3, r0, #252	@ 0xfc
 8008d32:	2bb4      	cmp	r3, #180	@ 0xb4
 8008d34:	f43f aed2 	beq.w	8008adc <__gnu_unwind_execute+0x84>
 8008d38:	f000 0207 	and.w	r2, r0, #7
 8008d3c:	3201      	adds	r2, #1
 8008d3e:	2301      	movs	r3, #1
 8008d40:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8008d44:	4619      	mov	r1, r3
 8008d46:	4630      	mov	r0, r6
 8008d48:	f7ff fc16 	bl	8008578 <_Unwind_VRS_Pop>
 8008d4c:	2800      	cmp	r0, #0
 8008d4e:	f43f ae8a 	beq.w	8008a66 <__gnu_unwind_execute+0xe>
 8008d52:	e6c3      	b.n	8008adc <__gnu_unwind_execute+0x84>

08008d54 <__gnu_unwind_frame>:
 8008d54:	b510      	push	{r4, lr}
 8008d56:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 8008d58:	6853      	ldr	r3, [r2, #4]
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	f04f 0c03 	mov.w	ip, #3
 8008d60:	3208      	adds	r2, #8
 8008d62:	021c      	lsls	r4, r3, #8
 8008d64:	4608      	mov	r0, r1
 8008d66:	0e1b      	lsrs	r3, r3, #24
 8008d68:	a901      	add	r1, sp, #4
 8008d6a:	9401      	str	r4, [sp, #4]
 8008d6c:	9202      	str	r2, [sp, #8]
 8008d6e:	f88d c00c 	strb.w	ip, [sp, #12]
 8008d72:	f88d 300d 	strb.w	r3, [sp, #13]
 8008d76:	f7ff fe6f 	bl	8008a58 <__gnu_unwind_execute>
 8008d7a:	b004      	add	sp, #16
 8008d7c:	bd10      	pop	{r4, pc}
 8008d7e:	bf00      	nop

08008d80 <_Unwind_GetRegionStart>:
 8008d80:	b508      	push	{r3, lr}
 8008d82:	f7ff fe67 	bl	8008a54 <unwind_UCB_from_context>
 8008d86:	6c80      	ldr	r0, [r0, #72]	@ 0x48
 8008d88:	bd08      	pop	{r3, pc}
 8008d8a:	bf00      	nop

08008d8c <_Unwind_GetLanguageSpecificData>:
 8008d8c:	b508      	push	{r3, lr}
 8008d8e:	f7ff fe61 	bl	8008a54 <unwind_UCB_from_context>
 8008d92:	6cc0      	ldr	r0, [r0, #76]	@ 0x4c
 8008d94:	79c3      	ldrb	r3, [r0, #7]
 8008d96:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008d9a:	3008      	adds	r0, #8
 8008d9c:	bd08      	pop	{r3, pc}
 8008d9e:	bf00      	nop

08008da0 <__aeabi_idiv0>:
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop

08008da4 <__aeabi_d2uiz>:
 8008da4:	004a      	lsls	r2, r1, #1
 8008da6:	d211      	bcs.n	8008dcc <__aeabi_d2uiz+0x28>
 8008da8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8008dac:	d211      	bcs.n	8008dd2 <__aeabi_d2uiz+0x2e>
 8008dae:	d50d      	bpl.n	8008dcc <__aeabi_d2uiz+0x28>
 8008db0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8008db4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8008db8:	d40e      	bmi.n	8008dd8 <__aeabi_d2uiz+0x34>
 8008dba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8008dbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008dc2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8008dc6:	fa23 f002 	lsr.w	r0, r3, r2
 8008dca:	4770      	bx	lr
 8008dcc:	f04f 0000 	mov.w	r0, #0
 8008dd0:	4770      	bx	lr
 8008dd2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8008dd6:	d102      	bne.n	8008dde <__aeabi_d2uiz+0x3a>
 8008dd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008ddc:	4770      	bx	lr
 8008dde:	f04f 0000 	mov.w	r0, #0
 8008de2:	4770      	bx	lr

08008de4 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8008de4:	b480      	push	{r7}
 8008de6:	b083      	sub	sp, #12
 8008de8:	af00      	add	r7, sp, #0
 8008dea:	6078      	str	r0, [r7, #4]
 8008dec:	6039      	str	r1, [r7, #0]
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	4618      	mov	r0, r3
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <_ZSt16__deque_buf_sizej>:
#define _GLIBCXX_DEQUE_BUF_SIZE 512
#endif

  _GLIBCXX_CONSTEXPR inline size_t
  __deque_buf_size(size_t __size)
  { return (__size < _GLIBCXX_DEQUE_BUF_SIZE
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
	    ? size_t(_GLIBCXX_DEQUE_BUF_SIZE / __size) : size_t(1)); }
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e0a:	d205      	bcs.n	8008e18 <_ZSt16__deque_buf_sizej+0x1c>
 8008e0c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e16:	e000      	b.n	8008e1a <_ZSt16__deque_buf_sizej+0x1e>
 8008e18:	2301      	movs	r3, #1
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	370c      	adds	r7, #12
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
	...

08008e28 <_ZN5EventC1Ev>:
extern std::queue<Event*> event_queue;
extern SystemState CurrentState;

class Event {
public:
	Event() = default;
 8008e28:	b480      	push	{r7}
 8008e2a:	b083      	sub	sp, #12
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	4a04      	ldr	r2, [pc, #16]	@ (8008e44 <_ZN5EventC1Ev+0x1c>)
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	601a      	str	r2, [r3, #0]
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4618      	mov	r0, r3
 8008e3a:	370c      	adds	r7, #12
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e42:	4770      	bx	lr
 8008e44:	08016d80 	.word	0x08016d80

08008e48 <_ZN5EventD1Ev>:

	virtual void vHandleEvent() = 0;

	virtual ~Event() = default;
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	4a04      	ldr	r2, [pc, #16]	@ (8008e64 <_ZN5EventD1Ev+0x1c>)
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	601a      	str	r2, [r3, #0]
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4618      	mov	r0, r3
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr
 8008e64:	08016d80 	.word	0x08016d80

08008e68 <_ZN5EventD0Ev>:
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	f7ff ffe9 	bl	8008e48 <_ZN5EventD1Ev>
 8008e76:	2104      	movs	r1, #4
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f008 fe87 	bl	8011b8c <_ZdlPvj>
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	4618      	mov	r0, r3
 8008e82:	3708      	adds	r7, #8
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
};

class DisplayEvent : public Event {
    std::string message;
public:
    DisplayEvent(std::string msg) : message(msg) {}
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b082      	sub	sp, #8
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
 8008e90:	6039      	str	r1, [r7, #0]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	4618      	mov	r0, r3
 8008e96:	f7ff ffc7 	bl	8008e28 <_ZN5EventC1Ev>
 8008e9a:	4a07      	ldr	r2, [pc, #28]	@ (8008eb8 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x30>)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	601a      	str	r2, [r3, #0]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	3304      	adds	r3, #4
 8008ea4:	6839      	ldr	r1, [r7, #0]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f008 ff42 	bl	8011d30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	08016d6c 	.word	0x08016d6c

08008ebc <_ZN21FinalCalculationEventC1Em>:
};

class FinalCalculationEvent : public Event {
    uint32_t totalTimeMs;
public:
    FinalCalculationEvent(uint32_t time) : totalTimeMs(time) {}
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	6039      	str	r1, [r7, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff ffad 	bl	8008e28 <_ZN5EventC1Ev>
 8008ece:	4a05      	ldr	r2, [pc, #20]	@ (8008ee4 <_ZN21FinalCalculationEventC1Em+0x28>)
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	601a      	str	r2, [r3, #0]
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	683a      	ldr	r2, [r7, #0]
 8008ed8:	605a      	str	r2, [r3, #4]
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}
 8008ee4:	08016ccc 	.word	0x08016ccc

08008ee8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b084      	sub	sp, #16
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 ff3f 	bl	8009d78 <_ZNSt15__new_allocatorIfED1Ev>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	4618      	mov	r0, r3
 8008efe:	3710      	adds	r7, #16
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 fe04 	bl	8009b1c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	4618      	mov	r0, r3
 8008f18:	3708      	adds	r7, #8
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}

08008f1e <_ZNSt6vectorIfSaIfEEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8008f1e:	b580      	push	{r7, lr}
 8008f20:	b082      	sub	sp, #8
 8008f22:	af00      	add	r7, sp, #0
 8008f24:	6078      	str	r0, [r7, #4]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7ff ffeb 	bl	8008f04 <_ZNSt12_Vector_baseIfSaIfEEC1Ev>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4618      	mov	r0, r3
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <_Z8SafePushP5Event>:
std::vector<float> resultsBuffer;

volatile uint32_t bufferOverreached = 0;
volatile bool dataReady = false;

void SafePush(Event* e) {
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b082      	sub	sp, #8
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8008f40:	b672      	cpsid	i
}
 8008f42:	bf00      	nop
    __disable_irq();
    event_queue.push(e);
 8008f44:	1d3b      	adds	r3, r7, #4
 8008f46:	4619      	mov	r1, r3
 8008f48:	4804      	ldr	r0, [pc, #16]	@ (8008f5c <_Z8SafePushP5Event+0x24>)
 8008f4a:	f000 fe11 	bl	8009b70 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushERKS1_>
  __ASM volatile ("cpsie i" : : : "memory");
 8008f4e:	b662      	cpsie	i
}
 8008f50:	bf00      	nop
    __enable_irq();
}
 8008f52:	bf00      	nop
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	200058e4 	.word	0x200058e4

08008f60 <_ZN12DisplayEvent12vHandleEventEv>:

void DisplayEvent::vHandleEvent() {
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]

	LCD_Clear(&lcd);
 8008f68:	4839      	ldr	r0, [pc, #228]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008f6a:	f002 fd50 	bl	800ba0e <LCD_Clear>
	LCD_SetCursor(&lcd, 0, 0);
 8008f6e:	2200      	movs	r2, #0
 8008f70:	2100      	movs	r1, #0
 8008f72:	4837      	ldr	r0, [pc, #220]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008f74:	f002 fd09 	bl	800b98a <LCD_SetCursor>

	// Switch trough all possible states and set display output
	switch(CurrentState){
 8008f78:	4b36      	ldr	r3, [pc, #216]	@ (8009054 <_ZN12DisplayEvent12vHandleEventEv+0xf4>)
 8008f7a:	781b      	ldrb	r3, [r3, #0]
 8008f7c:	2b05      	cmp	r3, #5
 8008f7e:	d861      	bhi.n	8009044 <_ZN12DisplayEvent12vHandleEventEv+0xe4>
 8008f80:	a201      	add	r2, pc, #4	@ (adr r2, 8008f88 <_ZN12DisplayEvent12vHandleEventEv+0x28>)
 8008f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f86:	bf00      	nop
 8008f88:	08008fa1 	.word	0x08008fa1
 8008f8c:	08008fab 	.word	0x08008fab
 8008f90:	08008fc7 	.word	0x08008fc7
 8008f94:	08008fe3 	.word	0x08008fe3
 8008f98:	08008fff 	.word	0x08008fff
 8008f9c:	08009029 	.word	0x08009029

		case STATE_STARTING:
			LCD_Printf(&lcd, "Booting...");
 8008fa0:	492d      	ldr	r1, [pc, #180]	@ (8009058 <_ZN12DisplayEvent12vHandleEventEv+0xf8>)
 8008fa2:	482b      	ldr	r0, [pc, #172]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fa4:	f002 fd16 	bl	800b9d4 <LCD_Printf>

			break;
 8008fa8:	e04d      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		case STATE_IDLE :

			LCD_Printf(&lcd, "State: IDLE");
 8008faa:	492c      	ldr	r1, [pc, #176]	@ (800905c <_ZN12DisplayEvent12vHandleEventEv+0xfc>)
 8008fac:	4828      	ldr	r0, [pc, #160]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fae:	f002 fd11 	bl	800b9d4 <LCD_Printf>
			LCD_SetCursor(&lcd, 1, 0);
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	2101      	movs	r1, #1
 8008fb6:	4826      	ldr	r0, [pc, #152]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fb8:	f002 fce7 	bl	800b98a <LCD_SetCursor>
			LCD_Printf(&lcd, "BLUE to START");
 8008fbc:	4928      	ldr	r1, [pc, #160]	@ (8009060 <_ZN12DisplayEvent12vHandleEventEv+0x100>)
 8008fbe:	4824      	ldr	r0, [pc, #144]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fc0:	f002 fd08 	bl	800b9d4 <LCD_Printf>

			break;
 8008fc4:	e03f      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		case STATE_RUNNING:

			LCD_Printf(&lcd, "State: RUNNING");
 8008fc6:	4927      	ldr	r1, [pc, #156]	@ (8009064 <_ZN12DisplayEvent12vHandleEventEv+0x104>)
 8008fc8:	4821      	ldr	r0, [pc, #132]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fca:	f002 fd03 	bl	800b9d4 <LCD_Printf>
			LCD_SetCursor(&lcd, 1, 0);
 8008fce:	2200      	movs	r2, #0
 8008fd0:	2101      	movs	r1, #1
 8008fd2:	481f      	ldr	r0, [pc, #124]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fd4:	f002 fcd9 	bl	800b98a <LCD_SetCursor>
			LCD_Printf(&lcd, "BLUE to CANCEL");
 8008fd8:	4923      	ldr	r1, [pc, #140]	@ (8009068 <_ZN12DisplayEvent12vHandleEventEv+0x108>)
 8008fda:	481d      	ldr	r0, [pc, #116]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fdc:	f002 fcfa 	bl	800b9d4 <LCD_Printf>

			break;
 8008fe0:	e031      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		case STATE_CLEANUP:

			LCD_Printf(&lcd, "State: CANCELED");
 8008fe2:	4922      	ldr	r1, [pc, #136]	@ (800906c <_ZN12DisplayEvent12vHandleEventEv+0x10c>)
 8008fe4:	481a      	ldr	r0, [pc, #104]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008fe6:	f002 fcf5 	bl	800b9d4 <LCD_Printf>
			LCD_SetCursor(&lcd, 1, 0);
 8008fea:	2200      	movs	r2, #0
 8008fec:	2101      	movs	r1, #1
 8008fee:	4818      	ldr	r0, [pc, #96]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008ff0:	f002 fccb 	bl	800b98a <LCD_SetCursor>
			LCD_Printf(&lcd, "CLEANUP ...");
 8008ff4:	491e      	ldr	r1, [pc, #120]	@ (8009070 <_ZN12DisplayEvent12vHandleEventEv+0x110>)
 8008ff6:	4816      	ldr	r0, [pc, #88]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8008ff8:	f002 fcec 	bl	800b9d4 <LCD_Printf>

			break;
 8008ffc:	e023      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		case STATE_RESULT:

			LCD_Printf(&lcd, "State: COMPLETED");
 8008ffe:	491d      	ldr	r1, [pc, #116]	@ (8009074 <_ZN12DisplayEvent12vHandleEventEv+0x114>)
 8009000:	4813      	ldr	r0, [pc, #76]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8009002:	f002 fce7 	bl	800b9d4 <LCD_Printf>
			LCD_SetCursor(&lcd, 1, 0);
 8009006:	2200      	movs	r2, #0
 8009008:	2101      	movs	r1, #1
 800900a:	4811      	ldr	r0, [pc, #68]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 800900c:	f002 fcbd 	bl	800b98a <LCD_SetCursor>
			LCD_Printf(&lcd, "%s", message.c_str());
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	3304      	adds	r3, #4
 8009014:	4618      	mov	r0, r3
 8009016:	f008 fe5d 	bl	8011cd4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
 800901a:	4603      	mov	r3, r0
 800901c:	461a      	mov	r2, r3
 800901e:	4916      	ldr	r1, [pc, #88]	@ (8009078 <_ZN12DisplayEvent12vHandleEventEv+0x118>)
 8009020:	480b      	ldr	r0, [pc, #44]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8009022:	f002 fcd7 	bl	800b9d4 <LCD_Printf>

			break;
 8009026:	e00e      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		case STATE_ERROR:

			LCD_Printf(&lcd, "State: ERROR");
 8009028:	4914      	ldr	r1, [pc, #80]	@ (800907c <_ZN12DisplayEvent12vHandleEventEv+0x11c>)
 800902a:	4809      	ldr	r0, [pc, #36]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 800902c:	f002 fcd2 	bl	800b9d4 <LCD_Printf>
			LCD_SetCursor(&lcd, 1, 0);
 8009030:	2200      	movs	r2, #0
 8009032:	2101      	movs	r1, #1
 8009034:	4806      	ldr	r0, [pc, #24]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 8009036:	f002 fca8 	bl	800b98a <LCD_SetCursor>
			LCD_Printf(&lcd, "Restart device");
 800903a:	4911      	ldr	r1, [pc, #68]	@ (8009080 <_ZN12DisplayEvent12vHandleEventEv+0x120>)
 800903c:	4804      	ldr	r0, [pc, #16]	@ (8009050 <_ZN12DisplayEvent12vHandleEventEv+0xf0>)
 800903e:	f002 fcc9 	bl	800b9d4 <LCD_Printf>

			break;
 8009042:	e000      	b.n	8009046 <_ZN12DisplayEvent12vHandleEventEv+0xe6>

		default:
			break;
 8009044:	bf00      	nop
	}
}
 8009046:	bf00      	nop
 8009048:	3708      	adds	r7, #8
 800904a:	46bd      	mov	sp, r7
 800904c:	bd80      	pop	{r7, pc}
 800904e:	bf00      	nop
 8009050:	200058d4 	.word	0x200058d4
 8009054:	2000590c 	.word	0x2000590c
 8009058:	08016338 	.word	0x08016338
 800905c:	08016344 	.word	0x08016344
 8009060:	08016350 	.word	0x08016350
 8009064:	08016360 	.word	0x08016360
 8009068:	08016370 	.word	0x08016370
 800906c:	08016380 	.word	0x08016380
 8009070:	08016390 	.word	0x08016390
 8009074:	0801639c 	.word	0x0801639c
 8009078:	080163b0 	.word	0x080163b0
 800907c:	080163b4 	.word	0x080163b4
 8009080:	080163c4 	.word	0x080163c4

08009084 <_ZN12DisplayEventD1Ev>:
class DisplayEvent : public Event {
 8009084:	b580      	push	{r7, lr}
 8009086:	b082      	sub	sp, #8
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	4a08      	ldr	r2, [pc, #32]	@ (80090b0 <_ZN12DisplayEventD1Ev+0x2c>)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	601a      	str	r2, [r3, #0]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	3304      	adds	r3, #4
 8009096:	4618      	mov	r0, r3
 8009098:	f008 fe10 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4618      	mov	r0, r3
 80090a0:	f7ff fed2 	bl	8008e48 <_ZN5EventD1Ev>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4618      	mov	r0, r3
 80090a8:	3708      	adds	r7, #8
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	08016d6c 	.word	0x08016d6c

080090b4 <_ZN12DisplayEventD0Ev>:
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b082      	sub	sp, #8
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f7ff ffe1 	bl	8009084 <_ZN12DisplayEventD1Ev>
 80090c2:	211c      	movs	r1, #28
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f008 fd61 	bl	8011b8c <_ZdlPvj>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	4618      	mov	r0, r3
 80090ce:	3708      	adds	r7, #8
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <_ZN17StartTimeoutEventC1Ev>:
class StartTimeoutEvent : public Event {
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	4618      	mov	r0, r3
 80090e0:	f7ff fea2 	bl	8008e28 <_ZN5EventC1Ev>
 80090e4:	4a03      	ldr	r2, [pc, #12]	@ (80090f4 <_ZN17StartTimeoutEventC1Ev+0x20>)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	601a      	str	r2, [r3, #0]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4618      	mov	r0, r3
 80090ee:	3708      	adds	r7, #8
 80090f0:	46bd      	mov	sp, r7
 80090f2:	bd80      	pop	{r7, pc}
 80090f4:	08016d44 	.word	0x08016d44

080090f8 <_ZN16SystemStartEvent12vHandleEventEv>:

void SystemStartEvent::vHandleEvent() {
 80090f8:	b590      	push	{r4, r7, lr}
 80090fa:	b093      	sub	sp, #76	@ 0x4c
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
	// Startup Event

	sysHandler->vTransition(STATE_STARTING);
 8009100:	4b1e      	ldr	r3, [pc, #120]	@ (800917c <_ZN16SystemStartEvent12vHandleEventEv+0x84>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	2100      	movs	r1, #0
 8009106:	4618      	mov	r0, r3
 8009108:	f002 fb0e 	bl	800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>
 800910c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009110:	647b      	str	r3, [r7, #68]	@ 0x44
	DisplayEvent("").vHandleEvent();
 8009112:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8009116:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800911a:	4919      	ldr	r1, [pc, #100]	@ (8009180 <_ZN16SystemStartEvent12vHandleEventEv+0x88>)
 800911c:	4618      	mov	r0, r3
 800911e:	f008 fe41 	bl	8011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8009122:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8009126:	f107 030c 	add.w	r3, r7, #12
 800912a:	4611      	mov	r1, r2
 800912c:	4618      	mov	r0, r3
 800912e:	f7ff feab 	bl	8008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8009132:	f107 030c 	add.w	r3, r7, #12
 8009136:	4618      	mov	r0, r3
 8009138:	f7ff ff12 	bl	8008f60 <_ZN12DisplayEvent12vHandleEventEv>
 800913c:	f107 030c 	add.w	r3, r7, #12
 8009140:	4618      	mov	r0, r3
 8009142:	f7ff ff9f 	bl	8009084 <_ZN12DisplayEventD1Ev>
 8009146:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800914a:	4618      	mov	r0, r3
 800914c:	f008 fdb6 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8009150:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009154:	4618      	mov	r0, r3
 8009156:	f000 fdf0 	bl	8009d3a <_ZNSt15__new_allocatorIcED1Ev>
	SafePush(new StartTimeoutEvent());
 800915a:	2004      	movs	r0, #4
 800915c:	f008 fd18 	bl	8011b90 <_Znwj>
 8009160:	4603      	mov	r3, r0
 8009162:	461c      	mov	r4, r3
 8009164:	2300      	movs	r3, #0
 8009166:	6023      	str	r3, [r4, #0]
 8009168:	4620      	mov	r0, r4
 800916a:	f7ff ffb3 	bl	80090d4 <_ZN17StartTimeoutEventC1Ev>
 800916e:	4620      	mov	r0, r4
 8009170:	f7ff fee2 	bl	8008f38 <_Z8SafePushP5Event>
}
 8009174:	bf00      	nop
 8009176:	374c      	adds	r7, #76	@ 0x4c
 8009178:	46bd      	mov	sp, r7
 800917a:	bd90      	pop	{r4, r7, pc}
 800917c:	200058e0 	.word	0x200058e0
 8009180:	080163d4 	.word	0x080163d4

08009184 <_ZN15SystemIdleEventC1Ev>:
class SystemIdleEvent : public Event {
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff fe4a 	bl	8008e28 <_ZN5EventC1Ev>
 8009194:	4a03      	ldr	r2, [pc, #12]	@ (80091a4 <_ZN15SystemIdleEventC1Ev+0x20>)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	601a      	str	r2, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	4618      	mov	r0, r3
 800919e:	3708      	adds	r7, #8
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}
 80091a4:	08016d30 	.word	0x08016d30

080091a8 <_ZN17StartTimeoutEvent12vHandleEventEv>:

void StartTimeoutEvent::vHandleEvent() {
 80091a8:	b590      	push	{r4, r7, lr}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]
	// Start timeout without blocking

    if (HAL_GetTick() - stateTimestamp < 1100) {
 80091b0:	f003 fe7e 	bl	800ceb0 <HAL_GetTick>
 80091b4:	4602      	mov	r2, r0
 80091b6:	4b15      	ldr	r3, [pc, #84]	@ (800920c <_ZN17StartTimeoutEvent12vHandleEventEv+0x64>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	1ad3      	subs	r3, r2, r3
 80091bc:	f240 424b 	movw	r2, #1099	@ 0x44b
 80091c0:	4293      	cmp	r3, r2
 80091c2:	bf94      	ite	ls
 80091c4:	2301      	movls	r3, #1
 80091c6:	2300      	movhi	r3, #0
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d00d      	beq.n	80091ea <_ZN17StartTimeoutEvent12vHandleEventEv+0x42>
    	SafePush(new StartTimeoutEvent());
 80091ce:	2004      	movs	r0, #4
 80091d0:	f008 fcde 	bl	8011b90 <_Znwj>
 80091d4:	4603      	mov	r3, r0
 80091d6:	461c      	mov	r4, r3
 80091d8:	2300      	movs	r3, #0
 80091da:	6023      	str	r3, [r4, #0]
 80091dc:	4620      	mov	r0, r4
 80091de:	f7ff ff79 	bl	80090d4 <_ZN17StartTimeoutEventC1Ev>
 80091e2:	4620      	mov	r0, r4
 80091e4:	f7ff fea8 	bl	8008f38 <_Z8SafePushP5Event>
    } else {
    	SafePush(new SystemIdleEvent());
    }
}
 80091e8:	e00c      	b.n	8009204 <_ZN17StartTimeoutEvent12vHandleEventEv+0x5c>
    	SafePush(new SystemIdleEvent());
 80091ea:	2004      	movs	r0, #4
 80091ec:	f008 fcd0 	bl	8011b90 <_Znwj>
 80091f0:	4603      	mov	r3, r0
 80091f2:	461c      	mov	r4, r3
 80091f4:	2300      	movs	r3, #0
 80091f6:	6023      	str	r3, [r4, #0]
 80091f8:	4620      	mov	r0, r4
 80091fa:	f7ff ffc3 	bl	8009184 <_ZN15SystemIdleEventC1Ev>
 80091fe:	4620      	mov	r0, r4
 8009200:	f7ff fe9a 	bl	8008f38 <_Z8SafePushP5Event>
}
 8009204:	bf00      	nop
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	bd90      	pop	{r4, r7, pc}
 800920c:	20005910 	.word	0x20005910

08009210 <_ZN15SystemIdleEvent12vHandleEventEv>:

void SystemIdleEvent::vHandleEvent() {
 8009210:	b590      	push	{r4, r7, lr}
 8009212:	b08b      	sub	sp, #44	@ 0x2c
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
	// Idle Event showing operational

    sysHandler->vTransition(STATE_IDLE);
 8009218:	4b16      	ldr	r3, [pc, #88]	@ (8009274 <_ZN15SystemIdleEvent12vHandleEventEv+0x64>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2101      	movs	r1, #1
 800921e:	4618      	mov	r0, r3
 8009220:	f002 fa82 	bl	800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>
    SafePush(new DisplayEvent("IDLE: Blau druecken"));
 8009224:	201c      	movs	r0, #28
 8009226:	f008 fcb3 	bl	8011b90 <_Znwj>
 800922a:	4603      	mov	r3, r0
 800922c:	461c      	mov	r4, r3
 800922e:	f107 0320 	add.w	r3, r7, #32
 8009232:	627b      	str	r3, [r7, #36]	@ 0x24
 8009234:	f107 0220 	add.w	r2, r7, #32
 8009238:	f107 0308 	add.w	r3, r7, #8
 800923c:	490e      	ldr	r1, [pc, #56]	@ (8009278 <_ZN15SystemIdleEvent12vHandleEventEv+0x68>)
 800923e:	4618      	mov	r0, r3
 8009240:	f008 fdb0 	bl	8011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8009244:	f107 0308 	add.w	r3, r7, #8
 8009248:	4619      	mov	r1, r3
 800924a:	4620      	mov	r0, r4
 800924c:	f7ff fe1c 	bl	8008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8009250:	4620      	mov	r0, r4
 8009252:	f7ff fe71 	bl	8008f38 <_Z8SafePushP5Event>
 8009256:	f107 0308 	add.w	r3, r7, #8
 800925a:	4618      	mov	r0, r3
 800925c:	f008 fd2e 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8009260:	f107 0320 	add.w	r3, r7, #32
 8009264:	4618      	mov	r0, r3
 8009266:	f000 fd68 	bl	8009d3a <_ZNSt15__new_allocatorIcED1Ev>
}
 800926a:	bf00      	nop
 800926c:	372c      	adds	r7, #44	@ 0x2c
 800926e:	46bd      	mov	sp, r7
 8009270:	bd90      	pop	{r4, r7, pc}
 8009272:	bf00      	nop
 8009274:	200058e0 	.word	0x200058e0
 8009278:	080163d8 	.word	0x080163d8

0800927c <_ZN17StartMeasureEventC1Ev>:
class StartMeasureEvent : public Event {
 800927c:	b580      	push	{r7, lr}
 800927e:	b082      	sub	sp, #8
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	4618      	mov	r0, r3
 8009288:	f7ff fdce 	bl	8008e28 <_ZN5EventC1Ev>
 800928c:	4a03      	ldr	r2, [pc, #12]	@ (800929c <_ZN17StartMeasureEventC1Ev+0x20>)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	601a      	str	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}
 800929c:	08016d08 	.word	0x08016d08

080092a0 <_ZN17SystemCancelEventC1Ev>:
class ResultTimeoutEvent : public Event {
public:
    void vHandleEvent() override;
};

class SystemCancelEvent : public Event {
 80092a0:	b580      	push	{r7, lr}
 80092a2:	b082      	sub	sp, #8
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7ff fdbc 	bl	8008e28 <_ZN5EventC1Ev>
 80092b0:	4a03      	ldr	r2, [pc, #12]	@ (80092c0 <_ZN17SystemCancelEventC1Ev+0x20>)
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	601a      	str	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	4618      	mov	r0, r3
 80092ba:	3708      	adds	r7, #8
 80092bc:	46bd      	mov	sp, r7
 80092be:	bd80      	pop	{r7, pc}
 80092c0:	08016ca4 	.word	0x08016ca4

080092c4 <_ZN15BlueButtonEvent12vHandleEventEv>:

void BlueButtonEvent::vHandleEvent() {
 80092c4:	b590      	push	{r4, r7, lr}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
	// React to pressing of blue button depending on current state

	if (CurrentState == STATE_CLEANUP) {
 80092cc:	4b1e      	ldr	r3, [pc, #120]	@ (8009348 <_ZN15BlueButtonEvent12vHandleEventEv+0x84>)
 80092ce:	781b      	ldrb	r3, [r3, #0]
 80092d0:	2b03      	cmp	r3, #3
 80092d2:	d035      	beq.n	8009340 <_ZN15BlueButtonEvent12vHandleEventEv+0x7c>
		return;
	}
	else if (CurrentState == STATE_IDLE) {
 80092d4:	4b1c      	ldr	r3, [pc, #112]	@ (8009348 <_ZN15BlueButtonEvent12vHandleEventEv+0x84>)
 80092d6:	781b      	ldrb	r3, [r3, #0]
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d10d      	bne.n	80092f8 <_ZN15BlueButtonEvent12vHandleEventEv+0x34>
		SafePush(new StartMeasureEvent());
 80092dc:	2004      	movs	r0, #4
 80092de:	f008 fc57 	bl	8011b90 <_Znwj>
 80092e2:	4603      	mov	r3, r0
 80092e4:	461c      	mov	r4, r3
 80092e6:	2300      	movs	r3, #0
 80092e8:	6023      	str	r3, [r4, #0]
 80092ea:	4620      	mov	r0, r4
 80092ec:	f7ff ffc6 	bl	800927c <_ZN17StartMeasureEventC1Ev>
 80092f0:	4620      	mov	r0, r4
 80092f2:	f7ff fe21 	bl	8008f38 <_Z8SafePushP5Event>
 80092f6:	e024      	b.n	8009342 <_ZN15BlueButtonEvent12vHandleEventEv+0x7e>
    }
    else if (CurrentState == STATE_RUNNING) {
 80092f8:	4b13      	ldr	r3, [pc, #76]	@ (8009348 <_ZN15BlueButtonEvent12vHandleEventEv+0x84>)
 80092fa:	781b      	ldrb	r3, [r3, #0]
 80092fc:	2b02      	cmp	r3, #2
 80092fe:	d10d      	bne.n	800931c <_ZN15BlueButtonEvent12vHandleEventEv+0x58>
    	SafePush(new SystemCancelEvent());
 8009300:	2004      	movs	r0, #4
 8009302:	f008 fc45 	bl	8011b90 <_Znwj>
 8009306:	4603      	mov	r3, r0
 8009308:	461c      	mov	r4, r3
 800930a:	2300      	movs	r3, #0
 800930c:	6023      	str	r3, [r4, #0]
 800930e:	4620      	mov	r0, r4
 8009310:	f7ff ffc6 	bl	80092a0 <_ZN17SystemCancelEventC1Ev>
 8009314:	4620      	mov	r0, r4
 8009316:	f7ff fe0f 	bl	8008f38 <_Z8SafePushP5Event>
 800931a:	e012      	b.n	8009342 <_ZN15BlueButtonEvent12vHandleEventEv+0x7e>
    }
    else if (CurrentState == STATE_RESULT) {
 800931c:	4b0a      	ldr	r3, [pc, #40]	@ (8009348 <_ZN15BlueButtonEvent12vHandleEventEv+0x84>)
 800931e:	781b      	ldrb	r3, [r3, #0]
 8009320:	2b04      	cmp	r3, #4
 8009322:	d10e      	bne.n	8009342 <_ZN15BlueButtonEvent12vHandleEventEv+0x7e>
    	SafePush(new SystemCancelEvent());
 8009324:	2004      	movs	r0, #4
 8009326:	f008 fc33 	bl	8011b90 <_Znwj>
 800932a:	4603      	mov	r3, r0
 800932c:	461c      	mov	r4, r3
 800932e:	2300      	movs	r3, #0
 8009330:	6023      	str	r3, [r4, #0]
 8009332:	4620      	mov	r0, r4
 8009334:	f7ff ffb4 	bl	80092a0 <_ZN17SystemCancelEventC1Ev>
 8009338:	4620      	mov	r0, r4
 800933a:	f7ff fdfd 	bl	8008f38 <_Z8SafePushP5Event>
 800933e:	e000      	b.n	8009342 <_ZN15BlueButtonEvent12vHandleEventEv+0x7e>
		return;
 8009340:	bf00      	nop
    }
}
 8009342:	370c      	adds	r7, #12
 8009344:	46bd      	mov	sp, r7
 8009346:	bd90      	pop	{r4, r7, pc}
 8009348:	2000590c 	.word	0x2000590c

0800934c <_ZN17StartMeasureEvent12vHandleEventEv>:

void StartMeasureEvent::vHandleEvent() {
 800934c:	b590      	push	{r4, r7, lr}
 800934e:	b08b      	sub	sp, #44	@ 0x2c
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
	// Starting the measurement when blue button is pressed and STATE_IDLE

	sysHandler->vTransition(STATE_RUNNING);
 8009354:	4b2d      	ldr	r3, [pc, #180]	@ (800940c <_ZN17StartMeasureEvent12vHandleEventEv+0xc0>)
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	2102      	movs	r1, #2
 800935a:	4618      	mov	r0, r3
 800935c:	f002 f9e4 	bl	800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>

    if (currentMeasurement == 0) {
 8009360:	4b2b      	ldr	r3, [pc, #172]	@ (8009410 <_ZN17StartMeasureEvent12vHandleEventEv+0xc4>)
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d126      	bne.n	80093b6 <_ZN17StartMeasureEvent12vHandleEventEv+0x6a>
        resultsBuffer.clear();
 8009368:	482a      	ldr	r0, [pc, #168]	@ (8009414 <_ZN17StartMeasureEvent12vHandleEventEv+0xc8>)
 800936a:	f000 fc0f 	bl	8009b8c <_ZNSt6vectorIfSaIfEE5clearEv>
        SafePush(new DisplayEvent("Messung laeuft..."));
 800936e:	201c      	movs	r0, #28
 8009370:	f008 fc0e 	bl	8011b90 <_Znwj>
 8009374:	4603      	mov	r3, r0
 8009376:	461c      	mov	r4, r3
 8009378:	f107 0320 	add.w	r3, r7, #32
 800937c:	627b      	str	r3, [r7, #36]	@ 0x24
 800937e:	f107 0220 	add.w	r2, r7, #32
 8009382:	f107 0308 	add.w	r3, r7, #8
 8009386:	4924      	ldr	r1, [pc, #144]	@ (8009418 <_ZN17StartMeasureEvent12vHandleEventEv+0xcc>)
 8009388:	4618      	mov	r0, r3
 800938a:	f008 fd0b 	bl	8011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800938e:	f107 0308 	add.w	r3, r7, #8
 8009392:	4619      	mov	r1, r3
 8009394:	4620      	mov	r0, r4
 8009396:	f7ff fd77 	bl	8008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800939a:	4620      	mov	r0, r4
 800939c:	f7ff fdcc 	bl	8008f38 <_Z8SafePushP5Event>
 80093a0:	f107 0308 	add.w	r3, r7, #8
 80093a4:	4618      	mov	r0, r3
 80093a6:	f008 fc89 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 80093aa:	f107 0320 	add.w	r3, r7, #32
 80093ae:	4618      	mov	r0, r3
 80093b0:	f000 fcc3 	bl	8009d3a <_ZNSt15__new_allocatorIcED1Ev>
 80093b4:	bf00      	nop
    }

    HAL_TIM_Base_Stop(&htim2);
 80093b6:	4819      	ldr	r0, [pc, #100]	@ (800941c <_ZN17StartMeasureEvent12vHandleEventEv+0xd0>)
 80093b8:	f007 fb74 	bl	8010aa4 <HAL_TIM_Base_Stop>
	HAL_ADC_Stop_DMA(&hadc1);
 80093bc:	4818      	ldr	r0, [pc, #96]	@ (8009420 <_ZN17StartMeasureEvent12vHandleEventEv+0xd4>)
 80093be:	f004 f915 	bl	800d5ec <HAL_ADC_Stop_DMA>

	bufferOverreached = 0;
 80093c2:	4b18      	ldr	r3, [pc, #96]	@ (8009424 <_ZN17StartMeasureEvent12vHandleEventEv+0xd8>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	601a      	str	r2, [r3, #0]
    dataReady = false;
 80093c8:	4b17      	ldr	r3, [pc, #92]	@ (8009428 <_ZN17StartMeasureEvent12vHandleEventEv+0xdc>)
 80093ca:	2200      	movs	r2, #0
 80093cc:	701a      	strb	r2, [r3, #0]
    measurementActive = true;
 80093ce:	4b17      	ldr	r3, [pc, #92]	@ (800942c <_ZN17StartMeasureEvent12vHandleEventEv+0xe0>)
 80093d0:	2201      	movs	r2, #1
 80093d2:	701a      	strb	r2, [r3, #0]

    // Set timer counter to 0 and delete all flags
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 80093d4:	4b11      	ldr	r3, [pc, #68]	@ (800941c <_ZN17StartMeasureEvent12vHandleEventEv+0xd0>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2200      	movs	r2, #0
 80093da:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_OVR | ADC_FLAG_AWD | ADC_FLAG_EOC);
 80093dc:	4b10      	ldr	r3, [pc, #64]	@ (8009420 <_ZN17StartMeasureEvent12vHandleEventEv+0xd4>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f06f 0223 	mvn.w	r2, #35	@ 0x23
 80093e4:	601a      	str	r2, [r3, #0]

    // Give power to testing circuit
    HAL_GPIO_WritePin(RC_INPUT_GPIO_Port, RC_INPUT_Pin, GPIO_PIN_SET);
 80093e6:	2201      	movs	r2, #1
 80093e8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80093ec:	4810      	ldr	r0, [pc, #64]	@ (8009430 <_ZN17StartMeasureEvent12vHandleEventEv+0xe4>)
 80093ee:	f005 fe81 	bl	800f0f4 <HAL_GPIO_WritePin>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcBuffer, ADC_BUFFER_LEN);
 80093f2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80093f6:	490f      	ldr	r1, [pc, #60]	@ (8009434 <_ZN17StartMeasureEvent12vHandleEventEv+0xe8>)
 80093f8:	4809      	ldr	r0, [pc, #36]	@ (8009420 <_ZN17StartMeasureEvent12vHandleEventEv+0xd4>)
 80093fa:	f003 ffe3 	bl	800d3c4 <HAL_ADC_Start_DMA>
    HAL_TIM_Base_Start(&htim2);
 80093fe:	4807      	ldr	r0, [pc, #28]	@ (800941c <_ZN17StartMeasureEvent12vHandleEventEv+0xd0>)
 8009400:	f007 fae8 	bl	80109d4 <HAL_TIM_Base_Start>
}
 8009404:	bf00      	nop
 8009406:	372c      	adds	r7, #44	@ 0x2c
 8009408:	46bd      	mov	sp, r7
 800940a:	bd90      	pop	{r4, r7, pc}
 800940c:	200058e0 	.word	0x200058e0
 8009410:	2000501c 	.word	0x2000501c
 8009414:	20005020 	.word	0x20005020
 8009418:	080163ec 	.word	0x080163ec
 800941c:	20005360 	.word	0x20005360
 8009420:	200051b4 	.word	0x200051b4
 8009424:	2000502c 	.word	0x2000502c
 8009428:	20005030 	.word	0x20005030
 800942c:	2000501d 	.word	0x2000501d
 8009430:	40020c00 	.word	0x40020c00
 8009434:	200001fc 	.word	0x200001fc

08009438 <_ZN14DischargeEventC1Ev>:
class DischargeEvent : public Event {
 8009438:	b580      	push	{r7, lr}
 800943a:	b082      	sub	sp, #8
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4618      	mov	r0, r3
 8009444:	f7ff fcf0 	bl	8008e28 <_ZN5EventC1Ev>
 8009448:	4a03      	ldr	r2, [pc, #12]	@ (8009458 <_ZN14DischargeEventC1Ev+0x20>)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	601a      	str	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4618      	mov	r0, r3
 8009452:	3708      	adds	r7, #8
 8009454:	46bd      	mov	sp, r7
 8009456:	bd80      	pop	{r7, pc}
 8009458:	08016ce0 	.word	0x08016ce0

0800945c <_ZN16CalculationEvent12vHandleEventEv>:

void CalculationEvent::vHandleEvent() {
 800945c:	b590      	push	{r4, r7, lr}
 800945e:	b087      	sub	sp, #28
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
	// Measure time to reach 3T

	if (!dataReady) {
 8009464:	4b2f      	ldr	r3, [pc, #188]	@ (8009524 <_ZN16CalculationEvent12vHandleEventEv+0xc8>)
 8009466:	781b      	ldrb	r3, [r3, #0]
 8009468:	b2db      	uxtb	r3, r3
 800946a:	f083 0301 	eor.w	r3, r3, #1
 800946e:	b2db      	uxtb	r3, r3
 8009470:	2b00      	cmp	r3, #0
 8009472:	d153      	bne.n	800951c <_ZN16CalculationEvent12vHandleEventEv+0xc0>
		return; // Shouldnt be reached
	}

	// Search for threshold point
    int32_t foundIndex = -1;
 8009474:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009478:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < ADC_BUFFER_LEN; i++) {
 800947a:	2300      	movs	r3, #0
 800947c:	613b      	str	r3, [r7, #16]
 800947e:	e00d      	b.n	800949c <_ZN16CalculationEvent12vHandleEventEv+0x40>
        if (adcBuffer[i] >= THRESHOLD_3T) {
 8009480:	4a29      	ldr	r2, [pc, #164]	@ (8009528 <_ZN16CalculationEvent12vHandleEventEv+0xcc>)
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009488:	f640 7231 	movw	r2, #3889	@ 0xf31
 800948c:	4293      	cmp	r3, r2
 800948e:	d902      	bls.n	8009496 <_ZN16CalculationEvent12vHandleEventEv+0x3a>
            foundIndex = i;
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	617b      	str	r3, [r7, #20]
            break;
 8009494:	e007      	b.n	80094a6 <_ZN16CalculationEvent12vHandleEventEv+0x4a>
    for (int i = 0; i < ADC_BUFFER_LEN; i++) {
 8009496:	693b      	ldr	r3, [r7, #16]
 8009498:	3301      	adds	r3, #1
 800949a:	613b      	str	r3, [r7, #16]
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	f242 720f 	movw	r2, #9999	@ 0x270f
 80094a2:	4293      	cmp	r3, r2
 80094a4:	ddec      	ble.n	8009480 <_ZN16CalculationEvent12vHandleEventEv+0x24>
        }
    }

    int32_t index = bufferOverreached + foundIndex;
 80094a6:	4b21      	ldr	r3, [pc, #132]	@ (800952c <_ZN16CalculationEvent12vHandleEventEv+0xd0>)
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	4413      	add	r3, r2
 80094ae:	60fb      	str	r3, [r7, #12]

	// time of tau = index * period duration (100s)
	float timeTau = (float)index * (float)SAMPLE_PERIOD_US;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	ee07 3a90 	vmov	s15, r3
 80094b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80094ba:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8009530 <_ZN16CalculationEvent12vHandleEventEv+0xd4>
 80094be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80094c2:	edc7 7a02 	vstr	s15, [r7, #8]

	resultsBuffer.push_back(timeTau);
 80094c6:	f107 0308 	add.w	r3, r7, #8
 80094ca:	4619      	mov	r1, r3
 80094cc:	4819      	ldr	r0, [pc, #100]	@ (8009534 <_ZN16CalculationEvent12vHandleEventEv+0xd8>)
 80094ce:	f000 fb6b 	bl	8009ba8 <_ZNSt6vectorIfSaIfEE9push_backERKf>

    currentMeasurement++;
 80094d2:	4b19      	ldr	r3, [pc, #100]	@ (8009538 <_ZN16CalculationEvent12vHandleEventEv+0xdc>)
 80094d4:	781b      	ldrb	r3, [r3, #0]
 80094d6:	3301      	adds	r3, #1
 80094d8:	b2da      	uxtb	r2, r3
 80094da:	4b17      	ldr	r3, [pc, #92]	@ (8009538 <_ZN16CalculationEvent12vHandleEventEv+0xdc>)
 80094dc:	701a      	strb	r2, [r3, #0]

    if (currentMeasurement < NUM_MEASUREMENTS) {
 80094de:	4b16      	ldr	r3, [pc, #88]	@ (8009538 <_ZN16CalculationEvent12vHandleEventEv+0xdc>)
 80094e0:	781b      	ldrb	r3, [r3, #0]
 80094e2:	2b02      	cmp	r3, #2
 80094e4:	d80d      	bhi.n	8009502 <_ZN16CalculationEvent12vHandleEventEv+0xa6>
    	SafePush(new DischargeEvent());
 80094e6:	2004      	movs	r0, #4
 80094e8:	f008 fb52 	bl	8011b90 <_Znwj>
 80094ec:	4603      	mov	r3, r0
 80094ee:	461c      	mov	r4, r3
 80094f0:	2300      	movs	r3, #0
 80094f2:	6023      	str	r3, [r4, #0]
 80094f4:	4620      	mov	r0, r4
 80094f6:	f7ff ff9f 	bl	8009438 <_ZN14DischargeEventC1Ev>
 80094fa:	4620      	mov	r0, r4
 80094fc:	f7ff fd1c 	bl	8008f38 <_Z8SafePushP5Event>
 8009500:	e00d      	b.n	800951e <_ZN16CalculationEvent12vHandleEventEv+0xc2>
    } else {
    	SafePush(new FinalCalculationEvent(0));
 8009502:	2008      	movs	r0, #8
 8009504:	f008 fb44 	bl	8011b90 <_Znwj>
 8009508:	4603      	mov	r3, r0
 800950a:	461c      	mov	r4, r3
 800950c:	2100      	movs	r1, #0
 800950e:	4620      	mov	r0, r4
 8009510:	f7ff fcd4 	bl	8008ebc <_ZN21FinalCalculationEventC1Em>
 8009514:	4620      	mov	r0, r4
 8009516:	f7ff fd0f 	bl	8008f38 <_Z8SafePushP5Event>
 800951a:	e000      	b.n	800951e <_ZN16CalculationEvent12vHandleEventEv+0xc2>
		return; // Shouldnt be reached
 800951c:	bf00      	nop
    }
}
 800951e:	371c      	adds	r7, #28
 8009520:	46bd      	mov	sp, r7
 8009522:	bd90      	pop	{r4, r7, pc}
 8009524:	20005030 	.word	0x20005030
 8009528:	200001fc 	.word	0x200001fc
 800952c:	2000502c 	.word	0x2000502c
 8009530:	42c80000 	.word	0x42c80000
 8009534:	20005020 	.word	0x20005020
 8009538:	2000501c 	.word	0x2000501c

0800953c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1) {
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
	// Callback for full ADC DMA register to count buffer overflows

    if (hadc1->Instance == ADC1 && !dataReady) {
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a0e      	ldr	r2, [pc, #56]	@ (8009584 <HAL_ADC_ConvCpltCallback+0x48>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d109      	bne.n	8009562 <HAL_ADC_ConvCpltCallback+0x26>
 800954e:	4b0e      	ldr	r3, [pc, #56]	@ (8009588 <HAL_ADC_ConvCpltCallback+0x4c>)
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	b2db      	uxtb	r3, r3
 8009554:	f083 0301 	eor.w	r3, r3, #1
 8009558:	b2db      	uxtb	r3, r3
 800955a:	2b00      	cmp	r3, #0
 800955c:	d001      	beq.n	8009562 <HAL_ADC_ConvCpltCallback+0x26>
 800955e:	2301      	movs	r3, #1
 8009560:	e000      	b.n	8009564 <HAL_ADC_ConvCpltCallback+0x28>
 8009562:	2300      	movs	r3, #0
 8009564:	2b00      	cmp	r3, #0
 8009566:	d006      	beq.n	8009576 <HAL_ADC_ConvCpltCallback+0x3a>
    	bufferOverreached += ADC_BUFFER_LEN;
 8009568:	4b08      	ldr	r3, [pc, #32]	@ (800958c <HAL_ADC_ConvCpltCallback+0x50>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8009570:	3310      	adds	r3, #16
 8009572:	4a06      	ldr	r2, [pc, #24]	@ (800958c <HAL_ADC_ConvCpltCallback+0x50>)
 8009574:	6013      	str	r3, [r2, #0]
    }
}
 8009576:	bf00      	nop
 8009578:	370c      	adds	r7, #12
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr
 8009582:	bf00      	nop
 8009584:	40012000 	.word	0x40012000
 8009588:	20005030 	.word	0x20005030
 800958c:	2000502c 	.word	0x2000502c

08009590 <_ZN16CalculationEventC1Ev>:
class CalculationEvent : public Event {
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	4618      	mov	r0, r3
 800959c:	f7ff fc44 	bl	8008e28 <_ZN5EventC1Ev>
 80095a0:	4a03      	ldr	r2, [pc, #12]	@ (80095b0 <_ZN16CalculationEventC1Ev+0x20>)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	601a      	str	r2, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4618      	mov	r0, r3
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}
 80095b0:	08016cf4 	.word	0x08016cf4

080095b4 <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc1) {
 80095b4:	b590      	push	{r4, r7, lr}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
	// Callback for exceeding threshold

	if (hadc1->Instance == ADC1 && !dataReady) {
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a1a      	ldr	r2, [pc, #104]	@ (800962c <HAL_ADC_LevelOutOfWindowCallback+0x78>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d109      	bne.n	80095da <HAL_ADC_LevelOutOfWindowCallback+0x26>
 80095c6:	4b1a      	ldr	r3, [pc, #104]	@ (8009630 <HAL_ADC_LevelOutOfWindowCallback+0x7c>)
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	f083 0301 	eor.w	r3, r3, #1
 80095d0:	b2db      	uxtb	r3, r3
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <HAL_ADC_LevelOutOfWindowCallback+0x26>
 80095d6:	2301      	movs	r3, #1
 80095d8:	e000      	b.n	80095dc <HAL_ADC_LevelOutOfWindowCallback+0x28>
 80095da:	2300      	movs	r3, #0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d020      	beq.n	8009622 <HAL_ADC_LevelOutOfWindowCallback+0x6e>
        TIM2->CR1 &= ~TIM_CR1_CEN; // Timer Register Stop
 80095e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80095ea:	f023 0301 	bic.w	r3, r3, #1
 80095ee:	6013      	str	r3, [r2, #0]
        HAL_ADC_Stop_DMA(hadc1);
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f003 fffb 	bl	800d5ec <HAL_ADC_Stop_DMA>

        dataReady = true;
 80095f6:	4b0e      	ldr	r3, [pc, #56]	@ (8009630 <HAL_ADC_LevelOutOfWindowCallback+0x7c>)
 80095f8:	2201      	movs	r2, #1
 80095fa:	701a      	strb	r2, [r3, #0]

        HAL_GPIO_WritePin(RC_INPUT_GPIO_Port, RC_INPUT_Pin, GPIO_PIN_RESET);
 80095fc:	2200      	movs	r2, #0
 80095fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009602:	480c      	ldr	r0, [pc, #48]	@ (8009634 <HAL_ADC_LevelOutOfWindowCallback+0x80>)
 8009604:	f005 fd76 	bl	800f0f4 <HAL_GPIO_WritePin>

        SafePush(new CalculationEvent());
 8009608:	2004      	movs	r0, #4
 800960a:	f008 fac1 	bl	8011b90 <_Znwj>
 800960e:	4603      	mov	r3, r0
 8009610:	461c      	mov	r4, r3
 8009612:	2300      	movs	r3, #0
 8009614:	6023      	str	r3, [r4, #0]
 8009616:	4620      	mov	r0, r4
 8009618:	f7ff ffba 	bl	8009590 <_ZN16CalculationEventC1Ev>
 800961c:	4620      	mov	r0, r4
 800961e:	f7ff fc8b 	bl	8008f38 <_Z8SafePushP5Event>
    }
}
 8009622:	bf00      	nop
 8009624:	370c      	adds	r7, #12
 8009626:	46bd      	mov	sp, r7
 8009628:	bd90      	pop	{r4, r7, pc}
 800962a:	bf00      	nop
 800962c:	40012000 	.word	0x40012000
 8009630:	20005030 	.word	0x20005030
 8009634:	40020c00 	.word	0x40020c00

08009638 <_ZN14DischargeEvent12vHandleEventEv>:

void DischargeEvent::vHandleEvent() {
 8009638:	b590      	push	{r4, r7, lr}
 800963a:	b08f      	sub	sp, #60	@ 0x3c
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
    // Check if capacitor is discharged

    HAL_ADC_Start(&hadc1);
 8009640:	4834      	ldr	r0, [pc, #208]	@ (8009714 <_ZN14DischargeEvent12vHandleEventEv+0xdc>)
 8009642:	f003 fca9 	bl	800cf98 <HAL_ADC_Start>
    HAL_TIM_Base_Start(&htim2);
 8009646:	4834      	ldr	r0, [pc, #208]	@ (8009718 <_ZN14DischargeEvent12vHandleEventEv+0xe0>)
 8009648:	f007 f9c4 	bl	80109d4 <HAL_TIM_Base_Start>
    uint32_t val = HAL_ADC_GetValue(&hadc1);
 800964c:	4831      	ldr	r0, [pc, #196]	@ (8009714 <_ZN14DischargeEvent12vHandleEventEv+0xdc>)
 800964e:	f004 f827 	bl	800d6a0 <HAL_ADC_GetValue>
 8009652:	6378      	str	r0, [r7, #52]	@ 0x34
    HAL_TIM_Base_Stop(&htim2);
 8009654:	4830      	ldr	r0, [pc, #192]	@ (8009718 <_ZN14DischargeEvent12vHandleEventEv+0xe0>)
 8009656:	f007 fa25 	bl	8010aa4 <HAL_TIM_Base_Stop>
    HAL_ADC_Stop(&hadc1);
 800965a:	482e      	ldr	r0, [pc, #184]	@ (8009714 <_ZN14DischargeEvent12vHandleEventEv+0xdc>)
 800965c:	f003 fd6e 	bl	800d13c <HAL_ADC_Stop>

    // Discharge condensator before next measurement
    if (val < 50) {
 8009660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009662:	2b31      	cmp	r3, #49	@ 0x31
 8009664:	d825      	bhi.n	80096b2 <_ZN14DischargeEvent12vHandleEventEv+0x7a>
    	// Set Pin to Input to have high resistance
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009666:	f107 0320 	add.w	r3, r7, #32
 800966a:	2200      	movs	r2, #0
 800966c:	601a      	str	r2, [r3, #0]
 800966e:	605a      	str	r2, [r3, #4]
 8009670:	609a      	str	r2, [r3, #8]
 8009672:	60da      	str	r2, [r3, #12]
 8009674:	611a      	str	r2, [r3, #16]
        GPIO_InitStruct.Pin = Discharge_Pin;
 8009676:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800967a:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800967c:	2300      	movs	r3, #0
 800967e:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009680:	2300      	movs	r3, #0
 8009682:	62bb      	str	r3, [r7, #40]	@ 0x28
        HAL_GPIO_Init(Discharge_GPIO_Port, &GPIO_InitStruct);
 8009684:	f107 0320 	add.w	r3, r7, #32
 8009688:	4619      	mov	r1, r3
 800968a:	4824      	ldr	r0, [pc, #144]	@ (800971c <_ZN14DischargeEvent12vHandleEventEv+0xe4>)
 800968c:	f005 fb86 	bl	800ed9c <HAL_GPIO_Init>
        HAL_Delay(10);
 8009690:	200a      	movs	r0, #10
 8009692:	f003 fc19 	bl	800cec8 <HAL_Delay>
        SafePush(new StartMeasureEvent());
 8009696:	2004      	movs	r0, #4
 8009698:	f008 fa7a 	bl	8011b90 <_Znwj>
 800969c:	4603      	mov	r3, r0
 800969e:	461c      	mov	r4, r3
 80096a0:	2300      	movs	r3, #0
 80096a2:	6023      	str	r3, [r4, #0]
 80096a4:	4620      	mov	r0, r4
 80096a6:	f7ff fde9 	bl	800927c <_ZN17StartMeasureEventC1Ev>
 80096aa:	4620      	mov	r0, r4
 80096ac:	f7ff fc44 	bl	8008f38 <_Z8SafePushP5Event>
 80096b0:	e02c      	b.n	800970c <_ZN14DischargeEvent12vHandleEventEv+0xd4>
        return;
    } else {
    	// Set Pin to Output to discharge condensator
    	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80096b2:	f107 030c 	add.w	r3, r7, #12
 80096b6:	2200      	movs	r2, #0
 80096b8:	601a      	str	r2, [r3, #0]
 80096ba:	605a      	str	r2, [r3, #4]
 80096bc:	609a      	str	r2, [r3, #8]
 80096be:	60da      	str	r2, [r3, #12]
 80096c0:	611a      	str	r2, [r3, #16]
		GPIO_InitStruct.Pin = Discharge_Pin;
 80096c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80096c6:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80096c8:	2301      	movs	r3, #1
 80096ca:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80096cc:	2300      	movs	r3, #0
 80096ce:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80096d0:	2300      	movs	r3, #0
 80096d2:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(Discharge_GPIO_Port, &GPIO_InitStruct);
 80096d4:	f107 030c 	add.w	r3, r7, #12
 80096d8:	4619      	mov	r1, r3
 80096da:	4810      	ldr	r0, [pc, #64]	@ (800971c <_ZN14DischargeEvent12vHandleEventEv+0xe4>)
 80096dc:	f005 fb5e 	bl	800ed9c <HAL_GPIO_Init>
		HAL_GPIO_WritePin(Discharge_GPIO_Port, Discharge_Pin, GPIO_PIN_RESET);
 80096e0:	2200      	movs	r2, #0
 80096e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80096e6:	480d      	ldr	r0, [pc, #52]	@ (800971c <_ZN14DischargeEvent12vHandleEventEv+0xe4>)
 80096e8:	f005 fd04 	bl	800f0f4 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 80096ec:	2005      	movs	r0, #5
 80096ee:	f003 fbeb 	bl	800cec8 <HAL_Delay>
		SafePush(new DischargeEvent());
 80096f2:	2004      	movs	r0, #4
 80096f4:	f008 fa4c 	bl	8011b90 <_Znwj>
 80096f8:	4603      	mov	r3, r0
 80096fa:	461c      	mov	r4, r3
 80096fc:	2300      	movs	r3, #0
 80096fe:	6023      	str	r3, [r4, #0]
 8009700:	4620      	mov	r0, r4
 8009702:	f7ff fe99 	bl	8009438 <_ZN14DischargeEventC1Ev>
 8009706:	4620      	mov	r0, r4
 8009708:	f7ff fc16 	bl	8008f38 <_Z8SafePushP5Event>
        return;
    }
}
 800970c:	373c      	adds	r7, #60	@ 0x3c
 800970e:	46bd      	mov	sp, r7
 8009710:	bd90      	pop	{r4, r7, pc}
 8009712:	bf00      	nop
 8009714:	200051b4 	.word	0x200051b4
 8009718:	20005360 	.word	0x20005360
 800971c:	40020c00 	.word	0x40020c00

08009720 <_ZN18ResultTimeoutEventC1Ev>:
class ResultTimeoutEvent : public Event {
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	4618      	mov	r0, r3
 800972c:	f7ff fb7c 	bl	8008e28 <_ZN5EventC1Ev>
 8009730:	4a03      	ldr	r2, [pc, #12]	@ (8009740 <_ZN18ResultTimeoutEventC1Ev+0x20>)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	601a      	str	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	4618      	mov	r0, r3
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}
 8009740:	08016cb8 	.word	0x08016cb8

08009744 <_ZN21FinalCalculationEvent12vHandleEventEv>:

void FinalCalculationEvent::vHandleEvent() {
 8009744:	b590      	push	{r4, r7, lr}
 8009746:	b09d      	sub	sp, #116	@ 0x74
 8009748:	af02      	add	r7, sp, #8
 800974a:	6078      	str	r0, [r7, #4]
	// Calculate the time constant and send it to the display

	// Stop power to testing circuit
    HAL_GPIO_WritePin(RC_INPUT_GPIO_Port, RC_INPUT_Pin, GPIO_PIN_RESET);
 800974c:	2200      	movs	r2, #0
 800974e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8009752:	4855      	ldr	r0, [pc, #340]	@ (80098a8 <_ZN21FinalCalculationEvent12vHandleEventEv+0x164>)
 8009754:	f005 fcce 	bl	800f0f4 <HAL_GPIO_WritePin>

    uint64_t sum = 0;
 8009758:	f04f 0200 	mov.w	r2, #0
 800975c:	f04f 0300 	mov.w	r3, #0
 8009760:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    for (auto t : resultsBuffer)
 8009764:	4b51      	ldr	r3, [pc, #324]	@ (80098ac <_ZN21FinalCalculationEvent12vHandleEventEv+0x168>)
 8009766:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009768:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800976a:	f000 fa59 	bl	8009c20 <_ZNSt6vectorIfSaIfEE5beginEv>
 800976e:	4603      	mov	r3, r0
 8009770:	613b      	str	r3, [r7, #16]
 8009772:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8009774:	f000 fa64 	bl	8009c40 <_ZNSt6vectorIfSaIfEE3endEv>
 8009778:	4603      	mov	r3, r0
 800977a:	60fb      	str	r3, [r7, #12]
 800977c:	e01e      	b.n	80097bc <_ZN21FinalCalculationEvent12vHandleEventEv+0x78>
 800977e:	f107 0310 	add.w	r3, r7, #16
 8009782:	4618      	mov	r0, r3
 8009784:	f000 fa95 	bl	8009cb2 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEdeEv>
 8009788:	4603      	mov	r3, r0
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	657b      	str	r3, [r7, #84]	@ 0x54
		sum += t;
 800978e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 8009792:	f7fe f941 	bl	8007a18 <__aeabi_ul2f>
 8009796:	ee07 0a10 	vmov	s14, r0
 800979a:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800979e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80097a2:	ee17 0a90 	vmov	r0, s15
 80097a6:	f7fe f995 	bl	8007ad4 <__aeabi_f2ulz>
 80097aa:	4602      	mov	r2, r0
 80097ac:	460b      	mov	r3, r1
 80097ae:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    for (auto t : resultsBuffer)
 80097b2:	f107 0310 	add.w	r3, r7, #16
 80097b6:	4618      	mov	r0, r3
 80097b8:	f000 fa6b 	bl	8009c92 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEppEv>
 80097bc:	f107 020c 	add.w	r2, r7, #12
 80097c0:	f107 0310 	add.w	r3, r7, #16
 80097c4:	4611      	mov	r1, r2
 80097c6:	4618      	mov	r0, r3
 80097c8:	f000 fa4b 	bl	8009c62 <_ZN9__gnu_cxxneIPfSt6vectorIfSaIfEEEEbRKNS_17__normal_iteratorIT_T0_EESA_>
 80097cc:	4603      	mov	r3, r0
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d1d5      	bne.n	800977e <_ZN21FinalCalculationEvent12vHandleEventEv+0x3a>

	float avgTau = sum / (float)NUM_MEASUREMENTS;
 80097d2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80097d6:	f7fe f91f 	bl	8007a18 <__aeabi_ul2f>
 80097da:	ee06 0a90 	vmov	s13, r0
 80097de:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 80097e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097e6:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

	currentMeasurement = 0;
 80097ea:	4b31      	ldr	r3, [pc, #196]	@ (80098b0 <_ZN21FinalCalculationEvent12vHandleEventEv+0x16c>)
 80097ec:	2200      	movs	r2, #0
 80097ee:	701a      	strb	r2, [r3, #0]
	bufferOverreached = 0;
 80097f0:	4b30      	ldr	r3, [pc, #192]	@ (80098b4 <_ZN21FinalCalculationEvent12vHandleEventEv+0x170>)
 80097f2:	2200      	movs	r2, #0
 80097f4:	601a      	str	r2, [r3, #0]
	measurementActive = false;
 80097f6:	4b30      	ldr	r3, [pc, #192]	@ (80098b8 <_ZN21FinalCalculationEvent12vHandleEventEv+0x174>)
 80097f8:	2200      	movs	r2, #0
 80097fa:	701a      	strb	r2, [r3, #0]
	dataReady = false;
 80097fc:	4b2f      	ldr	r3, [pc, #188]	@ (80098bc <_ZN21FinalCalculationEvent12vHandleEventEv+0x178>)
 80097fe:	2200      	movs	r2, #0
 8009800:	701a      	strb	r2, [r3, #0]
	resultsBuffer.clear();
 8009802:	482a      	ldr	r0, [pc, #168]	@ (80098ac <_ZN21FinalCalculationEvent12vHandleEventEv+0x168>)
 8009804:	f000 f9c2 	bl	8009b8c <_ZNSt6vectorIfSaIfEE5clearEv>

    sysHandler->vTransition(STATE_RESULT);
 8009808:	4b2d      	ldr	r3, [pc, #180]	@ (80098c0 <_ZN21FinalCalculationEvent12vHandleEventEv+0x17c>)
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2104      	movs	r1, #4
 800980e:	4618      	mov	r0, r3
 8009810:	f001 ff8a 	bl	800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>

    char buffer[32];
    snprintf(buffer, sizeof(buffer), "T=%.1f ms", avgTau / 3000.0f);
 8009814:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8009818:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80098c4 <_ZN21FinalCalculationEvent12vHandleEventEv+0x180>
 800981c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8009820:	ee16 0a90 	vmov	r0, s13
 8009824:	f7fd fd00 	bl	8007228 <__aeabi_f2d>
 8009828:	4602      	mov	r2, r0
 800982a:	460b      	mov	r3, r1
 800982c:	f107 0014 	add.w	r0, r7, #20
 8009830:	e9cd 2300 	strd	r2, r3, [sp]
 8009834:	4a24      	ldr	r2, [pc, #144]	@ (80098c8 <_ZN21FinalCalculationEvent12vHandleEventEv+0x184>)
 8009836:	2120      	movs	r1, #32
 8009838:	f00a f9ea 	bl	8013c10 <sniprintf>
    SafePush(new DisplayEvent(buffer));
 800983c:	201c      	movs	r0, #28
 800983e:	f008 f9a7 	bl	8011b90 <_Znwj>
 8009842:	4603      	mov	r3, r0
 8009844:	461c      	mov	r4, r3
 8009846:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800984a:	653b      	str	r3, [r7, #80]	@ 0x50
 800984c:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8009850:	f107 0114 	add.w	r1, r7, #20
 8009854:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009858:	4618      	mov	r0, r3
 800985a:	f008 faa3 	bl	8011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 800985e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009862:	4619      	mov	r1, r3
 8009864:	4620      	mov	r0, r4
 8009866:	f7ff fb0f 	bl	8008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 800986a:	4620      	mov	r0, r4
 800986c:	f7ff fb64 	bl	8008f38 <_Z8SafePushP5Event>
 8009870:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8009874:	4618      	mov	r0, r3
 8009876:	f008 fa21 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 800987a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800987e:	4618      	mov	r0, r3
 8009880:	f000 fa5b 	bl	8009d3a <_ZNSt15__new_allocatorIcED1Ev>
    SafePush(new ResultTimeoutEvent());
 8009884:	2004      	movs	r0, #4
 8009886:	f008 f983 	bl	8011b90 <_Znwj>
 800988a:	4603      	mov	r3, r0
 800988c:	461c      	mov	r4, r3
 800988e:	2300      	movs	r3, #0
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	4620      	mov	r0, r4
 8009894:	f7ff ff44 	bl	8009720 <_ZN18ResultTimeoutEventC1Ev>
 8009898:	4620      	mov	r0, r4
 800989a:	f7ff fb4d 	bl	8008f38 <_Z8SafePushP5Event>
}
 800989e:	bf00      	nop
 80098a0:	376c      	adds	r7, #108	@ 0x6c
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd90      	pop	{r4, r7, pc}
 80098a6:	bf00      	nop
 80098a8:	40020c00 	.word	0x40020c00
 80098ac:	20005020 	.word	0x20005020
 80098b0:	2000501c 	.word	0x2000501c
 80098b4:	2000502c 	.word	0x2000502c
 80098b8:	2000501d 	.word	0x2000501d
 80098bc:	20005030 	.word	0x20005030
 80098c0:	200058e0 	.word	0x200058e0
 80098c4:	453b8000 	.word	0x453b8000
 80098c8:	08016400 	.word	0x08016400

080098cc <_ZN18ResultTimeoutEvent12vHandleEventEv>:

void ResultTimeoutEvent::vHandleEvent() {
 80098cc:	b590      	push	{r4, r7, lr}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
	// Give user enough time to read result without blocking

    if (HAL_GetTick() - stateTimestamp >= 5000) {
 80098d4:	f003 faec 	bl	800ceb0 <HAL_GetTick>
 80098d8:	4602      	mov	r2, r0
 80098da:	4b15      	ldr	r3, [pc, #84]	@ (8009930 <_ZN18ResultTimeoutEvent12vHandleEventEv+0x64>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	1ad3      	subs	r3, r2, r3
 80098e0:	f241 3287 	movw	r2, #4999	@ 0x1387
 80098e4:	4293      	cmp	r3, r2
 80098e6:	bf8c      	ite	hi
 80098e8:	2301      	movhi	r3, #1
 80098ea:	2300      	movls	r3, #0
 80098ec:	b2db      	uxtb	r3, r3
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00d      	beq.n	800990e <_ZN18ResultTimeoutEvent12vHandleEventEv+0x42>
    	SafePush(new SystemIdleEvent());
 80098f2:	2004      	movs	r0, #4
 80098f4:	f008 f94c 	bl	8011b90 <_Znwj>
 80098f8:	4603      	mov	r3, r0
 80098fa:	461c      	mov	r4, r3
 80098fc:	2300      	movs	r3, #0
 80098fe:	6023      	str	r3, [r4, #0]
 8009900:	4620      	mov	r0, r4
 8009902:	f7ff fc3f 	bl	8009184 <_ZN15SystemIdleEventC1Ev>
 8009906:	4620      	mov	r0, r4
 8009908:	f7ff fb16 	bl	8008f38 <_Z8SafePushP5Event>
    }
    else {
    	SafePush(new ResultTimeoutEvent());
    }
}
 800990c:	e00c      	b.n	8009928 <_ZN18ResultTimeoutEvent12vHandleEventEv+0x5c>
    	SafePush(new ResultTimeoutEvent());
 800990e:	2004      	movs	r0, #4
 8009910:	f008 f93e 	bl	8011b90 <_Znwj>
 8009914:	4603      	mov	r3, r0
 8009916:	461c      	mov	r4, r3
 8009918:	2300      	movs	r3, #0
 800991a:	6023      	str	r3, [r4, #0]
 800991c:	4620      	mov	r0, r4
 800991e:	f7ff feff 	bl	8009720 <_ZN18ResultTimeoutEventC1Ev>
 8009922:	4620      	mov	r0, r4
 8009924:	f7ff fb08 	bl	8008f38 <_Z8SafePushP5Event>
}
 8009928:	bf00      	nop
 800992a:	370c      	adds	r7, #12
 800992c:	46bd      	mov	sp, r7
 800992e:	bd90      	pop	{r4, r7, pc}
 8009930:	20005910 	.word	0x20005910

08009934 <_ZN18CancelTimeoutEventC1Ev>:
public:
    void vHandleEvent() override;
};

class CancelTimeoutEvent : public Event {
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff fa72 	bl	8008e28 <_ZN5EventC1Ev>
 8009944:	4a03      	ldr	r2, [pc, #12]	@ (8009954 <_ZN18CancelTimeoutEventC1Ev+0x20>)
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	601a      	str	r2, [r3, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4618      	mov	r0, r3
 800994e:	3708      	adds	r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}
 8009954:	08016c90 	.word	0x08016c90

08009958 <_ZN17SystemCancelEvent12vHandleEventEv>:

void SystemCancelEvent::vHandleEvent() {
 8009958:	b590      	push	{r4, r7, lr}
 800995a:	b093      	sub	sp, #76	@ 0x4c
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
	// Handle cancellation trough blue button press

    sysHandler->vTransition(STATE_CLEANUP);
 8009960:	4b49      	ldr	r3, [pc, #292]	@ (8009a88 <_ZN17SystemCancelEvent12vHandleEventEv+0x130>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	2103      	movs	r1, #3
 8009966:	4618      	mov	r0, r3
 8009968:	f001 fede 	bl	800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>
  __ASM volatile ("cpsid i" : : : "memory");
 800996c:	b672      	cpsid	i
}
 800996e:	bf00      	nop

    // Block interrupts to prevent race conditions
    __disable_irq();

    TIM2->CR1 &= ~TIM_CR1_CEN;
 8009970:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800997a:	f023 0301 	bic.w	r3, r3, #1
 800997e:	6013      	str	r3, [r2, #0]
	HAL_ADC_Stop_DMA(&hadc1);
 8009980:	4842      	ldr	r0, [pc, #264]	@ (8009a8c <_ZN17SystemCancelEvent12vHandleEventEv+0x134>)
 8009982:	f003 fe33 	bl	800d5ec <HAL_ADC_Stop_DMA>
	HAL_GPIO_WritePin(RC_INPUT_GPIO_Port, RC_INPUT_Pin, GPIO_PIN_RESET);
 8009986:	2200      	movs	r2, #0
 8009988:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800998c:	4840      	ldr	r0, [pc, #256]	@ (8009a90 <_ZN17SystemCancelEvent12vHandleEventEv+0x138>)
 800998e:	f005 fbb1 	bl	800f0f4 <HAL_GPIO_WritePin>

	currentMeasurement = 0;
 8009992:	4b40      	ldr	r3, [pc, #256]	@ (8009a94 <_ZN17SystemCancelEvent12vHandleEventEv+0x13c>)
 8009994:	2200      	movs	r2, #0
 8009996:	701a      	strb	r2, [r3, #0]
	bufferOverreached = 0;
 8009998:	4b3f      	ldr	r3, [pc, #252]	@ (8009a98 <_ZN17SystemCancelEvent12vHandleEventEv+0x140>)
 800999a:	2200      	movs	r2, #0
 800999c:	601a      	str	r2, [r3, #0]
	measurementActive = false;
 800999e:	4b3f      	ldr	r3, [pc, #252]	@ (8009a9c <_ZN17SystemCancelEvent12vHandleEventEv+0x144>)
 80099a0:	2200      	movs	r2, #0
 80099a2:	701a      	strb	r2, [r3, #0]
	dataReady = false;
 80099a4:	4b3e      	ldr	r3, [pc, #248]	@ (8009aa0 <_ZN17SystemCancelEvent12vHandleEventEv+0x148>)
 80099a6:	2200      	movs	r2, #0
 80099a8:	701a      	strb	r2, [r3, #0]
	resultsBuffer.clear();
 80099aa:	483e      	ldr	r0, [pc, #248]	@ (8009aa4 <_ZN17SystemCancelEvent12vHandleEventEv+0x14c>)
 80099ac:	f000 f8ee 	bl	8009b8c <_ZNSt6vectorIfSaIfEE5clearEv>

	// Set Pin to Input to have high resistance
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80099b0:	f107 030c 	add.w	r3, r7, #12
 80099b4:	2200      	movs	r2, #0
 80099b6:	601a      	str	r2, [r3, #0]
 80099b8:	605a      	str	r2, [r3, #4]
 80099ba:	609a      	str	r2, [r3, #8]
 80099bc:	60da      	str	r2, [r3, #12]
 80099be:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = Discharge_Pin;
 80099c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099c4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80099c6:	2300      	movs	r3, #0
 80099c8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099ca:	2300      	movs	r3, #0
 80099cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(Discharge_GPIO_Port, &GPIO_InitStruct);
 80099ce:	f107 030c 	add.w	r3, r7, #12
 80099d2:	4619      	mov	r1, r3
 80099d4:	482e      	ldr	r0, [pc, #184]	@ (8009a90 <_ZN17SystemCancelEvent12vHandleEventEv+0x138>)
 80099d6:	f005 f9e1 	bl	800ed9c <HAL_GPIO_Init>

	// Clear event_queue
	while(!event_queue.empty()) {
 80099da:	e00e      	b.n	80099fa <_ZN17SystemCancelEvent12vHandleEventEv+0xa2>
		delete event_queue.front();
 80099dc:	4832      	ldr	r0, [pc, #200]	@ (8009aa8 <_ZN17SystemCancelEvent12vHandleEventEv+0x150>)
 80099de:	f000 f981 	bl	8009ce4 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5frontEv>
 80099e2:	4603      	mov	r3, r0
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d004      	beq.n	80099f4 <_ZN17SystemCancelEvent12vHandleEventEv+0x9c>
 80099ea:	681a      	ldr	r2, [r3, #0]
 80099ec:	3208      	adds	r2, #8
 80099ee:	6812      	ldr	r2, [r2, #0]
 80099f0:	4618      	mov	r0, r3
 80099f2:	4790      	blx	r2
		event_queue.pop();
 80099f4:	482c      	ldr	r0, [pc, #176]	@ (8009aa8 <_ZN17SystemCancelEvent12vHandleEventEv+0x150>)
 80099f6:	f000 f982 	bl	8009cfe <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE3popEv>
	while(!event_queue.empty()) {
 80099fa:	482b      	ldr	r0, [pc, #172]	@ (8009aa8 <_ZN17SystemCancelEvent12vHandleEventEv+0x150>)
 80099fc:	f000 f965 	bl	8009cca <_ZNKSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5emptyEv>
 8009a00:	4603      	mov	r3, r0
 8009a02:	f083 0301 	eor.w	r3, r3, #1
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d1e7      	bne.n	80099dc <_ZN17SystemCancelEvent12vHandleEventEv+0x84>
	}

    event_queue.push(new DisplayEvent(""));
 8009a0c:	201c      	movs	r0, #28
 8009a0e:	f008 f8bf 	bl	8011b90 <_Znwj>
 8009a12:	4603      	mov	r3, r0
 8009a14:	461c      	mov	r4, r3
 8009a16:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009a1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a1c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8009a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a24:	4921      	ldr	r1, [pc, #132]	@ (8009aac <_ZN17SystemCancelEvent12vHandleEventEv+0x154>)
 8009a26:	4618      	mov	r0, r3
 8009a28:	f008 f9bc 	bl	8011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
 8009a2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a30:	4619      	mov	r1, r3
 8009a32:	4620      	mov	r0, r4
 8009a34:	f7ff fa28 	bl	8008e88 <_ZN12DisplayEventC1ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
 8009a38:	623c      	str	r4, [r7, #32]
 8009a3a:	f107 0320 	add.w	r3, r7, #32
 8009a3e:	4619      	mov	r1, r3
 8009a40:	4819      	ldr	r0, [pc, #100]	@ (8009aa8 <_ZN17SystemCancelEvent12vHandleEventEv+0x150>)
 8009a42:	f000 f968 	bl	8009d16 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushEOS1_>
 8009a46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	f008 f936 	bl	8011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8009a50:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 f970 	bl	8009d3a <_ZNSt15__new_allocatorIcED1Ev>
    event_queue.push(new CancelTimeoutEvent());
 8009a5a:	2004      	movs	r0, #4
 8009a5c:	f008 f898 	bl	8011b90 <_Znwj>
 8009a60:	4603      	mov	r3, r0
 8009a62:	461c      	mov	r4, r3
 8009a64:	2300      	movs	r3, #0
 8009a66:	6023      	str	r3, [r4, #0]
 8009a68:	4620      	mov	r0, r4
 8009a6a:	f7ff ff63 	bl	8009934 <_ZN18CancelTimeoutEventC1Ev>
 8009a6e:	643c      	str	r4, [r7, #64]	@ 0x40
 8009a70:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8009a74:	4619      	mov	r1, r3
 8009a76:	480c      	ldr	r0, [pc, #48]	@ (8009aa8 <_ZN17SystemCancelEvent12vHandleEventEv+0x150>)
 8009a78:	f000 f94d 	bl	8009d16 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushEOS1_>
  __ASM volatile ("cpsie i" : : : "memory");
 8009a7c:	b662      	cpsie	i
}
 8009a7e:	bf00      	nop

    __enable_irq();
}
 8009a80:	bf00      	nop
 8009a82:	374c      	adds	r7, #76	@ 0x4c
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd90      	pop	{r4, r7, pc}
 8009a88:	200058e0 	.word	0x200058e0
 8009a8c:	200051b4 	.word	0x200051b4
 8009a90:	40020c00 	.word	0x40020c00
 8009a94:	2000501c 	.word	0x2000501c
 8009a98:	2000502c 	.word	0x2000502c
 8009a9c:	2000501d 	.word	0x2000501d
 8009aa0:	20005030 	.word	0x20005030
 8009aa4:	20005020 	.word	0x20005020
 8009aa8:	200058e4 	.word	0x200058e4
 8009aac:	080163d4 	.word	0x080163d4

08009ab0 <_ZN18CancelTimeoutEvent12vHandleEventEv>:

void CancelTimeoutEvent::vHandleEvent() {
 8009ab0:	b590      	push	{r4, r7, lr}
 8009ab2:	b083      	sub	sp, #12
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
	// Give user time to read cleanup done without blocking

    if (HAL_GetTick() - stateTimestamp > 1000) {
 8009ab8:	f003 f9fa 	bl	800ceb0 <HAL_GetTick>
 8009abc:	4602      	mov	r2, r0
 8009abe:	4b16      	ldr	r3, [pc, #88]	@ (8009b18 <_ZN18CancelTimeoutEvent12vHandleEventEv+0x68>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	1ad3      	subs	r3, r2, r3
 8009ac4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ac8:	bf8c      	ite	hi
 8009aca:	2301      	movhi	r3, #1
 8009acc:	2300      	movls	r3, #0
 8009ace:	b2db      	uxtb	r3, r3
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d00d      	beq.n	8009af0 <_ZN18CancelTimeoutEvent12vHandleEventEv+0x40>
    	SafePush(new SystemIdleEvent());
 8009ad4:	2004      	movs	r0, #4
 8009ad6:	f008 f85b 	bl	8011b90 <_Znwj>
 8009ada:	4603      	mov	r3, r0
 8009adc:	461c      	mov	r4, r3
 8009ade:	2300      	movs	r3, #0
 8009ae0:	6023      	str	r3, [r4, #0]
 8009ae2:	4620      	mov	r0, r4
 8009ae4:	f7ff fb4e 	bl	8009184 <_ZN15SystemIdleEventC1Ev>
 8009ae8:	4620      	mov	r0, r4
 8009aea:	f7ff fa25 	bl	8008f38 <_Z8SafePushP5Event>
    }
    else {
    	HAL_Delay(5);
    	SafePush(new CancelTimeoutEvent());
    }
}
 8009aee:	e00f      	b.n	8009b10 <_ZN18CancelTimeoutEvent12vHandleEventEv+0x60>
    	HAL_Delay(5);
 8009af0:	2005      	movs	r0, #5
 8009af2:	f003 f9e9 	bl	800cec8 <HAL_Delay>
    	SafePush(new CancelTimeoutEvent());
 8009af6:	2004      	movs	r0, #4
 8009af8:	f008 f84a 	bl	8011b90 <_Znwj>
 8009afc:	4603      	mov	r3, r0
 8009afe:	461c      	mov	r4, r3
 8009b00:	2300      	movs	r3, #0
 8009b02:	6023      	str	r3, [r4, #0]
 8009b04:	4620      	mov	r0, r4
 8009b06:	f7ff ff15 	bl	8009934 <_ZN18CancelTimeoutEventC1Ev>
 8009b0a:	4620      	mov	r0, r4
 8009b0c:	f7ff fa14 	bl	8008f38 <_Z8SafePushP5Event>
}
 8009b10:	bf00      	nop
 8009b12:	370c      	adds	r7, #12
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd90      	pop	{r4, r7, pc}
 8009b18:	20005910 	.word	0x20005910

08009b1c <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	60fb      	str	r3, [r7, #12]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	4618      	mov	r0, r3
 8009b30:	f000 f90e 	bl	8009d50 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>
	{ }
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	4618      	mov	r0, r3
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}

08009b3e <_ZNSt12_Vector_baseIfSaIfEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8009b3e:	b580      	push	{r7, lr}
 8009b40:	b082      	sub	sp, #8
 8009b42:	af00      	add	r7, sp, #0
 8009b44:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	689a      	ldr	r2, [r3, #8]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	1ad3      	subs	r3, r2, r3
 8009b54:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8009b56:	461a      	mov	r2, r3
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 f918 	bl	8009d8e <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      }
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7ff f9c1 	bl	8008ee8 <_ZNSt12_Vector_baseIfSaIfEE12_Vector_implD1Ev>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3708      	adds	r7, #8
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushERKS1_>:
       *  element at the end of the %queue and assigns the given data
       *  to it.  The time complexity of the operation depends on the
       *  underlying sequence.
       */
      void
      push(const value_type& __x)
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b082      	sub	sp, #8
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
      { c.push_back(__x); }
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6839      	ldr	r1, [r7, #0]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f000 f91e 	bl	8009dc0 <_ZNSt5dequeIP5EventSaIS1_EE9push_backERKS1_>
 8009b84:	bf00      	nop
 8009b86:	3708      	adds	r7, #8
 8009b88:	46bd      	mov	sp, r7
 8009b8a:	bd80      	pop	{r7, pc}

08009b8c <_ZNSt6vectorIfSaIfEE5clearEv>:
       *  pointed-to memory is not touched in any way.  Managing the pointer is
       *  the user's responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      void
      clear() _GLIBCXX_NOEXCEPT
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
 8009b92:	6078      	str	r0, [r7, #4]
      { _M_erase_at_end(this->_M_impl._M_start); }
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	4619      	mov	r1, r3
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f948 	bl	8009e30 <_ZNSt6vectorIfSaIfEE15_M_erase_at_endEPf>
 8009ba0:	bf00      	nop
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}

08009ba8 <_ZNSt6vectorIfSaIfEE9push_backERKf>:
      push_back(const value_type& __x)
 8009ba8:	b590      	push	{r4, r7, lr}
 8009baa:	b089      	sub	sp, #36	@ 0x24
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	685a      	ldr	r2, [r3, #4]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d023      	beq.n	8009c06 <_ZNSt6vectorIfSaIfEE9push_backERKf+0x5e>
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	61fa      	str	r2, [r7, #28]
 8009bc6:	61bb      	str	r3, [r7, #24]
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	617b      	str	r3, [r7, #20]
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
		  _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{
#if __cplusplus <= 201703L
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8009bcc:	6978      	ldr	r0, [r7, #20]
 8009bce:	f000 fb2a 	bl	800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	69fb      	ldr	r3, [r7, #28]
 8009bd6:	613b      	str	r3, [r7, #16]
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	60fb      	str	r3, [r7, #12]
 8009bdc:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	4619      	mov	r1, r3
 8009be2:	2004      	movs	r0, #4
 8009be4:	f7ff f8fe 	bl	8008de4 <_ZnwjPv>
 8009be8:	4604      	mov	r4, r0
 8009bea:	68b8      	ldr	r0, [r7, #8]
 8009bec:	f000 fb1b 	bl	800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	6023      	str	r3, [r4, #0]
 8009bf6:	bf00      	nop
#else
	  std::construct_at(__p, std::forward<_Args>(__args)...);
#endif
	}
 8009bf8:	bf00      	nop
	    ++this->_M_impl._M_finish;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	1d1a      	adds	r2, r3, #4
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	605a      	str	r2, [r3, #4]
      }
 8009c04:	e008      	b.n	8009c18 <_ZNSt6vectorIfSaIfEE9push_backERKf+0x70>
	  _M_realloc_insert(end(), __x);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 f81a 	bl	8009c40 <_ZNSt6vectorIfSaIfEE3endEv>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	683a      	ldr	r2, [r7, #0]
 8009c10:	4619      	mov	r1, r3
 8009c12:	6878      	ldr	r0, [r7, #4]
 8009c14:	f000 f948 	bl	8009ea8 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>
      }
 8009c18:	bf00      	nop
 8009c1a:	3724      	adds	r7, #36	@ 0x24
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	bd90      	pop	{r4, r7, pc}

08009c20 <_ZNSt6vectorIfSaIfEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b084      	sub	sp, #16
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	f107 030c 	add.w	r3, r7, #12
 8009c2e:	4611      	mov	r1, r2
 8009c30:	4618      	mov	r0, r3
 8009c32:	f000 fa0f 	bl	800a054 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <_ZNSt6vectorIfSaIfEE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	1d1a      	adds	r2, r3, #4
 8009c4c:	f107 030c 	add.w	r3, r7, #12
 8009c50:	4611      	mov	r1, r2
 8009c52:	4618      	mov	r0, r3
 8009c54:	f000 f9fe 	bl	800a054 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <_ZN9__gnu_cxxneIPfSt6vectorIfSaIfEEEEbRKNS_17__normal_iteratorIT_T0_EESA_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8009c62:	b590      	push	{r4, r7, lr}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 fa01 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009c72:	4603      	mov	r3, r0
 8009c74:	681c      	ldr	r4, [r3, #0]
 8009c76:	6838      	ldr	r0, [r7, #0]
 8009c78:	f000 f9fc 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	429c      	cmp	r4, r3
 8009c82:	bf14      	ite	ne
 8009c84:	2301      	movne	r3, #1
 8009c86:	2300      	moveq	r3, #0
 8009c88:	b2db      	uxtb	r3, r3
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	370c      	adds	r7, #12
 8009c8e:	46bd      	mov	sp, r7
 8009c90:	bd90      	pop	{r4, r7, pc}

08009c92 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8009c92:	b480      	push	{r7}
 8009c94:	b083      	sub	sp, #12
 8009c96:	af00      	add	r7, sp, #0
 8009c98:	6078      	str	r0, [r7, #4]
	++_M_current;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	1d1a      	adds	r2, r3, #4
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	601a      	str	r2, [r3, #0]
	return *this;
 8009ca4:	687b      	ldr	r3, [r7, #4]
      }
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	370c      	adds	r7, #12
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8009cb2:	b480      	push	{r7}
 8009cb4:	b083      	sub	sp, #12
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	370c      	adds	r7, #12
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc8:	4770      	bx	lr

08009cca <_ZNKSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5emptyEv>:
      empty() const
 8009cca:	b580      	push	{r7, lr}
 8009ccc:	b082      	sub	sp, #8
 8009cce:	af00      	add	r7, sp, #0
 8009cd0:	6078      	str	r0, [r7, #4]
      { return c.empty(); }
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f000 f9d8 	bl	800a08a <_ZNKSt5dequeIP5EventSaIS1_EE5emptyEv>
 8009cda:	4603      	mov	r3, r0
 8009cdc:	4618      	mov	r0, r3
 8009cde:	3708      	adds	r7, #8
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bd80      	pop	{r7, pc}

08009ce4 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5frontEv>:
      front()
 8009ce4:	b580      	push	{r7, lr}
 8009ce6:	b082      	sub	sp, #8
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	6078      	str	r0, [r7, #4]
	return c.front();
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f000 f9dd 	bl	800a0ae <_ZNSt5dequeIP5EventSaIS1_EE5frontEv>
 8009cf4:	4603      	mov	r3, r0
      }
 8009cf6:	4618      	mov	r0, r3
 8009cf8:	3708      	adds	r7, #8
 8009cfa:	46bd      	mov	sp, r7
 8009cfc:	bd80      	pop	{r7, pc}

08009cfe <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE3popEv>:
       *  Note that no data is returned, and if the first element's
       *  data is needed, it should be retrieved before pop() is
       *  called.
       */
      void
      pop()
 8009cfe:	b580      	push	{r7, lr}
 8009d00:	b082      	sub	sp, #8
 8009d02:	af00      	add	r7, sp, #0
 8009d04:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	c.pop_front();
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f000 f9e4 	bl	800a0d6 <_ZNSt5dequeIP5EventSaIS1_EE9pop_frontEv>
      }
 8009d0e:	bf00      	nop
 8009d10:	3708      	adds	r7, #8
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}

08009d16 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushEOS1_>:
      push(value_type&& __x)
 8009d16:	b590      	push	{r4, r7, lr}
 8009d18:	b083      	sub	sp, #12
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	6078      	str	r0, [r7, #4]
 8009d1e:	6039      	str	r1, [r7, #0]
      { c.push_back(std::move(__x)); }
 8009d20:	687c      	ldr	r4, [r7, #4]
 8009d22:	6838      	ldr	r0, [r7, #0]
 8009d24:	f000 f9fe 	bl	800a124 <_ZSt4moveIRP5EventEONSt16remove_referenceIT_E4typeEOS4_>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f000 fa04 	bl	800a13a <_ZNSt5dequeIP5EventSaIS1_EE9push_backEOS1_>
 8009d32:	bf00      	nop
 8009d34:	370c      	adds	r7, #12
 8009d36:	46bd      	mov	sp, r7
 8009d38:	bd90      	pop	{r4, r7, pc}

08009d3a <_ZNSt15__new_allocatorIcED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8009d3a:	b480      	push	{r7}
 8009d3c:	b083      	sub	sp, #12
 8009d3e:	af00      	add	r7, sp, #0
 8009d40:	6078      	str	r0, [r7, #4]
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4618      	mov	r0, r3
 8009d46:	370c      	adds	r7, #12
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4e:	4770      	bx	lr

08009d50 <_ZNSt12_Vector_baseIfSaIfEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8009d50:	b480      	push	{r7}
 8009d52:	b083      	sub	sp, #12
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	601a      	str	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2200      	movs	r2, #0
 8009d62:	605a      	str	r2, [r3, #4]
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	609a      	str	r2, [r3, #8]
	{ }
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	370c      	adds	r7, #12
 8009d70:	46bd      	mov	sp, r7
 8009d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d76:	4770      	bx	lr

08009d78 <_ZNSt15__new_allocatorIfED1Ev>:
 8009d78:	b480      	push	{r7}
 8009d7a:	b083      	sub	sp, #12
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	4618      	mov	r0, r3
 8009d84:	370c      	adds	r7, #12
 8009d86:	46bd      	mov	sp, r7
 8009d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8c:	4770      	bx	lr

08009d8e <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>:
      _M_deallocate(pointer __p, size_t __n)
 8009d8e:	b580      	push	{r7, lr}
 8009d90:	b088      	sub	sp, #32
 8009d92:	af00      	add	r7, sp, #0
 8009d94:	60f8      	str	r0, [r7, #12]
 8009d96:	60b9      	str	r1, [r7, #8]
 8009d98:	607a      	str	r2, [r7, #4]
	if (__p)
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00b      	beq.n	8009db8 <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	61fb      	str	r3, [r7, #28]
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	61bb      	str	r3, [r7, #24]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8009dac:	697a      	ldr	r2, [r7, #20]
 8009dae:	69b9      	ldr	r1, [r7, #24]
 8009db0:	69f8      	ldr	r0, [r7, #28]
 8009db2:	f000 fb8a 	bl	800a4ca <_ZNSt15__new_allocatorIfE10deallocateEPfj>
 8009db6:	bf00      	nop
      }
 8009db8:	bf00      	nop
 8009dba:	3720      	adds	r7, #32
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <_ZNSt5dequeIP5EventSaIS1_EE9push_backERKS1_>:
       *  element at the end of the %deque and assigns the given data
       *  to it.  Due to the nature of a %deque this operation can be
       *  done in constant time.
       */
      void
      push_back(const value_type& __x)
 8009dc0:	b590      	push	{r4, r7, lr}
 8009dc2:	b089      	sub	sp, #36	@ 0x24
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish._M_cur
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	3b04      	subs	r3, #4
	if (this->_M_impl._M_finish._M_cur
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	d023      	beq.n	8009e20 <_ZNSt5dequeIP5EventSaIS1_EE9push_backERKS1_+0x60>
	  {
	    _Alloc_traits::construct(this->_M_impl,
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	699b      	ldr	r3, [r3, #24]
 8009dde:	61fa      	str	r2, [r7, #28]
 8009de0:	61bb      	str	r3, [r7, #24]
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8009de6:	6978      	ldr	r0, [r7, #20]
 8009de8:	f000 fb7f 	bl	800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>
 8009dec:	4602      	mov	r2, r0
 8009dee:	69fb      	ldr	r3, [r7, #28]
 8009df0:	613b      	str	r3, [r7, #16]
 8009df2:	69bb      	ldr	r3, [r7, #24]
 8009df4:	60fb      	str	r3, [r7, #12]
 8009df6:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	4619      	mov	r1, r3
 8009dfc:	2004      	movs	r0, #4
 8009dfe:	f7fe fff1 	bl	8008de4 <_ZnwjPv>
 8009e02:	4604      	mov	r4, r0
 8009e04:	68b8      	ldr	r0, [r7, #8]
 8009e06:	f000 fb70 	bl	800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	6023      	str	r3, [r4, #0]
 8009e10:	bf00      	nop
	}
 8009e12:	bf00      	nop
				     this->_M_impl._M_finish._M_cur, __x);
	    ++this->_M_impl._M_finish._M_cur;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	699b      	ldr	r3, [r3, #24]
 8009e18:	1d1a      	adds	r2, r3, #4
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	619a      	str	r2, [r3, #24]
	  }
	else
	  _M_push_back_aux(__x);
      }
 8009e1e:	e003      	b.n	8009e28 <_ZNSt5dequeIP5EventSaIS1_EE9push_backERKS1_+0x68>
	  _M_push_back_aux(__x);
 8009e20:	6839      	ldr	r1, [r7, #0]
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f99a 	bl	800a15c <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJRKS1_EEEvDpOT_>
      }
 8009e28:	bf00      	nop
 8009e2a:	3724      	adds	r7, #36	@ 0x24
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd90      	pop	{r4, r7, pc}

08009e30 <_ZNSt6vectorIfSaIfEE15_M_erase_at_endEPf>:

      // Called by erase(q1,q2), clear(), resize(), _M_fill_assign,
      // _M_assign_aux.
      _GLIBCXX20_CONSTEXPR
      void
      _M_erase_at_end(pointer __pos) _GLIBCXX_NOEXCEPT
 8009e30:	b590      	push	{r4, r7, lr}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
      {
	if (size_type __n = this->_M_impl._M_finish - __pos)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	685a      	ldr	r2, [r3, #4]
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	1ad3      	subs	r3, r2, r3
 8009e42:	109b      	asrs	r3, r3, #2
 8009e44:	617b      	str	r3, [r7, #20]
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d012      	beq.n	8009e72 <_ZNSt6vectorIfSaIfEE15_M_erase_at_endEPf+0x42>
	  {
	    std::_Destroy(__pos, this->_M_impl._M_finish,
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	685c      	ldr	r4, [r3, #4]
			  _M_get_Tp_allocator());
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 f9dc 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	613b      	str	r3, [r7, #16]
 8009e5e:	60fc      	str	r4, [r7, #12]
 8009e60:	60ba      	str	r2, [r7, #8]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8009e62:	68f9      	ldr	r1, [r7, #12]
 8009e64:	6938      	ldr	r0, [r7, #16]
 8009e66:	f000 fbd0 	bl	800a60a <_ZSt8_DestroyIPfEvT_S1_>
    }
 8009e6a:	bf00      	nop
	    this->_M_impl._M_finish = __pos;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	683a      	ldr	r2, [r7, #0]
 8009e70:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_SHRINK(__n);
	  }
      }
 8009e72:	bf00      	nop
 8009e74:	371c      	adds	r7, #28
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd90      	pop	{r4, r7, pc}

08009e7a <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>:
      _S_use_relocate()
 8009e7a:	b580      	push	{r7, lr}
 8009e7c:	b082      	sub	sp, #8
 8009e7e:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 8009e80:	4618      	mov	r0, r3
 8009e82:	f000 f805 	bl	8009e90 <_ZNSt6vectorIfSaIfEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 8009e86:	4603      	mov	r3, r0
      }
 8009e88:	4618      	mov	r0, r3
 8009e8a:	3708      	adds	r7, #8
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}

08009e90 <_ZNSt6vectorIfSaIfEE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8009e90:	b480      	push	{r7}
 8009e92:	b083      	sub	sp, #12
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 8009e98:	2301      	movs	r3, #1
      }
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	370c      	adds	r7, #12
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr
	...

08009ea8 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 8009ea8:	b5b0      	push	{r4, r5, r7, lr}
 8009eaa:	b094      	sub	sp, #80	@ 0x50
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8009eb4:	4a66      	ldr	r2, [pc, #408]	@ (800a050 <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x1a8>)
 8009eb6:	2101      	movs	r1, #1
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 f9bf 	bl	800a23c <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>
 8009ebe:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	685b      	ldr	r3, [r3, #4]
 8009eca:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	f7ff fea7 	bl	8009c20 <_ZNSt6vectorIfSaIfEE5beginEv>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	613b      	str	r3, [r7, #16]
 8009ed6:	f107 0210 	add.w	r2, r7, #16
 8009eda:	f107 0308 	add.w	r3, r7, #8
 8009ede:	4611      	mov	r1, r2
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f000 f9f2 	bl	800a2ca <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f000 fa00 	bl	800a2f4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>
 8009ef4:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 8009ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 8009efa:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8009efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009efe:	009b      	lsls	r3, r3, #2
	  _Alloc_traits::construct(this->_M_impl,
 8009f00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f02:	18d4      	adds	r4, r2, r3
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 f98e 	bl	800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	637d      	str	r5, [r7, #52]	@ 0x34
 8009f0e:	633c      	str	r4, [r7, #48]	@ 0x30
 8009f10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8009f12:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f14:	f000 f987 	bl	800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f20:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f22:	623a      	str	r2, [r7, #32]
 8009f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f26:	4619      	mov	r1, r3
 8009f28:	2004      	movs	r0, #4
 8009f2a:	f7fe ff5b 	bl	8008de4 <_ZnwjPv>
 8009f2e:	4604      	mov	r4, r0
 8009f30:	6a38      	ldr	r0, [r7, #32]
 8009f32:	f000 f978 	bl	800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>
 8009f36:	4603      	mov	r3, r0
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	6023      	str	r3, [r4, #0]
 8009f3c:	bf00      	nop
	}
 8009f3e:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8009f40:	2300      	movs	r3, #0
 8009f42:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 8009f44:	f7ff ff99 	bl	8009e7a <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>
 8009f48:	4603      	mov	r3, r0
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d027      	beq.n	8009f9e <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0xf6>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8009f4e:	f107 0308 	add.w	r3, r7, #8
 8009f52:	4618      	mov	r0, r3
 8009f54:	f000 f88e 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	4618      	mov	r0, r3
 8009f60:	f000 f956 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009f64:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8009f66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009f68:	4621      	mov	r1, r4
 8009f6a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8009f6c:	f000 f9db 	bl	800a326 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>
 8009f70:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8009f72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f74:	3304      	adds	r3, #4
 8009f76:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8009f78:	f107 0308 	add.w	r3, r7, #8
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f000 f879 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009f82:	4603      	mov	r3, r0
 8009f84:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	4618      	mov	r0, r3
 8009f8a:	f000 f941 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009f8e:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8009f90:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009f92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f94:	4620      	mov	r0, r4
 8009f96:	f000 f9c6 	bl	800a326 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>
 8009f9a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8009f9c:	e026      	b.n	8009fec <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x144>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 8009f9e:	f107 0308 	add.w	r3, r7, #8
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f000 f866 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f000 f92e 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009fb4:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8009fb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009fb8:	4621      	mov	r1, r4
 8009fba:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8009fbc:	f000 f9c7 	bl	800a34e <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 8009fc0:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8009fc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8009fc8:	f107 0308 	add.w	r3, r7, #8
 8009fcc:	4618      	mov	r0, r3
 8009fce:	f000 f851 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f000 f919 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 8009fde:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8009fe0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009fe2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	f000 f9b2 	bl	800a34e <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 8009fea:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 8009fec:	f7ff ff45 	bl	8009e7a <_ZNSt6vectorIfSaIfEE15_S_use_relocateEv>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	f083 0301 	eor.w	r3, r3, #1
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d00e      	beq.n	800a01a <_ZNSt6vectorIfSaIfEE17_M_realloc_insertIJRKfEEEvN9__gnu_cxx17__normal_iteratorIPfS1_EEDpOT_+0x172>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	4618      	mov	r0, r3
 800a000:	f000 f906 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800a004:	4602      	mov	r2, r0
 800a006:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a008:	61fb      	str	r3, [r7, #28]
 800a00a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a00c:	61bb      	str	r3, [r7, #24]
 800a00e:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 800a010:	69b9      	ldr	r1, [r7, #24]
 800a012:	69f8      	ldr	r0, [r7, #28]
 800a014:	f000 faf9 	bl	800a60a <_ZSt8_DestroyIPfEvT_S1_>
    }
 800a018:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800a01a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	689a      	ldr	r2, [r3, #8]
 800a020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a022:	1ad3      	subs	r3, r2, r3
 800a024:	109b      	asrs	r3, r3, #2
      _M_deallocate(__old_start,
 800a026:	461a      	mov	r2, r3
 800a028:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a02a:	f7ff feb0 	bl	8009d8e <_ZNSt12_Vector_baseIfSaIfEE13_M_deallocateEPfj>
      this->_M_impl._M_start = __new_start;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a032:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a038:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 800a03a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a040:	441a      	add	r2, r3
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	609a      	str	r2, [r3, #8]
    }
 800a046:	bf00      	nop
 800a048:	3750      	adds	r7, #80	@ 0x50
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bdb0      	pop	{r4, r5, r7, pc}
 800a04e:	bf00      	nop
 800a050:	0801640c 	.word	0x0801640c

0800a054 <_ZN9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEEC1ERKS1_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 800a054:	b480      	push	{r7}
 800a056:	b083      	sub	sp, #12
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	601a      	str	r2, [r3, #0]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	4618      	mov	r0, r3
 800a06a:	370c      	adds	r7, #12
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	4618      	mov	r0, r3
 800a080:	370c      	adds	r7, #12
 800a082:	46bd      	mov	sp, r7
 800a084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a088:	4770      	bx	lr

0800a08a <_ZNKSt5dequeIP5EventSaIS1_EE5emptyEv>:
      empty() const _GLIBCXX_NOEXCEPT
 800a08a:	b580      	push	{r7, lr}
 800a08c:	b082      	sub	sp, #8
 800a08e:	af00      	add	r7, sp, #0
 800a090:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish == this->_M_impl._M_start; }
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	f103 0218 	add.w	r2, r3, #24
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	3308      	adds	r3, #8
 800a09c:	4619      	mov	r1, r3
 800a09e:	4610      	mov	r0, r2
 800a0a0:	f000 f96e 	bl	800a380 <_ZSteqRKSt15_Deque_iteratorIP5EventRS1_PS1_ES6_>
 800a0a4:	4603      	mov	r3, r0
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	46bd      	mov	sp, r7
 800a0ac:	bd80      	pop	{r7, pc}

0800a0ae <_ZNSt5dequeIP5EventSaIS1_EE5frontEv>:
      front() _GLIBCXX_NOEXCEPT
 800a0ae:	b580      	push	{r7, lr}
 800a0b0:	b086      	sub	sp, #24
 800a0b2:	af00      	add	r7, sp, #0
 800a0b4:	6078      	str	r0, [r7, #4]
	return *begin();
 800a0b6:	f107 0308 	add.w	r3, r7, #8
 800a0ba:	6879      	ldr	r1, [r7, #4]
 800a0bc:	4618      	mov	r0, r3
 800a0be:	f000 f973 	bl	800a3a8 <_ZNSt5dequeIP5EventSaIS1_EE5beginEv>
 800a0c2:	f107 0308 	add.w	r3, r7, #8
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f000 f97d 	bl	800a3c6 <_ZNKSt15_Deque_iteratorIP5EventRS1_PS1_EdeEv>
 800a0cc:	4603      	mov	r3, r0
      }
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3718      	adds	r7, #24
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <_ZNSt5dequeIP5EventSaIS1_EE9pop_frontEv>:
       *
       *  Note that no data is returned, and if the first element's data is
       *  needed, it should be retrieved before pop_front() is called.
       */
      void
      pop_front() _GLIBCXX_NOEXCEPT
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b086      	sub	sp, #24
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	if (this->_M_impl._M_start._M_cur
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	689a      	ldr	r2, [r3, #8]
	    != this->_M_impl._M_start._M_last - 1)
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	691b      	ldr	r3, [r3, #16]
 800a0e6:	3b04      	subs	r3, #4
	if (this->_M_impl._M_start._M_cur
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d014      	beq.n	800a116 <_ZNSt5dequeIP5EventSaIS1_EE9pop_frontEv+0x40>
	  {
	    _Alloc_traits::destroy(_M_get_Tp_allocator(),
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f000 f975 	bl	800a3de <_ZNSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>
 800a0f4:	4602      	mov	r2, r0
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	617a      	str	r2, [r7, #20]
 800a0fc:	613b      	str	r3, [r7, #16]
 800a0fe:	697b      	ldr	r3, [r7, #20]
 800a100:	60fb      	str	r3, [r7, #12]
 800a102:	693b      	ldr	r3, [r7, #16]
 800a104:	60bb      	str	r3, [r7, #8]
      template<typename _Up>
	__attribute__((__always_inline__))
	void
	destroy(_Up* __p)
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 800a106:	bf00      	nop
	}
 800a108:	bf00      	nop
				   this->_M_impl._M_start._M_cur);
	    ++this->_M_impl._M_start._M_cur;
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	689b      	ldr	r3, [r3, #8]
 800a10e:	1d1a      	adds	r2, r3, #4
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	609a      	str	r2, [r3, #8]
	  }
	else
	  _M_pop_front_aux();
      }
 800a114:	e002      	b.n	800a11c <_ZNSt5dequeIP5EventSaIS1_EE9pop_frontEv+0x46>
	  _M_pop_front_aux();
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f000 f96c 	bl	800a3f4 <_ZNSt5dequeIP5EventSaIS1_EE16_M_pop_front_auxEv>
      }
 800a11c:	bf00      	nop
 800a11e:	3718      	adds	r7, #24
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <_ZSt4moveIRP5EventEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	4618      	mov	r0, r3
 800a130:	370c      	adds	r7, #12
 800a132:	46bd      	mov	sp, r7
 800a134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a138:	4770      	bx	lr

0800a13a <_ZNSt5dequeIP5EventSaIS1_EE9push_backEOS1_>:
      push_back(value_type&& __x)
 800a13a:	b580      	push	{r7, lr}
 800a13c:	b082      	sub	sp, #8
 800a13e:	af00      	add	r7, sp, #0
 800a140:	6078      	str	r0, [r7, #4]
 800a142:	6039      	str	r1, [r7, #0]
      { emplace_back(std::move(__x)); }
 800a144:	6838      	ldr	r0, [r7, #0]
 800a146:	f7ff ffed 	bl	800a124 <_ZSt4moveIRP5EventEONSt16remove_referenceIT_E4typeEOS4_>
 800a14a:	4603      	mov	r3, r0
 800a14c:	4619      	mov	r1, r3
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	f000 f97c 	bl	800a44c <_ZNSt5dequeIP5EventSaIS1_EE12emplace_backIJS1_EEEvDpOT_>
 800a154:	bf00      	nop
 800a156:	3708      	adds	r7, #8
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJRKS1_EEEvDpOT_>:
  // Called only if _M_impl._M_finish._M_cur == _M_impl._M_finish._M_last - 1.
  template<typename _Tp, typename _Alloc>
#if __cplusplus >= 201103L
    template<typename... _Args>
      void
      deque<_Tp, _Alloc>::
 800a15c:	b5b0      	push	{r4, r5, r7, lr}
 800a15e:	b088      	sub	sp, #32
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
 800a164:	6039      	str	r1, [r7, #0]
      void
      deque<_Tp, _Alloc>::
      _M_push_back_aux(const value_type& __t)
#endif
      {
	if (size() == max_size())
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 f9ca 	bl	800a500 <_ZNKSt5dequeIP5EventSaIS1_EE4sizeEv>
 800a16c:	4604      	mov	r4, r0
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 f9d8 	bl	800a524 <_ZNKSt5dequeIP5EventSaIS1_EE8max_sizeEv>
 800a174:	4603      	mov	r3, r0
 800a176:	429c      	cmp	r4, r3
 800a178:	bf0c      	ite	eq
 800a17a:	2301      	moveq	r3, #1
 800a17c:	2300      	movne	r3, #0
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	2b00      	cmp	r3, #0
 800a182:	d002      	beq.n	800a18a <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJRKS1_EEEvDpOT_+0x2e>
	  __throw_length_error(
 800a184:	4821      	ldr	r0, [pc, #132]	@ (800a20c <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJRKS1_EEEvDpOT_+0xb0>)
 800a186:	f007 fd59 	bl	8011c3c <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::deque larger than max_size()"));

	_M_reserve_map_at_back();
 800a18a:	2101      	movs	r1, #1
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f9da 	bl	800a546 <_ZNSt5dequeIP5EventSaIS1_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a198:	1d1c      	adds	r4, r3, #4
 800a19a:	4610      	mov	r0, r2
 800a19c:	f000 f9ee 	bl	800a57c <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_allocate_nodeEv>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	6023      	str	r3, [r4, #0]
	__try
	  {
#if __cplusplus >= 201103L
	    _Alloc_traits::construct(this->_M_impl,
 800a1a4:	687d      	ldr	r5, [r7, #4]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	699c      	ldr	r4, [r3, #24]
 800a1aa:	6838      	ldr	r0, [r7, #0]
 800a1ac:	f000 f99d 	bl	800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	61fd      	str	r5, [r7, #28]
 800a1b4:	61bc      	str	r4, [r7, #24]
 800a1b6:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800a1b8:	6978      	ldr	r0, [r7, #20]
 800a1ba:	f000 f996 	bl	800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>
 800a1be:	4602      	mov	r2, r0
 800a1c0:	69fb      	ldr	r3, [r7, #28]
 800a1c2:	613b      	str	r3, [r7, #16]
 800a1c4:	69bb      	ldr	r3, [r7, #24]
 800a1c6:	60fb      	str	r3, [r7, #12]
 800a1c8:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	2004      	movs	r0, #4
 800a1d0:	f7fe fe08 	bl	8008de4 <_ZnwjPv>
 800a1d4:	4604      	mov	r4, r0
 800a1d6:	68b8      	ldr	r0, [r7, #8]
 800a1d8:	f000 f987 	bl	800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>
 800a1dc:	4603      	mov	r3, r0
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6023      	str	r3, [r4, #0]
 800a1e2:	bf00      	nop
	}
 800a1e4:	bf00      	nop
				     this->_M_impl._M_finish._M_cur,
				     std::forward<_Args>(__args)...);
#else
	    this->_M_impl.construct(this->_M_impl._M_finish._M_cur, __t);
#endif
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f103 0218 	add.w	r2, r3, #24
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1f0:	3304      	adds	r3, #4
 800a1f2:	4619      	mov	r1, r3
 800a1f4:	4610      	mov	r0, r2
 800a1f6:	f000 f9d7 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
						+ 1);
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	69da      	ldr	r2, [r3, #28]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	619a      	str	r2, [r3, #24]
	__catch(...)
	  {
	    _M_deallocate_node(*(this->_M_impl._M_finish._M_node + 1));
	    __throw_exception_again;
	  }
      }
 800a202:	bf00      	nop
 800a204:	3720      	adds	r7, #32
 800a206:	46bd      	mov	sp, r7
 800a208:	bdb0      	pop	{r4, r5, r7, pc}
 800a20a:	bf00      	nop
 800a20c:	08016428 	.word	0x08016428

0800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	4618      	mov	r0, r3
 800a21c:	370c      	adds	r7, #12
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <_ZSt7forwardIRKfEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800a226:	b480      	push	{r7}
 800a228:	b083      	sub	sp, #12
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4618      	mov	r0, r3
 800a232:	370c      	adds	r7, #12
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc>:
      _M_check_len(size_type __n, const char* __s) const
 800a23c:	b590      	push	{r4, r7, lr}
 800a23e:	b087      	sub	sp, #28
 800a240:	af00      	add	r7, sp, #0
 800a242:	60f8      	str	r0, [r7, #12]
 800a244:	60b9      	str	r1, [r7, #8]
 800a246:	607a      	str	r2, [r7, #4]
	if (max_size() - size() < __n)
 800a248:	68f8      	ldr	r0, [r7, #12]
 800a24a:	f000 f9eb 	bl	800a624 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 800a24e:	4604      	mov	r4, r0
 800a250:	68f8      	ldr	r0, [r7, #12]
 800a252:	f000 f9f8 	bl	800a646 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800a256:	4603      	mov	r3, r0
 800a258:	1ae2      	subs	r2, r4, r3
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	bf34      	ite	cc
 800a260:	2301      	movcc	r3, #1
 800a262:	2300      	movcs	r3, #0
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b00      	cmp	r3, #0
 800a268:	d002      	beq.n	800a270 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f007 fce6 	bl	8011c3c <_ZSt20__throw_length_errorPKc>
	const size_type __len = size() + (std::max)(size(), __n);
 800a270:	68f8      	ldr	r0, [r7, #12]
 800a272:	f000 f9e8 	bl	800a646 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800a276:	4604      	mov	r4, r0
 800a278:	68f8      	ldr	r0, [r7, #12]
 800a27a:	f000 f9e4 	bl	800a646 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800a27e:	4603      	mov	r3, r0
 800a280:	613b      	str	r3, [r7, #16]
 800a282:	f107 0208 	add.w	r2, r7, #8
 800a286:	f107 0310 	add.w	r3, r7, #16
 800a28a:	4611      	mov	r1, r2
 800a28c:	4618      	mov	r0, r3
 800a28e:	f000 f9ea 	bl	800a666 <_ZSt3maxIjERKT_S2_S2_>
 800a292:	4603      	mov	r3, r0
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	4423      	add	r3, r4
 800a298:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 800a29a:	68f8      	ldr	r0, [r7, #12]
 800a29c:	f000 f9d3 	bl	800a646 <_ZNKSt6vectorIfSaIfEE4sizeEv>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d306      	bcc.n	800a2b6 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x7a>
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f000 f9bb 	bl	800a624 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d904      	bls.n	800a2c0 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x84>
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f000 f9b4 	bl	800a624 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	e000      	b.n	800a2c2 <_ZNKSt6vectorIfSaIfEE12_M_check_lenEjPKc+0x86>
 800a2c0:	697b      	ldr	r3, [r7, #20]
      }
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	371c      	adds	r7, #28
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd90      	pop	{r4, r7, pc}

0800a2ca <_ZN9__gnu_cxxmiIPfSt6vectorIfSaIfEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS8_SB_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 800a2ca:	b590      	push	{r4, r7, lr}
 800a2cc:	b083      	sub	sp, #12
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f7ff fecd 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	681c      	ldr	r4, [r3, #0]
 800a2de:	6838      	ldr	r0, [r7, #0]
 800a2e0:	f7ff fec8 	bl	800a074 <_ZNK9__gnu_cxx17__normal_iteratorIPfSt6vectorIfSaIfEEE4baseEv>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	1ae3      	subs	r3, r4, r3
 800a2ea:	109b      	asrs	r3, r3, #2
 800a2ec:	4618      	mov	r0, r3
 800a2ee:	370c      	adds	r7, #12
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd90      	pop	{r4, r7, pc}

0800a2f4 <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b084      	sub	sp, #16
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d00b      	beq.n	800a31c <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x28>
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	60fb      	str	r3, [r7, #12]
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 800a30c:	2200      	movs	r2, #0
 800a30e:	68b9      	ldr	r1, [r7, #8]
 800a310:	68f8      	ldr	r0, [r7, #12]
 800a312:	f000 fb9e 	bl	800aa52 <_ZNSt15__new_allocatorIfE8allocateEjPKv>
 800a316:	4603      	mov	r3, r0
 800a318:	bf00      	nop
 800a31a:	e000      	b.n	800a31e <_ZNSt12_Vector_baseIfSaIfEE11_M_allocateEj+0x2a>
 800a31c:	2300      	movs	r3, #0
      }
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <_ZNSt6vectorIfSaIfEE11_S_relocateEPfS2_S2_RS0_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 800a326:	b590      	push	{r4, r7, lr}
 800a328:	b087      	sub	sp, #28
 800a32a:	af02      	add	r7, sp, #8
 800a32c:	60f8      	str	r0, [r7, #12]
 800a32e:	60b9      	str	r1, [r7, #8]
 800a330:	607a      	str	r2, [r7, #4]
 800a332:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800a334:	f88d 4000 	strb.w	r4, [sp]
 800a338:	683b      	ldr	r3, [r7, #0]
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	68b9      	ldr	r1, [r7, #8]
 800a33e:	68f8      	ldr	r0, [r7, #12]
 800a340:	f000 f9a5 	bl	800a68e <_ZNSt6vectorIfSaIfEE14_S_do_relocateEPfS2_S2_RS0_St17integral_constantIbLb1EE>
 800a344:	4603      	mov	r3, r0
      }
 800a346:	4618      	mov	r0, r3
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd90      	pop	{r4, r7, pc}

0800a34e <_ZSt34__uninitialized_move_if_noexcept_aIPfS0_SaIfEET0_T_S3_S2_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800a34e:	b590      	push	{r4, r7, lr}
 800a350:	b085      	sub	sp, #20
 800a352:	af00      	add	r7, sp, #0
 800a354:	60f8      	str	r0, [r7, #12]
 800a356:	60b9      	str	r1, [r7, #8]
 800a358:	607a      	str	r2, [r7, #4]
 800a35a:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800a35c:	68f8      	ldr	r0, [r7, #12]
 800a35e:	f000 f9a8 	bl	800a6b2 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 800a362:	4604      	mov	r4, r0
 800a364:	68b8      	ldr	r0, [r7, #8]
 800a366:	f000 f9a4 	bl	800a6b2 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>
 800a36a:	4601      	mov	r1, r0
 800a36c:	683b      	ldr	r3, [r7, #0]
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	4620      	mov	r0, r4
 800a372:	f000 f9ad 	bl	800a6d0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>
 800a376:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 800a378:	4618      	mov	r0, r3
 800a37a:	3714      	adds	r7, #20
 800a37c:	46bd      	mov	sp, r7
 800a37e:	bd90      	pop	{r4, r7, pc}

0800a380 <_ZSteqRKSt15_Deque_iteratorIP5EventRS1_PS1_ES6_>:
      operator==(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
 800a386:	6078      	str	r0, [r7, #4]
 800a388:	6039      	str	r1, [r7, #0]
      { return __x._M_cur == __y._M_cur; }
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681a      	ldr	r2, [r3, #0]
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	429a      	cmp	r2, r3
 800a394:	bf0c      	ite	eq
 800a396:	2301      	moveq	r3, #1
 800a398:	2300      	movne	r3, #0
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	4618      	mov	r0, r3
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <_ZNSt5dequeIP5EventSaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800a3a8:	b580      	push	{r7, lr}
 800a3aa:	b082      	sub	sp, #8
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
 800a3b0:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_start; }
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	3308      	adds	r3, #8
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 f99a 	bl	800a6f2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1ERKS4_>
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	3708      	adds	r7, #8
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}

0800a3c6 <_ZNKSt15_Deque_iteratorIP5EventRS1_PS1_EdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 800a3c6:	b480      	push	{r7}
 800a3c8:	b083      	sub	sp, #12
 800a3ca:	af00      	add	r7, sp, #0
 800a3cc:	6078      	str	r0, [r7, #4]
      { return *_M_cur; }
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	370c      	adds	r7, #12
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3dc:	4770      	bx	lr

0800a3de <_ZNSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800a3de:	b480      	push	{r7}
 800a3e0:	b083      	sub	sp, #12
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	370c      	adds	r7, #12
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f2:	4770      	bx	lr

0800a3f4 <_ZNSt5dequeIP5EventSaIS1_EE16_M_pop_front_auxEv>:
  // Note that if the deque has at least one element (a precondition for this
  // member function), and if
  //   _M_impl._M_start._M_cur == _M_impl._M_start._M_last,
  // then the deque must have at least two nodes.
  template <typename _Tp, typename _Alloc>
    void deque<_Tp, _Alloc>::
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b086      	sub	sp, #24
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
    _M_pop_front_aux()
    {
      _Alloc_traits::destroy(_M_get_Tp_allocator(),
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	4618      	mov	r0, r3
 800a400:	f7ff ffed 	bl	800a3de <_ZNSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>
 800a404:	4602      	mov	r2, r0
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	689b      	ldr	r3, [r3, #8]
 800a40a:	617a      	str	r2, [r7, #20]
 800a40c:	613b      	str	r3, [r7, #16]
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	60fb      	str	r3, [r7, #12]
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	60bb      	str	r3, [r7, #8]
	{ __p->~_Up(); }
 800a416:	bf00      	nop
	}
 800a418:	bf00      	nop
			     this->_M_impl._M_start._M_cur);
      _M_deallocate_node(this->_M_impl._M_start._M_first);
 800a41a:	687a      	ldr	r2, [r7, #4]
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	68db      	ldr	r3, [r3, #12]
 800a420:	4619      	mov	r1, r3
 800a422:	4610      	mov	r0, r2
 800a424:	f000 f8d9 	bl	800a5da <_ZNSt11_Deque_baseIP5EventSaIS1_EE18_M_deallocate_nodeEPS1_>
      this->_M_impl._M_start._M_set_node(this->_M_impl._M_start._M_node + 1);
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f103 0208 	add.w	r2, r3, #8
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	695b      	ldr	r3, [r3, #20]
 800a432:	3304      	adds	r3, #4
 800a434:	4619      	mov	r1, r3
 800a436:	4610      	mov	r0, r2
 800a438:	f000 f8b6 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_start._M_cur = this->_M_impl._M_start._M_first;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	68da      	ldr	r2, [r3, #12]
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	609a      	str	r2, [r3, #8]
    }
 800a444:	bf00      	nop
 800a446:	3718      	adds	r7, #24
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <_ZNSt5dequeIP5EventSaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
      deque<_Tp, _Alloc>::
 800a44c:	b5b0      	push	{r4, r5, r7, lr}
 800a44e:	b088      	sub	sp, #32
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
 800a454:	6039      	str	r1, [r7, #0]
	if (this->_M_impl._M_finish._M_cur
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	699a      	ldr	r2, [r3, #24]
	    != this->_M_impl._M_finish._M_last - 1)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a1b      	ldr	r3, [r3, #32]
 800a45e:	3b04      	subs	r3, #4
	if (this->_M_impl._M_finish._M_cur
 800a460:	429a      	cmp	r2, r3
 800a462:	d026      	beq.n	800a4b2 <_ZNSt5dequeIP5EventSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x66>
	    _Alloc_traits::construct(this->_M_impl,
 800a464:	687d      	ldr	r5, [r7, #4]
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	699c      	ldr	r4, [r3, #24]
 800a46a:	6838      	ldr	r0, [r7, #0]
 800a46c:	f000 f95d 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a470:	4603      	mov	r3, r0
 800a472:	61fd      	str	r5, [r7, #28]
 800a474:	61bc      	str	r4, [r7, #24]
 800a476:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800a478:	6978      	ldr	r0, [r7, #20]
 800a47a:	f000 f956 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a47e:	4602      	mov	r2, r0
 800a480:	69fb      	ldr	r3, [r7, #28]
 800a482:	613b      	str	r3, [r7, #16]
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	60fb      	str	r3, [r7, #12]
 800a488:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	4619      	mov	r1, r3
 800a48e:	2004      	movs	r0, #4
 800a490:	f7fe fca8 	bl	8008de4 <_ZnwjPv>
 800a494:	4604      	mov	r4, r0
 800a496:	68b8      	ldr	r0, [r7, #8]
 800a498:	f000 f947 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a49c:	4603      	mov	r3, r0
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	bf00      	nop
	}
 800a4a4:	bf00      	nop
	    ++this->_M_impl._M_finish._M_cur;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	699b      	ldr	r3, [r3, #24]
 800a4aa:	1d1a      	adds	r2, r3, #4
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	619a      	str	r2, [r3, #24]
      }
 800a4b0:	e007      	b.n	800a4c2 <_ZNSt5dequeIP5EventSaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x76>
	  _M_push_back_aux(std::forward<_Args>(__args)...);
 800a4b2:	6838      	ldr	r0, [r7, #0]
 800a4b4:	f000 f939 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 f93f 	bl	800a740 <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_>
      }
 800a4c2:	bf00      	nop
 800a4c4:	3720      	adds	r7, #32
 800a4c6:	46bd      	mov	sp, r7
 800a4c8:	bdb0      	pop	{r4, r5, r7, pc}

0800a4ca <_ZNSt15__new_allocatorIfE10deallocateEPfj>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800a4ca:	b580      	push	{r7, lr}
 800a4cc:	b084      	sub	sp, #16
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	60f8      	str	r0, [r7, #12]
 800a4d2:	60b9      	str	r1, [r7, #8]
 800a4d4:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	009b      	lsls	r3, r3, #2
 800a4da:	4619      	mov	r1, r3
 800a4dc:	68b8      	ldr	r0, [r7, #8]
 800a4de:	f007 fb55 	bl	8011b8c <_ZdlPvj>
      }
 800a4e2:	bf00      	nop
 800a4e4:	3710      	adds	r7, #16
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}

0800a4ea <_ZSt7forwardIRKP5EventEOT_RNSt16remove_referenceIS4_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800a4ea:	b480      	push	{r7}
 800a4ec:	b083      	sub	sp, #12
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	4618      	mov	r0, r3
 800a4f6:	370c      	adds	r7, #12
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fe:	4770      	bx	lr

0800a500 <_ZNKSt5dequeIP5EventSaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
      { return this->_M_impl._M_finish - this->_M_impl._M_start; }
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f103 0218 	add.w	r2, r3, #24
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	3308      	adds	r3, #8
 800a512:	4619      	mov	r1, r3
 800a514:	4610      	mov	r0, r2
 800a516:	f000 f96d 	bl	800a7f4 <_ZStmiRKSt15_Deque_iteratorIP5EventRS1_PS1_ES6_>
 800a51a:	4603      	mov	r3, r0
 800a51c:	4618      	mov	r0, r3
 800a51e:	3708      	adds	r7, #8
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}

0800a524 <_ZNKSt5dequeIP5EventSaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800a524:	b580      	push	{r7, lr}
 800a526:	b082      	sub	sp, #8
 800a528:	af00      	add	r7, sp, #0
 800a52a:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	4618      	mov	r0, r3
 800a530:	f000 f9ac 	bl	800a88c <_ZNKSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>
 800a534:	4603      	mov	r3, r0
 800a536:	4618      	mov	r0, r3
 800a538:	f000 f988 	bl	800a84c <_ZNSt5dequeIP5EventSaIS1_EE11_S_max_sizeERKS2_>
 800a53c:	4603      	mov	r3, r0
 800a53e:	4618      	mov	r0, r3
 800a540:	3708      	adds	r7, #8
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <_ZNSt5dequeIP5EventSaIS1_EE22_M_reserve_map_at_backEj>:
       *  Makes sure the _M_map has space for new nodes.  Does not
       *  actually add the nodes.  Can invalidate _M_map pointers.
       *  (And consequently, %deque iterators.)
       */
      void
      _M_reserve_map_at_back(size_type __nodes_to_add = 1)
 800a546:	b580      	push	{r7, lr}
 800a548:	b082      	sub	sp, #8
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
 800a54e:	6039      	str	r1, [r7, #0]
      {
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	1c5a      	adds	r2, r3, #1
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	685b      	ldr	r3, [r3, #4]
	    - (this->_M_impl._M_finish._M_node - this->_M_impl._M_map))
 800a558:	6879      	ldr	r1, [r7, #4]
 800a55a:	6a48      	ldr	r0, [r1, #36]	@ 0x24
 800a55c:	6879      	ldr	r1, [r7, #4]
 800a55e:	6809      	ldr	r1, [r1, #0]
 800a560:	1a41      	subs	r1, r0, r1
 800a562:	1089      	asrs	r1, r1, #2
 800a564:	1a5b      	subs	r3, r3, r1
	if (__nodes_to_add + 1 > this->_M_impl._M_map_size
 800a566:	429a      	cmp	r2, r3
 800a568:	d904      	bls.n	800a574 <_ZNSt5dequeIP5EventSaIS1_EE22_M_reserve_map_at_backEj+0x2e>
	  _M_reallocate_map(__nodes_to_add, false);
 800a56a:	2200      	movs	r2, #0
 800a56c:	6839      	ldr	r1, [r7, #0]
 800a56e:	6878      	ldr	r0, [r7, #4]
 800a570:	f000 f997 	bl	800a8a2 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb>
      }
 800a574:	bf00      	nop
 800a576:	3708      	adds	r7, #8
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_allocate_nodeEv>:
      _M_allocate_node()
 800a57c:	b590      	push	{r4, r7, lr}
 800a57e:	b085      	sub	sp, #20
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
	return _Traits::allocate(_M_impl, __deque_buf_size(sizeof(_Tp)));
 800a584:	687c      	ldr	r4, [r7, #4]
 800a586:	2004      	movs	r0, #4
 800a588:	f7fe fc38 	bl	8008dfc <_ZSt16__deque_buf_sizej>
 800a58c:	4603      	mov	r3, r0
 800a58e:	60fc      	str	r4, [r7, #12]
 800a590:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 800a592:	2200      	movs	r2, #0
 800a594:	68b9      	ldr	r1, [r7, #8]
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f000 fb4d 	bl	800ac36 <_ZNSt15__new_allocatorIP5EventE8allocateEjPKv>
 800a59c:	4603      	mov	r3, r0
 800a59e:	bf00      	nop
      }
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3714      	adds	r7, #20
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd90      	pop	{r4, r7, pc}

0800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>:
      _M_set_node(_Map_pointer __new_node) _GLIBCXX_NOEXCEPT
 800a5a8:	b590      	push	{r4, r7, lr}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
 800a5b0:	6039      	str	r1, [r7, #0]
	_M_node = __new_node;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	683a      	ldr	r2, [r7, #0]
 800a5b6:	60da      	str	r2, [r3, #12]
	_M_first = *__new_node;
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	605a      	str	r2, [r3, #4]
	_M_last = _M_first + difference_type(_S_buffer_size());
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	685c      	ldr	r4, [r3, #4]
 800a5c4:	f000 fa07 	bl	800a9d6 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E14_S_buffer_sizeEv>
 800a5c8:	4603      	mov	r3, r0
 800a5ca:	009b      	lsls	r3, r3, #2
 800a5cc:	18e2      	adds	r2, r4, r3
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	609a      	str	r2, [r3, #8]
      }
 800a5d2:	bf00      	nop
 800a5d4:	370c      	adds	r7, #12
 800a5d6:	46bd      	mov	sp, r7
 800a5d8:	bd90      	pop	{r4, r7, pc}

0800a5da <_ZNSt11_Deque_baseIP5EventSaIS1_EE18_M_deallocate_nodeEPS1_>:
      _M_deallocate_node(_Ptr __p) _GLIBCXX_NOEXCEPT
 800a5da:	b590      	push	{r4, r7, lr}
 800a5dc:	b087      	sub	sp, #28
 800a5de:	af00      	add	r7, sp, #0
 800a5e0:	6078      	str	r0, [r7, #4]
 800a5e2:	6039      	str	r1, [r7, #0]
	_Traits::deallocate(_M_impl, __p, __deque_buf_size(sizeof(_Tp)));
 800a5e4:	687c      	ldr	r4, [r7, #4]
 800a5e6:	2004      	movs	r0, #4
 800a5e8:	f7fe fc08 	bl	8008dfc <_ZSt16__deque_buf_sizej>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	617c      	str	r4, [r7, #20]
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	613b      	str	r3, [r7, #16]
 800a5f4:	60fa      	str	r2, [r7, #12]
      { __a.deallocate(__p, __n); }
 800a5f6:	68fa      	ldr	r2, [r7, #12]
 800a5f8:	6939      	ldr	r1, [r7, #16]
 800a5fa:	6978      	ldr	r0, [r7, #20]
 800a5fc:	f000 fb44 	bl	800ac88 <_ZNSt15__new_allocatorIP5EventE10deallocateEPS1_j>
 800a600:	bf00      	nop
      }
 800a602:	bf00      	nop
 800a604:	371c      	adds	r7, #28
 800a606:	46bd      	mov	sp, r7
 800a608:	bd90      	pop	{r4, r7, pc}

0800a60a <_ZSt8_DestroyIPfEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b082      	sub	sp, #8
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
 800a612:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 800a614:	6839      	ldr	r1, [r7, #0]
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 f9e5 	bl	800a9e6 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>
    }
 800a61c:	bf00      	nop
 800a61e:	3708      	adds	r7, #8
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <_ZNKSt6vectorIfSaIfEE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 800a624:	b580      	push	{r7, lr}
 800a626:	b082      	sub	sp, #8
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	4618      	mov	r0, r3
 800a630:	f000 fa04 	bl	800aa3c <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800a634:	4603      	mov	r3, r0
 800a636:	4618      	mov	r0, r3
 800a638:	f000 f9e0 	bl	800a9fc <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>
 800a63c:	4603      	mov	r3, r0
 800a63e:	4618      	mov	r0, r3
 800a640:	3708      	adds	r7, #8
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}

0800a646 <_ZNKSt6vectorIfSaIfEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 800a646:	b480      	push	{r7}
 800a648:	b083      	sub	sp, #12
 800a64a:	af00      	add	r7, sp, #0
 800a64c:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	685a      	ldr	r2, [r3, #4]
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	1ad3      	subs	r3, r2, r3
 800a658:	109b      	asrs	r3, r3, #2
 800a65a:	4618      	mov	r0, r3
 800a65c:	370c      	adds	r7, #12
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr

0800a666 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 800a666:	b480      	push	{r7}
 800a668:	b083      	sub	sp, #12
 800a66a:	af00      	add	r7, sp, #0
 800a66c:	6078      	str	r0, [r7, #4]
 800a66e:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	429a      	cmp	r2, r3
 800a67a:	d201      	bcs.n	800a680 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	e000      	b.n	800a682 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800a680:	687b      	ldr	r3, [r7, #4]
    }
 800a682:	4618      	mov	r0, r3
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68c:	4770      	bx	lr

0800a68e <_ZNSt6vectorIfSaIfEE14_S_do_relocateEPfS2_S2_RS0_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 800a68e:	b580      	push	{r7, lr}
 800a690:	b084      	sub	sp, #16
 800a692:	af00      	add	r7, sp, #0
 800a694:	60f8      	str	r0, [r7, #12]
 800a696:	60b9      	str	r1, [r7, #8]
 800a698:	607a      	str	r2, [r7, #4]
 800a69a:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	68b9      	ldr	r1, [r7, #8]
 800a6a2:	68f8      	ldr	r0, [r7, #12]
 800a6a4:	f000 f9fe 	bl	800aaa4 <_ZSt12__relocate_aIPfS0_SaIfEET0_T_S3_S2_RT1_>
 800a6a8:	4603      	mov	r3, r0
      }
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}

0800a6b2 <_ZSt32__make_move_if_noexcept_iteratorIfSt13move_iteratorIPfEET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 800a6b2:	b580      	push	{r7, lr}
 800a6b4:	b084      	sub	sp, #16
 800a6b6:	af00      	add	r7, sp, #0
 800a6b8:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800a6ba:	f107 030c 	add.w	r3, r7, #12
 800a6be:	6879      	ldr	r1, [r7, #4]
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f000 fa0c 	bl	800aade <_ZNSt13move_iteratorIPfEC1ES0_>
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3710      	adds	r7, #16
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPfES1_fET0_T_S4_S3_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
 800a6dc:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 800a6de:	687a      	ldr	r2, [r7, #4]
 800a6e0:	68b9      	ldr	r1, [r7, #8]
 800a6e2:	68f8      	ldr	r0, [r7, #12]
 800a6e4:	f000 fa0d 	bl	800ab02 <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 800a6e8:	4603      	mov	r3, r0
    }
 800a6ea:	4618      	mov	r0, r3
 800a6ec:	3710      	adds	r7, #16
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1ERKS4_>:
      _Deque_iterator(const _Deque_iterator& __x) noexcept
 800a6f2:	b480      	push	{r7}
 800a6f4:	b083      	sub	sp, #12
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
 800a6fa:	6039      	str	r1, [r7, #0]
       : _M_cur(__x._M_cur), _M_first(__x._M_first),
 800a6fc:	683b      	ldr	r3, [r7, #0]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	601a      	str	r2, [r3, #0]
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	605a      	str	r2, [r3, #4]
	 _M_last(__x._M_last), _M_node(__x._M_node) { }
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	689a      	ldr	r2, [r3, #8]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	609a      	str	r2, [r3, #8]
 800a714:	683b      	ldr	r3, [r7, #0]
 800a716:	68da      	ldr	r2, [r3, #12]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	60da      	str	r2, [r3, #12]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	4618      	mov	r0, r3
 800a720:	370c      	adds	r7, #12
 800a722:	46bd      	mov	sp, r7
 800a724:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a728:	4770      	bx	lr

0800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>:
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 800a72a:	b480      	push	{r7}
 800a72c:	b083      	sub	sp, #12
 800a72e:	af00      	add	r7, sp, #0
 800a730:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4618      	mov	r0, r3
 800a736:	370c      	adds	r7, #12
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_>:
      deque<_Tp, _Alloc>::
 800a740:	b5b0      	push	{r4, r5, r7, lr}
 800a742:	b088      	sub	sp, #32
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	6039      	str	r1, [r7, #0]
	if (size() == max_size())
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f7ff fed8 	bl	800a500 <_ZNKSt5dequeIP5EventSaIS1_EE4sizeEv>
 800a750:	4604      	mov	r4, r0
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f7ff fee6 	bl	800a524 <_ZNKSt5dequeIP5EventSaIS1_EE8max_sizeEv>
 800a758:	4603      	mov	r3, r0
 800a75a:	429c      	cmp	r4, r3
 800a75c:	bf0c      	ite	eq
 800a75e:	2301      	moveq	r3, #1
 800a760:	2300      	movne	r3, #0
 800a762:	b2db      	uxtb	r3, r3
 800a764:	2b00      	cmp	r3, #0
 800a766:	d002      	beq.n	800a76e <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_+0x2e>
	  __throw_length_error(
 800a768:	4821      	ldr	r0, [pc, #132]	@ (800a7f0 <_ZNSt5dequeIP5EventSaIS1_EE16_M_push_back_auxIJS1_EEEvDpOT_+0xb0>)
 800a76a:	f007 fa67 	bl	8011c3c <_ZSt20__throw_length_errorPKc>
	_M_reserve_map_at_back();
 800a76e:	2101      	movs	r1, #1
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f7ff fee8 	bl	800a546 <_ZNSt5dequeIP5EventSaIS1_EE22_M_reserve_map_at_backEj>
	*(this->_M_impl._M_finish._M_node + 1) = this->_M_allocate_node();
 800a776:	687a      	ldr	r2, [r7, #4]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a77c:	1d1c      	adds	r4, r3, #4
 800a77e:	4610      	mov	r0, r2
 800a780:	f7ff fefc 	bl	800a57c <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_allocate_nodeEv>
 800a784:	4603      	mov	r3, r0
 800a786:	6023      	str	r3, [r4, #0]
	    _Alloc_traits::construct(this->_M_impl,
 800a788:	687d      	ldr	r5, [r7, #4]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	699c      	ldr	r4, [r3, #24]
 800a78e:	6838      	ldr	r0, [r7, #0]
 800a790:	f7ff ffcb 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a794:	4603      	mov	r3, r0
 800a796:	61fd      	str	r5, [r7, #28]
 800a798:	61bc      	str	r4, [r7, #24]
 800a79a:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800a79c:	6978      	ldr	r0, [r7, #20]
 800a79e:	f7ff ffc4 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a7a2:	4602      	mov	r2, r0
 800a7a4:	69fb      	ldr	r3, [r7, #28]
 800a7a6:	613b      	str	r3, [r7, #16]
 800a7a8:	69bb      	ldr	r3, [r7, #24]
 800a7aa:	60fb      	str	r3, [r7, #12]
 800a7ac:	60ba      	str	r2, [r7, #8]
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	2004      	movs	r0, #4
 800a7b4:	f7fe fb16 	bl	8008de4 <_ZnwjPv>
 800a7b8:	4604      	mov	r4, r0
 800a7ba:	68b8      	ldr	r0, [r7, #8]
 800a7bc:	f7ff ffb5 	bl	800a72a <_ZSt7forwardIP5EventEOT_RNSt16remove_referenceIS2_E4typeE>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	bf00      	nop
	}
 800a7c8:	bf00      	nop
	    this->_M_impl._M_finish._M_set_node(this->_M_impl._M_finish._M_node
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	f103 0218 	add.w	r2, r3, #24
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7d4:	3304      	adds	r3, #4
 800a7d6:	4619      	mov	r1, r3
 800a7d8:	4610      	mov	r0, r2
 800a7da:	f7ff fee5 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
	    this->_M_impl._M_finish._M_cur = this->_M_impl._M_finish._M_first;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	69da      	ldr	r2, [r3, #28]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	619a      	str	r2, [r3, #24]
      }
 800a7e6:	bf00      	nop
 800a7e8:	3720      	adds	r7, #32
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	bdb0      	pop	{r4, r5, r7, pc}
 800a7ee:	bf00      	nop
 800a7f0:	08016428 	.word	0x08016428

0800a7f4 <_ZStmiRKSt15_Deque_iteratorIP5EventRS1_PS1_ES6_>:
      operator-(const _Self& __x, const _Self& __y) _GLIBCXX_NOEXCEPT
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	6039      	str	r1, [r7, #0]
	return difference_type(_S_buffer_size())
 800a7fe:	f000 f8ea 	bl	800a9d6 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E14_S_buffer_sizeEv>
 800a802:	4603      	mov	r3, r0
 800a804:	4619      	mov	r1, r3
	  * (__x._M_node - __y._M_node - bool(__x._M_node))
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	68da      	ldr	r2, [r3, #12]
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	68db      	ldr	r3, [r3, #12]
 800a80e:	1ad3      	subs	r3, r2, r3
 800a810:	109b      	asrs	r3, r3, #2
 800a812:	461a      	mov	r2, r3
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	68db      	ldr	r3, [r3, #12]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	bf14      	ite	ne
 800a81c:	2301      	movne	r3, #1
 800a81e:	2300      	moveq	r3, #0
 800a820:	b2db      	uxtb	r3, r3
 800a822:	1ad3      	subs	r3, r2, r3
 800a824:	fb01 f303 	mul.w	r3, r1, r3
	  + (__x._M_cur - __x._M_first)
 800a828:	687a      	ldr	r2, [r7, #4]
 800a82a:	6811      	ldr	r1, [r2, #0]
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	6852      	ldr	r2, [r2, #4]
 800a830:	1a8a      	subs	r2, r1, r2
 800a832:	1092      	asrs	r2, r2, #2
 800a834:	4413      	add	r3, r2
	  + (__y._M_last - __y._M_cur);
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	6891      	ldr	r1, [r2, #8]
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	6812      	ldr	r2, [r2, #0]
 800a83e:	1a8a      	subs	r2, r1, r2
 800a840:	1092      	asrs	r2, r2, #2
 800a842:	4413      	add	r3, r2
      }
 800a844:	4618      	mov	r0, r3
 800a846:	3708      	adds	r7, #8
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <_ZNSt5dequeIP5EventSaIS1_EE11_S_max_sizeERKS2_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b088      	sub	sp, #32
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
	const size_t __diffmax = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max;
 800a854:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a858:	613b      	str	r3, [r7, #16]
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	61fb      	str	r3, [r7, #28]
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	61bb      	str	r3, [r7, #24]
 800a862:	69bb      	ldr	r3, [r7, #24]
 800a864:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800a866:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 800a86a:	bf00      	nop
	return __a.max_size();
 800a86c:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800a86e:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 800a870:	f107 020c 	add.w	r2, r7, #12
 800a874:	f107 0310 	add.w	r3, r7, #16
 800a878:	4611      	mov	r1, r2
 800a87a:	4618      	mov	r0, r3
 800a87c:	f000 f955 	bl	800ab2a <_ZSt3minIjERKT_S2_S2_>
 800a880:	4603      	mov	r3, r0
 800a882:	681b      	ldr	r3, [r3, #0]
      }
 800a884:	4618      	mov	r0, r3
 800a886:	3720      	adds	r7, #32
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <_ZNKSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4618      	mov	r0, r3
 800a898:	370c      	adds	r7, #12
 800a89a:	46bd      	mov	sp, r7
 800a89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a0:	4770      	bx	lr

0800a8a2 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb>:
	}
    }

  template <typename _Tp, typename _Alloc>
    void
    deque<_Tp, _Alloc>::
 800a8a2:	b590      	push	{r4, r7, lr}
 800a8a4:	b08b      	sub	sp, #44	@ 0x2c
 800a8a6:	af00      	add	r7, sp, #0
 800a8a8:	60f8      	str	r0, [r7, #12]
 800a8aa:	60b9      	str	r1, [r7, #8]
 800a8ac:	4613      	mov	r3, r2
 800a8ae:	71fb      	strb	r3, [r7, #7]
    _M_reallocate_map(size_type __nodes_to_add, bool __add_at_front)
    {
      const size_type __old_num_nodes
	= this->_M_impl._M_finish._M_node - this->_M_impl._M_start._M_node + 1;
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	695b      	ldr	r3, [r3, #20]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	109b      	asrs	r3, r3, #2
 800a8bc:	3301      	adds	r3, #1
      const size_type __old_num_nodes
 800a8be:	623b      	str	r3, [r7, #32]
      const size_type __new_num_nodes = __old_num_nodes + __nodes_to_add;
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	6a3a      	ldr	r2, [r7, #32]
 800a8c4:	4413      	add	r3, r2
 800a8c6:	61fb      	str	r3, [r7, #28]

      _Map_pointer __new_nstart;
      if (this->_M_impl._M_map_size > 2 * __new_num_nodes)
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	69fb      	ldr	r3, [r7, #28]
 800a8ce:	005b      	lsls	r3, r3, #1
 800a8d0:	429a      	cmp	r2, r3
 800a8d2:	d92d      	bls.n	800a930 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x8e>
	{
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681a      	ldr	r2, [r3, #0]
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6859      	ldr	r1, [r3, #4]
					 - __new_num_nodes) / 2
 800a8dc:	69fb      	ldr	r3, [r7, #28]
 800a8de:	1acb      	subs	r3, r1, r3
 800a8e0:	085b      	lsrs	r3, r3, #1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800a8e2:	0099      	lsls	r1, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 800a8e4:	79fb      	ldrb	r3, [r7, #7]
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d002      	beq.n	800a8f0 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x4e>
 800a8ea:	68bb      	ldr	r3, [r7, #8]
 800a8ec:	009b      	lsls	r3, r3, #2
 800a8ee:	e000      	b.n	800a8f2 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x50>
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	440b      	add	r3, r1
	  __new_nstart = this->_M_impl._M_map + (this->_M_impl._M_map_size
 800a8f4:	4413      	add	r3, r2
 800a8f6:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (__new_nstart < this->_M_impl._M_start._M_node)
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	695b      	ldr	r3, [r3, #20]
 800a8fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8fe:	429a      	cmp	r2, r3
 800a900:	d209      	bcs.n	800a916 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x74>
	    std::copy(this->_M_impl._M_start._M_node,
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	6958      	ldr	r0, [r3, #20]
		      this->_M_impl._M_finish._M_node + 1,
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    std::copy(this->_M_impl._M_start._M_node,
 800a90a:	3304      	adds	r3, #4
 800a90c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a90e:	4619      	mov	r1, r3
 800a910:	f000 f91f 	bl	800ab52 <_ZSt4copyIPPP5EventS3_ET0_T_S5_S4_>
 800a914:	e048      	b.n	800a9a8 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x106>
		      __new_nstart);
	  else
	    std::copy_backward(this->_M_impl._M_start._M_node,
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	6958      	ldr	r0, [r3, #20]
			       this->_M_impl._M_finish._M_node + 1,
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	    std::copy_backward(this->_M_impl._M_start._M_node,
 800a91e:	1d19      	adds	r1, r3, #4
			       __new_nstart + __old_num_nodes);
 800a920:	6a3b      	ldr	r3, [r7, #32]
 800a922:	009b      	lsls	r3, r3, #2
	    std::copy_backward(this->_M_impl._M_start._M_node,
 800a924:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a926:	4413      	add	r3, r2
 800a928:	461a      	mov	r2, r3
 800a92a:	f000 f92a 	bl	800ab82 <_ZSt13copy_backwardIPPP5EventS3_ET0_T_S5_S4_>
 800a92e:	e03b      	b.n	800a9a8 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0x106>
	}
      else
	{
	  size_type __new_map_size = this->_M_impl._M_map_size
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	685c      	ldr	r4, [r3, #4]
				     + std::max(this->_M_impl._M_map_size,
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	3304      	adds	r3, #4
 800a938:	f107 0208 	add.w	r2, r7, #8
 800a93c:	4611      	mov	r1, r2
 800a93e:	4618      	mov	r0, r3
 800a940:	f7ff fe91 	bl	800a666 <_ZSt3maxIjERKT_S2_S2_>
 800a944:	4603      	mov	r3, r0
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4423      	add	r3, r4
	  size_type __new_map_size = this->_M_impl._M_map_size
 800a94a:	3302      	adds	r3, #2
 800a94c:	61bb      	str	r3, [r7, #24]
						__nodes_to_add) + 2;

	  _Map_pointer __new_map = this->_M_allocate_map(__new_map_size);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	69b9      	ldr	r1, [r7, #24]
 800a952:	4618      	mov	r0, r3
 800a954:	f000 f92d 	bl	800abb2 <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_allocate_mapEj>
 800a958:	6178      	str	r0, [r7, #20]
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 800a95a:	69ba      	ldr	r2, [r7, #24]
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	1ad3      	subs	r3, r2, r3
 800a960:	085b      	lsrs	r3, r3, #1
 800a962:	009a      	lsls	r2, r3, #2
			 + (__add_at_front ? __nodes_to_add : 0);
 800a964:	79fb      	ldrb	r3, [r7, #7]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d002      	beq.n	800a970 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0xce>
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	e000      	b.n	800a972 <_ZNSt5dequeIP5EventSaIS1_EE17_M_reallocate_mapEjb+0xd0>
 800a970:	2300      	movs	r3, #0
 800a972:	4413      	add	r3, r2
	  __new_nstart = __new_map + (__new_map_size - __new_num_nodes) / 2
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4413      	add	r3, r2
 800a978:	627b      	str	r3, [r7, #36]	@ 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	6958      	ldr	r0, [r3, #20]
		    this->_M_impl._M_finish._M_node + 1,
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  std::copy(this->_M_impl._M_start._M_node,
 800a982:	3304      	adds	r3, #4
 800a984:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a986:	4619      	mov	r1, r3
 800a988:	f000 f8e3 	bl	800ab52 <_ZSt4copyIPPP5EventS3_ET0_T_S5_S4_>
		    __new_nstart);
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 800a98c:	68f8      	ldr	r0, [r7, #12]
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	6819      	ldr	r1, [r3, #0]
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	685b      	ldr	r3, [r3, #4]
 800a996:	461a      	mov	r2, r3
 800a998:	f000 f92c 	bl	800abf4 <_ZNSt11_Deque_baseIP5EventSaIS1_EE17_M_deallocate_mapEPPS1_j>

	  this->_M_impl._M_map = __new_map;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_map_size = __new_map_size;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	69ba      	ldr	r2, [r7, #24]
 800a9a6:	605a      	str	r2, [r3, #4]
	}

      this->_M_impl._M_start._M_set_node(__new_nstart);
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	3308      	adds	r3, #8
 800a9ac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f7ff fdfa 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_finish._M_set_node(__new_nstart + __old_num_nodes - 1);
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f103 0018 	add.w	r0, r3, #24
 800a9ba:	6a3b      	ldr	r3, [r7, #32]
 800a9bc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9c0:	3b01      	subs	r3, #1
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a9c6:	4413      	add	r3, r2
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	f7ff fded 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
    }
 800a9ce:	bf00      	nop
 800a9d0:	372c      	adds	r7, #44	@ 0x2c
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd90      	pop	{r4, r7, pc}

0800a9d6 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E14_S_buffer_sizeEv>:
      static size_t _S_buffer_size() _GLIBCXX_NOEXCEPT
 800a9d6:	b580      	push	{r7, lr}
 800a9d8:	af00      	add	r7, sp, #0
      { return __deque_buf_size(sizeof(_Tp)); }
 800a9da:	2004      	movs	r0, #4
 800a9dc:	f7fe fa0e 	bl	8008dfc <_ZSt16__deque_buf_sizej>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	bd80      	pop	{r7, pc}

0800a9e6 <_ZNSt12_Destroy_auxILb1EE9__destroyIPfEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
 800a9ee:	6039      	str	r1, [r7, #0]
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <_ZNSt6vectorIfSaIfEE11_S_max_sizeERKS0_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 800aa04:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800aa08:	613b      	str	r3, [r7, #16]
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	61fb      	str	r3, [r7, #28]
 800aa0e:	69fb      	ldr	r3, [r7, #28]
 800aa10:	61bb      	str	r3, [r7, #24]
 800aa12:	69bb      	ldr	r3, [r7, #24]
 800aa14:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800aa16:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      { return _M_max_size(); }
 800aa1a:	bf00      	nop
 800aa1c:	bf00      	nop
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 800aa1e:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 800aa20:	f107 020c 	add.w	r2, r7, #12
 800aa24:	f107 0310 	add.w	r3, r7, #16
 800aa28:	4611      	mov	r1, r2
 800aa2a:	4618      	mov	r0, r3
 800aa2c:	f000 f87d 	bl	800ab2a <_ZSt3minIjERKT_S2_S2_>
 800aa30:	4603      	mov	r3, r0
 800aa32:	681b      	ldr	r3, [r3, #0]
      }
 800aa34:	4618      	mov	r0, r3
 800aa36:	3720      	adds	r7, #32
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bd80      	pop	{r7, pc}

0800aa3c <_ZNKSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 800aa3c:	b480      	push	{r7}
 800aa3e:	b083      	sub	sp, #12
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	4618      	mov	r0, r3
 800aa48:	370c      	adds	r7, #12
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr

0800aa52 <_ZNSt15__new_allocatorIfE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800aa52:	b580      	push	{r7, lr}
 800aa54:	b086      	sub	sp, #24
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	60f8      	str	r0, [r7, #12]
 800aa5a:	60b9      	str	r1, [r7, #8]
 800aa5c:	607a      	str	r2, [r7, #4]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800aa62:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800aa66:	68bb      	ldr	r3, [r7, #8]
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	bf8c      	ite	hi
 800aa6c:	2301      	movhi	r3, #1
 800aa6e:	2300      	movls	r3, #0
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	bf14      	ite	ne
 800aa76:	2301      	movne	r3, #1
 800aa78:	2300      	moveq	r3, #0
 800aa7a:	b2db      	uxtb	r3, r3
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d007      	beq.n	800aa90 <_ZNSt15__new_allocatorIfE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa86:	d301      	bcc.n	800aa8c <_ZNSt15__new_allocatorIfE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800aa88:	f007 f8b0 	bl	8011bec <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800aa8c:	f007 f89e 	bl	8011bcc <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800aa90:	68bb      	ldr	r3, [r7, #8]
 800aa92:	009b      	lsls	r3, r3, #2
 800aa94:	4618      	mov	r0, r3
 800aa96:	f007 f87b 	bl	8011b90 <_Znwj>
 800aa9a:	4603      	mov	r3, r0
      }
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3718      	adds	r7, #24
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <_ZSt12__relocate_aIPfS0_SaIfEET0_T_S3_S2_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 800aaa4:	b5b0      	push	{r4, r5, r7, lr}
 800aaa6:	b084      	sub	sp, #16
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	60f8      	str	r0, [r7, #12]
 800aaac:	60b9      	str	r1, [r7, #8]
 800aaae:	607a      	str	r2, [r7, #4]
 800aab0:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 800aab2:	68f8      	ldr	r0, [r7, #12]
 800aab4:	f000 f8f8 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800aab8:	4604      	mov	r4, r0
 800aaba:	68b8      	ldr	r0, [r7, #8]
 800aabc:	f000 f8f4 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800aac0:	4605      	mov	r5, r0
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f8f0 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800aac8:	4602      	mov	r2, r0
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	4629      	mov	r1, r5
 800aace:	4620      	mov	r0, r4
 800aad0:	f000 f8f5 	bl	800acbe <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>
 800aad4:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 800aad6:	4618      	mov	r0, r3
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bdb0      	pop	{r4, r5, r7, pc}

0800aade <_ZNSt13move_iteratorIPfEC1ES0_>:
      move_iterator(iterator_type __i)
 800aade:	b580      	push	{r7, lr}
 800aae0:	b082      	sub	sp, #8
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
 800aae6:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 800aae8:	463b      	mov	r3, r7
 800aaea:	4618      	mov	r0, r3
 800aaec:	f000 f905 	bl	800acfa <_ZSt4moveIRPfEONSt16remove_referenceIT_E4typeEOS3_>
 800aaf0:	4603      	mov	r3, r0
 800aaf2:	681a      	ldr	r2, [r3, #0]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	601a      	str	r2, [r3, #0]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	4618      	mov	r0, r3
 800aafc:	3708      	adds	r7, #8
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <_ZSt18uninitialized_copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b086      	sub	sp, #24
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	60f8      	str	r0, [r7, #12]
 800ab0a:	60b9      	str	r1, [r7, #8]
 800ab0c:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 800ab0e:	2301      	movs	r3, #1
 800ab10:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 800ab12:	2301      	movs	r3, #1
 800ab14:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	68b9      	ldr	r1, [r7, #8]
 800ab1a:	68f8      	ldr	r0, [r7, #12]
 800ab1c:	f000 f8f8 	bl	800ad10 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>
 800ab20:	4603      	mov	r3, r0
    }
 800ab22:	4618      	mov	r0, r3
 800ab24:	3718      	adds	r7, #24
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}

0800ab2a <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 800ab2a:	b480      	push	{r7}
 800ab2c:	b083      	sub	sp, #12
 800ab2e:	af00      	add	r7, sp, #0
 800ab30:	6078      	str	r0, [r7, #4]
 800ab32:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d201      	bcs.n	800ab44 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	e000      	b.n	800ab46 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 800ab44:	687b      	ldr	r3, [r7, #4]
    }
 800ab46:	4618      	mov	r0, r3
 800ab48:	370c      	adds	r7, #12
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab50:	4770      	bx	lr

0800ab52 <_ZSt4copyIPPP5EventS3_ET0_T_S5_S4_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800ab52:	b590      	push	{r4, r7, lr}
 800ab54:	b085      	sub	sp, #20
 800ab56:	af00      	add	r7, sp, #0
 800ab58:	60f8      	str	r0, [r7, #12]
 800ab5a:	60b9      	str	r1, [r7, #8]
 800ab5c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f000 f8e6 	bl	800ad30 <_ZSt12__miter_baseIPPP5EventET_S4_>
 800ab64:	4604      	mov	r4, r0
 800ab66:	68b8      	ldr	r0, [r7, #8]
 800ab68:	f000 f8e2 	bl	800ad30 <_ZSt12__miter_baseIPPP5EventET_S4_>
 800ab6c:	4603      	mov	r3, r0
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	4619      	mov	r1, r3
 800ab72:	4620      	mov	r0, r4
 800ab74:	f000 f8e7 	bl	800ad46 <_ZSt13__copy_move_aILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800ab78:	4603      	mov	r3, r0
    }
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3714      	adds	r7, #20
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd90      	pop	{r4, r7, pc}

0800ab82 <_ZSt13copy_backwardIPPP5EventS3_ET0_T_S5_S4_>:
   *  that the start of the output range may overlap [first,last).
  */
  template<typename _BI1, typename _BI2>
    _GLIBCXX20_CONSTEXPR
    inline _BI2
    copy_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 800ab82:	b590      	push	{r4, r7, lr}
 800ab84:	b085      	sub	sp, #20
 800ab86:	af00      	add	r7, sp, #0
 800ab88:	60f8      	str	r0, [r7, #12]
 800ab8a:	60b9      	str	r1, [r7, #8]
 800ab8c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_BI2,
	    typename iterator_traits<_BI1>::reference>)
      __glibcxx_requires_can_decrement_range(__first, __last, __result);

      return std::__copy_move_backward_a<__is_move_iterator<_BI1>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800ab8e:	68f8      	ldr	r0, [r7, #12]
 800ab90:	f000 f8ce 	bl	800ad30 <_ZSt12__miter_baseIPPP5EventET_S4_>
 800ab94:	4604      	mov	r4, r0
 800ab96:	68b8      	ldr	r0, [r7, #8]
 800ab98:	f000 f8ca 	bl	800ad30 <_ZSt12__miter_baseIPPP5EventET_S4_>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	4619      	mov	r1, r3
 800aba2:	4620      	mov	r0, r4
 800aba4:	f000 f8f2 	bl	800ad8c <_ZSt22__copy_move_backward_aILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800aba8:	4603      	mov	r3, r0
    }
 800abaa:	4618      	mov	r0, r3
 800abac:	3714      	adds	r7, #20
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd90      	pop	{r4, r7, pc}

0800abb2 <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_allocate_mapEj>:
      _M_allocate_map(size_t __n)
 800abb2:	b590      	push	{r4, r7, lr}
 800abb4:	b085      	sub	sp, #20
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	6039      	str	r1, [r7, #0]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 800abbc:	f107 0308 	add.w	r3, r7, #8
 800abc0:	6879      	ldr	r1, [r7, #4]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f000 f905 	bl	800add2 <_ZNKSt11_Deque_baseIP5EventSaIS1_EE20_M_get_map_allocatorEv>
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	60fb      	str	r3, [r7, #12]
      { return __a.allocate(__n); }
 800abcc:	f107 0308 	add.w	r3, r7, #8
 800abd0:	2200      	movs	r2, #0
 800abd2:	68f9      	ldr	r1, [r7, #12]
 800abd4:	4618      	mov	r0, r3
 800abd6:	f000 f969 	bl	800aeac <_ZNSt15__new_allocatorIPP5EventE8allocateEjPKv>
 800abda:	4604      	mov	r4, r0
 800abdc:	bf00      	nop
	return _Map_alloc_traits::allocate(__map_alloc, __n);
 800abde:	bf00      	nop
 800abe0:	f107 0308 	add.w	r3, r7, #8
 800abe4:	4618      	mov	r0, r3
 800abe6:	f000 f956 	bl	800ae96 <_ZNSt15__new_allocatorIPP5EventED1Ev>
 800abea:	4623      	mov	r3, r4
      }
 800abec:	4618      	mov	r0, r3
 800abee:	3714      	adds	r7, #20
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd90      	pop	{r4, r7, pc}

0800abf4 <_ZNSt11_Deque_baseIP5EventSaIS1_EE17_M_deallocate_mapEPPS1_j>:
      _M_deallocate_map(_Map_pointer __p, size_t __n) _GLIBCXX_NOEXCEPT
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b088      	sub	sp, #32
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	60f8      	str	r0, [r7, #12]
 800abfc:	60b9      	str	r1, [r7, #8]
 800abfe:	607a      	str	r2, [r7, #4]
	_Map_alloc_type __map_alloc = _M_get_map_allocator();
 800ac00:	f107 0314 	add.w	r3, r7, #20
 800ac04:	68f9      	ldr	r1, [r7, #12]
 800ac06:	4618      	mov	r0, r3
 800ac08:	f000 f8e3 	bl	800add2 <_ZNKSt11_Deque_baseIP5EventSaIS1_EE20_M_get_map_allocatorEv>
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	61fb      	str	r3, [r7, #28]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	61bb      	str	r3, [r7, #24]
      { __a.deallocate(__p, __n); }
 800ac14:	f107 0314 	add.w	r3, r7, #20
 800ac18:	69ba      	ldr	r2, [r7, #24]
 800ac1a:	69f9      	ldr	r1, [r7, #28]
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f000 f96e 	bl	800aefe <_ZNSt15__new_allocatorIPP5EventE10deallocateEPS2_j>
 800ac22:	bf00      	nop
 800ac24:	f107 0314 	add.w	r3, r7, #20
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f000 f934 	bl	800ae96 <_ZNSt15__new_allocatorIPP5EventED1Ev>
      }
 800ac2e:	bf00      	nop
 800ac30:	3720      	adds	r7, #32
 800ac32:	46bd      	mov	sp, r7
 800ac34:	bd80      	pop	{r7, pc}

0800ac36 <_ZNSt15__new_allocatorIP5EventE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800ac36:	b580      	push	{r7, lr}
 800ac38:	b086      	sub	sp, #24
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	60f8      	str	r0, [r7, #12]
 800ac3e:	60b9      	str	r1, [r7, #8]
 800ac40:	607a      	str	r2, [r7, #4]
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800ac46:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	4293      	cmp	r3, r2
 800ac4e:	bf8c      	ite	hi
 800ac50:	2301      	movhi	r3, #1
 800ac52:	2300      	movls	r3, #0
 800ac54:	b2db      	uxtb	r3, r3
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	bf14      	ite	ne
 800ac5a:	2301      	movne	r3, #1
 800ac5c:	2300      	moveq	r3, #0
 800ac5e:	b2db      	uxtb	r3, r3
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d007      	beq.n	800ac74 <_ZNSt15__new_allocatorIP5EventE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac6a:	d301      	bcc.n	800ac70 <_ZNSt15__new_allocatorIP5EventE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800ac6c:	f006 ffbe 	bl	8011bec <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800ac70:	f006 ffac 	bl	8011bcc <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800ac74:	68bb      	ldr	r3, [r7, #8]
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f006 ff89 	bl	8011b90 <_Znwj>
 800ac7e:	4603      	mov	r3, r0
      }
 800ac80:	4618      	mov	r0, r3
 800ac82:	3718      	adds	r7, #24
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd80      	pop	{r7, pc}

0800ac88 <_ZNSt15__new_allocatorIP5EventE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	009b      	lsls	r3, r3, #2
 800ac98:	4619      	mov	r1, r3
 800ac9a:	68b8      	ldr	r0, [r7, #8]
 800ac9c:	f006 ff76 	bl	8011b8c <_ZdlPvj>
      }
 800aca0:	bf00      	nop
 800aca2:	3710      	adds	r7, #16
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}

0800aca8 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 800aca8:	b480      	push	{r7}
 800acaa:	b083      	sub	sp, #12
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
    { return __it; }
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	4618      	mov	r0, r3
 800acb4:	370c      	adds	r7, #12
 800acb6:	46bd      	mov	sp, r7
 800acb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbc:	4770      	bx	lr

0800acbe <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 800acbe:	b580      	push	{r7, lr}
 800acc0:	b086      	sub	sp, #24
 800acc2:	af00      	add	r7, sp, #0
 800acc4:	60f8      	str	r0, [r7, #12]
 800acc6:	60b9      	str	r1, [r7, #8]
 800acc8:	607a      	str	r2, [r7, #4]
 800acca:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 800accc:	68ba      	ldr	r2, [r7, #8]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	1ad3      	subs	r3, r2, r3
 800acd2:	109b      	asrs	r3, r3, #2
 800acd4:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 800acd6:	697b      	ldr	r3, [r7, #20]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	dd06      	ble.n	800acea <_ZSt14__relocate_a_1IffENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS2_E4typeES4_S4_S4_RSaIT0_E+0x2c>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 800acdc:	697b      	ldr	r3, [r7, #20]
 800acde:	009b      	lsls	r3, r3, #2
 800ace0:	461a      	mov	r2, r3
 800ace2:	68f9      	ldr	r1, [r7, #12]
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f009 fbbb 	bl	8014460 <memmove>
      return __result + __count;
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	009b      	lsls	r3, r3, #2
 800acee:	687a      	ldr	r2, [r7, #4]
 800acf0:	4413      	add	r3, r2
    }
 800acf2:	4618      	mov	r0, r3
 800acf4:	3718      	adds	r7, #24
 800acf6:	46bd      	mov	sp, r7
 800acf8:	bd80      	pop	{r7, pc}

0800acfa <_ZSt4moveIRPfEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 800acfa:	b480      	push	{r7}
 800acfc:	b083      	sub	sp, #12
 800acfe:	af00      	add	r7, sp, #0
 800ad00:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	4618      	mov	r0, r3
 800ad06:	370c      	adds	r7, #12
 800ad08:	46bd      	mov	sp, r7
 800ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad0e:	4770      	bx	lr

0800ad10 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPfES3_EET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b084      	sub	sp, #16
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	60f8      	str	r0, [r7, #12]
 800ad18:	60b9      	str	r1, [r7, #8]
 800ad1a:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 800ad1c:	687a      	ldr	r2, [r7, #4]
 800ad1e:	68b9      	ldr	r1, [r7, #8]
 800ad20:	68f8      	ldr	r0, [r7, #12]
 800ad22:	f000 f869 	bl	800adf8 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>
 800ad26:	4603      	mov	r3, r0
 800ad28:	4618      	mov	r0, r3
 800ad2a:	3710      	adds	r7, #16
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	bd80      	pop	{r7, pc}

0800ad30 <_ZSt12__miter_baseIPPP5EventET_S4_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 800ad30:	b480      	push	{r7}
 800ad32:	b083      	sub	sp, #12
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
    { return __it; }
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4618      	mov	r0, r3
 800ad3c:	370c      	adds	r7, #12
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad44:	4770      	bx	lr

0800ad46 <_ZSt13__copy_move_aILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800ad46:	b5b0      	push	{r4, r5, r7, lr}
 800ad48:	b084      	sub	sp, #16
 800ad4a:	af00      	add	r7, sp, #0
 800ad4c:	60f8      	str	r0, [r7, #12]
 800ad4e:	60b9      	str	r1, [r7, #8]
 800ad50:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800ad52:	68f8      	ldr	r0, [r7, #12]
 800ad54:	f000 f868 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800ad58:	4604      	mov	r4, r0
 800ad5a:	68b8      	ldr	r0, [r7, #8]
 800ad5c:	f000 f864 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800ad60:	4605      	mov	r5, r0
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4618      	mov	r0, r3
 800ad66:	f000 f85f 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	461a      	mov	r2, r3
 800ad6e:	4629      	mov	r1, r5
 800ad70:	4620      	mov	r0, r4
 800ad72:	f000 f864 	bl	800ae3e <_ZSt14__copy_move_a1ILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800ad76:	4602      	mov	r2, r0
 800ad78:	1d3b      	adds	r3, r7, #4
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f000 f86e 	bl	800ae5e <_ZSt12__niter_wrapIPPP5EventET_RKS4_S4_>
 800ad82:	4603      	mov	r3, r0
    }
 800ad84:	4618      	mov	r0, r3
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bdb0      	pop	{r4, r5, r7, pc}

0800ad8c <_ZSt22__copy_move_backward_aILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 800ad8c:	b5b0      	push	{r4, r5, r7, lr}
 800ad8e:	b084      	sub	sp, #16
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	60f8      	str	r0, [r7, #12]
 800ad94:	60b9      	str	r1, [r7, #8]
 800ad96:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 f845 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800ad9e:	4604      	mov	r4, r0
 800ada0:	68b8      	ldr	r0, [r7, #8]
 800ada2:	f000 f841 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800ada6:	4605      	mov	r5, r0
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	4618      	mov	r0, r3
 800adac:	f000 f83c 	bl	800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>
 800adb0:	4603      	mov	r3, r0
 800adb2:	461a      	mov	r2, r3
 800adb4:	4629      	mov	r1, r5
 800adb6:	4620      	mov	r0, r4
 800adb8:	f000 f85d 	bl	800ae76 <_ZSt23__copy_move_backward_a1ILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800adbc:	4602      	mov	r2, r0
 800adbe:	1d3b      	adds	r3, r7, #4
 800adc0:	4611      	mov	r1, r2
 800adc2:	4618      	mov	r0, r3
 800adc4:	f000 f84b 	bl	800ae5e <_ZSt12__niter_wrapIPPP5EventET_RKS4_S4_>
 800adc8:	4603      	mov	r3, r0
    }
 800adca:	4618      	mov	r0, r3
 800adcc:	3710      	adds	r7, #16
 800adce:	46bd      	mov	sp, r7
 800add0:	bdb0      	pop	{r4, r5, r7, pc}

0800add2 <_ZNKSt11_Deque_baseIP5EventSaIS1_EE20_M_get_map_allocatorEv>:
      _M_get_map_allocator() const _GLIBCXX_NOEXCEPT
 800add2:	b580      	push	{r7, lr}
 800add4:	b086      	sub	sp, #24
 800add6:	af00      	add	r7, sp, #0
 800add8:	6078      	str	r0, [r7, #4]
 800adda:	6039      	str	r1, [r7, #0]
      { return _Map_alloc_type(_M_get_Tp_allocator()); }
 800addc:	6838      	ldr	r0, [r7, #0]
 800adde:	f7ff fd55 	bl	800a88c <_ZNKSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>
 800ade2:	4602      	mov	r2, r0
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	617b      	str	r3, [r7, #20]
 800ade8:	613a      	str	r2, [r7, #16]
 800adea:	697b      	ldr	r3, [r7, #20]
 800adec:	60fb      	str	r3, [r7, #12]
 800adee:	bf00      	nop
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	3718      	adds	r7, #24
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <_ZSt4copyISt13move_iteratorIPfES1_ET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 800adf8:	b590      	push	{r4, r7, lr}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 800ae04:	68f8      	ldr	r0, [r7, #12]
 800ae06:	f000 f88a 	bl	800af1e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800ae0a:	4604      	mov	r4, r0
 800ae0c:	68b8      	ldr	r0, [r7, #8]
 800ae0e:	f000 f886 	bl	800af1e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 800ae12:	4603      	mov	r3, r0
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	4619      	mov	r1, r3
 800ae18:	4620      	mov	r0, r4
 800ae1a:	f000 f891 	bl	800af40 <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>
 800ae1e:	4603      	mov	r3, r0
    }
 800ae20:	4618      	mov	r0, r3
 800ae22:	3714      	adds	r7, #20
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd90      	pop	{r4, r7, pc}

0800ae28 <_ZSt12__niter_baseIPPP5EventET_S4_>:
    __niter_base(_Iterator __it)
 800ae28:	b480      	push	{r7}
 800ae2a:	b083      	sub	sp, #12
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
    { return __it; }
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	4618      	mov	r0, r3
 800ae34:	370c      	adds	r7, #12
 800ae36:	46bd      	mov	sp, r7
 800ae38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3c:	4770      	bx	lr

0800ae3e <_ZSt14__copy_move_a1ILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800ae3e:	b580      	push	{r7, lr}
 800ae40:	b084      	sub	sp, #16
 800ae42:	af00      	add	r7, sp, #0
 800ae44:	60f8      	str	r0, [r7, #12]
 800ae46:	60b9      	str	r1, [r7, #8]
 800ae48:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800ae4a:	687a      	ldr	r2, [r7, #4]
 800ae4c:	68b9      	ldr	r1, [r7, #8]
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f000 f899 	bl	800af86 <_ZSt14__copy_move_a2ILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800ae54:	4603      	mov	r3, r0
 800ae56:	4618      	mov	r0, r3
 800ae58:	3710      	adds	r7, #16
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	bd80      	pop	{r7, pc}

0800ae5e <_ZSt12__niter_wrapIPPP5EventET_RKS4_S4_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800ae5e:	b480      	push	{r7}
 800ae60:	b083      	sub	sp, #12
 800ae62:	af00      	add	r7, sp, #0
 800ae64:	6078      	str	r0, [r7, #4]
 800ae66:	6039      	str	r1, [r7, #0]
    { return __res; }
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	4618      	mov	r0, r3
 800ae6c:	370c      	adds	r7, #12
 800ae6e:	46bd      	mov	sp, r7
 800ae70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae74:	4770      	bx	lr

0800ae76 <_ZSt23__copy_move_backward_a1ILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 800ae76:	b580      	push	{r7, lr}
 800ae78:	b084      	sub	sp, #16
 800ae7a:	af00      	add	r7, sp, #0
 800ae7c:	60f8      	str	r0, [r7, #12]
 800ae7e:	60b9      	str	r1, [r7, #8]
 800ae80:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	68b9      	ldr	r1, [r7, #8]
 800ae86:	68f8      	ldr	r0, [r7, #12]
 800ae88:	f000 f88d 	bl	800afa6 <_ZSt23__copy_move_backward_a2ILb0EPPP5EventS3_ET1_T0_S5_S4_>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3710      	adds	r7, #16
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <_ZNSt15__new_allocatorIPP5EventED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800ae96:	b480      	push	{r7}
 800ae98:	b083      	sub	sp, #12
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4618      	mov	r0, r3
 800aea2:	370c      	adds	r7, #12
 800aea4:	46bd      	mov	sp, r7
 800aea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeaa:	4770      	bx	lr

0800aeac <_ZNSt15__new_allocatorIPP5EventE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 800aeac:	b580      	push	{r7, lr}
 800aeae:	b086      	sub	sp, #24
 800aeb0:	af00      	add	r7, sp, #0
 800aeb2:	60f8      	str	r0, [r7, #12]
 800aeb4:	60b9      	str	r1, [r7, #8]
 800aeb6:	607a      	str	r2, [r7, #4]
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800aebc:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
	if (__builtin_expect(__n > this->_M_max_size(), false))
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	4293      	cmp	r3, r2
 800aec4:	bf8c      	ite	hi
 800aec6:	2301      	movhi	r3, #1
 800aec8:	2300      	movls	r3, #0
 800aeca:	b2db      	uxtb	r3, r3
 800aecc:	2b00      	cmp	r3, #0
 800aece:	bf14      	ite	ne
 800aed0:	2301      	movne	r3, #1
 800aed2:	2300      	moveq	r3, #0
 800aed4:	b2db      	uxtb	r3, r3
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d007      	beq.n	800aeea <_ZNSt15__new_allocatorIPP5EventE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aee0:	d301      	bcc.n	800aee6 <_ZNSt15__new_allocatorIPP5EventE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 800aee2:	f006 fe83 	bl	8011bec <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 800aee6:	f006 fe71 	bl	8011bcc <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	009b      	lsls	r3, r3, #2
 800aeee:	4618      	mov	r0, r3
 800aef0:	f006 fe4e 	bl	8011b90 <_Znwj>
 800aef4:	4603      	mov	r3, r0
      }
 800aef6:	4618      	mov	r0, r3
 800aef8:	3718      	adds	r7, #24
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <_ZNSt15__new_allocatorIPP5EventE10deallocateEPS2_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	60f8      	str	r0, [r7, #12]
 800af06:	60b9      	str	r1, [r7, #8]
 800af08:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	4619      	mov	r1, r3
 800af10:	68b8      	ldr	r0, [r7, #8]
 800af12:	f006 fe3b 	bl	8011b8c <_ZdlPvj>
      }
 800af16:	bf00      	nop
 800af18:	3710      	adds	r7, #16
 800af1a:	46bd      	mov	sp, r7
 800af1c:	bd80      	pop	{r7, pc}

0800af1e <_ZSt12__miter_baseIPfEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 800af1e:	b580      	push	{r7, lr}
 800af20:	b082      	sub	sp, #8
 800af22:	af00      	add	r7, sp, #0
 800af24:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 800af26:	1d3b      	adds	r3, r7, #4
 800af28:	4618      	mov	r0, r3
 800af2a:	f000 f84c 	bl	800afc6 <_ZNKSt13move_iteratorIPfE4baseEv>
 800af2e:	4603      	mov	r3, r0
 800af30:	4618      	mov	r0, r3
 800af32:	f000 f854 	bl	800afde <_ZSt12__miter_baseIPfET_S1_>
 800af36:	4603      	mov	r3, r0
 800af38:	4618      	mov	r0, r3
 800af3a:	3708      	adds	r7, #8
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <_ZSt13__copy_move_aILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 800af40:	b5b0      	push	{r4, r5, r7, lr}
 800af42:	b084      	sub	sp, #16
 800af44:	af00      	add	r7, sp, #0
 800af46:	60f8      	str	r0, [r7, #12]
 800af48:	60b9      	str	r1, [r7, #8]
 800af4a:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 800af4c:	68f8      	ldr	r0, [r7, #12]
 800af4e:	f7ff feab 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800af52:	4604      	mov	r4, r0
 800af54:	68b8      	ldr	r0, [r7, #8]
 800af56:	f7ff fea7 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800af5a:	4605      	mov	r5, r0
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	4618      	mov	r0, r3
 800af60:	f7ff fea2 	bl	800aca8 <_ZSt12__niter_baseIPfET_S1_>
 800af64:	4603      	mov	r3, r0
 800af66:	461a      	mov	r2, r3
 800af68:	4629      	mov	r1, r5
 800af6a:	4620      	mov	r0, r4
 800af6c:	f000 f842 	bl	800aff4 <_ZSt14__copy_move_a1ILb1EPfS0_ET1_T0_S2_S1_>
 800af70:	4602      	mov	r2, r0
 800af72:	1d3b      	adds	r3, r7, #4
 800af74:	4611      	mov	r1, r2
 800af76:	4618      	mov	r0, r3
 800af78:	f000 f84c 	bl	800b014 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 800af7c:	4603      	mov	r3, r0
    }
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bdb0      	pop	{r4, r5, r7, pc}

0800af86 <_ZSt14__copy_move_a2ILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800af86:	b580      	push	{r7, lr}
 800af88:	b084      	sub	sp, #16
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	60f8      	str	r0, [r7, #12]
 800af8e:	60b9      	str	r1, [r7, #8]
 800af90:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 800af92:	687a      	ldr	r2, [r7, #4]
 800af94:	68b9      	ldr	r1, [r7, #8]
 800af96:	68f8      	ldr	r0, [r7, #12]
 800af98:	f000 f848 	bl	800b02c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPP5EventS5_EEPT0_PT_S9_S7_>
 800af9c:	4603      	mov	r3, r0
    }
 800af9e:	4618      	mov	r0, r3
 800afa0:	3710      	adds	r7, #16
 800afa2:	46bd      	mov	sp, r7
 800afa4:	bd80      	pop	{r7, pc}

0800afa6 <_ZSt23__copy_move_backward_a2ILb0EPPP5EventS3_ET1_T0_S5_S4_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 800afa6:	b580      	push	{r7, lr}
 800afa8:	b084      	sub	sp, #16
 800afaa:	af00      	add	r7, sp, #0
 800afac:	60f8      	str	r0, [r7, #12]
 800afae:	60b9      	str	r1, [r7, #8]
 800afb0:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	68b9      	ldr	r1, [r7, #8]
 800afb6:	68f8      	ldr	r0, [r7, #12]
 800afb8:	f000 f862 	bl	800b080 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPP5EventS5_EEPT0_PT_S9_S7_>
 800afbc:	4603      	mov	r3, r0
    }
 800afbe:	4618      	mov	r0, r3
 800afc0:	3710      	adds	r7, #16
 800afc2:	46bd      	mov	sp, r7
 800afc4:	bd80      	pop	{r7, pc}

0800afc6 <_ZNKSt13move_iteratorIPfE4baseEv>:
      base() const
 800afc6:	b480      	push	{r7}
 800afc8:	b083      	sub	sp, #12
 800afca:	af00      	add	r7, sp, #0
 800afcc:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4618      	mov	r0, r3
 800afd4:	370c      	adds	r7, #12
 800afd6:	46bd      	mov	sp, r7
 800afd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afdc:	4770      	bx	lr

0800afde <_ZSt12__miter_baseIPfET_S1_>:
    __miter_base(_Iterator __it)
 800afde:	b480      	push	{r7}
 800afe0:	b083      	sub	sp, #12
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
    { return __it; }
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	4618      	mov	r0, r3
 800afea:	370c      	adds	r7, #12
 800afec:	46bd      	mov	sp, r7
 800afee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff2:	4770      	bx	lr

0800aff4 <_ZSt14__copy_move_a1ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b084      	sub	sp, #16
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 800b000:	687a      	ldr	r2, [r7, #4]
 800b002:	68b9      	ldr	r1, [r7, #8]
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 f86c 	bl	800b0e2 <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>
 800b00a:	4603      	mov	r3, r0
 800b00c:	4618      	mov	r0, r3
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
    { return __res; }
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	4618      	mov	r0, r3
 800b022:	370c      	adds	r7, #12
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPP5EventS5_EEPT0_PT_S9_S7_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	60f8      	str	r0, [r7, #12]
 800b034:	60b9      	str	r1, [r7, #8]
 800b036:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800b038:	68ba      	ldr	r2, [r7, #8]
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	1ad3      	subs	r3, r2, r3
 800b03e:	109b      	asrs	r3, r3, #2
 800b040:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	2b01      	cmp	r3, #1
 800b046:	bfcc      	ite	gt
 800b048:	2301      	movgt	r3, #1
 800b04a:	2300      	movle	r3, #0
 800b04c:	b2db      	uxtb	r3, r3
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d007      	beq.n	800b062 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPP5EventS5_EEPT0_PT_S9_S7_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800b052:	697b      	ldr	r3, [r7, #20]
 800b054:	009b      	lsls	r3, r3, #2
 800b056:	461a      	mov	r2, r3
 800b058:	68f9      	ldr	r1, [r7, #12]
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f009 fa00 	bl	8014460 <memmove>
 800b060:	e006      	b.n	800b070 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPP5EventS5_EEPT0_PT_S9_S7_+0x44>
	  else if (_Num == 1)
 800b062:	697b      	ldr	r3, [r7, #20]
 800b064:	2b01      	cmp	r3, #1
 800b066:	d103      	bne.n	800b070 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPP5EventS5_EEPT0_PT_S9_S7_+0x44>
	      __assign_one(__result, __first);
 800b068:	68f9      	ldr	r1, [r7, #12]
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 f849 	bl	800b102 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPP5EventS5_EEvPT_PT0_>
	  return __result + _Num;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	4413      	add	r3, r2
	}
 800b078:	4618      	mov	r0, r3
 800b07a:	3718      	adds	r7, #24
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}

0800b080 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPP5EventS5_EEPT0_PT_S9_S7_>:
	__copy_move_b(_Tp* __first, _Tp* __last, _Up* __result)
 800b080:	b580      	push	{r7, lr}
 800b082:	b086      	sub	sp, #24
 800b084:	af00      	add	r7, sp, #0
 800b086:	60f8      	str	r0, [r7, #12]
 800b088:	60b9      	str	r1, [r7, #8]
 800b08a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800b08c:	68ba      	ldr	r2, [r7, #8]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	1ad3      	subs	r3, r2, r3
 800b092:	109b      	asrs	r3, r3, #2
 800b094:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	2b01      	cmp	r3, #1
 800b09a:	bfcc      	ite	gt
 800b09c:	2301      	movgt	r3, #1
 800b09e:	2300      	movle	r3, #0
 800b0a0:	b2db      	uxtb	r3, r3
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d00b      	beq.n	800b0be <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPP5EventS5_EEPT0_PT_S9_S7_+0x3e>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 800b0a6:	697b      	ldr	r3, [r7, #20]
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	425b      	negs	r3, r3
 800b0ac:	687a      	ldr	r2, [r7, #4]
 800b0ae:	18d0      	adds	r0, r2, r3
 800b0b0:	697b      	ldr	r3, [r7, #20]
 800b0b2:	009b      	lsls	r3, r3, #2
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	68f9      	ldr	r1, [r7, #12]
 800b0b8:	f009 f9d2 	bl	8014460 <memmove>
 800b0bc:	e008      	b.n	800b0d0 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPP5EventS5_EEPT0_PT_S9_S7_+0x50>
	  else if (_Num == 1)
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	2b01      	cmp	r3, #1
 800b0c2:	d105      	bne.n	800b0d0 <_ZNSt20__copy_move_backwardILb0ELb1ESt26random_access_iterator_tagE13__copy_move_bIPP5EventS5_EEPT0_PT_S9_S7_+0x50>
	      __assign_one(__result - 1, __first);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	3b04      	subs	r3, #4
 800b0c8:	68f9      	ldr	r1, [r7, #12]
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f000 f819 	bl	800b102 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPP5EventS5_EEvPT_PT0_>
	  return __result - _Num;
 800b0d0:	697b      	ldr	r3, [r7, #20]
 800b0d2:	009b      	lsls	r3, r3, #2
 800b0d4:	425b      	negs	r3, r3
 800b0d6:	687a      	ldr	r2, [r7, #4]
 800b0d8:	4413      	add	r3, r2
	}
 800b0da:	4618      	mov	r0, r3
 800b0dc:	3718      	adds	r7, #24
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}

0800b0e2 <_ZSt14__copy_move_a2ILb1EPfS0_ET1_T0_S2_S1_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800b0e2:	b580      	push	{r7, lr}
 800b0e4:	b084      	sub	sp, #16
 800b0e6:	af00      	add	r7, sp, #0
 800b0e8:	60f8      	str	r0, [r7, #12]
 800b0ea:	60b9      	str	r1, [r7, #8]
 800b0ec:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 800b0ee:	687a      	ldr	r2, [r7, #4]
 800b0f0:	68b9      	ldr	r1, [r7, #8]
 800b0f2:	68f8      	ldr	r0, [r7, #12]
 800b0f4:	f000 f814 	bl	800b120 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIffEEPT0_PT_S6_S4_>
 800b0f8:	4603      	mov	r3, r0
    }
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3710      	adds	r7, #16
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE12__assign_oneIPP5EventS5_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 800b102:	b480      	push	{r7}
 800b104:	b083      	sub	sp, #12
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
 800b10a:	6039      	str	r1, [r7, #0]
	{ *__to = *__from; }
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	681a      	ldr	r2, [r3, #0]
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	601a      	str	r2, [r3, #0]
 800b114:	bf00      	nop
 800b116:	370c      	adds	r7, #12
 800b118:	46bd      	mov	sp, r7
 800b11a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11e:	4770      	bx	lr

0800b120 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIffEEPT0_PT_S6_S4_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 800b120:	b580      	push	{r7, lr}
 800b122:	b086      	sub	sp, #24
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800b12c:	68ba      	ldr	r2, [r7, #8]
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	1ad3      	subs	r3, r2, r3
 800b132:	109b      	asrs	r3, r3, #2
 800b134:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	2b01      	cmp	r3, #1
 800b13a:	bfcc      	ite	gt
 800b13c:	2301      	movgt	r3, #1
 800b13e:	2300      	movle	r3, #0
 800b140:	b2db      	uxtb	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d007      	beq.n	800b156 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIffEEPT0_PT_S6_S4_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	461a      	mov	r2, r3
 800b14c:	68f9      	ldr	r1, [r7, #12]
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f009 f986 	bl	8014460 <memmove>
 800b154:	e006      	b.n	800b164 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIffEEPT0_PT_S6_S4_+0x44>
	  else if (_Num == 1)
 800b156:	697b      	ldr	r3, [r7, #20]
 800b158:	2b01      	cmp	r3, #1
 800b15a:	d103      	bne.n	800b164 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIffEEPT0_PT_S6_S4_+0x44>
	      __assign_one(__result, __first);
 800b15c:	68f9      	ldr	r1, [r7, #12]
 800b15e:	6878      	ldr	r0, [r7, #4]
 800b160:	f000 f808 	bl	800b174 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIffEEvPT_PT0_>
	  return __result + _Num;
 800b164:	697b      	ldr	r3, [r7, #20]
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	687a      	ldr	r2, [r7, #4]
 800b16a:	4413      	add	r3, r2
	}
 800b16c:	4618      	mov	r0, r3
 800b16e:	3718      	adds	r7, #24
 800b170:	46bd      	mov	sp, r7
 800b172:	bd80      	pop	{r7, pc}

0800b174 <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneIffEEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 800b174:	b580      	push	{r7, lr}
 800b176:	b082      	sub	sp, #8
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
 800b17c:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 800b17e:	6838      	ldr	r0, [r7, #0]
 800b180:	f000 f808 	bl	800b194 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 800b184:	4603      	mov	r3, r0
 800b186:	681a      	ldr	r2, [r3, #0]
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	601a      	str	r2, [r3, #0]
 800b18c:	bf00      	nop
 800b18e:	3708      	adds	r7, #8
 800b190:	46bd      	mov	sp, r7
 800b192:	bd80      	pop	{r7, pc}

0800b194 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 800b194:	b480      	push	{r7}
 800b196:	b083      	sub	sp, #12
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4618      	mov	r0, r3
 800b1a0:	370c      	adds	r7, #12
 800b1a2:	46bd      	mov	sp, r7
 800b1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a8:	4770      	bx	lr
	...

0800b1ac <_ZN18CancelTimeoutEventD1Ev>:
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b082      	sub	sp, #8
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	6078      	str	r0, [r7, #4]
 800b1b4:	4a05      	ldr	r2, [pc, #20]	@ (800b1cc <_ZN18CancelTimeoutEventD1Ev+0x20>)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	601a      	str	r2, [r3, #0]
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fd fe43 	bl	8008e48 <_ZN5EventD1Ev>
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3708      	adds	r7, #8
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}
 800b1cc:	08016c90 	.word	0x08016c90

0800b1d0 <_ZN18CancelTimeoutEventD0Ev>:
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b082      	sub	sp, #8
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
 800b1d8:	6878      	ldr	r0, [r7, #4]
 800b1da:	f7ff ffe7 	bl	800b1ac <_ZN18CancelTimeoutEventD1Ev>
 800b1de:	2104      	movs	r1, #4
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f006 fcd3 	bl	8011b8c <_ZdlPvj>
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	4618      	mov	r0, r3
 800b1ea:	3708      	adds	r7, #8
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <_ZN17SystemCancelEventD1Ev>:
class SystemCancelEvent : public Event {
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
 800b1f8:	4a05      	ldr	r2, [pc, #20]	@ (800b210 <_ZN17SystemCancelEventD1Ev+0x20>)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	601a      	str	r2, [r3, #0]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	4618      	mov	r0, r3
 800b202:	f7fd fe21 	bl	8008e48 <_ZN5EventD1Ev>
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4618      	mov	r0, r3
 800b20a:	3708      	adds	r7, #8
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}
 800b210:	08016ca4 	.word	0x08016ca4

0800b214 <_ZN17SystemCancelEventD0Ev>:
 800b214:	b580      	push	{r7, lr}
 800b216:	b082      	sub	sp, #8
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f7ff ffe7 	bl	800b1f0 <_ZN17SystemCancelEventD1Ev>
 800b222:	2104      	movs	r1, #4
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f006 fcb1 	bl	8011b8c <_ZdlPvj>
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4618      	mov	r0, r3
 800b22e:	3708      	adds	r7, #8
 800b230:	46bd      	mov	sp, r7
 800b232:	bd80      	pop	{r7, pc}

0800b234 <_ZN18ResultTimeoutEventD1Ev>:
class ResultTimeoutEvent : public Event {
 800b234:	b580      	push	{r7, lr}
 800b236:	b082      	sub	sp, #8
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	4a05      	ldr	r2, [pc, #20]	@ (800b254 <_ZN18ResultTimeoutEventD1Ev+0x20>)
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	601a      	str	r2, [r3, #0]
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	4618      	mov	r0, r3
 800b246:	f7fd fdff 	bl	8008e48 <_ZN5EventD1Ev>
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	4618      	mov	r0, r3
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	08016cb8 	.word	0x08016cb8

0800b258 <_ZN18ResultTimeoutEventD0Ev>:
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
 800b260:	6878      	ldr	r0, [r7, #4]
 800b262:	f7ff ffe7 	bl	800b234 <_ZN18ResultTimeoutEventD1Ev>
 800b266:	2104      	movs	r1, #4
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f006 fc8f 	bl	8011b8c <_ZdlPvj>
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	4618      	mov	r0, r3
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}

0800b278 <_ZN21FinalCalculationEventD1Ev>:
class FinalCalculationEvent : public Event {
 800b278:	b580      	push	{r7, lr}
 800b27a:	b082      	sub	sp, #8
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	6078      	str	r0, [r7, #4]
 800b280:	4a05      	ldr	r2, [pc, #20]	@ (800b298 <_ZN21FinalCalculationEventD1Ev+0x20>)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	601a      	str	r2, [r3, #0]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	4618      	mov	r0, r3
 800b28a:	f7fd fddd 	bl	8008e48 <_ZN5EventD1Ev>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4618      	mov	r0, r3
 800b292:	3708      	adds	r7, #8
 800b294:	46bd      	mov	sp, r7
 800b296:	bd80      	pop	{r7, pc}
 800b298:	08016ccc 	.word	0x08016ccc

0800b29c <_ZN21FinalCalculationEventD0Ev>:
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b082      	sub	sp, #8
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f7ff ffe7 	bl	800b278 <_ZN21FinalCalculationEventD1Ev>
 800b2aa:	2108      	movs	r1, #8
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f006 fc6d 	bl	8011b8c <_ZdlPvj>
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3708      	adds	r7, #8
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <_ZN14DischargeEventD1Ev>:
class DischargeEvent : public Event {
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	4a05      	ldr	r2, [pc, #20]	@ (800b2dc <_ZN14DischargeEventD1Ev+0x20>)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	601a      	str	r2, [r3, #0]
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4618      	mov	r0, r3
 800b2ce:	f7fd fdbb 	bl	8008e48 <_ZN5EventD1Ev>
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	3708      	adds	r7, #8
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bd80      	pop	{r7, pc}
 800b2dc:	08016ce0 	.word	0x08016ce0

0800b2e0 <_ZN14DischargeEventD0Ev>:
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f7ff ffe7 	bl	800b2bc <_ZN14DischargeEventD1Ev>
 800b2ee:	2104      	movs	r1, #4
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f006 fc4b 	bl	8011b8c <_ZdlPvj>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	4618      	mov	r0, r3
 800b2fa:	3708      	adds	r7, #8
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bd80      	pop	{r7, pc}

0800b300 <_ZN16CalculationEventD1Ev>:
class CalculationEvent : public Event {
 800b300:	b580      	push	{r7, lr}
 800b302:	b082      	sub	sp, #8
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
 800b308:	4a05      	ldr	r2, [pc, #20]	@ (800b320 <_ZN16CalculationEventD1Ev+0x20>)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	601a      	str	r2, [r3, #0]
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	4618      	mov	r0, r3
 800b312:	f7fd fd99 	bl	8008e48 <_ZN5EventD1Ev>
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	4618      	mov	r0, r3
 800b31a:	3708      	adds	r7, #8
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	08016cf4 	.word	0x08016cf4

0800b324 <_ZN16CalculationEventD0Ev>:
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f7ff ffe7 	bl	800b300 <_ZN16CalculationEventD1Ev>
 800b332:	2104      	movs	r1, #4
 800b334:	6878      	ldr	r0, [r7, #4]
 800b336:	f006 fc29 	bl	8011b8c <_ZdlPvj>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4618      	mov	r0, r3
 800b33e:	3708      	adds	r7, #8
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}

0800b344 <_ZN17StartMeasureEventD1Ev>:
class StartMeasureEvent : public Event {
 800b344:	b580      	push	{r7, lr}
 800b346:	b082      	sub	sp, #8
 800b348:	af00      	add	r7, sp, #0
 800b34a:	6078      	str	r0, [r7, #4]
 800b34c:	4a05      	ldr	r2, [pc, #20]	@ (800b364 <_ZN17StartMeasureEventD1Ev+0x20>)
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	601a      	str	r2, [r3, #0]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	4618      	mov	r0, r3
 800b356:	f7fd fd77 	bl	8008e48 <_ZN5EventD1Ev>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	4618      	mov	r0, r3
 800b35e:	3708      	adds	r7, #8
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}
 800b364:	08016d08 	.word	0x08016d08

0800b368 <_ZN17StartMeasureEventD0Ev>:
 800b368:	b580      	push	{r7, lr}
 800b36a:	b082      	sub	sp, #8
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f7ff ffe7 	bl	800b344 <_ZN17StartMeasureEventD1Ev>
 800b376:	2104      	movs	r1, #4
 800b378:	6878      	ldr	r0, [r7, #4]
 800b37a:	f006 fc07 	bl	8011b8c <_ZdlPvj>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4618      	mov	r0, r3
 800b382:	3708      	adds	r7, #8
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}

0800b388 <_ZN15BlueButtonEventD1Ev>:
	virtual ~BlueButtonEvent() = default;
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	4a05      	ldr	r2, [pc, #20]	@ (800b3a8 <_ZN15BlueButtonEventD1Ev+0x20>)
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	601a      	str	r2, [r3, #0]
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	4618      	mov	r0, r3
 800b39a:	f7fd fd55 	bl	8008e48 <_ZN5EventD1Ev>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	4618      	mov	r0, r3
 800b3a2:	3708      	adds	r7, #8
 800b3a4:	46bd      	mov	sp, r7
 800b3a6:	bd80      	pop	{r7, pc}
 800b3a8:	08016d1c 	.word	0x08016d1c

0800b3ac <_ZN15BlueButtonEventD0Ev>:
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b082      	sub	sp, #8
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f7ff ffe7 	bl	800b388 <_ZN15BlueButtonEventD1Ev>
 800b3ba:	2104      	movs	r1, #4
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f006 fbe5 	bl	8011b8c <_ZdlPvj>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3708      	adds	r7, #8
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <_ZN15SystemIdleEventD1Ev>:
class SystemIdleEvent : public Event {
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	4a05      	ldr	r2, [pc, #20]	@ (800b3ec <_ZN15SystemIdleEventD1Ev+0x20>)
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	601a      	str	r2, [r3, #0]
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	4618      	mov	r0, r3
 800b3de:	f7fd fd33 	bl	8008e48 <_ZN5EventD1Ev>
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3708      	adds	r7, #8
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	08016d30 	.word	0x08016d30

0800b3f0 <_ZN15SystemIdleEventD0Ev>:
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f7ff ffe7 	bl	800b3cc <_ZN15SystemIdleEventD1Ev>
 800b3fe:	2104      	movs	r1, #4
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f006 fbc3 	bl	8011b8c <_ZdlPvj>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	4618      	mov	r0, r3
 800b40a:	3708      	adds	r7, #8
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}

0800b410 <_ZN17StartTimeoutEventD1Ev>:
class StartTimeoutEvent : public Event {
 800b410:	b580      	push	{r7, lr}
 800b412:	b082      	sub	sp, #8
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
 800b418:	4a05      	ldr	r2, [pc, #20]	@ (800b430 <_ZN17StartTimeoutEventD1Ev+0x20>)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	601a      	str	r2, [r3, #0]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	4618      	mov	r0, r3
 800b422:	f7fd fd11 	bl	8008e48 <_ZN5EventD1Ev>
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	4618      	mov	r0, r3
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}
 800b430:	08016d44 	.word	0x08016d44

0800b434 <_ZN17StartTimeoutEventD0Ev>:
 800b434:	b580      	push	{r7, lr}
 800b436:	b082      	sub	sp, #8
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f7ff ffe7 	bl	800b410 <_ZN17StartTimeoutEventD1Ev>
 800b442:	2104      	movs	r1, #4
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f006 fba1 	bl	8011b8c <_ZdlPvj>
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	4618      	mov	r0, r3
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <_ZN16SystemStartEventD1Ev>:
class SystemStartEvent : public Event {
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
 800b45c:	4a05      	ldr	r2, [pc, #20]	@ (800b474 <_ZN16SystemStartEventD1Ev+0x20>)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	601a      	str	r2, [r3, #0]
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	4618      	mov	r0, r3
 800b466:	f7fd fcef 	bl	8008e48 <_ZN5EventD1Ev>
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	4618      	mov	r0, r3
 800b46e:	3708      	adds	r7, #8
 800b470:	46bd      	mov	sp, r7
 800b472:	bd80      	pop	{r7, pc}
 800b474:	08016d58 	.word	0x08016d58

0800b478 <_ZN16SystemStartEventD0Ev>:
 800b478:	b580      	push	{r7, lr}
 800b47a:	b082      	sub	sp, #8
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	f7ff ffe7 	bl	800b454 <_ZN16SystemStartEventD1Ev>
 800b486:	2104      	movs	r1, #4
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f006 fb7f 	bl	8011b8c <_ZdlPvj>
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4618      	mov	r0, r3
 800b492:	3708      	adds	r7, #8
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <_Z41__static_initialization_and_destruction_0v>:
 800b498:	b580      	push	{r7, lr}
 800b49a:	af00      	add	r7, sp, #0
std::vector<float> resultsBuffer;
 800b49c:	4802      	ldr	r0, [pc, #8]	@ (800b4a8 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800b49e:	f7fd fd3e 	bl	8008f1e <_ZNSt6vectorIfSaIfEEC1Ev>
}
 800b4a2:	bf00      	nop
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	20005020 	.word	0x20005020

0800b4ac <_Z41__static_initialization_and_destruction_1v>:
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	af00      	add	r7, sp, #0
std::vector<float> resultsBuffer;
 800b4b0:	4802      	ldr	r0, [pc, #8]	@ (800b4bc <_Z41__static_initialization_and_destruction_1v+0x10>)
 800b4b2:	f000 f805 	bl	800b4c0 <_ZNSt6vectorIfSaIfEED1Ev>
}
 800b4b6:	bf00      	nop
 800b4b8:	bd80      	pop	{r7, pc}
 800b4ba:	bf00      	nop
 800b4bc:	20005020 	.word	0x20005020

0800b4c0 <_ZNSt6vectorIfSaIfEED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800b4c0:	b5b0      	push	{r4, r5, r7, lr}
 800b4c2:	b086      	sub	sp, #24
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681d      	ldr	r5, [r3, #0]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	f7fe fe9c 	bl	800a210 <_ZNSt12_Vector_baseIfSaIfEE19_M_get_Tp_allocatorEv>
 800b4d8:	4603      	mov	r3, r0
 800b4da:	617d      	str	r5, [r7, #20]
 800b4dc:	613c      	str	r4, [r7, #16]
 800b4de:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 800b4e0:	6939      	ldr	r1, [r7, #16]
 800b4e2:	6978      	ldr	r0, [r7, #20]
 800b4e4:	f7ff f891 	bl	800a60a <_ZSt8_DestroyIPfEvT_S1_>
    }
 800b4e8:	bf00      	nop
      }
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f7fe fb26 	bl	8009b3e <_ZNSt12_Vector_baseIfSaIfEED1Ev>
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	3718      	adds	r7, #24
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	bdb0      	pop	{r4, r5, r7, pc}

0800b4fc <_GLOBAL__sub_I_adcBuffer>:
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	f7ff ffca 	bl	800b498 <_Z41__static_initialization_and_destruction_0v>
 800b504:	bd80      	pop	{r7, pc}

0800b506 <_GLOBAL__sub_D_adcBuffer>:
 800b506:	b580      	push	{r7, lr}
 800b508:	af00      	add	r7, sp, #0
 800b50a:	f7ff ffcf 	bl	800b4ac <_Z41__static_initialization_and_destruction_1v>
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <_ZN18SystemStateHandlerC1Ev>:
#include <iostream>

extern SystemState CurrentState;
extern uint32_t stateTimestamp;

SystemStateHandler::SystemStateHandler() {
 800b510:	b480      	push	{r7}
 800b512:	b083      	sub	sp, #12
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	4a04      	ldr	r2, [pc, #16]	@ (800b52c <_ZN18SystemStateHandlerC1Ev+0x1c>)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
}
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	4618      	mov	r0, r3
 800b522:	370c      	adds	r7, #12
 800b524:	46bd      	mov	sp, r7
 800b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52a:	4770      	bx	lr
 800b52c:	08016d94 	.word	0x08016d94

0800b530 <_ZN18SystemStateHandlerD1Ev>:

SystemStateHandler::~SystemStateHandler() {
 800b530:	b480      	push	{r7}
 800b532:	b083      	sub	sp, #12
 800b534:	af00      	add	r7, sp, #0
 800b536:	6078      	str	r0, [r7, #4]
 800b538:	4a04      	ldr	r2, [pc, #16]	@ (800b54c <_ZN18SystemStateHandlerD1Ev+0x1c>)
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	4618      	mov	r0, r3
 800b542:	370c      	adds	r7, #12
 800b544:	46bd      	mov	sp, r7
 800b546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54a:	4770      	bx	lr
 800b54c:	08016d94 	.word	0x08016d94

0800b550 <_ZN18SystemStateHandlerD0Ev>:
SystemStateHandler::~SystemStateHandler() {
 800b550:	b580      	push	{r7, lr}
 800b552:	b082      	sub	sp, #8
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
}
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f7ff ffe9 	bl	800b530 <_ZN18SystemStateHandlerD1Ev>
 800b55e:	2104      	movs	r1, #4
 800b560:	6878      	ldr	r0, [r7, #4]
 800b562:	f006 fb13 	bl	8011b8c <_ZdlPvj>
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	4618      	mov	r0, r3
 800b56a:	3708      	adds	r7, #8
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>:

void SystemStateHandler::vSetGreenLED(bool on) {
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	460b      	mov	r3, r1
 800b57a:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800b57c:	78fb      	ldrb	r3, [r7, #3]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d001      	beq.n	800b586 <_ZN18SystemStateHandler12vSetGreenLEDEb+0x16>
 800b582:	2301      	movs	r3, #1
 800b584:	e000      	b.n	800b588 <_ZN18SystemStateHandler12vSetGreenLEDEb+0x18>
 800b586:	2300      	movs	r3, #0
 800b588:	461a      	mov	r2, r3
 800b58a:	2101      	movs	r1, #1
 800b58c:	4803      	ldr	r0, [pc, #12]	@ (800b59c <_ZN18SystemStateHandler12vSetGreenLEDEb+0x2c>)
 800b58e:	f003 fdb1 	bl	800f0f4 <HAL_GPIO_WritePin>

	//std::cout<<"Green LED is"<<(on ? "on (Idle)" : "off")<<"\n";
}
 800b592:	bf00      	nop
 800b594:	3708      	adds	r7, #8
 800b596:	46bd      	mov	sp, r7
 800b598:	bd80      	pop	{r7, pc}
 800b59a:	bf00      	nop
 800b59c:	40020400 	.word	0x40020400

0800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>:

void SystemStateHandler::vSetRedLED(bool on) {
 800b5a0:	b580      	push	{r7, lr}
 800b5a2:	b082      	sub	sp, #8
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin (GPIOB,  GPIO_PIN_14, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800b5ac:	78fb      	ldrb	r3, [r7, #3]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d001      	beq.n	800b5b6 <_ZN18SystemStateHandler10vSetRedLEDEb+0x16>
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	e000      	b.n	800b5b8 <_ZN18SystemStateHandler10vSetRedLEDEb+0x18>
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	461a      	mov	r2, r3
 800b5ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800b5be:	4803      	ldr	r0, [pc, #12]	@ (800b5cc <_ZN18SystemStateHandler10vSetRedLEDEb+0x2c>)
 800b5c0:	f003 fd98 	bl	800f0f4 <HAL_GPIO_WritePin>

	//std::cout<<"Red LED is"<<(on ? "on (Cleanup)" : "off")<<"\n";

}
 800b5c4:	bf00      	nop
 800b5c6:	3708      	adds	r7, #8
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	bd80      	pop	{r7, pc}
 800b5cc:	40020400 	.word	0x40020400

0800b5d0 <_ZN18SystemStateHandler11vSetBlueLEDEb>:
void SystemStateHandler::vSetBlueLED(bool on) {
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
 800b5d8:	460b      	mov	r3, r1
 800b5da:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin (GPIOB,  GPIO_PIN_7, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800b5dc:	78fb      	ldrb	r3, [r7, #3]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d001      	beq.n	800b5e6 <_ZN18SystemStateHandler11vSetBlueLEDEb+0x16>
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e000      	b.n	800b5e8 <_ZN18SystemStateHandler11vSetBlueLEDEb+0x18>
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	461a      	mov	r2, r3
 800b5ea:	2180      	movs	r1, #128	@ 0x80
 800b5ec:	4803      	ldr	r0, [pc, #12]	@ (800b5fc <_ZN18SystemStateHandler11vSetBlueLEDEb+0x2c>)
 800b5ee:	f003 fd81 	bl	800f0f4 <HAL_GPIO_WritePin>

	//std::cout<<"Blue LED is"<<(on ? "on (Result)" : "off")<<"\n";

}
 800b5f2:	bf00      	nop
 800b5f4:	3708      	adds	r7, #8
 800b5f6:	46bd      	mov	sp, r7
 800b5f8:	bd80      	pop	{r7, pc}
 800b5fa:	bf00      	nop
 800b5fc:	40020400 	.word	0x40020400

0800b600 <_ZN18SystemStateHandler9vBlinkingEv>:

void SystemStateHandler::vBlinking() {
 800b600:	b580      	push	{r7, lr}
 800b602:	b084      	sub	sp, #16
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]

    static uint32_t lastTime = 0;
    static uint8_t step = 0;
    static bool ledOn = false;

    uint32_t now = HAL_GetTick();
 800b608:	f001 fc52 	bl	800ceb0 <HAL_GetTick>
 800b60c:	60f8      	str	r0, [r7, #12]

    switch (CurrentState)
 800b60e:	4b41      	ldr	r3, [pc, #260]	@ (800b714 <_ZN18SystemStateHandler9vBlinkingEv+0x114>)
 800b610:	781b      	ldrb	r3, [r3, #0]
 800b612:	2b05      	cmp	r3, #5
 800b614:	d05c      	beq.n	800b6d0 <_ZN18SystemStateHandler9vBlinkingEv+0xd0>
 800b616:	2b05      	cmp	r3, #5
 800b618:	dc71      	bgt.n	800b6fe <_ZN18SystemStateHandler9vBlinkingEv+0xfe>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d002      	beq.n	800b624 <_ZN18SystemStateHandler9vBlinkingEv+0x24>
 800b61e:	2b02      	cmp	r3, #2
 800b620:	d03e      	beq.n	800b6a0 <_ZN18SystemStateHandler9vBlinkingEv+0xa0>
                lastTime = now;
            }
            break;

        default:
            break;
 800b622:	e06c      	b.n	800b6fe <_ZN18SystemStateHandler9vBlinkingEv+0xfe>
            if (now - lastTime >= 300)
 800b624:	4b3c      	ldr	r3, [pc, #240]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	68fa      	ldr	r2, [r7, #12]
 800b62a:	1ad3      	subs	r3, r2, r3
 800b62c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800b630:	d367      	bcc.n	800b702 <_ZN18SystemStateHandler9vBlinkingEv+0x102>
                vSetGreenLED(false);
 800b632:	2100      	movs	r1, #0
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f7ff ff9b 	bl	800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>
                vSetBlueLED(false);
 800b63a:	2100      	movs	r1, #0
 800b63c:	6878      	ldr	r0, [r7, #4]
 800b63e:	f7ff ffc7 	bl	800b5d0 <_ZN18SystemStateHandler11vSetBlueLEDEb>
                vSetRedLED(false);
 800b642:	2100      	movs	r1, #0
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f7ff ffab 	bl	800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>
                if (step == 0) vSetGreenLED(true);
 800b64a:	4b34      	ldr	r3, [pc, #208]	@ (800b71c <_ZN18SystemStateHandler9vBlinkingEv+0x11c>)
 800b64c:	781b      	ldrb	r3, [r3, #0]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d103      	bne.n	800b65a <_ZN18SystemStateHandler9vBlinkingEv+0x5a>
 800b652:	2101      	movs	r1, #1
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f7ff ff8b 	bl	800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>
                if (step == 1) vSetBlueLED(true);
 800b65a:	4b30      	ldr	r3, [pc, #192]	@ (800b71c <_ZN18SystemStateHandler9vBlinkingEv+0x11c>)
 800b65c:	781b      	ldrb	r3, [r3, #0]
 800b65e:	2b01      	cmp	r3, #1
 800b660:	d103      	bne.n	800b66a <_ZN18SystemStateHandler9vBlinkingEv+0x6a>
 800b662:	2101      	movs	r1, #1
 800b664:	6878      	ldr	r0, [r7, #4]
 800b666:	f7ff ffb3 	bl	800b5d0 <_ZN18SystemStateHandler11vSetBlueLEDEb>
                if (step == 2) vSetRedLED(true);
 800b66a:	4b2c      	ldr	r3, [pc, #176]	@ (800b71c <_ZN18SystemStateHandler9vBlinkingEv+0x11c>)
 800b66c:	781b      	ldrb	r3, [r3, #0]
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d103      	bne.n	800b67a <_ZN18SystemStateHandler9vBlinkingEv+0x7a>
 800b672:	2101      	movs	r1, #1
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f7ff ff93 	bl	800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>
                step = (step + 1) % 3;
 800b67a:	4b28      	ldr	r3, [pc, #160]	@ (800b71c <_ZN18SystemStateHandler9vBlinkingEv+0x11c>)
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	1c5a      	adds	r2, r3, #1
 800b680:	4b27      	ldr	r3, [pc, #156]	@ (800b720 <_ZN18SystemStateHandler9vBlinkingEv+0x120>)
 800b682:	fb83 3102 	smull	r3, r1, r3, r2
 800b686:	17d3      	asrs	r3, r2, #31
 800b688:	1ac9      	subs	r1, r1, r3
 800b68a:	460b      	mov	r3, r1
 800b68c:	005b      	lsls	r3, r3, #1
 800b68e:	440b      	add	r3, r1
 800b690:	1ad1      	subs	r1, r2, r3
 800b692:	b2ca      	uxtb	r2, r1
 800b694:	4b21      	ldr	r3, [pc, #132]	@ (800b71c <_ZN18SystemStateHandler9vBlinkingEv+0x11c>)
 800b696:	701a      	strb	r2, [r3, #0]
                lastTime = now;
 800b698:	4a1f      	ldr	r2, [pc, #124]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	6013      	str	r3, [r2, #0]
            break;
 800b69e:	e030      	b.n	800b702 <_ZN18SystemStateHandler9vBlinkingEv+0x102>
            if (now - lastTime >= 500)
 800b6a0:	4b1d      	ldr	r3, [pc, #116]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68fa      	ldr	r2, [r7, #12]
 800b6a6:	1ad3      	subs	r3, r2, r3
 800b6a8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b6ac:	d32b      	bcc.n	800b706 <_ZN18SystemStateHandler9vBlinkingEv+0x106>
                ledOn = !ledOn;
 800b6ae:	4b1d      	ldr	r3, [pc, #116]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	f083 0301 	eor.w	r3, r3, #1
 800b6b6:	b2da      	uxtb	r2, r3
 800b6b8:	4b1a      	ldr	r3, [pc, #104]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6ba:	701a      	strb	r2, [r3, #0]
                vSetGreenLED(ledOn);
 800b6bc:	4b19      	ldr	r3, [pc, #100]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6be:	781b      	ldrb	r3, [r3, #0]
 800b6c0:	4619      	mov	r1, r3
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f7ff ff54 	bl	800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>
                lastTime = now;
 800b6c8:	4a13      	ldr	r2, [pc, #76]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	6013      	str	r3, [r2, #0]
            break;
 800b6ce:	e01a      	b.n	800b706 <_ZN18SystemStateHandler9vBlinkingEv+0x106>
            if (now - lastTime >= 200)
 800b6d0:	4b11      	ldr	r3, [pc, #68]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	68fa      	ldr	r2, [r7, #12]
 800b6d6:	1ad3      	subs	r3, r2, r3
 800b6d8:	2bc7      	cmp	r3, #199	@ 0xc7
 800b6da:	d916      	bls.n	800b70a <_ZN18SystemStateHandler9vBlinkingEv+0x10a>
                ledOn = !ledOn;
 800b6dc:	4b11      	ldr	r3, [pc, #68]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6de:	781b      	ldrb	r3, [r3, #0]
 800b6e0:	f083 0301 	eor.w	r3, r3, #1
 800b6e4:	b2da      	uxtb	r2, r3
 800b6e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6e8:	701a      	strb	r2, [r3, #0]
                vSetRedLED(ledOn);
 800b6ea:	4b0e      	ldr	r3, [pc, #56]	@ (800b724 <_ZN18SystemStateHandler9vBlinkingEv+0x124>)
 800b6ec:	781b      	ldrb	r3, [r3, #0]
 800b6ee:	4619      	mov	r1, r3
 800b6f0:	6878      	ldr	r0, [r7, #4]
 800b6f2:	f7ff ff55 	bl	800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>
                lastTime = now;
 800b6f6:	4a08      	ldr	r2, [pc, #32]	@ (800b718 <_ZN18SystemStateHandler9vBlinkingEv+0x118>)
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	6013      	str	r3, [r2, #0]
            break;
 800b6fc:	e005      	b.n	800b70a <_ZN18SystemStateHandler9vBlinkingEv+0x10a>
            break;
 800b6fe:	bf00      	nop
 800b700:	e004      	b.n	800b70c <_ZN18SystemStateHandler9vBlinkingEv+0x10c>
            break;
 800b702:	bf00      	nop
 800b704:	e002      	b.n	800b70c <_ZN18SystemStateHandler9vBlinkingEv+0x10c>
            break;
 800b706:	bf00      	nop
 800b708:	e000      	b.n	800b70c <_ZN18SystemStateHandler9vBlinkingEv+0x10c>
            break;
 800b70a:	bf00      	nop
    }
}
 800b70c:	bf00      	nop
 800b70e:	3710      	adds	r7, #16
 800b710:	46bd      	mov	sp, r7
 800b712:	bd80      	pop	{r7, pc}
 800b714:	2000590c 	.word	0x2000590c
 800b718:	20005034 	.word	0x20005034
 800b71c:	20005038 	.word	0x20005038
 800b720:	55555556 	.word	0x55555556
 800b724:	20005039 	.word	0x20005039

0800b728 <_ZN18SystemStateHandler11vTransitionE11SystemState>:

void SystemStateHandler::vTransition(SystemState NewState) {
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	460b      	mov	r3, r1
 800b732:	70fb      	strb	r3, [r7, #3]

	if (CurrentState == NewState) {
 800b734:	4b20      	ldr	r3, [pc, #128]	@ (800b7b8 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x90>)
 800b736:	781b      	ldrb	r3, [r3, #0]
 800b738:	78fa      	ldrb	r2, [r7, #3]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d035      	beq.n	800b7aa <_ZN18SystemStateHandler11vTransitionE11SystemState+0x82>
	        return;
	}

	CurrentState = NewState;
 800b73e:	4a1e      	ldr	r2, [pc, #120]	@ (800b7b8 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x90>)
 800b740:	78fb      	ldrb	r3, [r7, #3]
 800b742:	7013      	strb	r3, [r2, #0]

	stateTimestamp = HAL_GetTick();
 800b744:	f001 fbb4 	bl	800ceb0 <HAL_GetTick>
 800b748:	4603      	mov	r3, r0
 800b74a:	4a1c      	ldr	r2, [pc, #112]	@ (800b7bc <_ZN18SystemStateHandler11vTransitionE11SystemState+0x94>)
 800b74c:	6013      	str	r3, [r2, #0]

	vSetGreenLED(false);
 800b74e:	2100      	movs	r1, #0
 800b750:	6878      	ldr	r0, [r7, #4]
 800b752:	f7ff ff0d 	bl	800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>
	vSetRedLED(false);
 800b756:	2100      	movs	r1, #0
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f7ff ff21 	bl	800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>
	vSetBlueLED(false);
 800b75e:	2100      	movs	r1, #0
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f7ff ff35 	bl	800b5d0 <_ZN18SystemStateHandler11vSetBlueLEDEb>

	switch(CurrentState) {
 800b766:	4b14      	ldr	r3, [pc, #80]	@ (800b7b8 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x90>)
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	2b05      	cmp	r3, #5
 800b76c:	d81f      	bhi.n	800b7ae <_ZN18SystemStateHandler11vTransitionE11SystemState+0x86>
 800b76e:	a201      	add	r2, pc, #4	@ (adr r2, 800b774 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x4c>)
 800b770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b774:	0800b7af 	.word	0x0800b7af
 800b778:	0800b78d 	.word	0x0800b78d
 800b77c:	0800b7af 	.word	0x0800b7af
 800b780:	0800b797 	.word	0x0800b797
 800b784:	0800b7a1 	.word	0x0800b7a1
 800b788:	0800b7af 	.word	0x0800b7af
		
		case STATE_STARTING:
			break;

		case STATE_IDLE:
			vSetGreenLED(true);
 800b78c:	2101      	movs	r1, #1
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7ff feee 	bl	800b570 <_ZN18SystemStateHandler12vSetGreenLEDEb>
			break;
 800b794:	e00c      	b.n	800b7b0 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x88>

		case STATE_RUNNING:
			break;

		case STATE_CLEANUP:
			vSetRedLED(true);
 800b796:	2101      	movs	r1, #1
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f7ff ff01 	bl	800b5a0 <_ZN18SystemStateHandler10vSetRedLEDEb>
			break;
 800b79e:	e007      	b.n	800b7b0 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x88>

		case STATE_RESULT:
			vSetBlueLED(true);
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f7ff ff14 	bl	800b5d0 <_ZN18SystemStateHandler11vSetBlueLEDEb>
			break;
 800b7a8:	e002      	b.n	800b7b0 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x88>
	        return;
 800b7aa:	bf00      	nop
 800b7ac:	e000      	b.n	800b7b0 <_ZN18SystemStateHandler11vTransitionE11SystemState+0x88>

		case STATE_ERROR:
			break;

		default:
			break;
 800b7ae:	bf00      	nop
		
	}

}
 800b7b0:	3708      	adds	r7, #8
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bd80      	pop	{r7, pc}
 800b7b6:	bf00      	nop
 800b7b8:	2000590c 	.word	0x2000590c
 800b7bc:	20005910 	.word	0x20005910

0800b7c0 <_LCD_SendInternal>:
#define LCD_I2C_TIMEOUT 200

#define COLUMNS 16
#define ROWS 2

HAL_StatusTypeDef _LCD_SendInternal(LCD_HandleTypeDef *dev, uint8_t data, uint8_t flags) {
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b088      	sub	sp, #32
 800b7c4:	af02      	add	r7, sp, #8
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	70fb      	strb	r3, [r7, #3]
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	70bb      	strb	r3, [r7, #2]
    HAL_StatusTypeDef res;
    for(int i=0;i<5;i++) {
 800b7d0:	2300      	movs	r3, #0
 800b7d2:	613b      	str	r3, [r7, #16]
 800b7d4:	e010      	b.n	800b7f8 <_LCD_SendInternal+0x38>
        res = HAL_I2C_IsDeviceReady(dev->i2c, dev->i2c_addr, 1, LCD_I2C_TIMEOUT);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6858      	ldr	r0, [r3, #4]
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	4619      	mov	r1, r3
 800b7e0:	23c8      	movs	r3, #200	@ 0xc8
 800b7e2:	2201      	movs	r2, #1
 800b7e4:	f003 fefa 	bl	800f5dc <HAL_I2C_IsDeviceReady>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	75fb      	strb	r3, [r7, #23]
        if(res == HAL_OK)
 800b7ec:	7dfb      	ldrb	r3, [r7, #23]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d006      	beq.n	800b800 <_LCD_SendInternal+0x40>
    for(int i=0;i<5;i++) {
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	3301      	adds	r3, #1
 800b7f6:	613b      	str	r3, [r7, #16]
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	2b04      	cmp	r3, #4
 800b7fc:	ddeb      	ble.n	800b7d6 <_LCD_SendInternal+0x16>
 800b7fe:	e000      	b.n	800b802 <_LCD_SendInternal+0x42>
            break;
 800b800:	bf00      	nop
    }
    if(res!=HAL_OK) {
 800b802:	7dfb      	ldrb	r3, [r7, #23]
 800b804:	2b00      	cmp	r3, #0
 800b806:	d001      	beq.n	800b80c <_LCD_SendInternal+0x4c>
    	return res;
 800b808:	7dfb      	ldrb	r3, [r7, #23]
 800b80a:	e046      	b.n	800b89a <_LCD_SendInternal+0xda>
    }


    uint8_t up = data & 0xF0;
 800b80c:	78fb      	ldrb	r3, [r7, #3]
 800b80e:	f023 030f 	bic.w	r3, r3, #15
 800b812:	73fb      	strb	r3, [r7, #15]
    uint8_t lo = (data << 4) & 0xF0;
 800b814:	78fb      	ldrb	r3, [r7, #3]
 800b816:	011b      	lsls	r3, r3, #4
 800b818:	73bb      	strb	r3, [r7, #14]
    uint8_t backlight = dev->backlight_enable?BACKLIGHT:0;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	7a1b      	ldrb	r3, [r3, #8]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d001      	beq.n	800b826 <_LCD_SendInternal+0x66>
 800b822:	2308      	movs	r3, #8
 800b824:	e000      	b.n	800b828 <_LCD_SendInternal+0x68>
 800b826:	2300      	movs	r3, #0
 800b828:	737b      	strb	r3, [r7, #13]

    uint8_t data_arr[4];
    data_arr[0] = up|flags|backlight|PIN_EN;
 800b82a:	7bfa      	ldrb	r2, [r7, #15]
 800b82c:	78bb      	ldrb	r3, [r7, #2]
 800b82e:	4313      	orrs	r3, r2
 800b830:	b2da      	uxtb	r2, r3
 800b832:	7b7b      	ldrb	r3, [r7, #13]
 800b834:	4313      	orrs	r3, r2
 800b836:	b2db      	uxtb	r3, r3
 800b838:	f043 0304 	orr.w	r3, r3, #4
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	723b      	strb	r3, [r7, #8]
    data_arr[1] = up|flags|backlight;
 800b840:	7bfa      	ldrb	r2, [r7, #15]
 800b842:	78bb      	ldrb	r3, [r7, #2]
 800b844:	4313      	orrs	r3, r2
 800b846:	b2da      	uxtb	r2, r3
 800b848:	7b7b      	ldrb	r3, [r7, #13]
 800b84a:	4313      	orrs	r3, r2
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	727b      	strb	r3, [r7, #9]
    data_arr[2] = lo|flags|backlight|PIN_EN;
 800b850:	7bba      	ldrb	r2, [r7, #14]
 800b852:	78bb      	ldrb	r3, [r7, #2]
 800b854:	4313      	orrs	r3, r2
 800b856:	b2da      	uxtb	r2, r3
 800b858:	7b7b      	ldrb	r3, [r7, #13]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	f043 0304 	orr.w	r3, r3, #4
 800b862:	b2db      	uxtb	r3, r3
 800b864:	72bb      	strb	r3, [r7, #10]
    data_arr[3] = lo|flags|backlight;
 800b866:	7bba      	ldrb	r2, [r7, #14]
 800b868:	78bb      	ldrb	r3, [r7, #2]
 800b86a:	4313      	orrs	r3, r2
 800b86c:	b2da      	uxtb	r2, r3
 800b86e:	7b7b      	ldrb	r3, [r7, #13]
 800b870:	4313      	orrs	r3, r2
 800b872:	b2db      	uxtb	r3, r3
 800b874:	72fb      	strb	r3, [r7, #11]

    //TODO send data_arr to the device
    res = HAL_I2C_Master_Transmit(dev->i2c, dev->i2c_addr, data_arr, sizeof(data_arr), LCD_I2C_TIMEOUT);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6858      	ldr	r0, [r3, #4]
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	781b      	ldrb	r3, [r3, #0]
 800b87e:	4619      	mov	r1, r3
 800b880:	f107 0208 	add.w	r2, r7, #8
 800b884:	23c8      	movs	r3, #200	@ 0xc8
 800b886:	9300      	str	r3, [sp, #0]
 800b888:	2304      	movs	r3, #4
 800b88a:	f003 fda9 	bl	800f3e0 <HAL_I2C_Master_Transmit>
 800b88e:	4603      	mov	r3, r0
 800b890:	75fb      	strb	r3, [r7, #23]

    HAL_Delay(LCD_DELAY_MS); //delay afterwards to not overwhelm display
 800b892:	2005      	movs	r0, #5
 800b894:	f001 fb18 	bl	800cec8 <HAL_Delay>
    return res;
 800b898:	7dfb      	ldrb	r3, [r7, #23]
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3718      	adds	r7, #24
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}

0800b8a2 <_LCD_SendCommand>:

HAL_StatusTypeDef _LCD_SendCommand(LCD_HandleTypeDef *dev, uint8_t cmd) {
 800b8a2:	b580      	push	{r7, lr}
 800b8a4:	b082      	sub	sp, #8
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	6078      	str	r0, [r7, #4]
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	70fb      	strb	r3, [r7, #3]
    return _LCD_SendInternal(dev, cmd, 0);
 800b8ae:	78fb      	ldrb	r3, [r7, #3]
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	4619      	mov	r1, r3
 800b8b4:	6878      	ldr	r0, [r7, #4]
 800b8b6:	f7ff ff83 	bl	800b7c0 <_LCD_SendInternal>
 800b8ba:	4603      	mov	r3, r0
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	3708      	adds	r7, #8
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	bd80      	pop	{r7, pc}

0800b8c4 <_LCD_SendData>:

HAL_StatusTypeDef _LCD_SendData(LCD_HandleTypeDef *dev, uint8_t data) {
 800b8c4:	b580      	push	{r7, lr}
 800b8c6:	b082      	sub	sp, #8
 800b8c8:	af00      	add	r7, sp, #0
 800b8ca:	6078      	str	r0, [r7, #4]
 800b8cc:	460b      	mov	r3, r1
 800b8ce:	70fb      	strb	r3, [r7, #3]
    return _LCD_SendInternal(dev, data, PIN_RS);
 800b8d0:	78fb      	ldrb	r3, [r7, #3]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	4619      	mov	r1, r3
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f7ff ff72 	bl	800b7c0 <_LCD_SendInternal>
 800b8dc:	4603      	mov	r3, r0
}
 800b8de:	4618      	mov	r0, r3
 800b8e0:	3708      	adds	r7, #8
 800b8e2:	46bd      	mov	sp, r7
 800b8e4:	bd80      	pop	{r7, pc}

0800b8e6 <LCD_Print>:

#define RETURN_IF_NOT_OK if(status!=HAL_OK)return status;

HAL_StatusTypeDef LCD_Print(LCD_HandleTypeDef *dev, const char *str) {
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b084      	sub	sp, #16
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	6078      	str	r0, [r7, #4]
 800b8ee:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
    while(*str) {
 800b8f0:	e00f      	b.n	800b912 <LCD_Print+0x2c>
    	status = _LCD_SendData(dev, (uint8_t)(*str));
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f7ff ffe3 	bl	800b8c4 <_LCD_SendData>
 800b8fe:	4603      	mov	r3, r0
 800b900:	73fb      	strb	r3, [r7, #15]
        RETURN_IF_NOT_OK;
 800b902:	7bfb      	ldrb	r3, [r7, #15]
 800b904:	2b00      	cmp	r3, #0
 800b906:	d001      	beq.n	800b90c <LCD_Print+0x26>
 800b908:	7bfb      	ldrb	r3, [r7, #15]
 800b90a:	e007      	b.n	800b91c <LCD_Print+0x36>
        str++;
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	3301      	adds	r3, #1
 800b910:	603b      	str	r3, [r7, #0]
    while(*str) {
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d1eb      	bne.n	800b8f2 <LCD_Print+0xc>
    }
    return HAL_OK;
 800b91a:	2300      	movs	r3, #0
}
 800b91c:	4618      	mov	r0, r3
 800b91e:	3710      	adds	r7, #16
 800b920:	46bd      	mov	sp, r7
 800b922:	bd80      	pop	{r7, pc}

0800b924 <LCD_Begin>:
    RETURN_IF_NOT_OK;
    status = LCD_Print(dev, " !!! ");
    return status;
}

HAL_StatusTypeDef LCD_Begin(LCD_HandleTypeDef *dev) {
 800b924:	b580      	push	{r7, lr}
 800b926:	b084      	sub	sp, #16
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
	dev->backlight_enable=true;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2201      	movs	r2, #1
 800b930:	721a      	strb	r2, [r3, #8]
	HAL_StatusTypeDef status;

    // 4-bit mode, 2 lines, 5x7 format
    status = _LCD_SendCommand(dev, 0b00110000);
 800b932:	2130      	movs	r1, #48	@ 0x30
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f7ff ffb4 	bl	800b8a2 <_LCD_SendCommand>
 800b93a:	4603      	mov	r3, r0
 800b93c:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 800b93e:	7bfb      	ldrb	r3, [r7, #15]
 800b940:	2b00      	cmp	r3, #0
 800b942:	d001      	beq.n	800b948 <LCD_Begin+0x24>
 800b944:	7bfb      	ldrb	r3, [r7, #15]
 800b946:	e01c      	b.n	800b982 <LCD_Begin+0x5e>

    // display & cursor home (keep this!)
    status = _LCD_SendCommand(dev, 0b00000010);
 800b948:	2102      	movs	r1, #2
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f7ff ffa9 	bl	800b8a2 <_LCD_SendCommand>
 800b950:	4603      	mov	r3, r0
 800b952:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 800b954:	7bfb      	ldrb	r3, [r7, #15]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d001      	beq.n	800b95e <LCD_Begin+0x3a>
 800b95a:	7bfb      	ldrb	r3, [r7, #15]
 800b95c:	e011      	b.n	800b982 <LCD_Begin+0x5e>

    // display on, right shift, underline off, blink off
    status = _LCD_SendCommand(dev, 0b00001100);
 800b95e:	210c      	movs	r1, #12
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f7ff ff9e 	bl	800b8a2 <_LCD_SendCommand>
 800b966:	4603      	mov	r3, r0
 800b968:	73fb      	strb	r3, [r7, #15]
    RETURN_IF_NOT_OK;
 800b96a:	7bfb      	ldrb	r3, [r7, #15]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d001      	beq.n	800b974 <LCD_Begin+0x50>
 800b970:	7bfb      	ldrb	r3, [r7, #15]
 800b972:	e006      	b.n	800b982 <LCD_Begin+0x5e>

    // clear display (optional here)
    status = _LCD_SendCommand(dev, 0b00000001);
 800b974:	2101      	movs	r1, #1
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f7ff ff93 	bl	800b8a2 <_LCD_SendCommand>
 800b97c:	4603      	mov	r3, r0
 800b97e:	73fb      	strb	r3, [r7, #15]
    return status;
 800b980:	7bfb      	ldrb	r3, [r7, #15]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}

0800b98a <LCD_SetCursor>:


HAL_StatusTypeDef LCD_SetCursor(LCD_HandleTypeDef *dev, uint8_t row, uint8_t col) {
 800b98a:	b580      	push	{r7, lr}
 800b98c:	b084      	sub	sp, #16
 800b98e:	af00      	add	r7, sp, #0
 800b990:	6078      	str	r0, [r7, #4]
 800b992:	460b      	mov	r3, r1
 800b994:	70fb      	strb	r3, [r7, #3]
 800b996:	4613      	mov	r3, r2
 800b998:	70bb      	strb	r3, [r7, #2]
	if(row<0 || row>=ROWS || col<0 || col>=COLUMNS) {
 800b99a:	78fb      	ldrb	r3, [r7, #3]
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d802      	bhi.n	800b9a6 <LCD_SetCursor+0x1c>
 800b9a0:	78bb      	ldrb	r3, [r7, #2]
 800b9a2:	2b0f      	cmp	r3, #15
 800b9a4:	d901      	bls.n	800b9aa <LCD_SetCursor+0x20>
		return HAL_ERROR;
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	e010      	b.n	800b9cc <LCD_SetCursor+0x42>
	}
	uint8_t cmd = row==0?0b10000000:0b11000000;
 800b9aa:	78fb      	ldrb	r3, [r7, #3]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <LCD_SetCursor+0x2a>
 800b9b0:	2380      	movs	r3, #128	@ 0x80
 800b9b2:	e000      	b.n	800b9b6 <LCD_SetCursor+0x2c>
 800b9b4:	23c0      	movs	r3, #192	@ 0xc0
 800b9b6:	73fb      	strb	r3, [r7, #15]
	cmd+=col;
 800b9b8:	7bfa      	ldrb	r2, [r7, #15]
 800b9ba:	78bb      	ldrb	r3, [r7, #2]
 800b9bc:	4413      	add	r3, r2
 800b9be:	73fb      	strb	r3, [r7, #15]
	return _LCD_SendCommand(dev, cmd);
 800b9c0:	7bfb      	ldrb	r3, [r7, #15]
 800b9c2:	4619      	mov	r1, r3
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f7ff ff6c 	bl	800b8a2 <_LCD_SendCommand>
 800b9ca:	4603      	mov	r3, r0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3710      	adds	r7, #16
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <LCD_Printf>:

HAL_StatusTypeDef LCD_Printf(LCD_HandleTypeDef *dev, const char *format, ...) {
 800b9d4:	b40e      	push	{r1, r2, r3}
 800b9d6:	b580      	push	{r7, lr}
 800b9d8:	b089      	sub	sp, #36	@ 0x24
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	6078      	str	r0, [r7, #4]
	char lcd_buffer[COLUMNS + 1];
	va_list args;
	va_start(args, format);
 800b9de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800b9e2:	60bb      	str	r3, [r7, #8]
	vsnprintf(lcd_buffer, COLUMNS + 1, format, args);
 800b9e4:	f107 000c 	add.w	r0, r7, #12
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b9ec:	2111      	movs	r1, #17
 800b9ee:	f008 fad1 	bl	8013f94 <vsniprintf>
	va_end(args);
	return LCD_Print(dev, lcd_buffer);
 800b9f2:	f107 030c 	add.w	r3, r7, #12
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	f7ff ff74 	bl	800b8e6 <LCD_Print>
 800b9fe:	4603      	mov	r3, r0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3724      	adds	r7, #36	@ 0x24
 800ba04:	46bd      	mov	sp, r7
 800ba06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ba0a:	b003      	add	sp, #12
 800ba0c:	4770      	bx	lr

0800ba0e <LCD_Clear>:

HAL_StatusTypeDef LCD_Clear(LCD_HandleTypeDef *dev) {
 800ba0e:	b580      	push	{r7, lr}
 800ba10:	b082      	sub	sp, #8
 800ba12:	af00      	add	r7, sp, #0
 800ba14:	6078      	str	r0, [r7, #4]
	return _LCD_SendCommand(dev, 0b00000001);
 800ba16:	2101      	movs	r1, #1
 800ba18:	6878      	ldr	r0, [r7, #4]
 800ba1a:	f7ff ff42 	bl	800b8a2 <_LCD_SendCommand>
 800ba1e:	4603      	mov	r3, r0
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	3708      	adds	r7, #8
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <LCD_SetBacklight>:

HAL_StatusTypeDef LCD_SetBacklight(LCD_HandleTypeDef *dev, bool backlight_on) {
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b082      	sub	sp, #8
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
 800ba30:	460b      	mov	r3, r1
 800ba32:	70fb      	strb	r3, [r7, #3]
	dev->backlight_enable=backlight_on;
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	78fa      	ldrb	r2, [r7, #3]
 800ba38:	721a      	strb	r2, [r3, #8]
	return _LCD_SendCommand(dev, 0);
 800ba3a:	2100      	movs	r1, #0
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f7ff ff30 	bl	800b8a2 <_LCD_SendCommand>
 800ba42:	4603      	mov	r3, r0
}
 800ba44:	4618      	mov	r0, r3
 800ba46:	3708      	adds	r7, #8
 800ba48:	46bd      	mov	sp, r7
 800ba4a:	bd80      	pop	{r7, pc}

0800ba4c <_ZN16SystemStartEventC1Ev>:
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b082      	sub	sp, #8
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	4618      	mov	r0, r3
 800ba58:	f7fd f9e6 	bl	8008e28 <_ZN5EventC1Ev>
 800ba5c:	4a03      	ldr	r2, [pc, #12]	@ (800ba6c <_ZN16SystemStartEventC1Ev+0x20>)
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	601a      	str	r2, [r3, #0]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	4618      	mov	r0, r3
 800ba66:	3708      	adds	r7, #8
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}
 800ba6c:	08016d58 	.word	0x08016d58

0800ba70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800ba70:	b590      	push	{r4, r7, lr}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800ba76:	f001 f9b5 	bl	800cde4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800ba7a:	f000 f879 	bl	800bb70 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800ba7e:	f000 faeb 	bl	800c058 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800ba82:	f000 fac9 	bl	800c018 <_ZL11MX_DMA_Initv>
  MX_ETH_Init();
 800ba86:	f000 f96b 	bl	800bd60 <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 800ba8a:	f000 fa65 	bl	800bf58 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 800ba8e:	f000 fa91 	bl	800bfb4 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 800ba92:	f000 f8e1 	bl	800bc58 <_ZL12MX_ADC1_Initv>
  MX_I2C2_Init();
 800ba96:	f000 f9b5 	bl	800be04 <_ZL12MX_I2C2_Initv>
  MX_TIM2_Init();
 800ba9a:	f000 fa03 	bl	800bea4 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */

  sysHandler = new SystemStateHandler();
 800ba9e:	2004      	movs	r0, #4
 800baa0:	f006 f876 	bl	8011b90 <_Znwj>
 800baa4:	4603      	mov	r3, r0
 800baa6:	461c      	mov	r4, r3
 800baa8:	4620      	mov	r0, r4
 800baaa:	f7ff fd31 	bl	800b510 <_ZN18SystemStateHandlerC1Ev>
 800baae:	4b2c      	ldr	r3, [pc, #176]	@ (800bb60 <main+0xf0>)
 800bab0:	601c      	str	r4, [r3, #0]
  lcd.i2c = &hi2c2;
 800bab2:	4b2c      	ldr	r3, [pc, #176]	@ (800bb64 <main+0xf4>)
 800bab4:	4a2c      	ldr	r2, [pc, #176]	@ (800bb68 <main+0xf8>)
 800bab6:	605a      	str	r2, [r3, #4]
  lcd.i2c_addr = LCD_DEFAULT_ADDR;
 800bab8:	4b2a      	ldr	r3, [pc, #168]	@ (800bb64 <main+0xf4>)
 800baba:	227e      	movs	r2, #126	@ 0x7e
 800babc:	701a      	strb	r2, [r3, #0]
  LCD_Begin(&lcd);
 800babe:	4829      	ldr	r0, [pc, #164]	@ (800bb64 <main+0xf4>)
 800bac0:	f7ff ff30 	bl	800b924 <LCD_Begin>
  LCD_Clear(&lcd);
 800bac4:	4827      	ldr	r0, [pc, #156]	@ (800bb64 <main+0xf4>)
 800bac6:	f7ff ffa2 	bl	800ba0e <LCD_Clear>
  LCD_SetBacklight(&lcd, true);
 800baca:	2101      	movs	r1, #1
 800bacc:	4825      	ldr	r0, [pc, #148]	@ (800bb64 <main+0xf4>)
 800bace:	f7ff ffab 	bl	800ba28 <LCD_SetBacklight>
  event_queue.push(new SystemStartEvent());
 800bad2:	2004      	movs	r0, #4
 800bad4:	f006 f85c 	bl	8011b90 <_Znwj>
 800bad8:	4603      	mov	r3, r0
 800bada:	461c      	mov	r4, r3
 800badc:	2300      	movs	r3, #0
 800bade:	6023      	str	r3, [r4, #0]
 800bae0:	4620      	mov	r0, r4
 800bae2:	f7ff ffb3 	bl	800ba4c <_ZN16SystemStartEventC1Ev>
 800bae6:	607c      	str	r4, [r7, #4]
 800bae8:	1d3b      	adds	r3, r7, #4
 800baea:	4619      	mov	r1, r3
 800baec:	481f      	ldr	r0, [pc, #124]	@ (800bb6c <main+0xfc>)
 800baee:	f7fe f912 	bl	8009d16 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushEOS1_>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  sysHandler->vBlinking();
 800baf2:	4b1b      	ldr	r3, [pc, #108]	@ (800bb60 <main+0xf0>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f7ff fd82 	bl	800b600 <_ZN18SystemStateHandler9vBlinkingEv>

	  Event* currentEvent = nullptr;
 800bafc:	2300      	movs	r3, #0
 800bafe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800bb00:	b672      	cpsid	i
}
 800bb02:	bf00      	nop

	  // disable and enable irq to prevent interrupts during queue manipulation
	  __disable_irq();
	  bool isEmpty = event_queue.empty();
 800bb04:	4819      	ldr	r0, [pc, #100]	@ (800bb6c <main+0xfc>)
 800bb06:	f7fe f8e0 	bl	8009cca <_ZNKSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5emptyEv>
 800bb0a:	4603      	mov	r3, r0
 800bb0c:	72fb      	strb	r3, [r7, #11]
  __ASM volatile ("cpsie i" : : : "memory");
 800bb0e:	b662      	cpsie	i
}
 800bb10:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800bb12:	b672      	cpsid	i
}
 800bb14:	bf00      	nop
	  __enable_irq();

	  //Queue geordnet abarbeiten
	  __disable_irq();
	  if (!isEmpty) {
 800bb16:	7afb      	ldrb	r3, [r7, #11]
 800bb18:	f083 0301 	eor.w	r3, r3, #1
 800bb1c:	b2db      	uxtb	r3, r3
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d008      	beq.n	800bb34 <main+0xc4>
		  currentEvent = event_queue.front();
 800bb22:	4812      	ldr	r0, [pc, #72]	@ (800bb6c <main+0xfc>)
 800bb24:	f7fe f8de 	bl	8009ce4 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE5frontEv>
 800bb28:	4603      	mov	r3, r0
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	60fb      	str	r3, [r7, #12]
		  event_queue.pop();
 800bb2e:	480f      	ldr	r0, [pc, #60]	@ (800bb6c <main+0xfc>)
 800bb30:	f7fe f8e5 	bl	8009cfe <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE3popEv>
  __ASM volatile ("cpsie i" : : : "memory");
 800bb34:	b662      	cpsie	i
}
 800bb36:	bf00      	nop
	  }
	  __enable_irq();

	  if (currentEvent != nullptr) {
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d00c      	beq.n	800bb58 <main+0xe8>
		  currentEvent->vHandleEvent();
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	68f8      	ldr	r0, [r7, #12]
 800bb46:	4798      	blx	r3
		  delete currentEvent;
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d004      	beq.n	800bb58 <main+0xe8>
 800bb4e:	681a      	ldr	r2, [r3, #0]
 800bb50:	3208      	adds	r2, #8
 800bb52:	6812      	ldr	r2, [r2, #0]
 800bb54:	4618      	mov	r0, r3
 800bb56:	4790      	blx	r2
	  }

	  HAL_Delay(1);
 800bb58:	2001      	movs	r0, #1
 800bb5a:	f001 f9b5 	bl	800cec8 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 800bb5e:	e7c8      	b.n	800baf2 <main+0x82>
 800bb60:	200058e0 	.word	0x200058e0
 800bb64:	200058d4 	.word	0x200058d4
 800bb68:	2000530c 	.word	0x2000530c
 800bb6c:	200058e4 	.word	0x200058e4

0800bb70 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b094      	sub	sp, #80	@ 0x50
 800bb74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800bb76:	f107 0320 	add.w	r3, r7, #32
 800bb7a:	2230      	movs	r2, #48	@ 0x30
 800bb7c:	2100      	movs	r1, #0
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f008 fc88 	bl	8014494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800bb84:	f107 030c 	add.w	r3, r7, #12
 800bb88:	2200      	movs	r2, #0
 800bb8a:	601a      	str	r2, [r3, #0]
 800bb8c:	605a      	str	r2, [r3, #4]
 800bb8e:	609a      	str	r2, [r3, #8]
 800bb90:	60da      	str	r2, [r3, #12]
 800bb92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800bb94:	2300      	movs	r3, #0
 800bb96:	60bb      	str	r3, [r7, #8]
 800bb98:	4b2d      	ldr	r3, [pc, #180]	@ (800bc50 <_Z18SystemClock_Configv+0xe0>)
 800bb9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bb9c:	4a2c      	ldr	r2, [pc, #176]	@ (800bc50 <_Z18SystemClock_Configv+0xe0>)
 800bb9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bba2:	6413      	str	r3, [r2, #64]	@ 0x40
 800bba4:	4b2a      	ldr	r3, [pc, #168]	@ (800bc50 <_Z18SystemClock_Configv+0xe0>)
 800bba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800bba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bbac:	60bb      	str	r3, [r7, #8]
 800bbae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	607b      	str	r3, [r7, #4]
 800bbb4:	4b27      	ldr	r3, [pc, #156]	@ (800bc54 <_Z18SystemClock_Configv+0xe4>)
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	4a26      	ldr	r2, [pc, #152]	@ (800bc54 <_Z18SystemClock_Configv+0xe4>)
 800bbba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800bbbe:	6013      	str	r3, [r2, #0]
 800bbc0:	4b24      	ldr	r3, [pc, #144]	@ (800bc54 <_Z18SystemClock_Configv+0xe4>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800bbc8:	607b      	str	r3, [r7, #4]
 800bbca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800bbcc:	2301      	movs	r3, #1
 800bbce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 800bbd0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800bbd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800bbd6:	2302      	movs	r3, #2
 800bbd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800bbda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800bbde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800bbe0:	2304      	movs	r3, #4
 800bbe2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800bbe4:	23a8      	movs	r3, #168	@ 0xa8
 800bbe6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800bbe8:	2302      	movs	r3, #2
 800bbea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800bbec:	2307      	movs	r3, #7
 800bbee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800bbf0:	f107 0320 	add.w	r3, r7, #32
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f004 fa05 	bl	8010004 <HAL_RCC_OscConfig>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	bf14      	ite	ne
 800bc00:	2301      	movne	r3, #1
 800bc02:	2300      	moveq	r3, #0
 800bc04:	b2db      	uxtb	r3, r3
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d001      	beq.n	800bc0e <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 800bc0a:	f000 fb6b 	bl	800c2e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800bc0e:	230f      	movs	r3, #15
 800bc10:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800bc12:	2302      	movs	r3, #2
 800bc14:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800bc16:	2300      	movs	r3, #0
 800bc18:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800bc1a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800bc1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800bc20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc24:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800bc26:	f107 030c 	add.w	r3, r7, #12
 800bc2a:	2105      	movs	r1, #5
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f004 fc61 	bl	80104f4 <HAL_RCC_ClockConfig>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	bf14      	ite	ne
 800bc38:	2301      	movne	r3, #1
 800bc3a:	2300      	moveq	r3, #0
 800bc3c:	b2db      	uxtb	r3, r3
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d001      	beq.n	800bc46 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 800bc42:	f000 fb4f 	bl	800c2e4 <Error_Handler>
  }
}
 800bc46:	bf00      	nop
 800bc48:	3750      	adds	r7, #80	@ 0x50
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop
 800bc50:	40023800 	.word	0x40023800
 800bc54:	40007000 	.word	0x40007000

0800bc58 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b08a      	sub	sp, #40	@ 0x28
 800bc5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800bc5e:	f107 0310 	add.w	r3, r7, #16
 800bc62:	2200      	movs	r2, #0
 800bc64:	601a      	str	r2, [r3, #0]
 800bc66:	605a      	str	r2, [r3, #4]
 800bc68:	609a      	str	r2, [r3, #8]
 800bc6a:	60da      	str	r2, [r3, #12]
 800bc6c:	611a      	str	r2, [r3, #16]
 800bc6e:	615a      	str	r2, [r3, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 800bc70:	463b      	mov	r3, r7
 800bc72:	2200      	movs	r2, #0
 800bc74:	601a      	str	r2, [r3, #0]
 800bc76:	605a      	str	r2, [r3, #4]
 800bc78:	609a      	str	r2, [r3, #8]
 800bc7a:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800bc7c:	4b35      	ldr	r3, [pc, #212]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc7e:	4a36      	ldr	r2, [pc, #216]	@ (800bd58 <_ZL12MX_ADC1_Initv+0x100>)
 800bc80:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800bc82:	4b34      	ldr	r3, [pc, #208]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc84:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bc88:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800bc8a:	4b32      	ldr	r3, [pc, #200]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800bc90:	4b30      	ldr	r3, [pc, #192]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc92:	2200      	movs	r2, #0
 800bc94:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800bc96:	4b2f      	ldr	r3, [pc, #188]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc98:	2200      	movs	r2, #0
 800bc9a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800bc9c:	4b2d      	ldr	r3, [pc, #180]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800bca4:	4b2b      	ldr	r3, [pc, #172]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bca6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bcaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_TRGO;
 800bcac:	4b29      	ldr	r3, [pc, #164]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcae:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800bcb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800bcb4:	4b27      	ldr	r3, [pc, #156]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800bcba:	4b26      	ldr	r3, [pc, #152]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcbc:	2201      	movs	r2, #1
 800bcbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800bcc0:	4b24      	ldr	r3, [pc, #144]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800bcc8:	4b22      	ldr	r3, [pc, #136]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcca:	2201      	movs	r2, #1
 800bccc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800bcce:	4821      	ldr	r0, [pc, #132]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bcd0:	f001 f91e 	bl	800cf10 <HAL_ADC_Init>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	bf14      	ite	ne
 800bcda:	2301      	movne	r3, #1
 800bcdc:	2300      	moveq	r3, #0
 800bcde:	b2db      	uxtb	r3, r3
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <_ZL12MX_ADC1_Initv+0x90>
  {
    Error_Handler();
 800bce4:	f000 fafe 	bl	800c2e4 <Error_Handler>
  }

  /** Configure the analog watchdog
  */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 800bce8:	4b1c      	ldr	r3, [pc, #112]	@ (800bd5c <_ZL12MX_ADC1_Initv+0x104>)
 800bcea:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 3890;
 800bcec:	f640 7332 	movw	r3, #3890	@ 0xf32
 800bcf0:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.LowThreshold = 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	61bb      	str	r3, [r7, #24]
  AnalogWDGConfig.Channel = ADC_CHANNEL_3;
 800bcf6:	2303      	movs	r3, #3
 800bcf8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.ITMode = ENABLE;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 800bd00:	f107 0310 	add.w	r3, r7, #16
 800bd04:	4619      	mov	r1, r3
 800bd06:	4813      	ldr	r0, [pc, #76]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bd08:	f001 fe1e 	bl	800d948 <HAL_ADC_AnalogWDGConfig>
 800bd0c:	4603      	mov	r3, r0
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	bf14      	ite	ne
 800bd12:	2301      	movne	r3, #1
 800bd14:	2300      	moveq	r3, #0
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d001      	beq.n	800bd20 <_ZL12MX_ADC1_Initv+0xc8>
  {
    Error_Handler();
 800bd1c:	f000 fae2 	bl	800c2e4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800bd20:	2303      	movs	r3, #3
 800bd22:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800bd24:	2301      	movs	r3, #1
 800bd26:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800bd28:	2300      	movs	r3, #0
 800bd2a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800bd2c:	463b      	mov	r3, r7
 800bd2e:	4619      	mov	r1, r3
 800bd30:	4808      	ldr	r0, [pc, #32]	@ (800bd54 <_ZL12MX_ADC1_Initv+0xfc>)
 800bd32:	f001 fcd7 	bl	800d6e4 <HAL_ADC_ConfigChannel>
 800bd36:	4603      	mov	r3, r0
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	bf14      	ite	ne
 800bd3c:	2301      	movne	r3, #1
 800bd3e:	2300      	moveq	r3, #0
 800bd40:	b2db      	uxtb	r3, r3
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d001      	beq.n	800bd4a <_ZL12MX_ADC1_Initv+0xf2>
  {
    Error_Handler();
 800bd46:	f000 facd 	bl	800c2e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800bd4a:	bf00      	nop
 800bd4c:	3728      	adds	r7, #40	@ 0x28
 800bd4e:	46bd      	mov	sp, r7
 800bd50:	bd80      	pop	{r7, pc}
 800bd52:	bf00      	nop
 800bd54:	200051b4 	.word	0x200051b4
 800bd58:	40012000 	.word	0x40012000
 800bd5c:	00800200 	.word	0x00800200

0800bd60 <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800bd64:	4b21      	ldr	r3, [pc, #132]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bd66:	4a22      	ldr	r2, [pc, #136]	@ (800bdf0 <_ZL11MX_ETH_Initv+0x90>)
 800bd68:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800bd6a:	4b22      	ldr	r3, [pc, #136]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800bd70:	4b20      	ldr	r3, [pc, #128]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd72:	2280      	movs	r2, #128	@ 0x80
 800bd74:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800bd76:	4b1f      	ldr	r3, [pc, #124]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd78:	22e1      	movs	r2, #225	@ 0xe1
 800bd7a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800bd7c:	4b1d      	ldr	r3, [pc, #116]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800bd82:	4b1c      	ldr	r3, [pc, #112]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd84:	2200      	movs	r2, #0
 800bd86:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 800bd88:	4b1a      	ldr	r3, [pc, #104]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd8a:	2200      	movs	r2, #0
 800bd8c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800bd8e:	4b17      	ldr	r3, [pc, #92]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bd90:	4a18      	ldr	r2, [pc, #96]	@ (800bdf4 <_ZL11MX_ETH_Initv+0x94>)
 800bd92:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800bd94:	4b15      	ldr	r3, [pc, #84]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bd96:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800bd9a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800bd9c:	4b13      	ldr	r3, [pc, #76]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bd9e:	4a16      	ldr	r2, [pc, #88]	@ (800bdf8 <_ZL11MX_ETH_Initv+0x98>)
 800bda0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800bda2:	4b12      	ldr	r3, [pc, #72]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bda4:	4a15      	ldr	r2, [pc, #84]	@ (800bdfc <_ZL11MX_ETH_Initv+0x9c>)
 800bda6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 800bda8:	4b10      	ldr	r3, [pc, #64]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bdaa:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800bdae:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800bdb0:	480e      	ldr	r0, [pc, #56]	@ (800bdec <_ZL11MX_ETH_Initv+0x8c>)
 800bdb2:	f002 fca3 	bl	800e6fc <HAL_ETH_Init>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	bf14      	ite	ne
 800bdbc:	2301      	movne	r3, #1
 800bdbe:	2300      	moveq	r3, #0
 800bdc0:	b2db      	uxtb	r3, r3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d001      	beq.n	800bdca <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 800bdc6:	f000 fa8d 	bl	800c2e4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800bdca:	2238      	movs	r2, #56	@ 0x38
 800bdcc:	2100      	movs	r1, #0
 800bdce:	480c      	ldr	r0, [pc, #48]	@ (800be00 <_ZL11MX_ETH_Initv+0xa0>)
 800bdd0:	f008 fb60 	bl	8014494 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800bdd4:	4b0a      	ldr	r3, [pc, #40]	@ (800be00 <_ZL11MX_ETH_Initv+0xa0>)
 800bdd6:	2221      	movs	r2, #33	@ 0x21
 800bdd8:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800bdda:	4b09      	ldr	r3, [pc, #36]	@ (800be00 <_ZL11MX_ETH_Initv+0xa0>)
 800bddc:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800bde0:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800bde2:	4b07      	ldr	r3, [pc, #28]	@ (800be00 <_ZL11MX_ETH_Initv+0xa0>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800bde8:	bf00      	nop
 800bdea:	bd80      	pop	{r7, pc}
 800bdec:	2000525c 	.word	0x2000525c
 800bdf0:	40028000 	.word	0x40028000
 800bdf4:	20005914 	.word	0x20005914
 800bdf8:	20005114 	.word	0x20005114
 800bdfc:	20005074 	.word	0x20005074
 800be00:	2000503c 	.word	0x2000503c

0800be04 <_ZL12MX_I2C2_Initv>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800be04:	b580      	push	{r7, lr}
 800be06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800be08:	4b23      	ldr	r3, [pc, #140]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be0a:	4a24      	ldr	r2, [pc, #144]	@ (800be9c <_ZL12MX_I2C2_Initv+0x98>)
 800be0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800be0e:	4b22      	ldr	r3, [pc, #136]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be10:	4a23      	ldr	r2, [pc, #140]	@ (800bea0 <_ZL12MX_I2C2_Initv+0x9c>)
 800be12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800be14:	4b20      	ldr	r3, [pc, #128]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be16:	2200      	movs	r2, #0
 800be18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800be1a:	4b1f      	ldr	r3, [pc, #124]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be1c:	2200      	movs	r2, #0
 800be1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800be20:	4b1d      	ldr	r3, [pc, #116]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800be26:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800be28:	4b1b      	ldr	r3, [pc, #108]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800be2e:	4b1a      	ldr	r3, [pc, #104]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be30:	2200      	movs	r2, #0
 800be32:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800be34:	4b18      	ldr	r3, [pc, #96]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be36:	2200      	movs	r2, #0
 800be38:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800be3a:	4b17      	ldr	r3, [pc, #92]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be3c:	2200      	movs	r2, #0
 800be3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800be40:	4815      	ldr	r0, [pc, #84]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be42:	f003 f989 	bl	800f158 <HAL_I2C_Init>
 800be46:	4603      	mov	r3, r0
 800be48:	2b00      	cmp	r3, #0
 800be4a:	bf14      	ite	ne
 800be4c:	2301      	movne	r3, #1
 800be4e:	2300      	moveq	r3, #0
 800be50:	b2db      	uxtb	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	d001      	beq.n	800be5a <_ZL12MX_I2C2_Initv+0x56>
  {
    Error_Handler();
 800be56:	f000 fa45 	bl	800c2e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800be5a:	2100      	movs	r1, #0
 800be5c:	480e      	ldr	r0, [pc, #56]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be5e:	f003 ff46 	bl	800fcee <HAL_I2CEx_ConfigAnalogFilter>
 800be62:	4603      	mov	r3, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	bf14      	ite	ne
 800be68:	2301      	movne	r3, #1
 800be6a:	2300      	moveq	r3, #0
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d001      	beq.n	800be76 <_ZL12MX_I2C2_Initv+0x72>
  {
    Error_Handler();
 800be72:	f000 fa37 	bl	800c2e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800be76:	2100      	movs	r1, #0
 800be78:	4807      	ldr	r0, [pc, #28]	@ (800be98 <_ZL12MX_I2C2_Initv+0x94>)
 800be7a:	f003 ff74 	bl	800fd66 <HAL_I2CEx_ConfigDigitalFilter>
 800be7e:	4603      	mov	r3, r0
 800be80:	2b00      	cmp	r3, #0
 800be82:	bf14      	ite	ne
 800be84:	2301      	movne	r3, #1
 800be86:	2300      	moveq	r3, #0
 800be88:	b2db      	uxtb	r3, r3
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d001      	beq.n	800be92 <_ZL12MX_I2C2_Initv+0x8e>
  {
    Error_Handler();
 800be8e:	f000 fa29 	bl	800c2e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800be92:	bf00      	nop
 800be94:	bd80      	pop	{r7, pc}
 800be96:	bf00      	nop
 800be98:	2000530c 	.word	0x2000530c
 800be9c:	40005800 	.word	0x40005800
 800bea0:	000186a0 	.word	0x000186a0

0800bea4 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b086      	sub	sp, #24
 800bea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800beaa:	f107 0308 	add.w	r3, r7, #8
 800beae:	2200      	movs	r2, #0
 800beb0:	601a      	str	r2, [r3, #0]
 800beb2:	605a      	str	r2, [r3, #4]
 800beb4:	609a      	str	r2, [r3, #8]
 800beb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800beb8:	463b      	mov	r3, r7
 800beba:	2200      	movs	r2, #0
 800bebc:	601a      	str	r2, [r3, #0]
 800bebe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800bec0:	4b24      	ldr	r3, [pc, #144]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bec2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800bec6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 800bec8:	4b22      	ldr	r3, [pc, #136]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800beca:	2253      	movs	r2, #83	@ 0x53
 800becc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800bece:	4b21      	ldr	r3, [pc, #132]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bed0:	2200      	movs	r2, #0
 800bed2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 800bed4:	4b1f      	ldr	r3, [pc, #124]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bed6:	2263      	movs	r2, #99	@ 0x63
 800bed8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800beda:	4b1e      	ldr	r3, [pc, #120]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bedc:	2200      	movs	r2, #0
 800bede:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800bee0:	4b1c      	ldr	r3, [pc, #112]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bee2:	2200      	movs	r2, #0
 800bee4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800bee6:	481b      	ldr	r0, [pc, #108]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bee8:	f004 fd24 	bl	8010934 <HAL_TIM_Base_Init>
 800beec:	4603      	mov	r3, r0
 800beee:	2b00      	cmp	r3, #0
 800bef0:	bf14      	ite	ne
 800bef2:	2301      	movne	r3, #1
 800bef4:	2300      	moveq	r3, #0
 800bef6:	b2db      	uxtb	r3, r3
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d001      	beq.n	800bf00 <_ZL12MX_TIM2_Initv+0x5c>
  {
    Error_Handler();
 800befc:	f000 f9f2 	bl	800c2e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800bf00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bf04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800bf06:	f107 0308 	add.w	r3, r7, #8
 800bf0a:	4619      	mov	r1, r3
 800bf0c:	4811      	ldr	r0, [pc, #68]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bf0e:	f004 fdf0 	bl	8010af2 <HAL_TIM_ConfigClockSource>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	bf14      	ite	ne
 800bf18:	2301      	movne	r3, #1
 800bf1a:	2300      	moveq	r3, #0
 800bf1c:	b2db      	uxtb	r3, r3
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d001      	beq.n	800bf26 <_ZL12MX_TIM2_Initv+0x82>
  {
    Error_Handler();
 800bf22:	f000 f9df 	bl	800c2e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800bf26:	2320      	movs	r3, #32
 800bf28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800bf2e:	463b      	mov	r3, r7
 800bf30:	4619      	mov	r1, r3
 800bf32:	4808      	ldr	r0, [pc, #32]	@ (800bf54 <_ZL12MX_TIM2_Initv+0xb0>)
 800bf34:	f004 ffe4 	bl	8010f00 <HAL_TIMEx_MasterConfigSynchronization>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	bf14      	ite	ne
 800bf3e:	2301      	movne	r3, #1
 800bf40:	2300      	moveq	r3, #0
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d001      	beq.n	800bf4c <_ZL12MX_TIM2_Initv+0xa8>
  {
    Error_Handler();
 800bf48:	f000 f9cc 	bl	800c2e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800bf4c:	bf00      	nop
 800bf4e:	3718      	adds	r7, #24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}
 800bf54:	20005360 	.word	0x20005360

0800bf58 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800bf5c:	4b13      	ldr	r3, [pc, #76]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf5e:	4a14      	ldr	r2, [pc, #80]	@ (800bfb0 <_ZL19MX_USART3_UART_Initv+0x58>)
 800bf60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800bf62:	4b12      	ldr	r3, [pc, #72]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800bf68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800bf6a:	4b10      	ldr	r3, [pc, #64]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf6c:	2200      	movs	r2, #0
 800bf6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800bf70:	4b0e      	ldr	r3, [pc, #56]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf72:	2200      	movs	r2, #0
 800bf74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800bf76:	4b0d      	ldr	r3, [pc, #52]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf78:	2200      	movs	r2, #0
 800bf7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800bf7c:	4b0b      	ldr	r3, [pc, #44]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf7e:	220c      	movs	r2, #12
 800bf80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800bf82:	4b0a      	ldr	r3, [pc, #40]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf84:	2200      	movs	r2, #0
 800bf86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800bf88:	4b08      	ldr	r3, [pc, #32]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800bf8e:	4807      	ldr	r0, [pc, #28]	@ (800bfac <_ZL19MX_USART3_UART_Initv+0x54>)
 800bf90:	f005 f832 	bl	8010ff8 <HAL_UART_Init>
 800bf94:	4603      	mov	r3, r0
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	bf14      	ite	ne
 800bf9a:	2301      	movne	r3, #1
 800bf9c:	2300      	moveq	r3, #0
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d001      	beq.n	800bfa8 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 800bfa4:	f000 f99e 	bl	800c2e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800bfa8:	bf00      	nop
 800bfaa:	bd80      	pop	{r7, pc}
 800bfac:	200053a8 	.word	0x200053a8
 800bfb0:	40004800 	.word	0x40004800

0800bfb4 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bfb8:	4b16      	ldr	r3, [pc, #88]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfba:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bfbe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bfc0:	4b14      	ldr	r3, [pc, #80]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfc2:	2204      	movs	r2, #4
 800bfc4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bfc6:	4b13      	ldr	r3, [pc, #76]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfc8:	2202      	movs	r2, #2
 800bfca:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bfcc:	4b11      	ldr	r3, [pc, #68]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfce:	2200      	movs	r2, #0
 800bfd0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bfd2:	4b10      	ldr	r3, [pc, #64]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfd4:	2202      	movs	r2, #2
 800bfd6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800bfd8:	4b0e      	ldr	r3, [pc, #56]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfda:	2201      	movs	r2, #1
 800bfdc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bfde:	4b0d      	ldr	r3, [pc, #52]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bfe4:	4b0b      	ldr	r3, [pc, #44]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800bfea:	4b0a      	ldr	r3, [pc, #40]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bfec:	2201      	movs	r2, #1
 800bfee:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bff0:	4b08      	ldr	r3, [pc, #32]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bff2:	2200      	movs	r2, #0
 800bff4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bff6:	4807      	ldr	r0, [pc, #28]	@ (800c014 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 800bff8:	f003 fef4 	bl	800fde4 <HAL_PCD_Init>
 800bffc:	4603      	mov	r3, r0
 800bffe:	2b00      	cmp	r3, #0
 800c000:	bf14      	ite	ne
 800c002:	2301      	movne	r3, #1
 800c004:	2300      	moveq	r3, #0
 800c006:	b2db      	uxtb	r3, r3
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d001      	beq.n	800c010 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 800c00c:	f000 f96a 	bl	800c2e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800c010:	bf00      	nop
 800c012:	bd80      	pop	{r7, pc}
 800c014:	200053f0 	.word	0x200053f0

0800c018 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b082      	sub	sp, #8
 800c01c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800c01e:	2300      	movs	r3, #0
 800c020:	607b      	str	r3, [r7, #4]
 800c022:	4b0c      	ldr	r3, [pc, #48]	@ (800c054 <_ZL11MX_DMA_Initv+0x3c>)
 800c024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c026:	4a0b      	ldr	r2, [pc, #44]	@ (800c054 <_ZL11MX_DMA_Initv+0x3c>)
 800c028:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c02c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c02e:	4b09      	ldr	r3, [pc, #36]	@ (800c054 <_ZL11MX_DMA_Initv+0x3c>)
 800c030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c036:	607b      	str	r3, [r7, #4]
 800c038:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800c03a:	2200      	movs	r2, #0
 800c03c:	2100      	movs	r1, #0
 800c03e:	2038      	movs	r0, #56	@ 0x38
 800c040:	f001 ff45 	bl	800dece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800c044:	2038      	movs	r0, #56	@ 0x38
 800c046:	f001 ff5e 	bl	800df06 <HAL_NVIC_EnableIRQ>

}
 800c04a:	bf00      	nop
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	40023800 	.word	0x40023800

0800c058 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b08c      	sub	sp, #48	@ 0x30
 800c05c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c05e:	f107 031c 	add.w	r3, r7, #28
 800c062:	2200      	movs	r2, #0
 800c064:	601a      	str	r2, [r3, #0]
 800c066:	605a      	str	r2, [r3, #4]
 800c068:	609a      	str	r2, [r3, #8]
 800c06a:	60da      	str	r2, [r3, #12]
 800c06c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800c06e:	2300      	movs	r3, #0
 800c070:	61bb      	str	r3, [r7, #24]
 800c072:	4b71      	ldr	r3, [pc, #452]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c076:	4a70      	ldr	r2, [pc, #448]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c078:	f043 0304 	orr.w	r3, r3, #4
 800c07c:	6313      	str	r3, [r2, #48]	@ 0x30
 800c07e:	4b6e      	ldr	r3, [pc, #440]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c082:	f003 0304 	and.w	r3, r3, #4
 800c086:	61bb      	str	r3, [r7, #24]
 800c088:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800c08a:	2300      	movs	r3, #0
 800c08c:	617b      	str	r3, [r7, #20]
 800c08e:	4b6a      	ldr	r3, [pc, #424]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c092:	4a69      	ldr	r2, [pc, #420]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c094:	f043 0320 	orr.w	r3, r3, #32
 800c098:	6313      	str	r3, [r2, #48]	@ 0x30
 800c09a:	4b67      	ldr	r3, [pc, #412]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c09e:	f003 0320 	and.w	r3, r3, #32
 800c0a2:	617b      	str	r3, [r7, #20]
 800c0a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	613b      	str	r3, [r7, #16]
 800c0aa:	4b63      	ldr	r3, [pc, #396]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ae:	4a62      	ldr	r2, [pc, #392]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c0b4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c0b6:	4b60      	ldr	r3, [pc, #384]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0be:	613b      	str	r3, [r7, #16]
 800c0c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	60fb      	str	r3, [r7, #12]
 800c0c6:	4b5c      	ldr	r3, [pc, #368]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0ca:	4a5b      	ldr	r2, [pc, #364]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0cc:	f043 0301 	orr.w	r3, r3, #1
 800c0d0:	6313      	str	r3, [r2, #48]	@ 0x30
 800c0d2:	4b59      	ldr	r3, [pc, #356]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0d6:	f003 0301 	and.w	r3, r3, #1
 800c0da:	60fb      	str	r3, [r7, #12]
 800c0dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800c0de:	2300      	movs	r3, #0
 800c0e0:	60bb      	str	r3, [r7, #8]
 800c0e2:	4b55      	ldr	r3, [pc, #340]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0e6:	4a54      	ldr	r2, [pc, #336]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0e8:	f043 0302 	orr.w	r3, r3, #2
 800c0ec:	6313      	str	r3, [r2, #48]	@ 0x30
 800c0ee:	4b52      	ldr	r3, [pc, #328]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c0f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0f2:	f003 0302 	and.w	r3, r3, #2
 800c0f6:	60bb      	str	r3, [r7, #8]
 800c0f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800c0fa:	2300      	movs	r3, #0
 800c0fc:	607b      	str	r3, [r7, #4]
 800c0fe:	4b4e      	ldr	r3, [pc, #312]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c100:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c102:	4a4d      	ldr	r2, [pc, #308]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c104:	f043 0308 	orr.w	r3, r3, #8
 800c108:	6313      	str	r3, [r2, #48]	@ 0x30
 800c10a:	4b4b      	ldr	r3, [pc, #300]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c10c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c10e:	f003 0308 	and.w	r3, r3, #8
 800c112:	607b      	str	r3, [r7, #4]
 800c114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800c116:	2300      	movs	r3, #0
 800c118:	603b      	str	r3, [r7, #0]
 800c11a:	4b47      	ldr	r3, [pc, #284]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c11c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c11e:	4a46      	ldr	r2, [pc, #280]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c120:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c124:	6313      	str	r3, [r2, #48]	@ 0x30
 800c126:	4b44      	ldr	r3, [pc, #272]	@ (800c238 <_ZL12MX_GPIO_Initv+0x1e0>)
 800c128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c12a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c12e:	603b      	str	r3, [r7, #0]
 800c130:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800c132:	2200      	movs	r2, #0
 800c134:	2110      	movs	r1, #16
 800c136:	4841      	ldr	r0, [pc, #260]	@ (800c23c <_ZL12MX_GPIO_Initv+0x1e4>)
 800c138:	f002 ffdc 	bl	800f0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800c13c:	2200      	movs	r2, #0
 800c13e:	f244 0181 	movw	r1, #16513	@ 0x4081
 800c142:	483f      	ldr	r0, [pc, #252]	@ (800c240 <_ZL12MX_GPIO_Initv+0x1e8>)
 800c144:	f002 ffd6 	bl	800f0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RC_INPUT_GPIO_Port, RC_INPUT_Pin, GPIO_PIN_RESET);
 800c148:	2200      	movs	r2, #0
 800c14a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800c14e:	483d      	ldr	r0, [pc, #244]	@ (800c244 <_ZL12MX_GPIO_Initv+0x1ec>)
 800c150:	f002 ffd0 	bl	800f0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800c154:	2200      	movs	r2, #0
 800c156:	2140      	movs	r1, #64	@ 0x40
 800c158:	483b      	ldr	r0, [pc, #236]	@ (800c248 <_ZL12MX_GPIO_Initv+0x1f0>)
 800c15a:	f002 ffcb 	bl	800f0f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800c15e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800c164:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800c168:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c16a:	2300      	movs	r3, #0
 800c16c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800c16e:	f107 031c 	add.w	r3, r7, #28
 800c172:	4619      	mov	r1, r3
 800c174:	4835      	ldr	r0, [pc, #212]	@ (800c24c <_ZL12MX_GPIO_Initv+0x1f4>)
 800c176:	f002 fe11 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800c17a:	2310      	movs	r3, #16
 800c17c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c17e:	2301      	movs	r3, #1
 800c180:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c182:	2300      	movs	r3, #0
 800c184:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c186:	2300      	movs	r3, #0
 800c188:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c18a:	f107 031c 	add.w	r3, r7, #28
 800c18e:	4619      	mov	r1, r3
 800c190:	482a      	ldr	r0, [pc, #168]	@ (800c23c <_ZL12MX_GPIO_Initv+0x1e4>)
 800c192:	f002 fe03 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800c196:	f244 0381 	movw	r3, #16513	@ 0x4081
 800c19a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c19c:	2301      	movs	r3, #1
 800c19e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800c1a8:	f107 031c 	add.w	r3, r7, #28
 800c1ac:	4619      	mov	r1, r3
 800c1ae:	4824      	ldr	r0, [pc, #144]	@ (800c240 <_ZL12MX_GPIO_Initv+0x1e8>)
 800c1b0:	f002 fdf4 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pin : RC_INPUT_Pin */
  GPIO_InitStruct.Pin = RC_INPUT_Pin;
 800c1b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c1b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1be:	2300      	movs	r3, #0
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RC_INPUT_GPIO_Port, &GPIO_InitStruct);
 800c1c6:	f107 031c 	add.w	r3, r7, #28
 800c1ca:	4619      	mov	r1, r3
 800c1cc:	481d      	ldr	r0, [pc, #116]	@ (800c244 <_ZL12MX_GPIO_Initv+0x1ec>)
 800c1ce:	f002 fde5 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pin : Discharge_Pin */
  GPIO_InitStruct.Pin = Discharge_Pin;
 800c1d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c1d8:	2300      	movs	r3, #0
 800c1da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Discharge_GPIO_Port, &GPIO_InitStruct);
 800c1e0:	f107 031c 	add.w	r3, r7, #28
 800c1e4:	4619      	mov	r1, r3
 800c1e6:	4817      	ldr	r0, [pc, #92]	@ (800c244 <_ZL12MX_GPIO_Initv+0x1ec>)
 800c1e8:	f002 fdd8 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800c1ec:	2340      	movs	r3, #64	@ 0x40
 800c1ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800c1f8:	2300      	movs	r3, #0
 800c1fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800c1fc:	f107 031c 	add.w	r3, r7, #28
 800c200:	4619      	mov	r1, r3
 800c202:	4811      	ldr	r0, [pc, #68]	@ (800c248 <_ZL12MX_GPIO_Initv+0x1f0>)
 800c204:	f002 fdca 	bl	800ed9c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800c208:	2380      	movs	r3, #128	@ 0x80
 800c20a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c20c:	2300      	movs	r3, #0
 800c20e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c210:	2300      	movs	r3, #0
 800c212:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800c214:	f107 031c 	add.w	r3, r7, #28
 800c218:	4619      	mov	r1, r3
 800c21a:	480b      	ldr	r0, [pc, #44]	@ (800c248 <_ZL12MX_GPIO_Initv+0x1f0>)
 800c21c:	f002 fdbe 	bl	800ed9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800c220:	2200      	movs	r2, #0
 800c222:	2100      	movs	r1, #0
 800c224:	2028      	movs	r0, #40	@ 0x28
 800c226:	f001 fe52 	bl	800dece <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800c22a:	2028      	movs	r0, #40	@ 0x28
 800c22c:	f001 fe6b 	bl	800df06 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800c230:	bf00      	nop
 800c232:	3730      	adds	r7, #48	@ 0x30
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}
 800c238:	40023800 	.word	0x40023800
 800c23c:	40020000 	.word	0x40020000
 800c240:	40020400 	.word	0x40020400
 800c244:	40020c00 	.word	0x40020c00
 800c248:	40021800 	.word	0x40021800
 800c24c:	40020800 	.word	0x40020800

0800c250 <_ZN15BlueButtonEventC1Ev>:
	BlueButtonEvent() = default;
 800c250:	b580      	push	{r7, lr}
 800c252:	b082      	sub	sp, #8
 800c254:	af00      	add	r7, sp, #0
 800c256:	6078      	str	r0, [r7, #4]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7fc fde4 	bl	8008e28 <_ZN5EventC1Ev>
 800c260:	4a03      	ldr	r2, [pc, #12]	@ (800c270 <_ZN15BlueButtonEventC1Ev+0x20>)
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	601a      	str	r2, [r3, #0]
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	4618      	mov	r0, r3
 800c26a:	3708      	adds	r7, #8
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}
 800c270:	08016d1c 	.word	0x08016d1c

0800c274 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800c274:	b590      	push	{r4, r7, lr}
 800c276:	b085      	sub	sp, #20
 800c278:	af00      	add	r7, sp, #0
 800c27a:	4603      	mov	r3, r0
 800c27c:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 800c27e:	b672      	cpsid	i
}
 800c280:	bf00      	nop
	__disable_irq();
    if (GPIO_Pin == GPIO_PIN_13) {
 800c282:	88fb      	ldrh	r3, [r7, #6]
 800c284:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c288:	d122      	bne.n	800c2d0 <HAL_GPIO_EXTI_Callback+0x5c>
        static uint32_t last_press = 0;
        if (HAL_GetTick() - last_press > 150) {
 800c28a:	f000 fe11 	bl	800ceb0 <HAL_GetTick>
 800c28e:	4602      	mov	r2, r0
 800c290:	4b12      	ldr	r3, [pc, #72]	@ (800c2dc <HAL_GPIO_EXTI_Callback+0x68>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	1ad3      	subs	r3, r2, r3
 800c296:	2b96      	cmp	r3, #150	@ 0x96
 800c298:	bf8c      	ite	hi
 800c29a:	2301      	movhi	r3, #1
 800c29c:	2300      	movls	r3, #0
 800c29e:	b2db      	uxtb	r3, r3
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d015      	beq.n	800c2d0 <HAL_GPIO_EXTI_Callback+0x5c>
            event_queue.push(new BlueButtonEvent());
 800c2a4:	2004      	movs	r0, #4
 800c2a6:	f005 fc73 	bl	8011b90 <_Znwj>
 800c2aa:	4603      	mov	r3, r0
 800c2ac:	461c      	mov	r4, r3
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	6023      	str	r3, [r4, #0]
 800c2b2:	4620      	mov	r0, r4
 800c2b4:	f7ff ffcc 	bl	800c250 <_ZN15BlueButtonEventC1Ev>
 800c2b8:	60fc      	str	r4, [r7, #12]
 800c2ba:	f107 030c 	add.w	r3, r7, #12
 800c2be:	4619      	mov	r1, r3
 800c2c0:	4807      	ldr	r0, [pc, #28]	@ (800c2e0 <HAL_GPIO_EXTI_Callback+0x6c>)
 800c2c2:	f7fd fd28 	bl	8009d16 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEE4pushEOS1_>
            last_press = HAL_GetTick();
 800c2c6:	f000 fdf3 	bl	800ceb0 <HAL_GetTick>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	4a03      	ldr	r2, [pc, #12]	@ (800c2dc <HAL_GPIO_EXTI_Callback+0x68>)
 800c2ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800c2d0:	b662      	cpsie	i
}
 800c2d2:	bf00      	nop
        }
    }
    __enable_irq();
}
 800c2d4:	bf00      	nop
 800c2d6:	3714      	adds	r7, #20
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd90      	pop	{r4, r7, pc}
 800c2dc:	2000591c 	.word	0x2000591c
 800c2e0:	200058e4 	.word	0x200058e4

0800c2e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800c2e4:	b480      	push	{r7}
 800c2e6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800c2e8:	b672      	cpsid	i
}
 800c2ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800c2ec:	bf00      	nop
 800c2ee:	e7fd      	b.n	800c2ec <Error_Handler+0x8>

0800c2f0 <_ZNSt5dequeIP5EventSaIS1_EEC1Ev>:
      deque() = default;
 800c2f0:	b580      	push	{r7, lr}
 800c2f2:	b082      	sub	sp, #8
 800c2f4:	af00      	add	r7, sp, #0
 800c2f6:	6078      	str	r0, [r7, #4]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f000 f827 	bl	800c34e <_ZNSt11_Deque_baseIP5EventSaIS1_EEC1Ev>
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	4618      	mov	r0, r3
 800c304:	3708      	adds	r7, #8
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}

0800c30a <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEEC1IS4_vEEv>:
	queue()
 800c30a:	b580      	push	{r7, lr}
 800c30c:	b082      	sub	sp, #8
 800c30e:	af00      	add	r7, sp, #0
 800c310:	6078      	str	r0, [r7, #4]
	: c() { }
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	4618      	mov	r0, r3
 800c316:	2328      	movs	r3, #40	@ 0x28
 800c318:	461a      	mov	r2, r3
 800c31a:	2100      	movs	r1, #0
 800c31c:	f008 f8ba 	bl	8014494 <memset>
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	4618      	mov	r0, r3
 800c324:	f7ff ffe4 	bl	800c2f0 <_ZNSt5dequeIP5EventSaIS1_EEC1Ev>
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	4618      	mov	r0, r3
 800c32c:	3708      	adds	r7, #8
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}

0800c332 <_ZNSt11_Deque_baseIP5EventSaIS1_EE11_Deque_implD1Ev>:
      struct _Deque_impl
 800c332:	b580      	push	{r7, lr}
 800c334:	b084      	sub	sp, #16
 800c336:	af00      	add	r7, sp, #0
 800c338:	6078      	str	r0, [r7, #4]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	60fb      	str	r3, [r7, #12]
 800c33e:	68f8      	ldr	r0, [r7, #12]
 800c340:	f000 f921 	bl	800c586 <_ZNSt15__new_allocatorIP5EventED1Ev>
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	4618      	mov	r0, r3
 800c348:	3710      	adds	r7, #16
 800c34a:	46bd      	mov	sp, r7
 800c34c:	bd80      	pop	{r7, pc}

0800c34e <_ZNSt11_Deque_baseIP5EventSaIS1_EEC1Ev>:
      _Deque_base()
 800c34e:	b580      	push	{r7, lr}
 800c350:	b082      	sub	sp, #8
 800c352:	af00      	add	r7, sp, #0
 800c354:	6078      	str	r0, [r7, #4]
      : _M_impl()
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	4618      	mov	r0, r3
 800c35a:	f000 f850 	bl	800c3fe <_ZNSt11_Deque_baseIP5EventSaIS1_EE11_Deque_implC1Ev>
      { _M_initialize_map(0); }
 800c35e:	2100      	movs	r1, #0
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f000 f85d 	bl	800c420 <_ZNSt11_Deque_baseIP5EventSaIS1_EE17_M_initialize_mapEj>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	4618      	mov	r0, r3
 800c36a:	3708      	adds	r7, #8
 800c36c:	46bd      	mov	sp, r7
 800c36e:	bd80      	pop	{r7, pc}

0800c370 <_ZNSt11_Deque_baseIP5EventSaIS1_EED1Ev>:
    _Deque_base<_Tp, _Alloc>::
 800c370:	b580      	push	{r7, lr}
 800c372:	b082      	sub	sp, #8
 800c374:	af00      	add	r7, sp, #0
 800c376:	6078      	str	r0, [r7, #4]
      if (this->_M_impl._M_map)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d010      	beq.n	800c3a2 <_ZNSt11_Deque_baseIP5EventSaIS1_EED1Ev+0x32>
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	6959      	ldr	r1, [r3, #20]
			   this->_M_impl._M_finish._M_node + 1);
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	  _M_destroy_nodes(this->_M_impl._M_start._M_node,
 800c388:	3304      	adds	r3, #4
 800c38a:	461a      	mov	r2, r3
 800c38c:	6878      	ldr	r0, [r7, #4]
 800c38e:	f000 f8aa 	bl	800c4e6 <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_destroy_nodesEPPS1_S5_>
	  _M_deallocate_map(this->_M_impl._M_map, this->_M_impl._M_map_size);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6819      	ldr	r1, [r3, #0]
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	685b      	ldr	r3, [r3, #4]
 800c39a:	461a      	mov	r2, r3
 800c39c:	6878      	ldr	r0, [r7, #4]
 800c39e:	f7fe fc29 	bl	800abf4 <_ZNSt11_Deque_baseIP5EventSaIS1_EE17_M_deallocate_mapEPPS1_j>
    }
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7ff ffc4 	bl	800c332 <_ZNSt11_Deque_baseIP5EventSaIS1_EE11_Deque_implD1Ev>
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3708      	adds	r7, #8
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <_ZNSt5dequeIP5EventSaIS1_EED1Ev>:
      ~deque()
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b08a      	sub	sp, #40	@ 0x28
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	6078      	str	r0, [r7, #4]
      { _M_destroy_data(begin(), end(), _M_get_Tp_allocator()); }
 800c3bc:	f107 0308 	add.w	r3, r7, #8
 800c3c0:	6879      	ldr	r1, [r7, #4]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7fd fff0 	bl	800a3a8 <_ZNSt5dequeIP5EventSaIS1_EE5beginEv>
 800c3c8:	f107 0318 	add.w	r3, r7, #24
 800c3cc:	6879      	ldr	r1, [r7, #4]
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f000 f8a4 	bl	800c51c <_ZNSt5dequeIP5EventSaIS1_EE3endEv>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f7fe f801 	bl	800a3de <_ZNSt11_Deque_baseIP5EventSaIS1_EE19_M_get_Tp_allocatorEv>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	f107 0218 	add.w	r2, r7, #24
 800c3e2:	f107 0108 	add.w	r1, r7, #8
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f000 f8a7 	bl	800c53a <_ZNSt5dequeIP5EventSaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f7ff ffbe 	bl	800c370 <_ZNSt11_Deque_baseIP5EventSaIS1_EED1Ev>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3728      	adds	r7, #40	@ 0x28
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}

0800c3fe <_ZNSt11_Deque_baseIP5EventSaIS1_EE11_Deque_implC1Ev>:
	_Deque_impl() _GLIBCXX_NOEXCEPT_IF(
 800c3fe:	b580      	push	{r7, lr}
 800c400:	b084      	sub	sp, #16
 800c402:	af00      	add	r7, sp, #0
 800c404:	6078      	str	r0, [r7, #4]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	60fb      	str	r3, [r7, #12]
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	4618      	mov	r0, r3
 800c412:	f000 f89f 	bl	800c554 <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_Deque_impl_dataC1Ev>
	{ }
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	4618      	mov	r0, r3
 800c41a:	3710      	adds	r7, #16
 800c41c:	46bd      	mov	sp, r7
 800c41e:	bd80      	pop	{r7, pc}

0800c420 <_ZNSt11_Deque_baseIP5EventSaIS1_EE17_M_initialize_mapEj>:
    _Deque_base<_Tp, _Alloc>::
 800c420:	b590      	push	{r4, r7, lr}
 800c422:	b089      	sub	sp, #36	@ 0x24
 800c424:	af00      	add	r7, sp, #0
 800c426:	6078      	str	r0, [r7, #4]
 800c428:	6039      	str	r1, [r7, #0]
      const size_t __num_nodes = (__num_elements / __deque_buf_size(sizeof(_Tp))
 800c42a:	2004      	movs	r0, #4
 800c42c:	f7fc fce6 	bl	8008dfc <_ZSt16__deque_buf_sizej>
 800c430:	4602      	mov	r2, r0
 800c432:	683b      	ldr	r3, [r7, #0]
 800c434:	fbb3 f3f2 	udiv	r3, r3, r2
 800c438:	3301      	adds	r3, #1
 800c43a:	61fb      	str	r3, [r7, #28]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800c43c:	2308      	movs	r3, #8
 800c43e:	60fb      	str	r3, [r7, #12]
					   size_t(__num_nodes + 2));
 800c440:	69fb      	ldr	r3, [r7, #28]
 800c442:	3302      	adds	r3, #2
 800c444:	613b      	str	r3, [r7, #16]
      this->_M_impl._M_map_size = std::max((size_t) _S_initial_map_size,
 800c446:	f107 0210 	add.w	r2, r7, #16
 800c44a:	f107 030c 	add.w	r3, r7, #12
 800c44e:	4611      	mov	r1, r2
 800c450:	4618      	mov	r0, r3
 800c452:	f7fe f908 	bl	800a666 <_ZSt3maxIjERKT_S2_S2_>
 800c456:	4603      	mov	r3, r0
 800c458:	681a      	ldr	r2, [r3, #0]
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_map = _M_allocate_map(this->_M_impl._M_map_size);
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	4619      	mov	r1, r3
 800c464:	6878      	ldr	r0, [r7, #4]
 800c466:	f7fe fba4 	bl	800abb2 <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_allocate_mapEj>
 800c46a:	4602      	mov	r2, r0
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	601a      	str	r2, [r3, #0]
      _Map_pointer __nstart = (this->_M_impl._M_map
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681a      	ldr	r2, [r3, #0]
			       + (this->_M_impl._M_map_size - __num_nodes) / 2);
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6859      	ldr	r1, [r3, #4]
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	1acb      	subs	r3, r1, r3
 800c47c:	085b      	lsrs	r3, r3, #1
 800c47e:	009b      	lsls	r3, r3, #2
      _Map_pointer __nstart = (this->_M_impl._M_map
 800c480:	4413      	add	r3, r2
 800c482:	61bb      	str	r3, [r7, #24]
      _Map_pointer __nfinish = __nstart + __num_nodes;
 800c484:	69fb      	ldr	r3, [r7, #28]
 800c486:	009b      	lsls	r3, r3, #2
 800c488:	69ba      	ldr	r2, [r7, #24]
 800c48a:	4413      	add	r3, r2
 800c48c:	617b      	str	r3, [r7, #20]
	{ _M_create_nodes(__nstart, __nfinish); }
 800c48e:	697a      	ldr	r2, [r7, #20]
 800c490:	69b9      	ldr	r1, [r7, #24]
 800c492:	6878      	ldr	r0, [r7, #4]
 800c494:	f000 f882 	bl	800c59c <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_create_nodesEPPS1_S5_>
      this->_M_impl._M_start._M_set_node(__nstart);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	3308      	adds	r3, #8
 800c49c:	69b9      	ldr	r1, [r7, #24]
 800c49e:	4618      	mov	r0, r3
 800c4a0:	f7fe f882 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_finish._M_set_node(__nfinish - 1);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f103 0218 	add.w	r2, r3, #24
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	3b04      	subs	r3, #4
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	4610      	mov	r0, r2
 800c4b2:	f7fe f879 	bl	800a5a8 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_E11_M_set_nodeEPS3_>
      this->_M_impl._M_start._M_cur = _M_impl._M_start._M_first;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	68da      	ldr	r2, [r3, #12]
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	609a      	str	r2, [r3, #8]
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	69dc      	ldr	r4, [r3, #28]
					% __deque_buf_size(sizeof(_Tp)));
 800c4c2:	2004      	movs	r0, #4
 800c4c4:	f7fc fc9a 	bl	8008dfc <_ZSt16__deque_buf_sizej>
 800c4c8:	4602      	mov	r2, r0
 800c4ca:	683b      	ldr	r3, [r7, #0]
 800c4cc:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4d0:	fb01 f202 	mul.w	r2, r1, r2
 800c4d4:	1a9b      	subs	r3, r3, r2
					+ __num_elements
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	18e2      	adds	r2, r4, r3
      this->_M_impl._M_finish._M_cur = (this->_M_impl._M_finish._M_first
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	619a      	str	r2, [r3, #24]
    }
 800c4de:	bf00      	nop
 800c4e0:	3724      	adds	r7, #36	@ 0x24
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd90      	pop	{r4, r7, pc}

0800c4e6 <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_destroy_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 800c4e6:	b580      	push	{r7, lr}
 800c4e8:	b086      	sub	sp, #24
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	60f8      	str	r0, [r7, #12]
 800c4ee:	60b9      	str	r1, [r7, #8]
 800c4f0:	607a      	str	r2, [r7, #4]
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	617b      	str	r3, [r7, #20]
 800c4f6:	e008      	b.n	800c50a <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x24>
	_M_deallocate_node(*__n);
 800c4f8:	697b      	ldr	r3, [r7, #20]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	68f8      	ldr	r0, [r7, #12]
 800c500:	f7fe f86b 	bl	800a5da <_ZNSt11_Deque_baseIP5EventSaIS1_EE18_M_deallocate_nodeEPS1_>
      for (_Map_pointer __n = __nstart; __n < __nfinish; ++__n)
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	3304      	adds	r3, #4
 800c508:	617b      	str	r3, [r7, #20]
 800c50a:	697a      	ldr	r2, [r7, #20]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	429a      	cmp	r2, r3
 800c510:	d3f2      	bcc.n	800c4f8 <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_destroy_nodesEPPS1_S5_+0x12>
    }
 800c512:	bf00      	nop
 800c514:	bf00      	nop
 800c516:	3718      	adds	r7, #24
 800c518:	46bd      	mov	sp, r7
 800c51a:	bd80      	pop	{r7, pc}

0800c51c <_ZNSt5dequeIP5EventSaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b082      	sub	sp, #8
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
      { return this->_M_impl._M_finish; }
 800c526:	683b      	ldr	r3, [r7, #0]
 800c528:	3318      	adds	r3, #24
 800c52a:	4619      	mov	r1, r3
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f7fe f8e0 	bl	800a6f2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1ERKS4_>
 800c532:	6878      	ldr	r0, [r7, #4]
 800c534:	3708      	adds	r7, #8
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}

0800c53a <_ZNSt5dequeIP5EventSaIS1_EE15_M_destroy_dataESt15_Deque_iteratorIS1_RS1_PS1_ES7_RKS2_>:
      _M_destroy_data(iterator __first, iterator __last,
 800c53a:	b480      	push	{r7}
 800c53c:	b08d      	sub	sp, #52	@ 0x34
 800c53e:	af00      	add	r7, sp, #0
 800c540:	60f8      	str	r0, [r7, #12]
 800c542:	60b9      	str	r1, [r7, #8]
 800c544:	607a      	str	r2, [r7, #4]
 800c546:	603b      	str	r3, [r7, #0]
      }
 800c548:	bf00      	nop
 800c54a:	3734      	adds	r7, #52	@ 0x34
 800c54c:	46bd      	mov	sp, r7
 800c54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c552:	4770      	bx	lr

0800c554 <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_Deque_impl_dataC1Ev>:
	_Deque_impl_data() _GLIBCXX_NOEXCEPT
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
	: _M_map(), _M_map_size(), _M_start(), _M_finish()
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2200      	movs	r2, #0
 800c560:	601a      	str	r2, [r3, #0]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2200      	movs	r2, #0
 800c566:	605a      	str	r2, [r3, #4]
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	3308      	adds	r3, #8
 800c56c:	4618      	mov	r0, r3
 800c56e:	f000 f830 	bl	800c5d2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1Ev>
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	3318      	adds	r3, #24
 800c576:	4618      	mov	r0, r3
 800c578:	f000 f82b 	bl	800c5d2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1Ev>
	{ }
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	4618      	mov	r0, r3
 800c580:	3708      	adds	r7, #8
 800c582:	46bd      	mov	sp, r7
 800c584:	bd80      	pop	{r7, pc}

0800c586 <_ZNSt15__new_allocatorIP5EventED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800c586:	b480      	push	{r7}
 800c588:	b083      	sub	sp, #12
 800c58a:	af00      	add	r7, sp, #0
 800c58c:	6078      	str	r0, [r7, #4]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	4618      	mov	r0, r3
 800c592:	370c      	adds	r7, #12
 800c594:	46bd      	mov	sp, r7
 800c596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59a:	4770      	bx	lr

0800c59c <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_create_nodesEPPS1_S5_>:
    _Deque_base<_Tp, _Alloc>::
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b086      	sub	sp, #24
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	60b9      	str	r1, [r7, #8]
 800c5a6:	607a      	str	r2, [r7, #4]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 800c5a8:	68bb      	ldr	r3, [r7, #8]
 800c5aa:	617b      	str	r3, [r7, #20]
 800c5ac:	e008      	b.n	800c5c0 <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_create_nodesEPPS1_S5_+0x24>
	    *__cur = this->_M_allocate_node();
 800c5ae:	68f8      	ldr	r0, [r7, #12]
 800c5b0:	f7fd ffe4 	bl	800a57c <_ZNSt11_Deque_baseIP5EventSaIS1_EE16_M_allocate_nodeEv>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	601a      	str	r2, [r3, #0]
	  for (__cur = __nstart; __cur < __nfinish; ++__cur)
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	3304      	adds	r3, #4
 800c5be:	617b      	str	r3, [r7, #20]
 800c5c0:	697a      	ldr	r2, [r7, #20]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d3f2      	bcc.n	800c5ae <_ZNSt11_Deque_baseIP5EventSaIS1_EE15_M_create_nodesEPPS1_S5_+0x12>
    }
 800c5c8:	bf00      	nop
 800c5ca:	bf00      	nop
 800c5cc:	3718      	adds	r7, #24
 800c5ce:	46bd      	mov	sp, r7
 800c5d0:	bd80      	pop	{r7, pc}

0800c5d2 <_ZNSt15_Deque_iteratorIP5EventRS1_PS1_EC1Ev>:
      _Deque_iterator() _GLIBCXX_NOEXCEPT
 800c5d2:	b480      	push	{r7}
 800c5d4:	b083      	sub	sp, #12
 800c5d6:	af00      	add	r7, sp, #0
 800c5d8:	6078      	str	r0, [r7, #4]
      : _M_cur(), _M_first(), _M_last(), _M_node() { }
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2200      	movs	r2, #0
 800c5de:	601a      	str	r2, [r3, #0]
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	2200      	movs	r2, #0
 800c5e4:	605a      	str	r2, [r3, #4]
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	609a      	str	r2, [r3, #8]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	2200      	movs	r2, #0
 800c5f0:	60da      	str	r2, [r3, #12]
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	4618      	mov	r0, r3
 800c5f6:	370c      	adds	r7, #12
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800c600:	b580      	push	{r7, lr}
 800c602:	af00      	add	r7, sp, #0
std::queue<Event*> event_queue;
 800c604:	4802      	ldr	r0, [pc, #8]	@ (800c610 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800c606:	f7ff fe80 	bl	800c30a <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEEC1IS4_vEEv>
}
 800c60a:	bf00      	nop
 800c60c:	bd80      	pop	{r7, pc}
 800c60e:	bf00      	nop
 800c610:	200058e4 	.word	0x200058e4

0800c614 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEED1Ev>:
    class queue
 800c614:	b580      	push	{r7, lr}
 800c616:	b082      	sub	sp, #8
 800c618:	af00      	add	r7, sp, #0
 800c61a:	6078      	str	r0, [r7, #4]
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	4618      	mov	r0, r3
 800c620:	f7ff fec8 	bl	800c3b4 <_ZNSt5dequeIP5EventSaIS1_EED1Ev>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	4618      	mov	r0, r3
 800c628:	3708      	adds	r7, #8
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}
	...

0800c630 <_Z41__static_initialization_and_destruction_1v>:
 800c630:	b580      	push	{r7, lr}
 800c632:	af00      	add	r7, sp, #0
std::queue<Event*> event_queue;
 800c634:	4802      	ldr	r0, [pc, #8]	@ (800c640 <_Z41__static_initialization_and_destruction_1v+0x10>)
 800c636:	f7ff ffed 	bl	800c614 <_ZNSt5queueIP5EventSt5dequeIS1_SaIS1_EEED1Ev>
}
 800c63a:	bf00      	nop
 800c63c:	bd80      	pop	{r7, pc}
 800c63e:	bf00      	nop
 800c640:	200058e4 	.word	0x200058e4

0800c644 <_GLOBAL__sub_I_TxConfig>:
 800c644:	b580      	push	{r7, lr}
 800c646:	af00      	add	r7, sp, #0
 800c648:	f7ff ffda 	bl	800c600 <_Z41__static_initialization_and_destruction_0v>
 800c64c:	bd80      	pop	{r7, pc}

0800c64e <_GLOBAL__sub_D_TxConfig>:
 800c64e:	b580      	push	{r7, lr}
 800c650:	af00      	add	r7, sp, #0
 800c652:	f7ff ffed 	bl	800c630 <_Z41__static_initialization_and_destruction_1v>
 800c656:	bd80      	pop	{r7, pc}

0800c658 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800c658:	b480      	push	{r7}
 800c65a:	b083      	sub	sp, #12
 800c65c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c65e:	2300      	movs	r3, #0
 800c660:	607b      	str	r3, [r7, #4]
 800c662:	4b10      	ldr	r3, [pc, #64]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c666:	4a0f      	ldr	r2, [pc, #60]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c668:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800c66c:	6453      	str	r3, [r2, #68]	@ 0x44
 800c66e:	4b0d      	ldr	r3, [pc, #52]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c672:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c676:	607b      	str	r3, [r7, #4]
 800c678:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800c67a:	2300      	movs	r3, #0
 800c67c:	603b      	str	r3, [r7, #0]
 800c67e:	4b09      	ldr	r3, [pc, #36]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c682:	4a08      	ldr	r2, [pc, #32]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c688:	6413      	str	r3, [r2, #64]	@ 0x40
 800c68a:	4b06      	ldr	r3, [pc, #24]	@ (800c6a4 <HAL_MspInit+0x4c>)
 800c68c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c68e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c692:	603b      	str	r3, [r7, #0]
 800c694:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800c696:	bf00      	nop
 800c698:	370c      	adds	r7, #12
 800c69a:	46bd      	mov	sp, r7
 800c69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a0:	4770      	bx	lr
 800c6a2:	bf00      	nop
 800c6a4:	40023800 	.word	0x40023800

0800c6a8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b08a      	sub	sp, #40	@ 0x28
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c6b0:	f107 0314 	add.w	r3, r7, #20
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	601a      	str	r2, [r3, #0]
 800c6b8:	605a      	str	r2, [r3, #4]
 800c6ba:	609a      	str	r2, [r3, #8]
 800c6bc:	60da      	str	r2, [r3, #12]
 800c6be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	4a33      	ldr	r2, [pc, #204]	@ (800c794 <HAL_ADC_MspInit+0xec>)
 800c6c6:	4293      	cmp	r3, r2
 800c6c8:	d15f      	bne.n	800c78a <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	613b      	str	r3, [r7, #16]
 800c6ce:	4b32      	ldr	r3, [pc, #200]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6d2:	4a31      	ldr	r2, [pc, #196]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c6d8:	6453      	str	r3, [r2, #68]	@ 0x44
 800c6da:	4b2f      	ldr	r3, [pc, #188]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c6de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6e2:	613b      	str	r3, [r7, #16]
 800c6e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	60fb      	str	r3, [r7, #12]
 800c6ea:	4b2b      	ldr	r3, [pc, #172]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6ee:	4a2a      	ldr	r2, [pc, #168]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6f0:	f043 0301 	orr.w	r3, r3, #1
 800c6f4:	6313      	str	r3, [r2, #48]	@ 0x30
 800c6f6:	4b28      	ldr	r3, [pc, #160]	@ (800c798 <HAL_ADC_MspInit+0xf0>)
 800c6f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6fa:	f003 0301 	and.w	r3, r3, #1
 800c6fe:	60fb      	str	r3, [r7, #12]
 800c700:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800c702:	2308      	movs	r3, #8
 800c704:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800c706:	2303      	movs	r3, #3
 800c708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c70a:	2300      	movs	r3, #0
 800c70c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c70e:	f107 0314 	add.w	r3, r7, #20
 800c712:	4619      	mov	r1, r3
 800c714:	4821      	ldr	r0, [pc, #132]	@ (800c79c <HAL_ADC_MspInit+0xf4>)
 800c716:	f002 fb41 	bl	800ed9c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800c71a:	4b21      	ldr	r3, [pc, #132]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c71c:	4a21      	ldr	r2, [pc, #132]	@ (800c7a4 <HAL_ADC_MspInit+0xfc>)
 800c71e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800c720:	4b1f      	ldr	r3, [pc, #124]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c722:	2200      	movs	r2, #0
 800c724:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800c726:	4b1e      	ldr	r3, [pc, #120]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c728:	2200      	movs	r2, #0
 800c72a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800c72c:	4b1c      	ldr	r3, [pc, #112]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c72e:	2200      	movs	r2, #0
 800c730:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800c732:	4b1b      	ldr	r3, [pc, #108]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c734:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c738:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800c73a:	4b19      	ldr	r3, [pc, #100]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c73c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c740:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800c742:	4b17      	ldr	r3, [pc, #92]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c744:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800c748:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800c74a:	4b15      	ldr	r3, [pc, #84]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c74c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c750:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800c752:	4b13      	ldr	r3, [pc, #76]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c754:	2200      	movs	r2, #0
 800c756:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800c758:	4b11      	ldr	r3, [pc, #68]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800c75e:	4810      	ldr	r0, [pc, #64]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c760:	f001 fbec 	bl	800df3c <HAL_DMA_Init>
 800c764:	4603      	mov	r3, r0
 800c766:	2b00      	cmp	r3, #0
 800c768:	d001      	beq.n	800c76e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800c76a:	f7ff fdbb 	bl	800c2e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	4a0b      	ldr	r2, [pc, #44]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c772:	639a      	str	r2, [r3, #56]	@ 0x38
 800c774:	4a0a      	ldr	r2, [pc, #40]	@ (800c7a0 <HAL_ADC_MspInit+0xf8>)
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800c77a:	2200      	movs	r2, #0
 800c77c:	2100      	movs	r1, #0
 800c77e:	2012      	movs	r0, #18
 800c780:	f001 fba5 	bl	800dece <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800c784:	2012      	movs	r0, #18
 800c786:	f001 fbbe 	bl	800df06 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800c78a:	bf00      	nop
 800c78c:	3728      	adds	r7, #40	@ 0x28
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}
 800c792:	bf00      	nop
 800c794:	40012000 	.word	0x40012000
 800c798:	40023800 	.word	0x40023800
 800c79c:	40020000 	.word	0x40020000
 800c7a0:	200051fc 	.word	0x200051fc
 800c7a4:	40026410 	.word	0x40026410

0800c7a8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b08e      	sub	sp, #56	@ 0x38
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c7b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c7b4:	2200      	movs	r2, #0
 800c7b6:	601a      	str	r2, [r3, #0]
 800c7b8:	605a      	str	r2, [r3, #4]
 800c7ba:	609a      	str	r2, [r3, #8]
 800c7bc:	60da      	str	r2, [r3, #12]
 800c7be:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	4a55      	ldr	r2, [pc, #340]	@ (800c91c <HAL_ETH_MspInit+0x174>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	f040 80a4 	bne.w	800c914 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 800c7cc:	2300      	movs	r3, #0
 800c7ce:	623b      	str	r3, [r7, #32]
 800c7d0:	4b53      	ldr	r3, [pc, #332]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7d4:	4a52      	ldr	r2, [pc, #328]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800c7da:	6313      	str	r3, [r2, #48]	@ 0x30
 800c7dc:	4b50      	ldr	r3, [pc, #320]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7e4:	623b      	str	r3, [r7, #32]
 800c7e6:	6a3b      	ldr	r3, [r7, #32]
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	61fb      	str	r3, [r7, #28]
 800c7ec:	4b4c      	ldr	r3, [pc, #304]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7f0:	4a4b      	ldr	r2, [pc, #300]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7f2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c7f6:	6313      	str	r3, [r2, #48]	@ 0x30
 800c7f8:	4b49      	ldr	r3, [pc, #292]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c7fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c800:	61fb      	str	r3, [r7, #28]
 800c802:	69fb      	ldr	r3, [r7, #28]
 800c804:	2300      	movs	r3, #0
 800c806:	61bb      	str	r3, [r7, #24]
 800c808:	4b45      	ldr	r3, [pc, #276]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c80a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c80c:	4a44      	ldr	r2, [pc, #272]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c80e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c812:	6313      	str	r3, [r2, #48]	@ 0x30
 800c814:	4b42      	ldr	r3, [pc, #264]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c816:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c818:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c81c:	61bb      	str	r3, [r7, #24]
 800c81e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800c820:	2300      	movs	r3, #0
 800c822:	617b      	str	r3, [r7, #20]
 800c824:	4b3e      	ldr	r3, [pc, #248]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c828:	4a3d      	ldr	r2, [pc, #244]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c82a:	f043 0304 	orr.w	r3, r3, #4
 800c82e:	6313      	str	r3, [r2, #48]	@ 0x30
 800c830:	4b3b      	ldr	r3, [pc, #236]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c834:	f003 0304 	and.w	r3, r3, #4
 800c838:	617b      	str	r3, [r7, #20]
 800c83a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c83c:	2300      	movs	r3, #0
 800c83e:	613b      	str	r3, [r7, #16]
 800c840:	4b37      	ldr	r3, [pc, #220]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c844:	4a36      	ldr	r2, [pc, #216]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c846:	f043 0301 	orr.w	r3, r3, #1
 800c84a:	6313      	str	r3, [r2, #48]	@ 0x30
 800c84c:	4b34      	ldr	r3, [pc, #208]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c84e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c850:	f003 0301 	and.w	r3, r3, #1
 800c854:	613b      	str	r3, [r7, #16]
 800c856:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800c858:	2300      	movs	r3, #0
 800c85a:	60fb      	str	r3, [r7, #12]
 800c85c:	4b30      	ldr	r3, [pc, #192]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c85e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c860:	4a2f      	ldr	r2, [pc, #188]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c862:	f043 0302 	orr.w	r3, r3, #2
 800c866:	6313      	str	r3, [r2, #48]	@ 0x30
 800c868:	4b2d      	ldr	r3, [pc, #180]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c86a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c86c:	f003 0302 	and.w	r3, r3, #2
 800c870:	60fb      	str	r3, [r7, #12]
 800c872:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800c874:	2300      	movs	r3, #0
 800c876:	60bb      	str	r3, [r7, #8]
 800c878:	4b29      	ldr	r3, [pc, #164]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c87a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c87c:	4a28      	ldr	r2, [pc, #160]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c87e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c882:	6313      	str	r3, [r2, #48]	@ 0x30
 800c884:	4b26      	ldr	r3, [pc, #152]	@ (800c920 <HAL_ETH_MspInit+0x178>)
 800c886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c88c:	60bb      	str	r3, [r7, #8]
 800c88e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800c890:	2332      	movs	r3, #50	@ 0x32
 800c892:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c894:	2302      	movs	r3, #2
 800c896:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c898:	2300      	movs	r3, #0
 800c89a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c89c:	2303      	movs	r3, #3
 800c89e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c8a0:	230b      	movs	r3, #11
 800c8a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800c8a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c8a8:	4619      	mov	r1, r3
 800c8aa:	481e      	ldr	r0, [pc, #120]	@ (800c924 <HAL_ETH_MspInit+0x17c>)
 800c8ac:	f002 fa76 	bl	800ed9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800c8b0:	2386      	movs	r3, #134	@ 0x86
 800c8b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c8bc:	2303      	movs	r3, #3
 800c8be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c8c0:	230b      	movs	r3, #11
 800c8c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c8c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	4817      	ldr	r0, [pc, #92]	@ (800c928 <HAL_ETH_MspInit+0x180>)
 800c8cc:	f002 fa66 	bl	800ed9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800c8d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c8d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8d6:	2302      	movs	r3, #2
 800c8d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8da:	2300      	movs	r3, #0
 800c8dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c8de:	2303      	movs	r3, #3
 800c8e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c8e2:	230b      	movs	r3, #11
 800c8e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800c8e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c8ea:	4619      	mov	r1, r3
 800c8ec:	480f      	ldr	r0, [pc, #60]	@ (800c92c <HAL_ETH_MspInit+0x184>)
 800c8ee:	f002 fa55 	bl	800ed9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800c8f2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800c8f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c8f8:	2302      	movs	r3, #2
 800c8fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c900:	2303      	movs	r3, #3
 800c902:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800c904:	230b      	movs	r3, #11
 800c906:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800c908:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c90c:	4619      	mov	r1, r3
 800c90e:	4808      	ldr	r0, [pc, #32]	@ (800c930 <HAL_ETH_MspInit+0x188>)
 800c910:	f002 fa44 	bl	800ed9c <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 800c914:	bf00      	nop
 800c916:	3738      	adds	r7, #56	@ 0x38
 800c918:	46bd      	mov	sp, r7
 800c91a:	bd80      	pop	{r7, pc}
 800c91c:	40028000 	.word	0x40028000
 800c920:	40023800 	.word	0x40023800
 800c924:	40020800 	.word	0x40020800
 800c928:	40020000 	.word	0x40020000
 800c92c:	40020400 	.word	0x40020400
 800c930:	40021800 	.word	0x40021800

0800c934 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b08a      	sub	sp, #40	@ 0x28
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c93c:	f107 0314 	add.w	r3, r7, #20
 800c940:	2200      	movs	r2, #0
 800c942:	601a      	str	r2, [r3, #0]
 800c944:	605a      	str	r2, [r3, #4]
 800c946:	609a      	str	r2, [r3, #8]
 800c948:	60da      	str	r2, [r3, #12]
 800c94a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	4a19      	ldr	r2, [pc, #100]	@ (800c9b8 <HAL_I2C_MspInit+0x84>)
 800c952:	4293      	cmp	r3, r2
 800c954:	d12b      	bne.n	800c9ae <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800c956:	2300      	movs	r3, #0
 800c958:	613b      	str	r3, [r7, #16]
 800c95a:	4b18      	ldr	r3, [pc, #96]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c95c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c95e:	4a17      	ldr	r2, [pc, #92]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c960:	f043 0320 	orr.w	r3, r3, #32
 800c964:	6313      	str	r3, [r2, #48]	@ 0x30
 800c966:	4b15      	ldr	r3, [pc, #84]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c96a:	f003 0320 	and.w	r3, r3, #32
 800c96e:	613b      	str	r3, [r7, #16]
 800c970:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800c972:	2303      	movs	r3, #3
 800c974:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800c976:	2312      	movs	r3, #18
 800c978:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c97a:	2300      	movs	r3, #0
 800c97c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c97e:	2303      	movs	r3, #3
 800c980:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800c982:	2304      	movs	r3, #4
 800c984:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800c986:	f107 0314 	add.w	r3, r7, #20
 800c98a:	4619      	mov	r1, r3
 800c98c:	480c      	ldr	r0, [pc, #48]	@ (800c9c0 <HAL_I2C_MspInit+0x8c>)
 800c98e:	f002 fa05 	bl	800ed9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800c992:	2300      	movs	r3, #0
 800c994:	60fb      	str	r3, [r7, #12]
 800c996:	4b09      	ldr	r3, [pc, #36]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c99a:	4a08      	ldr	r2, [pc, #32]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c99c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800c9a0:	6413      	str	r3, [r2, #64]	@ 0x40
 800c9a2:	4b06      	ldr	r3, [pc, #24]	@ (800c9bc <HAL_I2C_MspInit+0x88>)
 800c9a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c9aa:	60fb      	str	r3, [r7, #12]
 800c9ac:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800c9ae:	bf00      	nop
 800c9b0:	3728      	adds	r7, #40	@ 0x28
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	40005800 	.word	0x40005800
 800c9bc:	40023800 	.word	0x40023800
 800c9c0:	40021400 	.word	0x40021400

0800c9c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800c9c4:	b480      	push	{r7}
 800c9c6:	b085      	sub	sp, #20
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9d4:	d10d      	bne.n	800c9f2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	60fb      	str	r3, [r7, #12]
 800c9da:	4b09      	ldr	r3, [pc, #36]	@ (800ca00 <HAL_TIM_Base_MspInit+0x3c>)
 800c9dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9de:	4a08      	ldr	r2, [pc, #32]	@ (800ca00 <HAL_TIM_Base_MspInit+0x3c>)
 800c9e0:	f043 0301 	orr.w	r3, r3, #1
 800c9e4:	6413      	str	r3, [r2, #64]	@ 0x40
 800c9e6:	4b06      	ldr	r3, [pc, #24]	@ (800ca00 <HAL_TIM_Base_MspInit+0x3c>)
 800c9e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c9ea:	f003 0301 	and.w	r3, r3, #1
 800c9ee:	60fb      	str	r3, [r7, #12]
 800c9f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800c9f2:	bf00      	nop
 800c9f4:	3714      	adds	r7, #20
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fc:	4770      	bx	lr
 800c9fe:	bf00      	nop
 800ca00:	40023800 	.word	0x40023800

0800ca04 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b08a      	sub	sp, #40	@ 0x28
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca0c:	f107 0314 	add.w	r3, r7, #20
 800ca10:	2200      	movs	r2, #0
 800ca12:	601a      	str	r2, [r3, #0]
 800ca14:	605a      	str	r2, [r3, #4]
 800ca16:	609a      	str	r2, [r3, #8]
 800ca18:	60da      	str	r2, [r3, #12]
 800ca1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4a19      	ldr	r2, [pc, #100]	@ (800ca88 <HAL_UART_MspInit+0x84>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d12c      	bne.n	800ca80 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800ca26:	2300      	movs	r3, #0
 800ca28:	613b      	str	r3, [r7, #16]
 800ca2a:	4b18      	ldr	r3, [pc, #96]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca2e:	4a17      	ldr	r2, [pc, #92]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ca34:	6413      	str	r3, [r2, #64]	@ 0x40
 800ca36:	4b15      	ldr	r3, [pc, #84]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ca3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ca3e:	613b      	str	r3, [r7, #16]
 800ca40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800ca42:	2300      	movs	r3, #0
 800ca44:	60fb      	str	r3, [r7, #12]
 800ca46:	4b11      	ldr	r3, [pc, #68]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca4a:	4a10      	ldr	r2, [pc, #64]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca4c:	f043 0308 	orr.w	r3, r3, #8
 800ca50:	6313      	str	r3, [r2, #48]	@ 0x30
 800ca52:	4b0e      	ldr	r3, [pc, #56]	@ (800ca8c <HAL_UART_MspInit+0x88>)
 800ca54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca56:	f003 0308 	and.w	r3, r3, #8
 800ca5a:	60fb      	str	r3, [r7, #12]
 800ca5c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800ca5e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800ca62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ca64:	2302      	movs	r3, #2
 800ca66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ca68:	2300      	movs	r3, #0
 800ca6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800ca70:	2307      	movs	r3, #7
 800ca72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800ca74:	f107 0314 	add.w	r3, r7, #20
 800ca78:	4619      	mov	r1, r3
 800ca7a:	4805      	ldr	r0, [pc, #20]	@ (800ca90 <HAL_UART_MspInit+0x8c>)
 800ca7c:	f002 f98e 	bl	800ed9c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 800ca80:	bf00      	nop
 800ca82:	3728      	adds	r7, #40	@ 0x28
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}
 800ca88:	40004800 	.word	0x40004800
 800ca8c:	40023800 	.word	0x40023800
 800ca90:	40020c00 	.word	0x40020c00

0800ca94 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b08a      	sub	sp, #40	@ 0x28
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ca9c:	f107 0314 	add.w	r3, r7, #20
 800caa0:	2200      	movs	r2, #0
 800caa2:	601a      	str	r2, [r3, #0]
 800caa4:	605a      	str	r2, [r3, #4]
 800caa6:	609a      	str	r2, [r3, #8]
 800caa8:	60da      	str	r2, [r3, #12]
 800caaa:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cab4:	d13f      	bne.n	800cb36 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cab6:	2300      	movs	r3, #0
 800cab8:	613b      	str	r3, [r7, #16]
 800caba:	4b21      	ldr	r3, [pc, #132]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cabc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cabe:	4a20      	ldr	r2, [pc, #128]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cac0:	f043 0301 	orr.w	r3, r3, #1
 800cac4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cac6:	4b1e      	ldr	r3, [pc, #120]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800caca:	f003 0301 	and.w	r3, r3, #1
 800cace:	613b      	str	r3, [r7, #16]
 800cad0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800cad2:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800cad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cad8:	2302      	movs	r3, #2
 800cada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cadc:	2300      	movs	r3, #0
 800cade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cae0:	2303      	movs	r3, #3
 800cae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cae4:	230a      	movs	r3, #10
 800cae6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cae8:	f107 0314 	add.w	r3, r7, #20
 800caec:	4619      	mov	r1, r3
 800caee:	4815      	ldr	r0, [pc, #84]	@ (800cb44 <HAL_PCD_MspInit+0xb0>)
 800caf0:	f002 f954 	bl	800ed9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800caf4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800caf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800cafa:	2300      	movs	r3, #0
 800cafc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cafe:	2300      	movs	r3, #0
 800cb00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800cb02:	f107 0314 	add.w	r3, r7, #20
 800cb06:	4619      	mov	r1, r3
 800cb08:	480e      	ldr	r0, [pc, #56]	@ (800cb44 <HAL_PCD_MspInit+0xb0>)
 800cb0a:	f002 f947 	bl	800ed9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cb0e:	4b0c      	ldr	r3, [pc, #48]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cb10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb12:	4a0b      	ldr	r2, [pc, #44]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cb14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb18:	6353      	str	r3, [r2, #52]	@ 0x34
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	60fb      	str	r3, [r7, #12]
 800cb1e:	4b08      	ldr	r3, [pc, #32]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cb20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb22:	4a07      	ldr	r2, [pc, #28]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cb24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cb28:	6453      	str	r3, [r2, #68]	@ 0x44
 800cb2a:	4b05      	ldr	r3, [pc, #20]	@ (800cb40 <HAL_PCD_MspInit+0xac>)
 800cb2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cb2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb32:	60fb      	str	r3, [r7, #12]
 800cb34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800cb36:	bf00      	nop
 800cb38:	3728      	adds	r7, #40	@ 0x28
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	bd80      	pop	{r7, pc}
 800cb3e:	bf00      	nop
 800cb40:	40023800 	.word	0x40023800
 800cb44:	40020000 	.word	0x40020000

0800cb48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800cb48:	b480      	push	{r7}
 800cb4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800cb4c:	bf00      	nop
 800cb4e:	e7fd      	b.n	800cb4c <NMI_Handler+0x4>

0800cb50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800cb50:	b480      	push	{r7}
 800cb52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800cb54:	bf00      	nop
 800cb56:	e7fd      	b.n	800cb54 <HardFault_Handler+0x4>

0800cb58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800cb58:	b480      	push	{r7}
 800cb5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800cb5c:	bf00      	nop
 800cb5e:	e7fd      	b.n	800cb5c <MemManage_Handler+0x4>

0800cb60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800cb60:	b480      	push	{r7}
 800cb62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800cb64:	bf00      	nop
 800cb66:	e7fd      	b.n	800cb64 <BusFault_Handler+0x4>

0800cb68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800cb68:	b480      	push	{r7}
 800cb6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800cb6c:	bf00      	nop
 800cb6e:	e7fd      	b.n	800cb6c <UsageFault_Handler+0x4>

0800cb70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800cb70:	b480      	push	{r7}
 800cb72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800cb74:	bf00      	nop
 800cb76:	46bd      	mov	sp, r7
 800cb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7c:	4770      	bx	lr

0800cb7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800cb7e:	b480      	push	{r7}
 800cb80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800cb82:	bf00      	nop
 800cb84:	46bd      	mov	sp, r7
 800cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8a:	4770      	bx	lr

0800cb8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800cb90:	bf00      	nop
 800cb92:	46bd      	mov	sp, r7
 800cb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb98:	4770      	bx	lr

0800cb9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800cb9a:	b580      	push	{r7, lr}
 800cb9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800cb9e:	f000 f973 	bl	800ce88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800cba2:	bf00      	nop
 800cba4:	bd80      	pop	{r7, pc}
	...

0800cba8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800cbac:	4802      	ldr	r0, [pc, #8]	@ (800cbb8 <ADC_IRQHandler+0x10>)
 800cbae:	f000 faf8 	bl	800d1a2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800cbb2:	bf00      	nop
 800cbb4:	bd80      	pop	{r7, pc}
 800cbb6:	bf00      	nop
 800cbb8:	200051b4 	.word	0x200051b4

0800cbbc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800cbbc:	b580      	push	{r7, lr}
 800cbbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 800cbc0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800cbc4:	f002 fab0 	bl	800f128 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800cbc8:	bf00      	nop
 800cbca:	bd80      	pop	{r7, pc}

0800cbcc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800cbcc:	b580      	push	{r7, lr}
 800cbce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800cbd0:	4802      	ldr	r0, [pc, #8]	@ (800cbdc <DMA2_Stream0_IRQHandler+0x10>)
 800cbd2:	f001 fb29 	bl	800e228 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800cbd6:	bf00      	nop
 800cbd8:	bd80      	pop	{r7, pc}
 800cbda:	bf00      	nop
 800cbdc:	200051fc 	.word	0x200051fc

0800cbe0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	af00      	add	r7, sp, #0
  return 1;
 800cbe4:	2301      	movs	r3, #1
}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr

0800cbf0 <_kill>:

int _kill(int pid, int sig)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b082      	sub	sp, #8
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
 800cbf8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800cbfa:	f007 fcd7 	bl	80145ac <__errno>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2216      	movs	r2, #22
 800cc02:	601a      	str	r2, [r3, #0]
  return -1;
 800cc04:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3708      	adds	r7, #8
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <_exit>:

void _exit (int status)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b082      	sub	sp, #8
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800cc18:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800cc1c:	6878      	ldr	r0, [r7, #4]
 800cc1e:	f7ff ffe7 	bl	800cbf0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800cc22:	bf00      	nop
 800cc24:	e7fd      	b.n	800cc22 <_exit+0x12>

0800cc26 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800cc26:	b580      	push	{r7, lr}
 800cc28:	b086      	sub	sp, #24
 800cc2a:	af00      	add	r7, sp, #0
 800cc2c:	60f8      	str	r0, [r7, #12]
 800cc2e:	60b9      	str	r1, [r7, #8]
 800cc30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cc32:	2300      	movs	r3, #0
 800cc34:	617b      	str	r3, [r7, #20]
 800cc36:	e00a      	b.n	800cc4e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800cc38:	f3af 8000 	nop.w
 800cc3c:	4601      	mov	r1, r0
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	1c5a      	adds	r2, r3, #1
 800cc42:	60ba      	str	r2, [r7, #8]
 800cc44:	b2ca      	uxtb	r2, r1
 800cc46:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	617b      	str	r3, [r7, #20]
 800cc4e:	697a      	ldr	r2, [r7, #20]
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	429a      	cmp	r2, r3
 800cc54:	dbf0      	blt.n	800cc38 <_read+0x12>
  }

  return len;
 800cc56:	687b      	ldr	r3, [r7, #4]
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	3718      	adds	r7, #24
 800cc5c:	46bd      	mov	sp, r7
 800cc5e:	bd80      	pop	{r7, pc}

0800cc60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800cc60:	b580      	push	{r7, lr}
 800cc62:	b086      	sub	sp, #24
 800cc64:	af00      	add	r7, sp, #0
 800cc66:	60f8      	str	r0, [r7, #12]
 800cc68:	60b9      	str	r1, [r7, #8]
 800cc6a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	617b      	str	r3, [r7, #20]
 800cc70:	e009      	b.n	800cc86 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	1c5a      	adds	r2, r3, #1
 800cc76:	60ba      	str	r2, [r7, #8]
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800cc80:	697b      	ldr	r3, [r7, #20]
 800cc82:	3301      	adds	r3, #1
 800cc84:	617b      	str	r3, [r7, #20]
 800cc86:	697a      	ldr	r2, [r7, #20]
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	429a      	cmp	r2, r3
 800cc8c:	dbf1      	blt.n	800cc72 <_write+0x12>
  }
  return len;
 800cc8e:	687b      	ldr	r3, [r7, #4]
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3718      	adds	r7, #24
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <_close>:

int _close(int file)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800cca0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800cca4:	4618      	mov	r0, r3
 800cca6:	370c      	adds	r7, #12
 800cca8:	46bd      	mov	sp, r7
 800ccaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccae:	4770      	bx	lr

0800ccb0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b083      	sub	sp, #12
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800ccba:	683b      	ldr	r3, [r7, #0]
 800ccbc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800ccc0:	605a      	str	r2, [r3, #4]
  return 0;
 800ccc2:	2300      	movs	r3, #0
}
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	370c      	adds	r7, #12
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr

0800ccd0 <_isatty>:

int _isatty(int file)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b083      	sub	sp, #12
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800ccd8:	2301      	movs	r3, #1
}
 800ccda:	4618      	mov	r0, r3
 800ccdc:	370c      	adds	r7, #12
 800ccde:	46bd      	mov	sp, r7
 800cce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cce4:	4770      	bx	lr

0800cce6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800cce6:	b480      	push	{r7}
 800cce8:	b085      	sub	sp, #20
 800ccea:	af00      	add	r7, sp, #0
 800ccec:	60f8      	str	r0, [r7, #12]
 800ccee:	60b9      	str	r1, [r7, #8]
 800ccf0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800ccf2:	2300      	movs	r3, #0
}
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	3714      	adds	r7, #20
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b086      	sub	sp, #24
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800cd08:	4a14      	ldr	r2, [pc, #80]	@ (800cd5c <_sbrk+0x5c>)
 800cd0a:	4b15      	ldr	r3, [pc, #84]	@ (800cd60 <_sbrk+0x60>)
 800cd0c:	1ad3      	subs	r3, r2, r3
 800cd0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800cd10:	697b      	ldr	r3, [r7, #20]
 800cd12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800cd14:	4b13      	ldr	r3, [pc, #76]	@ (800cd64 <_sbrk+0x64>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	2b00      	cmp	r3, #0
 800cd1a:	d102      	bne.n	800cd22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800cd1c:	4b11      	ldr	r3, [pc, #68]	@ (800cd64 <_sbrk+0x64>)
 800cd1e:	4a12      	ldr	r2, [pc, #72]	@ (800cd68 <_sbrk+0x68>)
 800cd20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800cd22:	4b10      	ldr	r3, [pc, #64]	@ (800cd64 <_sbrk+0x64>)
 800cd24:	681a      	ldr	r2, [r3, #0]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	4413      	add	r3, r2
 800cd2a:	693a      	ldr	r2, [r7, #16]
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d207      	bcs.n	800cd40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800cd30:	f007 fc3c 	bl	80145ac <__errno>
 800cd34:	4603      	mov	r3, r0
 800cd36:	220c      	movs	r2, #12
 800cd38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800cd3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cd3e:	e009      	b.n	800cd54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800cd40:	4b08      	ldr	r3, [pc, #32]	@ (800cd64 <_sbrk+0x64>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800cd46:	4b07      	ldr	r3, [pc, #28]	@ (800cd64 <_sbrk+0x64>)
 800cd48:	681a      	ldr	r2, [r3, #0]
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	4a05      	ldr	r2, [pc, #20]	@ (800cd64 <_sbrk+0x64>)
 800cd50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800cd52:	68fb      	ldr	r3, [r7, #12]
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	3718      	adds	r7, #24
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	bd80      	pop	{r7, pc}
 800cd5c:	20030000 	.word	0x20030000
 800cd60:	00000400 	.word	0x00000400
 800cd64:	20005924 	.word	0x20005924
 800cd68:	20005ab0 	.word	0x20005ab0

0800cd6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800cd6c:	b480      	push	{r7}
 800cd6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800cd70:	4b06      	ldr	r3, [pc, #24]	@ (800cd8c <SystemInit+0x20>)
 800cd72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cd76:	4a05      	ldr	r2, [pc, #20]	@ (800cd8c <SystemInit+0x20>)
 800cd78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800cd7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800cd80:	bf00      	nop
 800cd82:	46bd      	mov	sp, r7
 800cd84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd88:	4770      	bx	lr
 800cd8a:	bf00      	nop
 800cd8c:	e000ed00 	.word	0xe000ed00

0800cd90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800cd90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800cdc8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800cd94:	f7ff ffea 	bl	800cd6c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800cd98:	480c      	ldr	r0, [pc, #48]	@ (800cdcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800cd9a:	490d      	ldr	r1, [pc, #52]	@ (800cdd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800cd9c:	4a0d      	ldr	r2, [pc, #52]	@ (800cdd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800cd9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800cda0:	e002      	b.n	800cda8 <LoopCopyDataInit>

0800cda2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800cda2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800cda4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800cda6:	3304      	adds	r3, #4

0800cda8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800cda8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800cdaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800cdac:	d3f9      	bcc.n	800cda2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800cdae:	4a0a      	ldr	r2, [pc, #40]	@ (800cdd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800cdb0:	4c0a      	ldr	r4, [pc, #40]	@ (800cddc <LoopFillZerobss+0x22>)
  movs r3, #0
 800cdb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800cdb4:	e001      	b.n	800cdba <LoopFillZerobss>

0800cdb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800cdb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800cdb8:	3204      	adds	r2, #4

0800cdba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800cdba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800cdbc:	d3fb      	bcc.n	800cdb6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800cdbe:	f007 fbfb 	bl	80145b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800cdc2:	f7fe fe55 	bl	800ba70 <main>
  bx  lr    
 800cdc6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 800cdc8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800cdcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800cdd0:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800cdd4:	0801817c 	.word	0x0801817c
  ldr r2, =_sbss
 800cdd8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 800cddc:	20005ab0 	.word	0x20005ab0

0800cde0 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800cde0:	e7fe      	b.n	800cde0 <CAN1_RX0_IRQHandler>
	...

0800cde4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800cde8:	4b0e      	ldr	r3, [pc, #56]	@ (800ce24 <HAL_Init+0x40>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4a0d      	ldr	r2, [pc, #52]	@ (800ce24 <HAL_Init+0x40>)
 800cdee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cdf2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800cdf4:	4b0b      	ldr	r3, [pc, #44]	@ (800ce24 <HAL_Init+0x40>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	4a0a      	ldr	r2, [pc, #40]	@ (800ce24 <HAL_Init+0x40>)
 800cdfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cdfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800ce00:	4b08      	ldr	r3, [pc, #32]	@ (800ce24 <HAL_Init+0x40>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	4a07      	ldr	r2, [pc, #28]	@ (800ce24 <HAL_Init+0x40>)
 800ce06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ce0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800ce0c:	2003      	movs	r0, #3
 800ce0e:	f001 f853 	bl	800deb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800ce12:	2000      	movs	r0, #0
 800ce14:	f000 f808 	bl	800ce28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ce18:	f7ff fc1e 	bl	800c658 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ce1c:	2300      	movs	r3, #0
}
 800ce1e:	4618      	mov	r0, r3
 800ce20:	bd80      	pop	{r7, pc}
 800ce22:	bf00      	nop
 800ce24:	40023c00 	.word	0x40023c00

0800ce28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b082      	sub	sp, #8
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800ce30:	4b12      	ldr	r3, [pc, #72]	@ (800ce7c <HAL_InitTick+0x54>)
 800ce32:	681a      	ldr	r2, [r3, #0]
 800ce34:	4b12      	ldr	r3, [pc, #72]	@ (800ce80 <HAL_InitTick+0x58>)
 800ce36:	781b      	ldrb	r3, [r3, #0]
 800ce38:	4619      	mov	r1, r3
 800ce3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800ce3e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ce42:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce46:	4618      	mov	r0, r3
 800ce48:	f001 f86b 	bl	800df22 <HAL_SYSTICK_Config>
 800ce4c:	4603      	mov	r3, r0
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d001      	beq.n	800ce56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800ce52:	2301      	movs	r3, #1
 800ce54:	e00e      	b.n	800ce74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2b0f      	cmp	r3, #15
 800ce5a:	d80a      	bhi.n	800ce72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ce5c:	2200      	movs	r2, #0
 800ce5e:	6879      	ldr	r1, [r7, #4]
 800ce60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce64:	f001 f833 	bl	800dece <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800ce68:	4a06      	ldr	r2, [pc, #24]	@ (800ce84 <HAL_InitTick+0x5c>)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	e000      	b.n	800ce74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800ce72:	2301      	movs	r3, #1
}
 800ce74:	4618      	mov	r0, r3
 800ce76:	3708      	adds	r7, #8
 800ce78:	46bd      	mov	sp, r7
 800ce7a:	bd80      	pop	{r7, pc}
 800ce7c:	20000004 	.word	0x20000004
 800ce80:	2000000c 	.word	0x2000000c
 800ce84:	20000008 	.word	0x20000008

0800ce88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ce88:	b480      	push	{r7}
 800ce8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ce8c:	4b06      	ldr	r3, [pc, #24]	@ (800cea8 <HAL_IncTick+0x20>)
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	461a      	mov	r2, r3
 800ce92:	4b06      	ldr	r3, [pc, #24]	@ (800ceac <HAL_IncTick+0x24>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	4413      	add	r3, r2
 800ce98:	4a04      	ldr	r2, [pc, #16]	@ (800ceac <HAL_IncTick+0x24>)
 800ce9a:	6013      	str	r3, [r2, #0]
}
 800ce9c:	bf00      	nop
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea4:	4770      	bx	lr
 800cea6:	bf00      	nop
 800cea8:	2000000c 	.word	0x2000000c
 800ceac:	20005928 	.word	0x20005928

0800ceb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ceb0:	b480      	push	{r7}
 800ceb2:	af00      	add	r7, sp, #0
  return uwTick;
 800ceb4:	4b03      	ldr	r3, [pc, #12]	@ (800cec4 <HAL_GetTick+0x14>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
}
 800ceb8:	4618      	mov	r0, r3
 800ceba:	46bd      	mov	sp, r7
 800cebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec0:	4770      	bx	lr
 800cec2:	bf00      	nop
 800cec4:	20005928 	.word	0x20005928

0800cec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b084      	sub	sp, #16
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ced0:	f7ff ffee 	bl	800ceb0 <HAL_GetTick>
 800ced4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cee0:	d005      	beq.n	800ceee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800cee2:	4b0a      	ldr	r3, [pc, #40]	@ (800cf0c <HAL_Delay+0x44>)
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	461a      	mov	r2, r3
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	4413      	add	r3, r2
 800ceec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800ceee:	bf00      	nop
 800cef0:	f7ff ffde 	bl	800ceb0 <HAL_GetTick>
 800cef4:	4602      	mov	r2, r0
 800cef6:	68bb      	ldr	r3, [r7, #8]
 800cef8:	1ad3      	subs	r3, r2, r3
 800cefa:	68fa      	ldr	r2, [r7, #12]
 800cefc:	429a      	cmp	r2, r3
 800cefe:	d8f7      	bhi.n	800cef0 <HAL_Delay+0x28>
  {
  }
}
 800cf00:	bf00      	nop
 800cf02:	bf00      	nop
 800cf04:	3710      	adds	r7, #16
 800cf06:	46bd      	mov	sp, r7
 800cf08:	bd80      	pop	{r7, pc}
 800cf0a:	bf00      	nop
 800cf0c:	2000000c 	.word	0x2000000c

0800cf10 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b084      	sub	sp, #16
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800cf18:	2300      	movs	r3, #0
 800cf1a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d101      	bne.n	800cf26 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800cf22:	2301      	movs	r3, #1
 800cf24:	e033      	b.n	800cf8e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d109      	bne.n	800cf42 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f7ff fbba 	bl	800c6a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	2200      	movs	r2, #0
 800cf38:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	2200      	movs	r2, #0
 800cf3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf46:	f003 0310 	and.w	r3, r3, #16
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d118      	bne.n	800cf80 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf52:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800cf56:	f023 0302 	bic.w	r3, r3, #2
 800cf5a:	f043 0202 	orr.w	r2, r3, #2
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 fd50 	bl	800da08 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cf72:	f023 0303 	bic.w	r3, r3, #3
 800cf76:	f043 0201 	orr.w	r2, r3, #1
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	641a      	str	r2, [r3, #64]	@ 0x40
 800cf7e:	e001      	b.n	800cf84 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800cf80:	2301      	movs	r3, #1
 800cf82:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	2200      	movs	r2, #0
 800cf88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800cf8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf8e:	4618      	mov	r0, r3
 800cf90:	3710      	adds	r7, #16
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
	...

0800cf98 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800cf98:	b480      	push	{r7}
 800cf9a:	b085      	sub	sp, #20
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800cfa0:	2300      	movs	r3, #0
 800cfa2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cfaa:	2b01      	cmp	r3, #1
 800cfac:	d101      	bne.n	800cfb2 <HAL_ADC_Start+0x1a>
 800cfae:	2302      	movs	r3, #2
 800cfb0:	e0b2      	b.n	800d118 <HAL_ADC_Start+0x180>
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	689b      	ldr	r3, [r3, #8]
 800cfc0:	f003 0301 	and.w	r3, r3, #1
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d018      	beq.n	800cffa <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	689a      	ldr	r2, [r3, #8]
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	f042 0201 	orr.w	r2, r2, #1
 800cfd6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800cfd8:	4b52      	ldr	r3, [pc, #328]	@ (800d124 <HAL_ADC_Start+0x18c>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	4a52      	ldr	r2, [pc, #328]	@ (800d128 <HAL_ADC_Start+0x190>)
 800cfde:	fba2 2303 	umull	r2, r3, r2, r3
 800cfe2:	0c9a      	lsrs	r2, r3, #18
 800cfe4:	4613      	mov	r3, r2
 800cfe6:	005b      	lsls	r3, r3, #1
 800cfe8:	4413      	add	r3, r2
 800cfea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800cfec:	e002      	b.n	800cff4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800cfee:	68bb      	ldr	r3, [r7, #8]
 800cff0:	3b01      	subs	r3, #1
 800cff2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800cff4:	68bb      	ldr	r3, [r7, #8]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1f9      	bne.n	800cfee <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	f003 0301 	and.w	r3, r3, #1
 800d004:	2b01      	cmp	r3, #1
 800d006:	d17a      	bne.n	800d0fe <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d00c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800d010:	f023 0301 	bic.w	r3, r3, #1
 800d014:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	685b      	ldr	r3, [r3, #4]
 800d022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d026:	2b00      	cmp	r3, #0
 800d028:	d007      	beq.n	800d03a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d02e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d032:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d03e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d042:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d046:	d106      	bne.n	800d056 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d04c:	f023 0206 	bic.w	r2, r3, #6
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	645a      	str	r2, [r3, #68]	@ 0x44
 800d054:	e002      	b.n	800d05c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	2200      	movs	r2, #0
 800d05a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2200      	movs	r2, #0
 800d060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800d064:	4b31      	ldr	r3, [pc, #196]	@ (800d12c <HAL_ADC_Start+0x194>)
 800d066:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800d070:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	685b      	ldr	r3, [r3, #4]
 800d076:	f003 031f 	and.w	r3, r3, #31
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d12a      	bne.n	800d0d4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	4a2b      	ldr	r2, [pc, #172]	@ (800d130 <HAL_ADC_Start+0x198>)
 800d084:	4293      	cmp	r3, r2
 800d086:	d015      	beq.n	800d0b4 <HAL_ADC_Start+0x11c>
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a29      	ldr	r2, [pc, #164]	@ (800d134 <HAL_ADC_Start+0x19c>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d105      	bne.n	800d09e <HAL_ADC_Start+0x106>
 800d092:	4b26      	ldr	r3, [pc, #152]	@ (800d12c <HAL_ADC_Start+0x194>)
 800d094:	685b      	ldr	r3, [r3, #4]
 800d096:	f003 031f 	and.w	r3, r3, #31
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d00a      	beq.n	800d0b4 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	4a25      	ldr	r2, [pc, #148]	@ (800d138 <HAL_ADC_Start+0x1a0>)
 800d0a4:	4293      	cmp	r3, r2
 800d0a6:	d136      	bne.n	800d116 <HAL_ADC_Start+0x17e>
 800d0a8:	4b20      	ldr	r3, [pc, #128]	@ (800d12c <HAL_ADC_Start+0x194>)
 800d0aa:	685b      	ldr	r3, [r3, #4]
 800d0ac:	f003 0310 	and.w	r3, r3, #16
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d130      	bne.n	800d116 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	689b      	ldr	r3, [r3, #8]
 800d0ba:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d129      	bne.n	800d116 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	689a      	ldr	r2, [r3, #8]
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800d0d0:	609a      	str	r2, [r3, #8]
 800d0d2:	e020      	b.n	800d116 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	4a15      	ldr	r2, [pc, #84]	@ (800d130 <HAL_ADC_Start+0x198>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d11b      	bne.n	800d116 <HAL_ADC_Start+0x17e>
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	689b      	ldr	r3, [r3, #8]
 800d0e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d114      	bne.n	800d116 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	689a      	ldr	r2, [r3, #8]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800d0fa:	609a      	str	r2, [r3, #8]
 800d0fc:	e00b      	b.n	800d116 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d102:	f043 0210 	orr.w	r2, r3, #16
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d10e:	f043 0201 	orr.w	r2, r3, #1
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800d116:	2300      	movs	r3, #0
}
 800d118:	4618      	mov	r0, r3
 800d11a:	3714      	adds	r7, #20
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr
 800d124:	20000004 	.word	0x20000004
 800d128:	431bde83 	.word	0x431bde83
 800d12c:	40012300 	.word	0x40012300
 800d130:	40012000 	.word	0x40012000
 800d134:	40012100 	.word	0x40012100
 800d138:	40012200 	.word	0x40012200

0800d13c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b083      	sub	sp, #12
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d14a:	2b01      	cmp	r3, #1
 800d14c:	d101      	bne.n	800d152 <HAL_ADC_Stop+0x16>
 800d14e:	2302      	movs	r3, #2
 800d150:	e021      	b.n	800d196 <HAL_ADC_Stop+0x5a>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	2201      	movs	r2, #1
 800d156:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	689a      	ldr	r2, [r3, #8]
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	f022 0201 	bic.w	r2, r2, #1
 800d168:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	689b      	ldr	r3, [r3, #8]
 800d170:	f003 0301 	and.w	r3, r3, #1
 800d174:	2b00      	cmp	r3, #0
 800d176:	d109      	bne.n	800d18c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d17c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800d180:	f023 0301 	bic.w	r3, r3, #1
 800d184:	f043 0201 	orr.w	r2, r3, #1
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2200      	movs	r2, #0
 800d190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d194:	2300      	movs	r3, #0
}
 800d196:	4618      	mov	r0, r3
 800d198:	370c      	adds	r7, #12
 800d19a:	46bd      	mov	sp, r7
 800d19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1a0:	4770      	bx	lr

0800d1a2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800d1a2:	b580      	push	{r7, lr}
 800d1a4:	b086      	sub	sp, #24
 800d1a6:	af00      	add	r7, sp, #0
 800d1a8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	617b      	str	r3, [r7, #20]
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	f003 0302 	and.w	r3, r3, #2
 800d1c8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 800d1ca:	68bb      	ldr	r3, [r7, #8]
 800d1cc:	f003 0320 	and.w	r3, r3, #32
 800d1d0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d049      	beq.n	800d26c <HAL_ADC_IRQHandler+0xca>
 800d1d8:	693b      	ldr	r3, [r7, #16]
 800d1da:	2b00      	cmp	r3, #0
 800d1dc:	d046      	beq.n	800d26c <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1e2:	f003 0310 	and.w	r3, r3, #16
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d105      	bne.n	800d1f6 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1ee:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	689b      	ldr	r3, [r3, #8]
 800d1fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d200:	2b00      	cmp	r3, #0
 800d202:	d12b      	bne.n	800d25c <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d127      	bne.n	800d25c <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d212:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800d216:	2b00      	cmp	r3, #0
 800d218:	d006      	beq.n	800d228 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	689b      	ldr	r3, [r3, #8]
 800d220:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800d224:	2b00      	cmp	r3, #0
 800d226:	d119      	bne.n	800d25c <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	685a      	ldr	r2, [r3, #4]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	681b      	ldr	r3, [r3, #0]
 800d232:	f022 0220 	bic.w	r2, r2, #32
 800d236:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d23c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d248:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d105      	bne.n	800d25c <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d254:	f043 0201 	orr.w	r2, r3, #1
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f7fc f96d 	bl	800953c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f06f 0212 	mvn.w	r2, #18
 800d26a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	f003 0304 	and.w	r3, r3, #4
 800d272:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d27a:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d057      	beq.n	800d332 <HAL_ADC_IRQHandler+0x190>
 800d282:	693b      	ldr	r3, [r7, #16]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d054      	beq.n	800d332 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d28c:	f003 0310 	and.w	r3, r3, #16
 800d290:	2b00      	cmp	r3, #0
 800d292:	d105      	bne.n	800d2a0 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d298:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	681b      	ldr	r3, [r3, #0]
 800d2a4:	689b      	ldr	r3, [r3, #8]
 800d2a6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d139      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d2b4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800d2b8:	2b00      	cmp	r3, #0
 800d2ba:	d006      	beq.n	800d2ca <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	689b      	ldr	r3, [r3, #8]
 800d2c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d12b      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d124      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	689b      	ldr	r3, [r3, #8]
 800d2de:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d11d      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d119      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	681b      	ldr	r3, [r3, #0]
 800d2f2:	685a      	ldr	r2, [r3, #4]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d2fc:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d302:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d30e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d312:	2b00      	cmp	r3, #0
 800d314:	d105      	bne.n	800d322 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d31a:	f043 0201 	orr.w	r2, r3, #1
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800d322:	6878      	ldr	r0, [r7, #4]
 800d324:	f000 fcee 	bl	800dd04 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	f06f 020c 	mvn.w	r2, #12
 800d330:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	f003 0301 	and.w	r3, r3, #1
 800d338:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800d33a:	68bb      	ldr	r3, [r7, #8]
 800d33c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d340:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d017      	beq.n	800d378 <HAL_ADC_IRQHandler+0x1d6>
 800d348:	693b      	ldr	r3, [r7, #16]
 800d34a:	2b00      	cmp	r3, #0
 800d34c:	d014      	beq.n	800d378 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	681b      	ldr	r3, [r3, #0]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f003 0301 	and.w	r3, r3, #1
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d10d      	bne.n	800d378 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d360:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800d368:	6878      	ldr	r0, [r7, #4]
 800d36a:	f7fc f923 	bl	80095b4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	f06f 0201 	mvn.w	r2, #1
 800d376:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	f003 0320 	and.w	r3, r3, #32
 800d37e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d386:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800d388:	697b      	ldr	r3, [r7, #20]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d015      	beq.n	800d3ba <HAL_ADC_IRQHandler+0x218>
 800d38e:	693b      	ldr	r3, [r7, #16]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d012      	beq.n	800d3ba <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d398:	f043 0202 	orr.w	r2, r3, #2
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f06f 0220 	mvn.w	r2, #32
 800d3a8:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800d3aa:	6878      	ldr	r0, [r7, #4]
 800d3ac:	f000 f98f 	bl	800d6ce <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	f06f 0220 	mvn.w	r2, #32
 800d3b8:	601a      	str	r2, [r3, #0]
  }
}
 800d3ba:	bf00      	nop
 800d3bc:	3718      	adds	r7, #24
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
	...

0800d3c4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b088      	sub	sp, #32
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	60f8      	str	r0, [r7, #12]
 800d3cc:	60b9      	str	r1, [r7, #8]
 800d3ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d3de:	2b01      	cmp	r3, #1
 800d3e0:	d101      	bne.n	800d3e6 <HAL_ADC_Start_DMA+0x22>
 800d3e2:	2302      	movs	r3, #2
 800d3e4:	e0eb      	b.n	800d5be <HAL_ADC_Start_DMA+0x1fa>
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	2201      	movs	r2, #1
 800d3ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	689b      	ldr	r3, [r3, #8]
 800d3f4:	f003 0301 	and.w	r3, r3, #1
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d018      	beq.n	800d42e <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	689a      	ldr	r2, [r3, #8]
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f042 0201 	orr.w	r2, r2, #1
 800d40a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800d40c:	4b6e      	ldr	r3, [pc, #440]	@ (800d5c8 <HAL_ADC_Start_DMA+0x204>)
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	4a6e      	ldr	r2, [pc, #440]	@ (800d5cc <HAL_ADC_Start_DMA+0x208>)
 800d412:	fba2 2303 	umull	r2, r3, r2, r3
 800d416:	0c9a      	lsrs	r2, r3, #18
 800d418:	4613      	mov	r3, r2
 800d41a:	005b      	lsls	r3, r3, #1
 800d41c:	4413      	add	r3, r2
 800d41e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800d420:	e002      	b.n	800d428 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800d422:	697b      	ldr	r3, [r7, #20]
 800d424:	3b01      	subs	r3, #1
 800d426:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800d428:	697b      	ldr	r3, [r7, #20]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d1f9      	bne.n	800d422 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	689b      	ldr	r3, [r3, #8]
 800d434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d43c:	d107      	bne.n	800d44e <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	689a      	ldr	r2, [r3, #8]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d44c:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	f003 0301 	and.w	r3, r3, #1
 800d458:	2b01      	cmp	r3, #1
 800d45a:	f040 80a3 	bne.w	800d5a4 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d462:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800d466:	f023 0301 	bic.w	r3, r3, #1
 800d46a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	685b      	ldr	r3, [r3, #4]
 800d478:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d007      	beq.n	800d490 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d484:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d488:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800d490:	68fb      	ldr	r3, [r7, #12]
 800d492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d494:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d49c:	d106      	bne.n	800d4ac <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d4a2:	f023 0206 	bic.w	r2, r3, #6
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	645a      	str	r2, [r3, #68]	@ 0x44
 800d4aa:	e002      	b.n	800d4b2 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800d4ba:	4b45      	ldr	r3, [pc, #276]	@ (800d5d0 <HAL_ADC_Start_DMA+0x20c>)
 800d4bc:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4c2:	4a44      	ldr	r2, [pc, #272]	@ (800d5d4 <HAL_ADC_Start_DMA+0x210>)
 800d4c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4ca:	4a43      	ldr	r2, [pc, #268]	@ (800d5d8 <HAL_ADC_Start_DMA+0x214>)
 800d4cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d4d2:	4a42      	ldr	r2, [pc, #264]	@ (800d5dc <HAL_ADC_Start_DMA+0x218>)
 800d4d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800d4de:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	685a      	ldr	r2, [r3, #4]
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800d4ee:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	689a      	ldr	r2, [r3, #8]
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d4fe:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	334c      	adds	r3, #76	@ 0x4c
 800d50a:	4619      	mov	r1, r3
 800d50c:	68ba      	ldr	r2, [r7, #8]
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f000 fdc2 	bl	800e098 <HAL_DMA_Start_IT>
 800d514:	4603      	mov	r3, r0
 800d516:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800d518:	69bb      	ldr	r3, [r7, #24]
 800d51a:	685b      	ldr	r3, [r3, #4]
 800d51c:	f003 031f 	and.w	r3, r3, #31
 800d520:	2b00      	cmp	r3, #0
 800d522:	d12a      	bne.n	800d57a <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	4a2d      	ldr	r2, [pc, #180]	@ (800d5e0 <HAL_ADC_Start_DMA+0x21c>)
 800d52a:	4293      	cmp	r3, r2
 800d52c:	d015      	beq.n	800d55a <HAL_ADC_Start_DMA+0x196>
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	4a2c      	ldr	r2, [pc, #176]	@ (800d5e4 <HAL_ADC_Start_DMA+0x220>)
 800d534:	4293      	cmp	r3, r2
 800d536:	d105      	bne.n	800d544 <HAL_ADC_Start_DMA+0x180>
 800d538:	4b25      	ldr	r3, [pc, #148]	@ (800d5d0 <HAL_ADC_Start_DMA+0x20c>)
 800d53a:	685b      	ldr	r3, [r3, #4]
 800d53c:	f003 031f 	and.w	r3, r3, #31
 800d540:	2b00      	cmp	r3, #0
 800d542:	d00a      	beq.n	800d55a <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	4a27      	ldr	r2, [pc, #156]	@ (800d5e8 <HAL_ADC_Start_DMA+0x224>)
 800d54a:	4293      	cmp	r3, r2
 800d54c:	d136      	bne.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
 800d54e:	4b20      	ldr	r3, [pc, #128]	@ (800d5d0 <HAL_ADC_Start_DMA+0x20c>)
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	f003 0310 	and.w	r3, r3, #16
 800d556:	2b00      	cmp	r3, #0
 800d558:	d130      	bne.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	689b      	ldr	r3, [r3, #8]
 800d560:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d564:	2b00      	cmp	r3, #0
 800d566:	d129      	bne.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	689a      	ldr	r2, [r3, #8]
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	681b      	ldr	r3, [r3, #0]
 800d572:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800d576:	609a      	str	r2, [r3, #8]
 800d578:	e020      	b.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	4a18      	ldr	r2, [pc, #96]	@ (800d5e0 <HAL_ADC_Start_DMA+0x21c>)
 800d580:	4293      	cmp	r3, r2
 800d582:	d11b      	bne.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	689b      	ldr	r3, [r3, #8]
 800d58a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d114      	bne.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	689a      	ldr	r2, [r3, #8]
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800d5a0:	609a      	str	r2, [r3, #8]
 800d5a2:	e00b      	b.n	800d5bc <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800d5a4:	68fb      	ldr	r3, [r7, #12]
 800d5a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d5a8:	f043 0210 	orr.w	r2, r3, #16
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d5b4:	f043 0201 	orr.w	r2, r3, #1
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800d5bc:	7ffb      	ldrb	r3, [r7, #31]
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3720      	adds	r7, #32
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}
 800d5c6:	bf00      	nop
 800d5c8:	20000004 	.word	0x20000004
 800d5cc:	431bde83 	.word	0x431bde83
 800d5d0:	40012300 	.word	0x40012300
 800d5d4:	0800dc01 	.word	0x0800dc01
 800d5d8:	0800dcbb 	.word	0x0800dcbb
 800d5dc:	0800dcd7 	.word	0x0800dcd7
 800d5e0:	40012000 	.word	0x40012000
 800d5e4:	40012100 	.word	0x40012100
 800d5e8:	40012200 	.word	0x40012200

0800d5ec <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b084      	sub	sp, #16
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d5fe:	2b01      	cmp	r3, #1
 800d600:	d101      	bne.n	800d606 <HAL_ADC_Stop_DMA+0x1a>
 800d602:	2302      	movs	r3, #2
 800d604:	e048      	b.n	800d698 <HAL_ADC_Stop_DMA+0xac>
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2201      	movs	r2, #1
 800d60a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	689a      	ldr	r2, [r3, #8]
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	f022 0201 	bic.w	r2, r2, #1
 800d61c:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	681b      	ldr	r3, [r3, #0]
 800d622:	689b      	ldr	r3, [r3, #8]
 800d624:	f003 0301 	and.w	r3, r3, #1
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d130      	bne.n	800d68e <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	689a      	ldr	r2, [r3, #8]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d63a:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d640:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800d644:	b2db      	uxtb	r3, r3
 800d646:	2b02      	cmp	r3, #2
 800d648:	d10f      	bne.n	800d66a <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d64e:	4618      	mov	r0, r3
 800d650:	f000 fd7a 	bl	800e148 <HAL_DMA_Abort>
 800d654:	4603      	mov	r3, r0
 800d656:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800d658:	7bfb      	ldrb	r3, [r7, #15]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d005      	beq.n	800d66a <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d662:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	685a      	ldr	r2, [r3, #4]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800d678:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d67e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800d682:	f023 0301 	bic.w	r3, r3, #1
 800d686:	f043 0201 	orr.w	r2, r3, #1
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	2200      	movs	r2, #0
 800d692:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800d696:	7bfb      	ldrb	r3, [r7, #15]
}
 800d698:	4618      	mov	r0, r3
 800d69a:	3710      	adds	r7, #16
 800d69c:	46bd      	mov	sp, r7
 800d69e:	bd80      	pop	{r7, pc}

0800d6a0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b083      	sub	sp, #12
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800d6ae:	4618      	mov	r0, r3
 800d6b0:	370c      	adds	r7, #12
 800d6b2:	46bd      	mov	sp, r7
 800d6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b8:	4770      	bx	lr

0800d6ba <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800d6ba:	b480      	push	{r7}
 800d6bc:	b083      	sub	sp, #12
 800d6be:	af00      	add	r7, sp, #0
 800d6c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800d6c2:	bf00      	nop
 800d6c4:	370c      	adds	r7, #12
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr

0800d6ce <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800d6ce:	b480      	push	{r7}
 800d6d0:	b083      	sub	sp, #12
 800d6d2:	af00      	add	r7, sp, #0
 800d6d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800d6d6:	bf00      	nop
 800d6d8:	370c      	adds	r7, #12
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e0:	4770      	bx	lr
	...

0800d6e4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800d6e4:	b480      	push	{r7}
 800d6e6:	b085      	sub	sp, #20
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
 800d6ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d101      	bne.n	800d700 <HAL_ADC_ConfigChannel+0x1c>
 800d6fc:	2302      	movs	r3, #2
 800d6fe:	e113      	b.n	800d928 <HAL_ADC_ConfigChannel+0x244>
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	2201      	movs	r2, #1
 800d704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800d708:	683b      	ldr	r3, [r7, #0]
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	2b09      	cmp	r3, #9
 800d70e:	d925      	bls.n	800d75c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	68d9      	ldr	r1, [r3, #12]
 800d716:	683b      	ldr	r3, [r7, #0]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	b29b      	uxth	r3, r3
 800d71c:	461a      	mov	r2, r3
 800d71e:	4613      	mov	r3, r2
 800d720:	005b      	lsls	r3, r3, #1
 800d722:	4413      	add	r3, r2
 800d724:	3b1e      	subs	r3, #30
 800d726:	2207      	movs	r2, #7
 800d728:	fa02 f303 	lsl.w	r3, r2, r3
 800d72c:	43da      	mvns	r2, r3
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	400a      	ands	r2, r1
 800d734:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	68d9      	ldr	r1, [r3, #12]
 800d73c:	683b      	ldr	r3, [r7, #0]
 800d73e:	689a      	ldr	r2, [r3, #8]
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	b29b      	uxth	r3, r3
 800d746:	4618      	mov	r0, r3
 800d748:	4603      	mov	r3, r0
 800d74a:	005b      	lsls	r3, r3, #1
 800d74c:	4403      	add	r3, r0
 800d74e:	3b1e      	subs	r3, #30
 800d750:	409a      	lsls	r2, r3
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	430a      	orrs	r2, r1
 800d758:	60da      	str	r2, [r3, #12]
 800d75a:	e022      	b.n	800d7a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	6919      	ldr	r1, [r3, #16]
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	b29b      	uxth	r3, r3
 800d768:	461a      	mov	r2, r3
 800d76a:	4613      	mov	r3, r2
 800d76c:	005b      	lsls	r3, r3, #1
 800d76e:	4413      	add	r3, r2
 800d770:	2207      	movs	r2, #7
 800d772:	fa02 f303 	lsl.w	r3, r2, r3
 800d776:	43da      	mvns	r2, r3
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	400a      	ands	r2, r1
 800d77e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	6919      	ldr	r1, [r3, #16]
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	689a      	ldr	r2, [r3, #8]
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	b29b      	uxth	r3, r3
 800d790:	4618      	mov	r0, r3
 800d792:	4603      	mov	r3, r0
 800d794:	005b      	lsls	r3, r3, #1
 800d796:	4403      	add	r3, r0
 800d798:	409a      	lsls	r2, r3
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	430a      	orrs	r2, r1
 800d7a0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	685b      	ldr	r3, [r3, #4]
 800d7a6:	2b06      	cmp	r3, #6
 800d7a8:	d824      	bhi.n	800d7f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d7b0:	683b      	ldr	r3, [r7, #0]
 800d7b2:	685a      	ldr	r2, [r3, #4]
 800d7b4:	4613      	mov	r3, r2
 800d7b6:	009b      	lsls	r3, r3, #2
 800d7b8:	4413      	add	r3, r2
 800d7ba:	3b05      	subs	r3, #5
 800d7bc:	221f      	movs	r2, #31
 800d7be:	fa02 f303 	lsl.w	r3, r2, r3
 800d7c2:	43da      	mvns	r2, r3
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	400a      	ands	r2, r1
 800d7ca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	681b      	ldr	r3, [r3, #0]
 800d7d0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	b29b      	uxth	r3, r3
 800d7d8:	4618      	mov	r0, r3
 800d7da:	683b      	ldr	r3, [r7, #0]
 800d7dc:	685a      	ldr	r2, [r3, #4]
 800d7de:	4613      	mov	r3, r2
 800d7e0:	009b      	lsls	r3, r3, #2
 800d7e2:	4413      	add	r3, r2
 800d7e4:	3b05      	subs	r3, #5
 800d7e6:	fa00 f203 	lsl.w	r2, r0, r3
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	430a      	orrs	r2, r1
 800d7f0:	635a      	str	r2, [r3, #52]	@ 0x34
 800d7f2:	e04c      	b.n	800d88e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	685b      	ldr	r3, [r3, #4]
 800d7f8:	2b0c      	cmp	r3, #12
 800d7fa:	d824      	bhi.n	800d846 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	685a      	ldr	r2, [r3, #4]
 800d806:	4613      	mov	r3, r2
 800d808:	009b      	lsls	r3, r3, #2
 800d80a:	4413      	add	r3, r2
 800d80c:	3b23      	subs	r3, #35	@ 0x23
 800d80e:	221f      	movs	r2, #31
 800d810:	fa02 f303 	lsl.w	r3, r2, r3
 800d814:	43da      	mvns	r2, r3
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	400a      	ands	r2, r1
 800d81c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	b29b      	uxth	r3, r3
 800d82a:	4618      	mov	r0, r3
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	685a      	ldr	r2, [r3, #4]
 800d830:	4613      	mov	r3, r2
 800d832:	009b      	lsls	r3, r3, #2
 800d834:	4413      	add	r3, r2
 800d836:	3b23      	subs	r3, #35	@ 0x23
 800d838:	fa00 f203 	lsl.w	r2, r0, r3
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	430a      	orrs	r2, r1
 800d842:	631a      	str	r2, [r3, #48]	@ 0x30
 800d844:	e023      	b.n	800d88e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	685a      	ldr	r2, [r3, #4]
 800d850:	4613      	mov	r3, r2
 800d852:	009b      	lsls	r3, r3, #2
 800d854:	4413      	add	r3, r2
 800d856:	3b41      	subs	r3, #65	@ 0x41
 800d858:	221f      	movs	r2, #31
 800d85a:	fa02 f303 	lsl.w	r3, r2, r3
 800d85e:	43da      	mvns	r2, r3
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	681b      	ldr	r3, [r3, #0]
 800d864:	400a      	ands	r2, r1
 800d866:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	b29b      	uxth	r3, r3
 800d874:	4618      	mov	r0, r3
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	685a      	ldr	r2, [r3, #4]
 800d87a:	4613      	mov	r3, r2
 800d87c:	009b      	lsls	r3, r3, #2
 800d87e:	4413      	add	r3, r2
 800d880:	3b41      	subs	r3, #65	@ 0x41
 800d882:	fa00 f203 	lsl.w	r2, r0, r3
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	430a      	orrs	r2, r1
 800d88c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800d88e:	4b29      	ldr	r3, [pc, #164]	@ (800d934 <HAL_ADC_ConfigChannel+0x250>)
 800d890:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	4a28      	ldr	r2, [pc, #160]	@ (800d938 <HAL_ADC_ConfigChannel+0x254>)
 800d898:	4293      	cmp	r3, r2
 800d89a:	d10f      	bne.n	800d8bc <HAL_ADC_ConfigChannel+0x1d8>
 800d89c:	683b      	ldr	r3, [r7, #0]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	2b12      	cmp	r3, #18
 800d8a2:	d10b      	bne.n	800d8bc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	685b      	ldr	r3, [r3, #4]
 800d8a8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	685b      	ldr	r3, [r3, #4]
 800d8b4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	4a1d      	ldr	r2, [pc, #116]	@ (800d938 <HAL_ADC_ConfigChannel+0x254>)
 800d8c2:	4293      	cmp	r3, r2
 800d8c4:	d12b      	bne.n	800d91e <HAL_ADC_ConfigChannel+0x23a>
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	681b      	ldr	r3, [r3, #0]
 800d8ca:	4a1c      	ldr	r2, [pc, #112]	@ (800d93c <HAL_ADC_ConfigChannel+0x258>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d003      	beq.n	800d8d8 <HAL_ADC_ConfigChannel+0x1f4>
 800d8d0:	683b      	ldr	r3, [r7, #0]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b11      	cmp	r3, #17
 800d8d6:	d122      	bne.n	800d91e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	685b      	ldr	r3, [r3, #4]
 800d8dc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800d8e4:	68fb      	ldr	r3, [r7, #12]
 800d8e6:	685b      	ldr	r3, [r3, #4]
 800d8e8:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800d8f0:	683b      	ldr	r3, [r7, #0]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	4a11      	ldr	r2, [pc, #68]	@ (800d93c <HAL_ADC_ConfigChannel+0x258>)
 800d8f6:	4293      	cmp	r3, r2
 800d8f8:	d111      	bne.n	800d91e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800d8fa:	4b11      	ldr	r3, [pc, #68]	@ (800d940 <HAL_ADC_ConfigChannel+0x25c>)
 800d8fc:	681b      	ldr	r3, [r3, #0]
 800d8fe:	4a11      	ldr	r2, [pc, #68]	@ (800d944 <HAL_ADC_ConfigChannel+0x260>)
 800d900:	fba2 2303 	umull	r2, r3, r2, r3
 800d904:	0c9a      	lsrs	r2, r3, #18
 800d906:	4613      	mov	r3, r2
 800d908:	009b      	lsls	r3, r3, #2
 800d90a:	4413      	add	r3, r2
 800d90c:	005b      	lsls	r3, r3, #1
 800d90e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800d910:	e002      	b.n	800d918 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800d912:	68bb      	ldr	r3, [r7, #8]
 800d914:	3b01      	subs	r3, #1
 800d916:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800d918:	68bb      	ldr	r3, [r7, #8]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d1f9      	bne.n	800d912 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2200      	movs	r2, #0
 800d922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d926:	2300      	movs	r3, #0
}
 800d928:	4618      	mov	r0, r3
 800d92a:	3714      	adds	r7, #20
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr
 800d934:	40012300 	.word	0x40012300
 800d938:	40012000 	.word	0x40012000
 800d93c:	10000012 	.word	0x10000012
 800d940:	20000004 	.word	0x20000004
 800d944:	431bde83 	.word	0x431bde83

0800d948 <HAL_ADC_AnalogWDGConfig>:
  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
  *         that contains the configuration information of ADC analog watchdog.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
{
 800d948:	b480      	push	{r7}
 800d94a:	b083      	sub	sp, #12
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
 800d950:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
#endif /* USE_FULL_ASSERT  */

  /* Process locked */
  __HAL_LOCK(hadc);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d958:	2b01      	cmp	r3, #1
 800d95a:	d101      	bne.n	800d960 <HAL_ADC_AnalogWDGConfig+0x18>
 800d95c:	2302      	movs	r3, #2
 800d95e:	e04d      	b.n	800d9fc <HAL_ADC_AnalogWDGConfig+0xb4>
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2201      	movs	r2, #1
 800d964:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (AnalogWDGConfig->ITMode == ENABLE)
 800d968:	683b      	ldr	r3, [r7, #0]
 800d96a:	7c1b      	ldrb	r3, [r3, #16]
 800d96c:	2b01      	cmp	r3, #1
 800d96e:	d108      	bne.n	800d982 <HAL_ADC_AnalogWDGConfig+0x3a>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	685a      	ldr	r2, [r3, #4]
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d97e:	605a      	str	r2, [r3, #4]
 800d980:	e007      	b.n	800d992 <HAL_ADC_AnalogWDGConfig+0x4a>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	685a      	ldr	r2, [r3, #4]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d990:	605a      	str	r2, [r3, #4]
  }

  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	685b      	ldr	r3, [r3, #4]
 800d998:	687a      	ldr	r2, [r7, #4]
 800d99a:	6812      	ldr	r2, [r2, #0]
 800d99c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800d9a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d9a4:	6053      	str	r3, [r2, #4]

  /* Set the analog watchdog enable mode */
  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	6859      	ldr	r1, [r3, #4]
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	681a      	ldr	r2, [r3, #0]
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	430a      	orrs	r2, r1
 800d9b6:	605a      	str	r2, [r3, #4]

  /* Set the high threshold */
  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	683a      	ldr	r2, [r7, #0]
 800d9be:	6852      	ldr	r2, [r2, #4]
 800d9c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the low threshold */
  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	683a      	ldr	r2, [r7, #0]
 800d9c8:	6892      	ldr	r2, [r2, #8]
 800d9ca:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Clear the Analog watchdog channel select bits */
  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	685a      	ldr	r2, [r3, #4]
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f022 021f 	bic.w	r2, r2, #31
 800d9da:	605a      	str	r2, [r3, #4]

  /* Set the Analog watchdog channel */
  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	685a      	ldr	r2, [r3, #4]
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	68db      	ldr	r3, [r3, #12]
 800d9e6:	b29b      	uxth	r3, r3
 800d9e8:	4619      	mov	r1, r3
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	430a      	orrs	r2, r1
 800d9f0:	605a      	str	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800d9fa:	2300      	movs	r3, #0
}
 800d9fc:	4618      	mov	r0, r3
 800d9fe:	370c      	adds	r7, #12
 800da00:	46bd      	mov	sp, r7
 800da02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da06:	4770      	bx	lr

0800da08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800da08:	b480      	push	{r7}
 800da0a:	b085      	sub	sp, #20
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800da10:	4b79      	ldr	r3, [pc, #484]	@ (800dbf8 <ADC_Init+0x1f0>)
 800da12:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	685b      	ldr	r3, [r3, #4]
 800da18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	685a      	ldr	r2, [r3, #4]
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	685b      	ldr	r3, [r3, #4]
 800da28:	431a      	orrs	r2, r3
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	681b      	ldr	r3, [r3, #0]
 800da32:	685a      	ldr	r2, [r3, #4]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800da3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	6859      	ldr	r1, [r3, #4]
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	691b      	ldr	r3, [r3, #16]
 800da48:	021a      	lsls	r2, r3, #8
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	681b      	ldr	r3, [r3, #0]
 800da4e:	430a      	orrs	r2, r1
 800da50:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	685a      	ldr	r2, [r3, #4]
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800da60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	6859      	ldr	r1, [r3, #4]
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	689a      	ldr	r2, [r3, #8]
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	681b      	ldr	r3, [r3, #0]
 800da70:	430a      	orrs	r2, r1
 800da72:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	689a      	ldr	r2, [r3, #8]
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800da82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800da84:	687b      	ldr	r3, [r7, #4]
 800da86:	681b      	ldr	r3, [r3, #0]
 800da88:	6899      	ldr	r1, [r3, #8]
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	68da      	ldr	r2, [r3, #12]
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	430a      	orrs	r2, r1
 800da94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800da9a:	4a58      	ldr	r2, [pc, #352]	@ (800dbfc <ADC_Init+0x1f4>)
 800da9c:	4293      	cmp	r3, r2
 800da9e:	d022      	beq.n	800dae6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	689a      	ldr	r2, [r3, #8]
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800daae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	6899      	ldr	r1, [r3, #8]
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	430a      	orrs	r2, r1
 800dac0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	689a      	ldr	r2, [r3, #8]
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800dad0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	681b      	ldr	r3, [r3, #0]
 800dad6:	6899      	ldr	r1, [r3, #8]
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	681b      	ldr	r3, [r3, #0]
 800dae0:	430a      	orrs	r2, r1
 800dae2:	609a      	str	r2, [r3, #8]
 800dae4:	e00f      	b.n	800db06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	681b      	ldr	r3, [r3, #0]
 800daea:	689a      	ldr	r2, [r3, #8]
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800daf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	689a      	ldr	r2, [r3, #8]
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800db04:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	689a      	ldr	r2, [r3, #8]
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f022 0202 	bic.w	r2, r2, #2
 800db14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	6899      	ldr	r1, [r3, #8]
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	7e1b      	ldrb	r3, [r3, #24]
 800db20:	005a      	lsls	r2, r3, #1
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	430a      	orrs	r2, r1
 800db28:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d01b      	beq.n	800db6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	685a      	ldr	r2, [r3, #4]
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800db42:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	685a      	ldr	r2, [r3, #4]
 800db4a:	687b      	ldr	r3, [r7, #4]
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800db52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	6859      	ldr	r1, [r3, #4]
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db5e:	3b01      	subs	r3, #1
 800db60:	035a      	lsls	r2, r3, #13
 800db62:	687b      	ldr	r3, [r7, #4]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	430a      	orrs	r2, r1
 800db68:	605a      	str	r2, [r3, #4]
 800db6a:	e007      	b.n	800db7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	685a      	ldr	r2, [r3, #4]
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800db7a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800db8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	69db      	ldr	r3, [r3, #28]
 800db96:	3b01      	subs	r3, #1
 800db98:	051a      	lsls	r2, r3, #20
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	430a      	orrs	r2, r1
 800dba0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	689a      	ldr	r2, [r3, #8]
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800dbb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	6899      	ldr	r1, [r3, #8]
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800dbbe:	025a      	lsls	r2, r3, #9
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	681b      	ldr	r3, [r3, #0]
 800dbc4:	430a      	orrs	r2, r1
 800dbc6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	689a      	ldr	r2, [r3, #8]
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dbd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	6899      	ldr	r1, [r3, #8]
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	695b      	ldr	r3, [r3, #20]
 800dbe2:	029a      	lsls	r2, r3, #10
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	430a      	orrs	r2, r1
 800dbea:	609a      	str	r2, [r3, #8]
}
 800dbec:	bf00      	nop
 800dbee:	3714      	adds	r7, #20
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf6:	4770      	bx	lr
 800dbf8:	40012300 	.word	0x40012300
 800dbfc:	0f000001 	.word	0x0f000001

0800dc00 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	b084      	sub	sp, #16
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d13c      	bne.n	800dc94 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	689b      	ldr	r3, [r3, #8]
 800dc2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d12b      	bne.n	800dc8c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d127      	bne.n	800dc8c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d006      	beq.n	800dc58 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	689b      	ldr	r3, [r3, #8]
 800dc50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800dc54:	2b00      	cmp	r3, #0
 800dc56:	d119      	bne.n	800dc8c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	685a      	ldr	r2, [r3, #4]
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	f022 0220 	bic.w	r2, r2, #32
 800dc66:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800dc74:	68fb      	ldr	r3, [r7, #12]
 800dc76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d105      	bne.n	800dc8c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc84:	f043 0201 	orr.w	r2, r3, #1
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800dc8c:	68f8      	ldr	r0, [r7, #12]
 800dc8e:	f7fb fc55 	bl	800953c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800dc92:	e00e      	b.n	800dcb2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800dc94:	68fb      	ldr	r3, [r7, #12]
 800dc96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dc98:	f003 0310 	and.w	r3, r3, #16
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	d003      	beq.n	800dca8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800dca0:	68f8      	ldr	r0, [r7, #12]
 800dca2:	f7ff fd14 	bl	800d6ce <HAL_ADC_ErrorCallback>
}
 800dca6:	e004      	b.n	800dcb2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dcae:	6878      	ldr	r0, [r7, #4]
 800dcb0:	4798      	blx	r3
}
 800dcb2:	bf00      	nop
 800dcb4:	3710      	adds	r7, #16
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}

0800dcba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800dcba:	b580      	push	{r7, lr}
 800dcbc:	b084      	sub	sp, #16
 800dcbe:	af00      	add	r7, sp, #0
 800dcc0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcc6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f7ff fcf6 	bl	800d6ba <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800dcce:	bf00      	nop
 800dcd0:	3710      	adds	r7, #16
 800dcd2:	46bd      	mov	sp, r7
 800dcd4:	bd80      	pop	{r7, pc}

0800dcd6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800dcd6:	b580      	push	{r7, lr}
 800dcd8:	b084      	sub	sp, #16
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dce2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	2240      	movs	r2, #64	@ 0x40
 800dce8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dcee:	f043 0204 	orr.w	r2, r3, #4
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800dcf6:	68f8      	ldr	r0, [r7, #12]
 800dcf8:	f7ff fce9 	bl	800d6ce <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800dcfc:	bf00      	nop
 800dcfe:	3710      	adds	r7, #16
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}

0800dd04 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800dd04:	b480      	push	{r7}
 800dd06:	b083      	sub	sp, #12
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800dd0c:	bf00      	nop
 800dd0e:	370c      	adds	r7, #12
 800dd10:	46bd      	mov	sp, r7
 800dd12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd16:	4770      	bx	lr

0800dd18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800dd18:	b480      	push	{r7}
 800dd1a:	b085      	sub	sp, #20
 800dd1c:	af00      	add	r7, sp, #0
 800dd1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	f003 0307 	and.w	r3, r3, #7
 800dd26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800dd28:	4b0c      	ldr	r3, [pc, #48]	@ (800dd5c <__NVIC_SetPriorityGrouping+0x44>)
 800dd2a:	68db      	ldr	r3, [r3, #12]
 800dd2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800dd2e:	68ba      	ldr	r2, [r7, #8]
 800dd30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800dd34:	4013      	ands	r3, r2
 800dd36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800dd40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800dd44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800dd48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800dd4a:	4a04      	ldr	r2, [pc, #16]	@ (800dd5c <__NVIC_SetPriorityGrouping+0x44>)
 800dd4c:	68bb      	ldr	r3, [r7, #8]
 800dd4e:	60d3      	str	r3, [r2, #12]
}
 800dd50:	bf00      	nop
 800dd52:	3714      	adds	r7, #20
 800dd54:	46bd      	mov	sp, r7
 800dd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5a:	4770      	bx	lr
 800dd5c:	e000ed00 	.word	0xe000ed00

0800dd60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800dd60:	b480      	push	{r7}
 800dd62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800dd64:	4b04      	ldr	r3, [pc, #16]	@ (800dd78 <__NVIC_GetPriorityGrouping+0x18>)
 800dd66:	68db      	ldr	r3, [r3, #12]
 800dd68:	0a1b      	lsrs	r3, r3, #8
 800dd6a:	f003 0307 	and.w	r3, r3, #7
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	46bd      	mov	sp, r7
 800dd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd76:	4770      	bx	lr
 800dd78:	e000ed00 	.word	0xe000ed00

0800dd7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800dd7c:	b480      	push	{r7}
 800dd7e:	b083      	sub	sp, #12
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	4603      	mov	r3, r0
 800dd84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dd86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	db0b      	blt.n	800dda6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800dd8e:	79fb      	ldrb	r3, [r7, #7]
 800dd90:	f003 021f 	and.w	r2, r3, #31
 800dd94:	4907      	ldr	r1, [pc, #28]	@ (800ddb4 <__NVIC_EnableIRQ+0x38>)
 800dd96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dd9a:	095b      	lsrs	r3, r3, #5
 800dd9c:	2001      	movs	r0, #1
 800dd9e:	fa00 f202 	lsl.w	r2, r0, r2
 800dda2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800dda6:	bf00      	nop
 800dda8:	370c      	adds	r7, #12
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddb0:	4770      	bx	lr
 800ddb2:	bf00      	nop
 800ddb4:	e000e100 	.word	0xe000e100

0800ddb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	6039      	str	r1, [r7, #0]
 800ddc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ddc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	db0a      	blt.n	800dde2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	b2da      	uxtb	r2, r3
 800ddd0:	490c      	ldr	r1, [pc, #48]	@ (800de04 <__NVIC_SetPriority+0x4c>)
 800ddd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddd6:	0112      	lsls	r2, r2, #4
 800ddd8:	b2d2      	uxtb	r2, r2
 800ddda:	440b      	add	r3, r1
 800dddc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800dde0:	e00a      	b.n	800ddf8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	4908      	ldr	r1, [pc, #32]	@ (800de08 <__NVIC_SetPriority+0x50>)
 800dde8:	79fb      	ldrb	r3, [r7, #7]
 800ddea:	f003 030f 	and.w	r3, r3, #15
 800ddee:	3b04      	subs	r3, #4
 800ddf0:	0112      	lsls	r2, r2, #4
 800ddf2:	b2d2      	uxtb	r2, r2
 800ddf4:	440b      	add	r3, r1
 800ddf6:	761a      	strb	r2, [r3, #24]
}
 800ddf8:	bf00      	nop
 800ddfa:	370c      	adds	r7, #12
 800ddfc:	46bd      	mov	sp, r7
 800ddfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de02:	4770      	bx	lr
 800de04:	e000e100 	.word	0xe000e100
 800de08:	e000ed00 	.word	0xe000ed00

0800de0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b089      	sub	sp, #36	@ 0x24
 800de10:	af00      	add	r7, sp, #0
 800de12:	60f8      	str	r0, [r7, #12]
 800de14:	60b9      	str	r1, [r7, #8]
 800de16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f003 0307 	and.w	r3, r3, #7
 800de1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800de20:	69fb      	ldr	r3, [r7, #28]
 800de22:	f1c3 0307 	rsb	r3, r3, #7
 800de26:	2b04      	cmp	r3, #4
 800de28:	bf28      	it	cs
 800de2a:	2304      	movcs	r3, #4
 800de2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800de2e:	69fb      	ldr	r3, [r7, #28]
 800de30:	3304      	adds	r3, #4
 800de32:	2b06      	cmp	r3, #6
 800de34:	d902      	bls.n	800de3c <NVIC_EncodePriority+0x30>
 800de36:	69fb      	ldr	r3, [r7, #28]
 800de38:	3b03      	subs	r3, #3
 800de3a:	e000      	b.n	800de3e <NVIC_EncodePriority+0x32>
 800de3c:	2300      	movs	r3, #0
 800de3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800de40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800de44:	69bb      	ldr	r3, [r7, #24]
 800de46:	fa02 f303 	lsl.w	r3, r2, r3
 800de4a:	43da      	mvns	r2, r3
 800de4c:	68bb      	ldr	r3, [r7, #8]
 800de4e:	401a      	ands	r2, r3
 800de50:	697b      	ldr	r3, [r7, #20]
 800de52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800de54:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800de58:	697b      	ldr	r3, [r7, #20]
 800de5a:	fa01 f303 	lsl.w	r3, r1, r3
 800de5e:	43d9      	mvns	r1, r3
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800de64:	4313      	orrs	r3, r2
         );
}
 800de66:	4618      	mov	r0, r3
 800de68:	3724      	adds	r7, #36	@ 0x24
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
	...

0800de74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b082      	sub	sp, #8
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	3b01      	subs	r3, #1
 800de80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800de84:	d301      	bcc.n	800de8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800de86:	2301      	movs	r3, #1
 800de88:	e00f      	b.n	800deaa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800de8a:	4a0a      	ldr	r2, [pc, #40]	@ (800deb4 <SysTick_Config+0x40>)
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	3b01      	subs	r3, #1
 800de90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800de92:	210f      	movs	r1, #15
 800de94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800de98:	f7ff ff8e 	bl	800ddb8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800de9c:	4b05      	ldr	r3, [pc, #20]	@ (800deb4 <SysTick_Config+0x40>)
 800de9e:	2200      	movs	r2, #0
 800dea0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800dea2:	4b04      	ldr	r3, [pc, #16]	@ (800deb4 <SysTick_Config+0x40>)
 800dea4:	2207      	movs	r2, #7
 800dea6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800dea8:	2300      	movs	r3, #0
}
 800deaa:	4618      	mov	r0, r3
 800deac:	3708      	adds	r7, #8
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	e000e010 	.word	0xe000e010

0800deb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800deb8:	b580      	push	{r7, lr}
 800deba:	b082      	sub	sp, #8
 800debc:	af00      	add	r7, sp, #0
 800debe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800dec0:	6878      	ldr	r0, [r7, #4]
 800dec2:	f7ff ff29 	bl	800dd18 <__NVIC_SetPriorityGrouping>
}
 800dec6:	bf00      	nop
 800dec8:	3708      	adds	r7, #8
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}

0800dece <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800dece:	b580      	push	{r7, lr}
 800ded0:	b086      	sub	sp, #24
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	4603      	mov	r3, r0
 800ded6:	60b9      	str	r1, [r7, #8]
 800ded8:	607a      	str	r2, [r7, #4]
 800deda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800dedc:	2300      	movs	r3, #0
 800dede:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800dee0:	f7ff ff3e 	bl	800dd60 <__NVIC_GetPriorityGrouping>
 800dee4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800dee6:	687a      	ldr	r2, [r7, #4]
 800dee8:	68b9      	ldr	r1, [r7, #8]
 800deea:	6978      	ldr	r0, [r7, #20]
 800deec:	f7ff ff8e 	bl	800de0c <NVIC_EncodePriority>
 800def0:	4602      	mov	r2, r0
 800def2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800def6:	4611      	mov	r1, r2
 800def8:	4618      	mov	r0, r3
 800defa:	f7ff ff5d 	bl	800ddb8 <__NVIC_SetPriority>
}
 800defe:	bf00      	nop
 800df00:	3718      	adds	r7, #24
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}

0800df06 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800df06:	b580      	push	{r7, lr}
 800df08:	b082      	sub	sp, #8
 800df0a:	af00      	add	r7, sp, #0
 800df0c:	4603      	mov	r3, r0
 800df0e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800df10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800df14:	4618      	mov	r0, r3
 800df16:	f7ff ff31 	bl	800dd7c <__NVIC_EnableIRQ>
}
 800df1a:	bf00      	nop
 800df1c:	3708      	adds	r7, #8
 800df1e:	46bd      	mov	sp, r7
 800df20:	bd80      	pop	{r7, pc}

0800df22 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800df22:	b580      	push	{r7, lr}
 800df24:	b082      	sub	sp, #8
 800df26:	af00      	add	r7, sp, #0
 800df28:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800df2a:	6878      	ldr	r0, [r7, #4]
 800df2c:	f7ff ffa2 	bl	800de74 <SysTick_Config>
 800df30:	4603      	mov	r3, r0
}
 800df32:	4618      	mov	r0, r3
 800df34:	3708      	adds	r7, #8
 800df36:	46bd      	mov	sp, r7
 800df38:	bd80      	pop	{r7, pc}
	...

0800df3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b086      	sub	sp, #24
 800df40:	af00      	add	r7, sp, #0
 800df42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800df44:	2300      	movs	r3, #0
 800df46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800df48:	f7fe ffb2 	bl	800ceb0 <HAL_GetTick>
 800df4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d101      	bne.n	800df58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800df54:	2301      	movs	r3, #1
 800df56:	e099      	b.n	800e08c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	2202      	movs	r2, #2
 800df5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	2200      	movs	r2, #0
 800df64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	681a      	ldr	r2, [r3, #0]
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	f022 0201 	bic.w	r2, r2, #1
 800df76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800df78:	e00f      	b.n	800df9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800df7a:	f7fe ff99 	bl	800ceb0 <HAL_GetTick>
 800df7e:	4602      	mov	r2, r0
 800df80:	693b      	ldr	r3, [r7, #16]
 800df82:	1ad3      	subs	r3, r2, r3
 800df84:	2b05      	cmp	r3, #5
 800df86:	d908      	bls.n	800df9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2220      	movs	r2, #32
 800df8c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	2203      	movs	r2, #3
 800df92:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800df96:	2303      	movs	r3, #3
 800df98:	e078      	b.n	800e08c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	681b      	ldr	r3, [r3, #0]
 800dfa0:	f003 0301 	and.w	r3, r3, #1
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d1e8      	bne.n	800df7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800dfb0:	697a      	ldr	r2, [r7, #20]
 800dfb2:	4b38      	ldr	r3, [pc, #224]	@ (800e094 <HAL_DMA_Init+0x158>)
 800dfb4:	4013      	ands	r3, r2
 800dfb6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	685a      	ldr	r2, [r3, #4]
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	689b      	ldr	r3, [r3, #8]
 800dfc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dfc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	691b      	ldr	r3, [r3, #16]
 800dfcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800dfd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	699b      	ldr	r3, [r3, #24]
 800dfd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800dfde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6a1b      	ldr	r3, [r3, #32]
 800dfe4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800dfe6:	697a      	ldr	r2, [r7, #20]
 800dfe8:	4313      	orrs	r3, r2
 800dfea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800dfec:	687b      	ldr	r3, [r7, #4]
 800dfee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dff0:	2b04      	cmp	r3, #4
 800dff2:	d107      	bne.n	800e004 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800dff4:	687b      	ldr	r3, [r7, #4]
 800dff6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dffc:	4313      	orrs	r3, r2
 800dffe:	697a      	ldr	r2, [r7, #20]
 800e000:	4313      	orrs	r3, r2
 800e002:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	697a      	ldr	r2, [r7, #20]
 800e00a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	695b      	ldr	r3, [r3, #20]
 800e012:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800e014:	697b      	ldr	r3, [r7, #20]
 800e016:	f023 0307 	bic.w	r3, r3, #7
 800e01a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e020:	697a      	ldr	r2, [r7, #20]
 800e022:	4313      	orrs	r3, r2
 800e024:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e02a:	2b04      	cmp	r3, #4
 800e02c:	d117      	bne.n	800e05e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e032:	697a      	ldr	r2, [r7, #20]
 800e034:	4313      	orrs	r3, r2
 800e036:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d00e      	beq.n	800e05e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f000 fadf 	bl	800e604 <DMA_CheckFifoParam>
 800e046:	4603      	mov	r3, r0
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d008      	beq.n	800e05e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	2240      	movs	r2, #64	@ 0x40
 800e050:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2201      	movs	r2, #1
 800e056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800e05a:	2301      	movs	r3, #1
 800e05c:	e016      	b.n	800e08c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800e05e:	687b      	ldr	r3, [r7, #4]
 800e060:	681b      	ldr	r3, [r3, #0]
 800e062:	697a      	ldr	r2, [r7, #20]
 800e064:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f000 fa96 	bl	800e598 <DMA_CalcBaseAndBitshift>
 800e06c:	4603      	mov	r3, r0
 800e06e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e074:	223f      	movs	r2, #63	@ 0x3f
 800e076:	409a      	lsls	r2, r3
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	2200      	movs	r2, #0
 800e080:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	2201      	movs	r2, #1
 800e086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800e08a:	2300      	movs	r3, #0
}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3718      	adds	r7, #24
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}
 800e094:	f010803f 	.word	0xf010803f

0800e098 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e098:	b580      	push	{r7, lr}
 800e09a:	b086      	sub	sp, #24
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	60f8      	str	r0, [r7, #12]
 800e0a0:	60b9      	str	r1, [r7, #8]
 800e0a2:	607a      	str	r2, [r7, #4]
 800e0a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e0a6:	2300      	movs	r3, #0
 800e0a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e0ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e0b6:	2b01      	cmp	r3, #1
 800e0b8:	d101      	bne.n	800e0be <HAL_DMA_Start_IT+0x26>
 800e0ba:	2302      	movs	r3, #2
 800e0bc:	e040      	b.n	800e140 <HAL_DMA_Start_IT+0xa8>
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	2201      	movs	r2, #1
 800e0c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e0cc:	b2db      	uxtb	r3, r3
 800e0ce:	2b01      	cmp	r3, #1
 800e0d0:	d12f      	bne.n	800e132 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	2202      	movs	r2, #2
 800e0d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800e0da:	68fb      	ldr	r3, [r7, #12]
 800e0dc:	2200      	movs	r2, #0
 800e0de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800e0e0:	683b      	ldr	r3, [r7, #0]
 800e0e2:	687a      	ldr	r2, [r7, #4]
 800e0e4:	68b9      	ldr	r1, [r7, #8]
 800e0e6:	68f8      	ldr	r0, [r7, #12]
 800e0e8:	f000 fa28 	bl	800e53c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e0f0:	223f      	movs	r2, #63	@ 0x3f
 800e0f2:	409a      	lsls	r2, r3
 800e0f4:	693b      	ldr	r3, [r7, #16]
 800e0f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	681a      	ldr	r2, [r3, #0]
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	f042 0216 	orr.w	r2, r2, #22
 800e106:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d007      	beq.n	800e120 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800e110:	68fb      	ldr	r3, [r7, #12]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	681a      	ldr	r2, [r3, #0]
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	f042 0208 	orr.w	r2, r2, #8
 800e11e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	681b      	ldr	r3, [r3, #0]
 800e124:	681a      	ldr	r2, [r3, #0]
 800e126:	68fb      	ldr	r3, [r7, #12]
 800e128:	681b      	ldr	r3, [r3, #0]
 800e12a:	f042 0201 	orr.w	r2, r2, #1
 800e12e:	601a      	str	r2, [r3, #0]
 800e130:	e005      	b.n	800e13e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	2200      	movs	r2, #0
 800e136:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800e13a:	2302      	movs	r3, #2
 800e13c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800e13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e140:	4618      	mov	r0, r3
 800e142:	3718      	adds	r7, #24
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800e148:	b580      	push	{r7, lr}
 800e14a:	b084      	sub	sp, #16
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e154:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800e156:	f7fe feab 	bl	800ceb0 <HAL_GetTick>
 800e15a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e162:	b2db      	uxtb	r3, r3
 800e164:	2b02      	cmp	r3, #2
 800e166:	d008      	beq.n	800e17a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2280      	movs	r2, #128	@ 0x80
 800e16c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2200      	movs	r2, #0
 800e172:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800e176:	2301      	movs	r3, #1
 800e178:	e052      	b.n	800e220 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	681a      	ldr	r2, [r3, #0]
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	681b      	ldr	r3, [r3, #0]
 800e184:	f022 0216 	bic.w	r2, r2, #22
 800e188:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	695a      	ldr	r2, [r3, #20]
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e198:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d103      	bne.n	800e1aa <HAL_DMA_Abort+0x62>
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d007      	beq.n	800e1ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	681a      	ldr	r2, [r3, #0]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	f022 0208 	bic.w	r2, r2, #8
 800e1b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	681a      	ldr	r2, [r3, #0]
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f022 0201 	bic.w	r2, r2, #1
 800e1c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e1ca:	e013      	b.n	800e1f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800e1cc:	f7fe fe70 	bl	800ceb0 <HAL_GetTick>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	1ad3      	subs	r3, r2, r3
 800e1d6:	2b05      	cmp	r3, #5
 800e1d8:	d90c      	bls.n	800e1f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	2220      	movs	r2, #32
 800e1de:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2203      	movs	r2, #3
 800e1e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800e1f0:	2303      	movs	r3, #3
 800e1f2:	e015      	b.n	800e220 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f003 0301 	and.w	r3, r3, #1
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d1e4      	bne.n	800e1cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e206:	223f      	movs	r2, #63	@ 0x3f
 800e208:	409a      	lsls	r2, r3
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2201      	movs	r2, #1
 800e212:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	2200      	movs	r2, #0
 800e21a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800e21e:	2300      	movs	r3, #0
}
 800e220:	4618      	mov	r0, r3
 800e222:	3710      	adds	r7, #16
 800e224:	46bd      	mov	sp, r7
 800e226:	bd80      	pop	{r7, pc}

0800e228 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800e228:	b580      	push	{r7, lr}
 800e22a:	b086      	sub	sp, #24
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800e230:	2300      	movs	r3, #0
 800e232:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800e234:	4b8e      	ldr	r3, [pc, #568]	@ (800e470 <HAL_DMA_IRQHandler+0x248>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4a8e      	ldr	r2, [pc, #568]	@ (800e474 <HAL_DMA_IRQHandler+0x24c>)
 800e23a:	fba2 2303 	umull	r2, r3, r2, r3
 800e23e:	0a9b      	lsrs	r3, r3, #10
 800e240:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e246:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800e248:	693b      	ldr	r3, [r7, #16]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800e24e:	687b      	ldr	r3, [r7, #4]
 800e250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e252:	2208      	movs	r2, #8
 800e254:	409a      	lsls	r2, r3
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	4013      	ands	r3, r2
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d01a      	beq.n	800e294 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	f003 0304 	and.w	r3, r3, #4
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d013      	beq.n	800e294 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	681a      	ldr	r2, [r3, #0]
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f022 0204 	bic.w	r2, r2, #4
 800e27a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e280:	2208      	movs	r2, #8
 800e282:	409a      	lsls	r2, r3
 800e284:	693b      	ldr	r3, [r7, #16]
 800e286:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e28c:	f043 0201 	orr.w	r2, r3, #1
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e298:	2201      	movs	r2, #1
 800e29a:	409a      	lsls	r2, r3
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	4013      	ands	r3, r2
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d012      	beq.n	800e2ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	695b      	ldr	r3, [r3, #20]
 800e2aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d00b      	beq.n	800e2ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2b6:	2201      	movs	r2, #1
 800e2b8:	409a      	lsls	r2, r3
 800e2ba:	693b      	ldr	r3, [r7, #16]
 800e2bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2c2:	f043 0202 	orr.w	r2, r3, #2
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2ce:	2204      	movs	r2, #4
 800e2d0:	409a      	lsls	r2, r3
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	4013      	ands	r3, r2
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d012      	beq.n	800e300 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	f003 0302 	and.w	r3, r3, #2
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d00b      	beq.n	800e300 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2ec:	2204      	movs	r2, #4
 800e2ee:	409a      	lsls	r2, r3
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e2f8:	f043 0204 	orr.w	r2, r3, #4
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e304:	2210      	movs	r2, #16
 800e306:	409a      	lsls	r2, r3
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	4013      	ands	r3, r2
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d043      	beq.n	800e398 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f003 0308 	and.w	r3, r3, #8
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d03c      	beq.n	800e398 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e322:	2210      	movs	r2, #16
 800e324:	409a      	lsls	r2, r3
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e334:	2b00      	cmp	r3, #0
 800e336:	d018      	beq.n	800e36a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e342:	2b00      	cmp	r3, #0
 800e344:	d108      	bne.n	800e358 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800e346:	687b      	ldr	r3, [r7, #4]
 800e348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d024      	beq.n	800e398 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800e34e:	687b      	ldr	r3, [r7, #4]
 800e350:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e352:	6878      	ldr	r0, [r7, #4]
 800e354:	4798      	blx	r3
 800e356:	e01f      	b.n	800e398 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d01b      	beq.n	800e398 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	4798      	blx	r3
 800e368:	e016      	b.n	800e398 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e374:	2b00      	cmp	r3, #0
 800e376:	d107      	bne.n	800e388 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	681a      	ldr	r2, [r3, #0]
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f022 0208 	bic.w	r2, r2, #8
 800e386:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800e388:	687b      	ldr	r3, [r7, #4]
 800e38a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d003      	beq.n	800e398 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e39c:	2220      	movs	r2, #32
 800e39e:	409a      	lsls	r2, r3
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	4013      	ands	r3, r2
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	f000 808f 	beq.w	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	681b      	ldr	r3, [r3, #0]
 800e3b0:	f003 0310 	and.w	r3, r3, #16
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	f000 8087 	beq.w	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800e3ba:	687b      	ldr	r3, [r7, #4]
 800e3bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e3be:	2220      	movs	r2, #32
 800e3c0:	409a      	lsls	r2, r3
 800e3c2:	693b      	ldr	r3, [r7, #16]
 800e3c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800e3cc:	b2db      	uxtb	r3, r3
 800e3ce:	2b05      	cmp	r3, #5
 800e3d0:	d136      	bne.n	800e440 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	681a      	ldr	r2, [r3, #0]
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	f022 0216 	bic.w	r2, r2, #22
 800e3e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	695a      	ldr	r2, [r3, #20]
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e3f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d103      	bne.n	800e402 <HAL_DMA_IRQHandler+0x1da>
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d007      	beq.n	800e412 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	681a      	ldr	r2, [r3, #0]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	f022 0208 	bic.w	r2, r2, #8
 800e410:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e416:	223f      	movs	r2, #63	@ 0x3f
 800e418:	409a      	lsls	r2, r3
 800e41a:	693b      	ldr	r3, [r7, #16]
 800e41c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	2201      	movs	r2, #1
 800e422:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2200      	movs	r2, #0
 800e42a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e432:	2b00      	cmp	r3, #0
 800e434:	d07e      	beq.n	800e534 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	4798      	blx	r3
        }
        return;
 800e43e:	e079      	b.n	800e534 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	d01d      	beq.n	800e48a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10d      	bne.n	800e478 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e460:	2b00      	cmp	r3, #0
 800e462:	d031      	beq.n	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e468:	6878      	ldr	r0, [r7, #4]
 800e46a:	4798      	blx	r3
 800e46c:	e02c      	b.n	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
 800e46e:	bf00      	nop
 800e470:	20000004 	.word	0x20000004
 800e474:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d023      	beq.n	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e484:	6878      	ldr	r0, [r7, #4]
 800e486:	4798      	blx	r3
 800e488:	e01e      	b.n	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e494:	2b00      	cmp	r3, #0
 800e496:	d10f      	bne.n	800e4b8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	681a      	ldr	r2, [r3, #0]
 800e49e:	687b      	ldr	r3, [r7, #4]
 800e4a0:	681b      	ldr	r3, [r3, #0]
 800e4a2:	f022 0210 	bic.w	r2, r2, #16
 800e4a6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	2201      	movs	r2, #1
 800e4ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d003      	beq.n	800e4c8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4c4:	6878      	ldr	r0, [r7, #4]
 800e4c6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800e4c8:	687b      	ldr	r3, [r7, #4]
 800e4ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d032      	beq.n	800e536 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e4d4:	f003 0301 	and.w	r3, r3, #1
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d022      	beq.n	800e522 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2205      	movs	r2, #5
 800e4e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	681a      	ldr	r2, [r3, #0]
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	f022 0201 	bic.w	r2, r2, #1
 800e4f2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	3301      	adds	r3, #1
 800e4f8:	60bb      	str	r3, [r7, #8]
 800e4fa:	697a      	ldr	r2, [r7, #20]
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	d307      	bcc.n	800e510 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	681b      	ldr	r3, [r3, #0]
 800e506:	f003 0301 	and.w	r3, r3, #1
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d1f2      	bne.n	800e4f4 <HAL_DMA_IRQHandler+0x2cc>
 800e50e:	e000      	b.n	800e512 <HAL_DMA_IRQHandler+0x2ea>
          break;
 800e510:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	2201      	movs	r2, #1
 800e516:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2200      	movs	r2, #0
 800e51e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e526:	2b00      	cmp	r3, #0
 800e528:	d005      	beq.n	800e536 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	4798      	blx	r3
 800e532:	e000      	b.n	800e536 <HAL_DMA_IRQHandler+0x30e>
        return;
 800e534:	bf00      	nop
    }
  }
}
 800e536:	3718      	adds	r7, #24
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}

0800e53c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800e53c:	b480      	push	{r7}
 800e53e:	b085      	sub	sp, #20
 800e540:	af00      	add	r7, sp, #0
 800e542:	60f8      	str	r0, [r7, #12]
 800e544:	60b9      	str	r1, [r7, #8]
 800e546:	607a      	str	r2, [r7, #4]
 800e548:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	681a      	ldr	r2, [r3, #0]
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800e558:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	683a      	ldr	r2, [r7, #0]
 800e560:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	689b      	ldr	r3, [r3, #8]
 800e566:	2b40      	cmp	r3, #64	@ 0x40
 800e568:	d108      	bne.n	800e57c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	687a      	ldr	r2, [r7, #4]
 800e570:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	68ba      	ldr	r2, [r7, #8]
 800e578:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800e57a:	e007      	b.n	800e58c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	68ba      	ldr	r2, [r7, #8]
 800e582:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	687a      	ldr	r2, [r7, #4]
 800e58a:	60da      	str	r2, [r3, #12]
}
 800e58c:	bf00      	nop
 800e58e:	3714      	adds	r7, #20
 800e590:	46bd      	mov	sp, r7
 800e592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e596:	4770      	bx	lr

0800e598 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800e598:	b480      	push	{r7}
 800e59a:	b085      	sub	sp, #20
 800e59c:	af00      	add	r7, sp, #0
 800e59e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800e5a0:	687b      	ldr	r3, [r7, #4]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	b2db      	uxtb	r3, r3
 800e5a6:	3b10      	subs	r3, #16
 800e5a8:	4a14      	ldr	r2, [pc, #80]	@ (800e5fc <DMA_CalcBaseAndBitshift+0x64>)
 800e5aa:	fba2 2303 	umull	r2, r3, r2, r3
 800e5ae:	091b      	lsrs	r3, r3, #4
 800e5b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800e5b2:	4a13      	ldr	r2, [pc, #76]	@ (800e600 <DMA_CalcBaseAndBitshift+0x68>)
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	4413      	add	r3, r2
 800e5b8:	781b      	ldrb	r3, [r3, #0]
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	2b03      	cmp	r3, #3
 800e5c4:	d909      	bls.n	800e5da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800e5ce:	f023 0303 	bic.w	r3, r3, #3
 800e5d2:	1d1a      	adds	r2, r3, #4
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	659a      	str	r2, [r3, #88]	@ 0x58
 800e5d8:	e007      	b.n	800e5ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	681b      	ldr	r3, [r3, #0]
 800e5de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800e5e2:	f023 0303 	bic.w	r3, r3, #3
 800e5e6:	687a      	ldr	r2, [r7, #4]
 800e5e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3714      	adds	r7, #20
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f8:	4770      	bx	lr
 800e5fa:	bf00      	nop
 800e5fc:	aaaaaaab 	.word	0xaaaaaaab
 800e600:	08016db4 	.word	0x08016db4

0800e604 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800e604:	b480      	push	{r7}
 800e606:	b085      	sub	sp, #20
 800e608:	af00      	add	r7, sp, #0
 800e60a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e60c:	2300      	movs	r3, #0
 800e60e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e614:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	699b      	ldr	r3, [r3, #24]
 800e61a:	2b00      	cmp	r3, #0
 800e61c:	d11f      	bne.n	800e65e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800e61e:	68bb      	ldr	r3, [r7, #8]
 800e620:	2b03      	cmp	r3, #3
 800e622:	d856      	bhi.n	800e6d2 <DMA_CheckFifoParam+0xce>
 800e624:	a201      	add	r2, pc, #4	@ (adr r2, 800e62c <DMA_CheckFifoParam+0x28>)
 800e626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e62a:	bf00      	nop
 800e62c:	0800e63d 	.word	0x0800e63d
 800e630:	0800e64f 	.word	0x0800e64f
 800e634:	0800e63d 	.word	0x0800e63d
 800e638:	0800e6d3 	.word	0x0800e6d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e640:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e644:	2b00      	cmp	r3, #0
 800e646:	d046      	beq.n	800e6d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800e648:	2301      	movs	r3, #1
 800e64a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e64c:	e043      	b.n	800e6d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e652:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e656:	d140      	bne.n	800e6da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800e658:	2301      	movs	r3, #1
 800e65a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e65c:	e03d      	b.n	800e6da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800e65e:	687b      	ldr	r3, [r7, #4]
 800e660:	699b      	ldr	r3, [r3, #24]
 800e662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e666:	d121      	bne.n	800e6ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800e668:	68bb      	ldr	r3, [r7, #8]
 800e66a:	2b03      	cmp	r3, #3
 800e66c:	d837      	bhi.n	800e6de <DMA_CheckFifoParam+0xda>
 800e66e:	a201      	add	r2, pc, #4	@ (adr r2, 800e674 <DMA_CheckFifoParam+0x70>)
 800e670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e674:	0800e685 	.word	0x0800e685
 800e678:	0800e68b 	.word	0x0800e68b
 800e67c:	0800e685 	.word	0x0800e685
 800e680:	0800e69d 	.word	0x0800e69d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800e684:	2301      	movs	r3, #1
 800e686:	73fb      	strb	r3, [r7, #15]
      break;
 800e688:	e030      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e68e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e692:	2b00      	cmp	r3, #0
 800e694:	d025      	beq.n	800e6e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800e696:	2301      	movs	r3, #1
 800e698:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800e69a:	e022      	b.n	800e6e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800e6a4:	d11f      	bne.n	800e6e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800e6a6:	2301      	movs	r3, #1
 800e6a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800e6aa:	e01c      	b.n	800e6e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800e6ac:	68bb      	ldr	r3, [r7, #8]
 800e6ae:	2b02      	cmp	r3, #2
 800e6b0:	d903      	bls.n	800e6ba <DMA_CheckFifoParam+0xb6>
 800e6b2:	68bb      	ldr	r3, [r7, #8]
 800e6b4:	2b03      	cmp	r3, #3
 800e6b6:	d003      	beq.n	800e6c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800e6b8:	e018      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800e6ba:	2301      	movs	r3, #1
 800e6bc:	73fb      	strb	r3, [r7, #15]
      break;
 800e6be:	e015      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e6c8:	2b00      	cmp	r3, #0
 800e6ca:	d00e      	beq.n	800e6ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800e6cc:	2301      	movs	r3, #1
 800e6ce:	73fb      	strb	r3, [r7, #15]
      break;
 800e6d0:	e00b      	b.n	800e6ea <DMA_CheckFifoParam+0xe6>
      break;
 800e6d2:	bf00      	nop
 800e6d4:	e00a      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;
 800e6d6:	bf00      	nop
 800e6d8:	e008      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;
 800e6da:	bf00      	nop
 800e6dc:	e006      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;
 800e6de:	bf00      	nop
 800e6e0:	e004      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;
 800e6e2:	bf00      	nop
 800e6e4:	e002      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;   
 800e6e6:	bf00      	nop
 800e6e8:	e000      	b.n	800e6ec <DMA_CheckFifoParam+0xe8>
      break;
 800e6ea:	bf00      	nop
    }
  } 
  
  return status; 
 800e6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3714      	adds	r7, #20
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f8:	4770      	bx	lr
 800e6fa:	bf00      	nop

0800e6fc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b084      	sub	sp, #16
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d101      	bne.n	800e70e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800e70a:	2301      	movs	r3, #1
 800e70c:	e08a      	b.n	800e824 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e714:	2b00      	cmp	r3, #0
 800e716:	d106      	bne.n	800e726 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2220      	movs	r2, #32
 800e71c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800e720:	6878      	ldr	r0, [r7, #4]
 800e722:	f7fe f841 	bl	800c7a8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800e726:	2300      	movs	r3, #0
 800e728:	60bb      	str	r3, [r7, #8]
 800e72a:	4b40      	ldr	r3, [pc, #256]	@ (800e82c <HAL_ETH_Init+0x130>)
 800e72c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e72e:	4a3f      	ldr	r2, [pc, #252]	@ (800e82c <HAL_ETH_Init+0x130>)
 800e730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e734:	6453      	str	r3, [r2, #68]	@ 0x44
 800e736:	4b3d      	ldr	r3, [pc, #244]	@ (800e82c <HAL_ETH_Init+0x130>)
 800e738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e73a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e73e:	60bb      	str	r3, [r7, #8]
 800e740:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800e742:	4b3b      	ldr	r3, [pc, #236]	@ (800e830 <HAL_ETH_Init+0x134>)
 800e744:	685b      	ldr	r3, [r3, #4]
 800e746:	4a3a      	ldr	r2, [pc, #232]	@ (800e830 <HAL_ETH_Init+0x134>)
 800e748:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e74c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800e74e:	4b38      	ldr	r3, [pc, #224]	@ (800e830 <HAL_ETH_Init+0x134>)
 800e750:	685a      	ldr	r2, [r3, #4]
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	689b      	ldr	r3, [r3, #8]
 800e756:	4936      	ldr	r1, [pc, #216]	@ (800e830 <HAL_ETH_Init+0x134>)
 800e758:	4313      	orrs	r3, r2
 800e75a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800e75c:	4b34      	ldr	r3, [pc, #208]	@ (800e830 <HAL_ETH_Init+0x134>)
 800e75e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	681b      	ldr	r3, [r3, #0]
 800e764:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	687a      	ldr	r2, [r7, #4]
 800e76c:	6812      	ldr	r2, [r2, #0]
 800e76e:	f043 0301 	orr.w	r3, r3, #1
 800e772:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800e776:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800e778:	f7fe fb9a 	bl	800ceb0 <HAL_GetTick>
 800e77c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800e77e:	e011      	b.n	800e7a4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800e780:	f7fe fb96 	bl	800ceb0 <HAL_GetTick>
 800e784:	4602      	mov	r2, r0
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	1ad3      	subs	r3, r2, r3
 800e78a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800e78e:	d909      	bls.n	800e7a4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2204      	movs	r2, #4
 800e794:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	22e0      	movs	r2, #224	@ 0xe0
 800e79c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	e03f      	b.n	800e824 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e7ac:	681b      	ldr	r3, [r3, #0]
 800e7ae:	f003 0301 	and.w	r3, r3, #1
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d1e4      	bne.n	800e780 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800e7b6:	6878      	ldr	r0, [r7, #4]
 800e7b8:	f000 f97a 	bl	800eab0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f000 fa25 	bl	800ec0c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800e7c2:	6878      	ldr	r0, [r7, #4]
 800e7c4:	f000 fa7b 	bl	800ecbe <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800e7c8:	687b      	ldr	r3, [r7, #4]
 800e7ca:	685b      	ldr	r3, [r3, #4]
 800e7cc:	461a      	mov	r2, r3
 800e7ce:	2100      	movs	r1, #0
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	f000 f9e3 	bl	800eb9c <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800e7e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800e7ee:	687a      	ldr	r2, [r7, #4]
 800e7f0:	6812      	ldr	r2, [r2, #0]
 800e7f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e7f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800e7fa:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800e80e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	2200      	movs	r2, #0
 800e816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2210      	movs	r2, #16
 800e81e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e822:	2300      	movs	r3, #0
}
 800e824:	4618      	mov	r0, r3
 800e826:	3710      	adds	r7, #16
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}
 800e82c:	40023800 	.word	0x40023800
 800e830:	40013800 	.word	0x40013800

0800e834 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 800e834:	b580      	push	{r7, lr}
 800e836:	b084      	sub	sp, #16
 800e838:	af00      	add	r7, sp, #0
 800e83a:	6078      	str	r0, [r7, #4]
 800e83c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800e83e:	687b      	ldr	r3, [r7, #4]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800e846:	68fa      	ldr	r2, [r7, #12]
 800e848:	4b53      	ldr	r3, [pc, #332]	@ (800e998 <ETH_SetMACConfig+0x164>)
 800e84a:	4013      	ands	r3, r2
 800e84c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800e84e:	683b      	ldr	r3, [r7, #0]
 800e850:	7b9b      	ldrb	r3, [r3, #14]
 800e852:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800e854:	683a      	ldr	r2, [r7, #0]
 800e856:	7c12      	ldrb	r2, [r2, #16]
 800e858:	2a00      	cmp	r2, #0
 800e85a:	d102      	bne.n	800e862 <ETH_SetMACConfig+0x2e>
 800e85c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800e860:	e000      	b.n	800e864 <ETH_SetMACConfig+0x30>
 800e862:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800e864:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800e866:	683a      	ldr	r2, [r7, #0]
 800e868:	7c52      	ldrb	r2, [r2, #17]
 800e86a:	2a00      	cmp	r2, #0
 800e86c:	d102      	bne.n	800e874 <ETH_SetMACConfig+0x40>
 800e86e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800e872:	e000      	b.n	800e876 <ETH_SetMACConfig+0x42>
 800e874:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800e876:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800e878:	683b      	ldr	r3, [r7, #0]
 800e87a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800e87c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	7fdb      	ldrb	r3, [r3, #31]
 800e882:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 800e884:	431a      	orrs	r2, r3
                        macconf->Speed |
 800e886:	683b      	ldr	r3, [r7, #0]
 800e888:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800e88a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800e88c:	683a      	ldr	r2, [r7, #0]
 800e88e:	7f92      	ldrb	r2, [r2, #30]
 800e890:	2a00      	cmp	r2, #0
 800e892:	d102      	bne.n	800e89a <ETH_SetMACConfig+0x66>
 800e894:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e898:	e000      	b.n	800e89c <ETH_SetMACConfig+0x68>
 800e89a:	2200      	movs	r2, #0
                        macconf->Speed |
 800e89c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	7f1b      	ldrb	r3, [r3, #28]
 800e8a2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 800e8a4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800e8aa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	791b      	ldrb	r3, [r3, #4]
 800e8b0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800e8b2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800e8b4:	683a      	ldr	r2, [r7, #0]
 800e8b6:	f892 2020 	ldrb.w	r2, [r2, #32]
 800e8ba:	2a00      	cmp	r2, #0
 800e8bc:	d102      	bne.n	800e8c4 <ETH_SetMACConfig+0x90>
 800e8be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e8c2:	e000      	b.n	800e8c6 <ETH_SetMACConfig+0x92>
 800e8c4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800e8c6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	7bdb      	ldrb	r3, [r3, #15]
 800e8cc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800e8ce:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800e8d4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800e8dc:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800e8de:	4313      	orrs	r3, r2
 800e8e0:	68fa      	ldr	r2, [r7, #12]
 800e8e2:	4313      	orrs	r3, r2
 800e8e4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	68fa      	ldr	r2, [r7, #12]
 800e8ec:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800e8f6:	2001      	movs	r0, #1
 800e8f8:	f7fe fae6 	bl	800cec8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	68fa      	ldr	r2, [r7, #12]
 800e902:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	699b      	ldr	r3, [r3, #24]
 800e90a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800e90c:	68fa      	ldr	r2, [r7, #12]
 800e90e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800e912:	4013      	ands	r3, r2
 800e914:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800e916:	683b      	ldr	r3, [r7, #0]
 800e918:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e91a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800e91c:	683a      	ldr	r2, [r7, #0]
 800e91e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800e922:	2a00      	cmp	r2, #0
 800e924:	d101      	bne.n	800e92a <ETH_SetMACConfig+0xf6>
 800e926:	2280      	movs	r2, #128	@ 0x80
 800e928:	e000      	b.n	800e92c <ETH_SetMACConfig+0xf8>
 800e92a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800e92c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800e92e:	683b      	ldr	r3, [r7, #0]
 800e930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800e932:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800e934:	683a      	ldr	r2, [r7, #0]
 800e936:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800e93a:	2a01      	cmp	r2, #1
 800e93c:	d101      	bne.n	800e942 <ETH_SetMACConfig+0x10e>
 800e93e:	2208      	movs	r2, #8
 800e940:	e000      	b.n	800e944 <ETH_SetMACConfig+0x110>
 800e942:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 800e944:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800e946:	683a      	ldr	r2, [r7, #0]
 800e948:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800e94c:	2a01      	cmp	r2, #1
 800e94e:	d101      	bne.n	800e954 <ETH_SetMACConfig+0x120>
 800e950:	2204      	movs	r2, #4
 800e952:	e000      	b.n	800e956 <ETH_SetMACConfig+0x122>
 800e954:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800e956:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800e958:	683a      	ldr	r2, [r7, #0]
 800e95a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800e95e:	2a01      	cmp	r2, #1
 800e960:	d101      	bne.n	800e966 <ETH_SetMACConfig+0x132>
 800e962:	2202      	movs	r2, #2
 800e964:	e000      	b.n	800e968 <ETH_SetMACConfig+0x134>
 800e966:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800e968:	4313      	orrs	r3, r2
 800e96a:	68fa      	ldr	r2, [r7, #12]
 800e96c:	4313      	orrs	r3, r2
 800e96e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	68fa      	ldr	r2, [r7, #12]
 800e976:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	681b      	ldr	r3, [r3, #0]
 800e97c:	699b      	ldr	r3, [r3, #24]
 800e97e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800e980:	2001      	movs	r0, #1
 800e982:	f7fe faa1 	bl	800cec8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800e986:	687b      	ldr	r3, [r7, #4]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	68fa      	ldr	r2, [r7, #12]
 800e98c:	619a      	str	r2, [r3, #24]
}
 800e98e:	bf00      	nop
 800e990:	3710      	adds	r7, #16
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}
 800e996:	bf00      	nop
 800e998:	fd20810f 	.word	0xfd20810f

0800e99c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b084      	sub	sp, #16
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	6078      	str	r0, [r7, #4]
 800e9a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800e9a6:	687b      	ldr	r3, [r7, #4]
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800e9ae:	699b      	ldr	r3, [r3, #24]
 800e9b0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800e9b2:	68fa      	ldr	r2, [r7, #12]
 800e9b4:	4b3d      	ldr	r3, [pc, #244]	@ (800eaac <ETH_SetDMAConfig+0x110>)
 800e9b6:	4013      	ands	r3, r2
 800e9b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	7b1b      	ldrb	r3, [r3, #12]
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d102      	bne.n	800e9c8 <ETH_SetDMAConfig+0x2c>
 800e9c2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800e9c6:	e000      	b.n	800e9ca <ETH_SetDMAConfig+0x2e>
 800e9c8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	7b5b      	ldrb	r3, [r3, #13]
 800e9ce:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800e9d0:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800e9d2:	683a      	ldr	r2, [r7, #0]
 800e9d4:	7f52      	ldrb	r2, [r2, #29]
 800e9d6:	2a00      	cmp	r2, #0
 800e9d8:	d102      	bne.n	800e9e0 <ETH_SetDMAConfig+0x44>
 800e9da:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e9de:	e000      	b.n	800e9e2 <ETH_SetDMAConfig+0x46>
 800e9e0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800e9e2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800e9e4:	683b      	ldr	r3, [r7, #0]
 800e9e6:	7b9b      	ldrb	r3, [r3, #14]
 800e9e8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800e9ea:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800e9f0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	7f1b      	ldrb	r3, [r3, #28]
 800e9f6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800e9f8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	7f9b      	ldrb	r3, [r3, #30]
 800e9fe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800ea00:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800ea02:	683b      	ldr	r3, [r7, #0]
 800ea04:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800ea06:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ea0e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800ea10:	4313      	orrs	r3, r2
 800ea12:	68fa      	ldr	r2, [r7, #12]
 800ea14:	4313      	orrs	r3, r2
 800ea16:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	681b      	ldr	r3, [r3, #0]
 800ea1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ea20:	461a      	mov	r2, r3
 800ea22:	68fb      	ldr	r3, [r7, #12]
 800ea24:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ea2e:	699b      	ldr	r3, [r3, #24]
 800ea30:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ea32:	2001      	movs	r0, #1
 800ea34:	f7fe fa48 	bl	800cec8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ea40:	461a      	mov	r2, r3
 800ea42:	68fb      	ldr	r3, [r7, #12]
 800ea44:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	791b      	ldrb	r3, [r3, #4]
 800ea4a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800ea4c:	683b      	ldr	r3, [r7, #0]
 800ea4e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800ea50:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800ea52:	683b      	ldr	r3, [r7, #0]
 800ea54:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800ea56:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800ea58:	683b      	ldr	r3, [r7, #0]
 800ea5a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800ea5c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800ea64:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800ea66:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800ea68:	683b      	ldr	r3, [r7, #0]
 800ea6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ea6c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800ea6e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800ea74:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800ea76:	687a      	ldr	r2, [r7, #4]
 800ea78:	6812      	ldr	r2, [r2, #0]
 800ea7a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ea7e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800ea82:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ea8c:	681b      	ldr	r3, [r3, #0]
 800ea8e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800ea90:	2001      	movs	r0, #1
 800ea92:	f7fe fa19 	bl	800cec8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	681b      	ldr	r3, [r3, #0]
 800ea9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ea9e:	461a      	mov	r2, r3
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6013      	str	r3, [r2, #0]
}
 800eaa4:	bf00      	nop
 800eaa6:	3710      	adds	r7, #16
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	bd80      	pop	{r7, pc}
 800eaac:	f8de3f23 	.word	0xf8de3f23

0800eab0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800eab0:	b580      	push	{r7, lr}
 800eab2:	b0a6      	sub	sp, #152	@ 0x98
 800eab4:	af00      	add	r7, sp, #0
 800eab6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800eab8:	2301      	movs	r3, #1
 800eaba:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800eabe:	2301      	movs	r3, #1
 800eac0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800eac4:	2300      	movs	r3, #0
 800eac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800eac8:	2300      	movs	r3, #0
 800eaca:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800eace:	2301      	movs	r3, #1
 800ead0:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800ead4:	2300      	movs	r3, #0
 800ead6:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800eada:	2301      	movs	r3, #1
 800eadc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800eae0:	2301      	movs	r3, #1
 800eae2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800eae6:	2300      	movs	r3, #0
 800eae8:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800eaec:	2300      	movs	r3, #0
 800eaee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800eaf6:	2300      	movs	r3, #0
 800eaf8:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800eafc:	2300      	movs	r3, #0
 800eafe:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800eb00:	2300      	movs	r3, #0
 800eb02:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800eb06:	2300      	movs	r3, #0
 800eb08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800eb12:	2300      	movs	r3, #0
 800eb14:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800eb18:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800eb1c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800eb1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eb22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800eb24:	2300      	movs	r3, #0
 800eb26:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800eb2a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800eb2e:	4619      	mov	r1, r3
 800eb30:	6878      	ldr	r0, [r7, #4]
 800eb32:	f7ff fe7f 	bl	800e834 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800eb36:	2301      	movs	r3, #1
 800eb38:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800eb3a:	2301      	movs	r3, #1
 800eb3c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800eb3e:	2301      	movs	r3, #1
 800eb40:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800eb44:	2301      	movs	r3, #1
 800eb46:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800eb48:	2300      	movs	r3, #0
 800eb4a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800eb52:	2300      	movs	r3, #0
 800eb54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800eb58:	2300      	movs	r3, #0
 800eb5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800eb5c:	2301      	movs	r3, #1
 800eb5e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800eb62:	2301      	movs	r3, #1
 800eb64:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800eb66:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800eb6a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800eb6c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800eb70:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800eb72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800eb76:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800eb78:	2301      	movs	r3, #1
 800eb7a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800eb82:	2300      	movs	r3, #0
 800eb84:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800eb86:	f107 0308 	add.w	r3, r7, #8
 800eb8a:	4619      	mov	r1, r3
 800eb8c:	6878      	ldr	r0, [r7, #4]
 800eb8e:	f7ff ff05 	bl	800e99c <ETH_SetDMAConfig>
}
 800eb92:	bf00      	nop
 800eb94:	3798      	adds	r7, #152	@ 0x98
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
	...

0800eb9c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b087      	sub	sp, #28
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	60f8      	str	r0, [r7, #12]
 800eba4:	60b9      	str	r1, [r7, #8]
 800eba6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	3305      	adds	r3, #5
 800ebac:	781b      	ldrb	r3, [r3, #0]
 800ebae:	021b      	lsls	r3, r3, #8
 800ebb0:	687a      	ldr	r2, [r7, #4]
 800ebb2:	3204      	adds	r2, #4
 800ebb4:	7812      	ldrb	r2, [r2, #0]
 800ebb6:	4313      	orrs	r3, r2
 800ebb8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800ebba:	68ba      	ldr	r2, [r7, #8]
 800ebbc:	4b11      	ldr	r3, [pc, #68]	@ (800ec04 <ETH_MACAddressConfig+0x68>)
 800ebbe:	4413      	add	r3, r2
 800ebc0:	461a      	mov	r2, r3
 800ebc2:	697b      	ldr	r3, [r7, #20]
 800ebc4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	3303      	adds	r3, #3
 800ebca:	781b      	ldrb	r3, [r3, #0]
 800ebcc:	061a      	lsls	r2, r3, #24
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	3302      	adds	r3, #2
 800ebd2:	781b      	ldrb	r3, [r3, #0]
 800ebd4:	041b      	lsls	r3, r3, #16
 800ebd6:	431a      	orrs	r2, r3
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	3301      	adds	r3, #1
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	021b      	lsls	r3, r3, #8
 800ebe0:	4313      	orrs	r3, r2
 800ebe2:	687a      	ldr	r2, [r7, #4]
 800ebe4:	7812      	ldrb	r2, [r2, #0]
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800ebea:	68ba      	ldr	r2, [r7, #8]
 800ebec:	4b06      	ldr	r3, [pc, #24]	@ (800ec08 <ETH_MACAddressConfig+0x6c>)
 800ebee:	4413      	add	r3, r2
 800ebf0:	461a      	mov	r2, r3
 800ebf2:	697b      	ldr	r3, [r7, #20]
 800ebf4:	6013      	str	r3, [r2, #0]
}
 800ebf6:	bf00      	nop
 800ebf8:	371c      	adds	r7, #28
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec00:	4770      	bx	lr
 800ec02:	bf00      	nop
 800ec04:	40028040 	.word	0x40028040
 800ec08:	40028044 	.word	0x40028044

0800ec0c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b085      	sub	sp, #20
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800ec14:	2300      	movs	r3, #0
 800ec16:	60fb      	str	r3, [r7, #12]
 800ec18:	e03e      	b.n	800ec98 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	68d9      	ldr	r1, [r3, #12]
 800ec1e:	68fa      	ldr	r2, [r7, #12]
 800ec20:	4613      	mov	r3, r2
 800ec22:	009b      	lsls	r3, r3, #2
 800ec24:	4413      	add	r3, r2
 800ec26:	00db      	lsls	r3, r3, #3
 800ec28:	440b      	add	r3, r1
 800ec2a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800ec2c:	68bb      	ldr	r3, [r7, #8]
 800ec2e:	2200      	movs	r2, #0
 800ec30:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800ec32:	68bb      	ldr	r3, [r7, #8]
 800ec34:	2200      	movs	r2, #0
 800ec36:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800ec38:	68bb      	ldr	r3, [r7, #8]
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800ec3e:	68bb      	ldr	r3, [r7, #8]
 800ec40:	2200      	movs	r2, #0
 800ec42:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800ec44:	68b9      	ldr	r1, [r7, #8]
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	68fa      	ldr	r2, [r7, #12]
 800ec4a:	3206      	adds	r2, #6
 800ec4c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800ec50:	68bb      	ldr	r3, [r7, #8]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800ec58:	68bb      	ldr	r3, [r7, #8]
 800ec5a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	2b02      	cmp	r3, #2
 800ec60:	d80c      	bhi.n	800ec7c <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	68d9      	ldr	r1, [r3, #12]
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	1c5a      	adds	r2, r3, #1
 800ec6a:	4613      	mov	r3, r2
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4413      	add	r3, r2
 800ec70:	00db      	lsls	r3, r3, #3
 800ec72:	440b      	add	r3, r1
 800ec74:	461a      	mov	r2, r3
 800ec76:	68bb      	ldr	r3, [r7, #8]
 800ec78:	60da      	str	r2, [r3, #12]
 800ec7a:	e004      	b.n	800ec86 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	68db      	ldr	r3, [r3, #12]
 800ec80:	461a      	mov	r2, r3
 800ec82:	68bb      	ldr	r3, [r7, #8]
 800ec84:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800ec86:	68bb      	ldr	r3, [r7, #8]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800ec8e:	68bb      	ldr	r3, [r7, #8]
 800ec90:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	3301      	adds	r3, #1
 800ec96:	60fb      	str	r3, [r7, #12]
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	2b03      	cmp	r3, #3
 800ec9c:	d9bd      	bls.n	800ec1a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	68da      	ldr	r2, [r3, #12]
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ecb0:	611a      	str	r2, [r3, #16]
}
 800ecb2:	bf00      	nop
 800ecb4:	3714      	adds	r7, #20
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbc:	4770      	bx	lr

0800ecbe <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800ecbe:	b480      	push	{r7}
 800ecc0:	b085      	sub	sp, #20
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800ecc6:	2300      	movs	r3, #0
 800ecc8:	60fb      	str	r3, [r7, #12]
 800ecca:	e048      	b.n	800ed5e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	6919      	ldr	r1, [r3, #16]
 800ecd0:	68fa      	ldr	r2, [r7, #12]
 800ecd2:	4613      	mov	r3, r2
 800ecd4:	009b      	lsls	r3, r3, #2
 800ecd6:	4413      	add	r3, r2
 800ecd8:	00db      	lsls	r3, r3, #3
 800ecda:	440b      	add	r3, r1
 800ecdc:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800ecde:	68bb      	ldr	r3, [r7, #8]
 800ece0:	2200      	movs	r2, #0
 800ece2:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800ece4:	68bb      	ldr	r3, [r7, #8]
 800ece6:	2200      	movs	r2, #0
 800ece8:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800ecea:	68bb      	ldr	r3, [r7, #8]
 800ecec:	2200      	movs	r2, #0
 800ecee:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	2200      	movs	r2, #0
 800ecf4:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800ecf6:	68bb      	ldr	r3, [r7, #8]
 800ecf8:	2200      	movs	r2, #0
 800ecfa:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800ecfc:	68bb      	ldr	r3, [r7, #8]
 800ecfe:	2200      	movs	r2, #0
 800ed00:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800ed02:	68bb      	ldr	r3, [r7, #8]
 800ed04:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ed08:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	695b      	ldr	r3, [r3, #20]
 800ed0e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800ed12:	68bb      	ldr	r3, [r7, #8]
 800ed14:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800ed16:	68bb      	ldr	r3, [r7, #8]
 800ed18:	685b      	ldr	r3, [r3, #4]
 800ed1a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800ed22:	68b9      	ldr	r1, [r7, #8]
 800ed24:	687b      	ldr	r3, [r7, #4]
 800ed26:	68fa      	ldr	r2, [r7, #12]
 800ed28:	3212      	adds	r2, #18
 800ed2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	2b02      	cmp	r3, #2
 800ed32:	d80c      	bhi.n	800ed4e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	6919      	ldr	r1, [r3, #16]
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	1c5a      	adds	r2, r3, #1
 800ed3c:	4613      	mov	r3, r2
 800ed3e:	009b      	lsls	r3, r3, #2
 800ed40:	4413      	add	r3, r2
 800ed42:	00db      	lsls	r3, r3, #3
 800ed44:	440b      	add	r3, r1
 800ed46:	461a      	mov	r2, r3
 800ed48:	68bb      	ldr	r3, [r7, #8]
 800ed4a:	60da      	str	r2, [r3, #12]
 800ed4c:	e004      	b.n	800ed58 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	691b      	ldr	r3, [r3, #16]
 800ed52:	461a      	mov	r2, r3
 800ed54:	68bb      	ldr	r3, [r7, #8]
 800ed56:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	3301      	adds	r3, #1
 800ed5c:	60fb      	str	r3, [r7, #12]
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	2b03      	cmp	r3, #3
 800ed62:	d9b3      	bls.n	800eccc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	2200      	movs	r2, #0
 800ed68:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	2200      	movs	r2, #0
 800ed6e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	2200      	movs	r2, #0
 800ed74:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	2200      	movs	r2, #0
 800ed80:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	691a      	ldr	r2, [r3, #16]
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800ed8e:	60da      	str	r2, [r3, #12]
}
 800ed90:	bf00      	nop
 800ed92:	3714      	adds	r7, #20
 800ed94:	46bd      	mov	sp, r7
 800ed96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed9a:	4770      	bx	lr

0800ed9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ed9c:	b480      	push	{r7}
 800ed9e:	b089      	sub	sp, #36	@ 0x24
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
 800eda4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800eda6:	2300      	movs	r3, #0
 800eda8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800edaa:	2300      	movs	r3, #0
 800edac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800edae:	2300      	movs	r3, #0
 800edb0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800edb2:	2300      	movs	r3, #0
 800edb4:	61fb      	str	r3, [r7, #28]
 800edb6:	e177      	b.n	800f0a8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800edb8:	2201      	movs	r2, #1
 800edba:	69fb      	ldr	r3, [r7, #28]
 800edbc:	fa02 f303 	lsl.w	r3, r2, r3
 800edc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	681b      	ldr	r3, [r3, #0]
 800edc6:	697a      	ldr	r2, [r7, #20]
 800edc8:	4013      	ands	r3, r2
 800edca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800edcc:	693a      	ldr	r2, [r7, #16]
 800edce:	697b      	ldr	r3, [r7, #20]
 800edd0:	429a      	cmp	r2, r3
 800edd2:	f040 8166 	bne.w	800f0a2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800edd6:	683b      	ldr	r3, [r7, #0]
 800edd8:	685b      	ldr	r3, [r3, #4]
 800edda:	f003 0303 	and.w	r3, r3, #3
 800edde:	2b01      	cmp	r3, #1
 800ede0:	d005      	beq.n	800edee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	685b      	ldr	r3, [r3, #4]
 800ede6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800edea:	2b02      	cmp	r3, #2
 800edec:	d130      	bne.n	800ee50 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	689b      	ldr	r3, [r3, #8]
 800edf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800edf4:	69fb      	ldr	r3, [r7, #28]
 800edf6:	005b      	lsls	r3, r3, #1
 800edf8:	2203      	movs	r2, #3
 800edfa:	fa02 f303 	lsl.w	r3, r2, r3
 800edfe:	43db      	mvns	r3, r3
 800ee00:	69ba      	ldr	r2, [r7, #24]
 800ee02:	4013      	ands	r3, r2
 800ee04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	68da      	ldr	r2, [r3, #12]
 800ee0a:	69fb      	ldr	r3, [r7, #28]
 800ee0c:	005b      	lsls	r3, r3, #1
 800ee0e:	fa02 f303 	lsl.w	r3, r2, r3
 800ee12:	69ba      	ldr	r2, [r7, #24]
 800ee14:	4313      	orrs	r3, r2
 800ee16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	69ba      	ldr	r2, [r7, #24]
 800ee1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	685b      	ldr	r3, [r3, #4]
 800ee22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ee24:	2201      	movs	r2, #1
 800ee26:	69fb      	ldr	r3, [r7, #28]
 800ee28:	fa02 f303 	lsl.w	r3, r2, r3
 800ee2c:	43db      	mvns	r3, r3
 800ee2e:	69ba      	ldr	r2, [r7, #24]
 800ee30:	4013      	ands	r3, r2
 800ee32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	685b      	ldr	r3, [r3, #4]
 800ee38:	091b      	lsrs	r3, r3, #4
 800ee3a:	f003 0201 	and.w	r2, r3, #1
 800ee3e:	69fb      	ldr	r3, [r7, #28]
 800ee40:	fa02 f303 	lsl.w	r3, r2, r3
 800ee44:	69ba      	ldr	r2, [r7, #24]
 800ee46:	4313      	orrs	r3, r2
 800ee48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	69ba      	ldr	r2, [r7, #24]
 800ee4e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	685b      	ldr	r3, [r3, #4]
 800ee54:	f003 0303 	and.w	r3, r3, #3
 800ee58:	2b03      	cmp	r3, #3
 800ee5a:	d017      	beq.n	800ee8c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	68db      	ldr	r3, [r3, #12]
 800ee60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800ee62:	69fb      	ldr	r3, [r7, #28]
 800ee64:	005b      	lsls	r3, r3, #1
 800ee66:	2203      	movs	r2, #3
 800ee68:	fa02 f303 	lsl.w	r3, r2, r3
 800ee6c:	43db      	mvns	r3, r3
 800ee6e:	69ba      	ldr	r2, [r7, #24]
 800ee70:	4013      	ands	r3, r2
 800ee72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	689a      	ldr	r2, [r3, #8]
 800ee78:	69fb      	ldr	r3, [r7, #28]
 800ee7a:	005b      	lsls	r3, r3, #1
 800ee7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ee80:	69ba      	ldr	r2, [r7, #24]
 800ee82:	4313      	orrs	r3, r2
 800ee84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	69ba      	ldr	r2, [r7, #24]
 800ee8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ee8c:	683b      	ldr	r3, [r7, #0]
 800ee8e:	685b      	ldr	r3, [r3, #4]
 800ee90:	f003 0303 	and.w	r3, r3, #3
 800ee94:	2b02      	cmp	r3, #2
 800ee96:	d123      	bne.n	800eee0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ee98:	69fb      	ldr	r3, [r7, #28]
 800ee9a:	08da      	lsrs	r2, r3, #3
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	3208      	adds	r2, #8
 800eea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eea4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800eea6:	69fb      	ldr	r3, [r7, #28]
 800eea8:	f003 0307 	and.w	r3, r3, #7
 800eeac:	009b      	lsls	r3, r3, #2
 800eeae:	220f      	movs	r2, #15
 800eeb0:	fa02 f303 	lsl.w	r3, r2, r3
 800eeb4:	43db      	mvns	r3, r3
 800eeb6:	69ba      	ldr	r2, [r7, #24]
 800eeb8:	4013      	ands	r3, r2
 800eeba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	691a      	ldr	r2, [r3, #16]
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	f003 0307 	and.w	r3, r3, #7
 800eec6:	009b      	lsls	r3, r3, #2
 800eec8:	fa02 f303 	lsl.w	r3, r2, r3
 800eecc:	69ba      	ldr	r2, [r7, #24]
 800eece:	4313      	orrs	r3, r2
 800eed0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800eed2:	69fb      	ldr	r3, [r7, #28]
 800eed4:	08da      	lsrs	r2, r3, #3
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	3208      	adds	r2, #8
 800eeda:	69b9      	ldr	r1, [r7, #24]
 800eedc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800eee6:	69fb      	ldr	r3, [r7, #28]
 800eee8:	005b      	lsls	r3, r3, #1
 800eeea:	2203      	movs	r2, #3
 800eeec:	fa02 f303 	lsl.w	r3, r2, r3
 800eef0:	43db      	mvns	r3, r3
 800eef2:	69ba      	ldr	r2, [r7, #24]
 800eef4:	4013      	ands	r3, r2
 800eef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	685b      	ldr	r3, [r3, #4]
 800eefc:	f003 0203 	and.w	r2, r3, #3
 800ef00:	69fb      	ldr	r3, [r7, #28]
 800ef02:	005b      	lsls	r3, r3, #1
 800ef04:	fa02 f303 	lsl.w	r3, r2, r3
 800ef08:	69ba      	ldr	r2, [r7, #24]
 800ef0a:	4313      	orrs	r3, r2
 800ef0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	69ba      	ldr	r2, [r7, #24]
 800ef12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800ef14:	683b      	ldr	r3, [r7, #0]
 800ef16:	685b      	ldr	r3, [r3, #4]
 800ef18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	f000 80c0 	beq.w	800f0a2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ef22:	2300      	movs	r3, #0
 800ef24:	60fb      	str	r3, [r7, #12]
 800ef26:	4b66      	ldr	r3, [pc, #408]	@ (800f0c0 <HAL_GPIO_Init+0x324>)
 800ef28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef2a:	4a65      	ldr	r2, [pc, #404]	@ (800f0c0 <HAL_GPIO_Init+0x324>)
 800ef2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ef30:	6453      	str	r3, [r2, #68]	@ 0x44
 800ef32:	4b63      	ldr	r3, [pc, #396]	@ (800f0c0 <HAL_GPIO_Init+0x324>)
 800ef34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ef36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ef3a:	60fb      	str	r3, [r7, #12]
 800ef3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800ef3e:	4a61      	ldr	r2, [pc, #388]	@ (800f0c4 <HAL_GPIO_Init+0x328>)
 800ef40:	69fb      	ldr	r3, [r7, #28]
 800ef42:	089b      	lsrs	r3, r3, #2
 800ef44:	3302      	adds	r3, #2
 800ef46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ef4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800ef4c:	69fb      	ldr	r3, [r7, #28]
 800ef4e:	f003 0303 	and.w	r3, r3, #3
 800ef52:	009b      	lsls	r3, r3, #2
 800ef54:	220f      	movs	r2, #15
 800ef56:	fa02 f303 	lsl.w	r3, r2, r3
 800ef5a:	43db      	mvns	r3, r3
 800ef5c:	69ba      	ldr	r2, [r7, #24]
 800ef5e:	4013      	ands	r3, r2
 800ef60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	4a58      	ldr	r2, [pc, #352]	@ (800f0c8 <HAL_GPIO_Init+0x32c>)
 800ef66:	4293      	cmp	r3, r2
 800ef68:	d037      	beq.n	800efda <HAL_GPIO_Init+0x23e>
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	4a57      	ldr	r2, [pc, #348]	@ (800f0cc <HAL_GPIO_Init+0x330>)
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d031      	beq.n	800efd6 <HAL_GPIO_Init+0x23a>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	4a56      	ldr	r2, [pc, #344]	@ (800f0d0 <HAL_GPIO_Init+0x334>)
 800ef76:	4293      	cmp	r3, r2
 800ef78:	d02b      	beq.n	800efd2 <HAL_GPIO_Init+0x236>
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	4a55      	ldr	r2, [pc, #340]	@ (800f0d4 <HAL_GPIO_Init+0x338>)
 800ef7e:	4293      	cmp	r3, r2
 800ef80:	d025      	beq.n	800efce <HAL_GPIO_Init+0x232>
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	4a54      	ldr	r2, [pc, #336]	@ (800f0d8 <HAL_GPIO_Init+0x33c>)
 800ef86:	4293      	cmp	r3, r2
 800ef88:	d01f      	beq.n	800efca <HAL_GPIO_Init+0x22e>
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	4a53      	ldr	r2, [pc, #332]	@ (800f0dc <HAL_GPIO_Init+0x340>)
 800ef8e:	4293      	cmp	r3, r2
 800ef90:	d019      	beq.n	800efc6 <HAL_GPIO_Init+0x22a>
 800ef92:	687b      	ldr	r3, [r7, #4]
 800ef94:	4a52      	ldr	r2, [pc, #328]	@ (800f0e0 <HAL_GPIO_Init+0x344>)
 800ef96:	4293      	cmp	r3, r2
 800ef98:	d013      	beq.n	800efc2 <HAL_GPIO_Init+0x226>
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	4a51      	ldr	r2, [pc, #324]	@ (800f0e4 <HAL_GPIO_Init+0x348>)
 800ef9e:	4293      	cmp	r3, r2
 800efa0:	d00d      	beq.n	800efbe <HAL_GPIO_Init+0x222>
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	4a50      	ldr	r2, [pc, #320]	@ (800f0e8 <HAL_GPIO_Init+0x34c>)
 800efa6:	4293      	cmp	r3, r2
 800efa8:	d007      	beq.n	800efba <HAL_GPIO_Init+0x21e>
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	4a4f      	ldr	r2, [pc, #316]	@ (800f0ec <HAL_GPIO_Init+0x350>)
 800efae:	4293      	cmp	r3, r2
 800efb0:	d101      	bne.n	800efb6 <HAL_GPIO_Init+0x21a>
 800efb2:	2309      	movs	r3, #9
 800efb4:	e012      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efb6:	230a      	movs	r3, #10
 800efb8:	e010      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efba:	2308      	movs	r3, #8
 800efbc:	e00e      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efbe:	2307      	movs	r3, #7
 800efc0:	e00c      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efc2:	2306      	movs	r3, #6
 800efc4:	e00a      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efc6:	2305      	movs	r3, #5
 800efc8:	e008      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efca:	2304      	movs	r3, #4
 800efcc:	e006      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efce:	2303      	movs	r3, #3
 800efd0:	e004      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efd2:	2302      	movs	r3, #2
 800efd4:	e002      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efd6:	2301      	movs	r3, #1
 800efd8:	e000      	b.n	800efdc <HAL_GPIO_Init+0x240>
 800efda:	2300      	movs	r3, #0
 800efdc:	69fa      	ldr	r2, [r7, #28]
 800efde:	f002 0203 	and.w	r2, r2, #3
 800efe2:	0092      	lsls	r2, r2, #2
 800efe4:	4093      	lsls	r3, r2
 800efe6:	69ba      	ldr	r2, [r7, #24]
 800efe8:	4313      	orrs	r3, r2
 800efea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800efec:	4935      	ldr	r1, [pc, #212]	@ (800f0c4 <HAL_GPIO_Init+0x328>)
 800efee:	69fb      	ldr	r3, [r7, #28]
 800eff0:	089b      	lsrs	r3, r3, #2
 800eff2:	3302      	adds	r3, #2
 800eff4:	69ba      	ldr	r2, [r7, #24]
 800eff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800effa:	4b3d      	ldr	r3, [pc, #244]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800effc:	689b      	ldr	r3, [r3, #8]
 800effe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f000:	693b      	ldr	r3, [r7, #16]
 800f002:	43db      	mvns	r3, r3
 800f004:	69ba      	ldr	r2, [r7, #24]
 800f006:	4013      	ands	r3, r2
 800f008:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800f00a:	683b      	ldr	r3, [r7, #0]
 800f00c:	685b      	ldr	r3, [r3, #4]
 800f00e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f012:	2b00      	cmp	r3, #0
 800f014:	d003      	beq.n	800f01e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800f016:	69ba      	ldr	r2, [r7, #24]
 800f018:	693b      	ldr	r3, [r7, #16]
 800f01a:	4313      	orrs	r3, r2
 800f01c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800f01e:	4a34      	ldr	r2, [pc, #208]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f020:	69bb      	ldr	r3, [r7, #24]
 800f022:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800f024:	4b32      	ldr	r3, [pc, #200]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f026:	68db      	ldr	r3, [r3, #12]
 800f028:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f02a:	693b      	ldr	r3, [r7, #16]
 800f02c:	43db      	mvns	r3, r3
 800f02e:	69ba      	ldr	r2, [r7, #24]
 800f030:	4013      	ands	r3, r2
 800f032:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	685b      	ldr	r3, [r3, #4]
 800f038:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d003      	beq.n	800f048 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800f040:	69ba      	ldr	r2, [r7, #24]
 800f042:	693b      	ldr	r3, [r7, #16]
 800f044:	4313      	orrs	r3, r2
 800f046:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800f048:	4a29      	ldr	r2, [pc, #164]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f04a:	69bb      	ldr	r3, [r7, #24]
 800f04c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800f04e:	4b28      	ldr	r3, [pc, #160]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f050:	685b      	ldr	r3, [r3, #4]
 800f052:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f054:	693b      	ldr	r3, [r7, #16]
 800f056:	43db      	mvns	r3, r3
 800f058:	69ba      	ldr	r2, [r7, #24]
 800f05a:	4013      	ands	r3, r2
 800f05c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	685b      	ldr	r3, [r3, #4]
 800f062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f066:	2b00      	cmp	r3, #0
 800f068:	d003      	beq.n	800f072 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800f06a:	69ba      	ldr	r2, [r7, #24]
 800f06c:	693b      	ldr	r3, [r7, #16]
 800f06e:	4313      	orrs	r3, r2
 800f070:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800f072:	4a1f      	ldr	r2, [pc, #124]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f074:	69bb      	ldr	r3, [r7, #24]
 800f076:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800f078:	4b1d      	ldr	r3, [pc, #116]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800f07e:	693b      	ldr	r3, [r7, #16]
 800f080:	43db      	mvns	r3, r3
 800f082:	69ba      	ldr	r2, [r7, #24]
 800f084:	4013      	ands	r3, r2
 800f086:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	685b      	ldr	r3, [r3, #4]
 800f08c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800f090:	2b00      	cmp	r3, #0
 800f092:	d003      	beq.n	800f09c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800f094:	69ba      	ldr	r2, [r7, #24]
 800f096:	693b      	ldr	r3, [r7, #16]
 800f098:	4313      	orrs	r3, r2
 800f09a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800f09c:	4a14      	ldr	r2, [pc, #80]	@ (800f0f0 <HAL_GPIO_Init+0x354>)
 800f09e:	69bb      	ldr	r3, [r7, #24]
 800f0a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800f0a2:	69fb      	ldr	r3, [r7, #28]
 800f0a4:	3301      	adds	r3, #1
 800f0a6:	61fb      	str	r3, [r7, #28]
 800f0a8:	69fb      	ldr	r3, [r7, #28]
 800f0aa:	2b0f      	cmp	r3, #15
 800f0ac:	f67f ae84 	bls.w	800edb8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800f0b0:	bf00      	nop
 800f0b2:	bf00      	nop
 800f0b4:	3724      	adds	r7, #36	@ 0x24
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0bc:	4770      	bx	lr
 800f0be:	bf00      	nop
 800f0c0:	40023800 	.word	0x40023800
 800f0c4:	40013800 	.word	0x40013800
 800f0c8:	40020000 	.word	0x40020000
 800f0cc:	40020400 	.word	0x40020400
 800f0d0:	40020800 	.word	0x40020800
 800f0d4:	40020c00 	.word	0x40020c00
 800f0d8:	40021000 	.word	0x40021000
 800f0dc:	40021400 	.word	0x40021400
 800f0e0:	40021800 	.word	0x40021800
 800f0e4:	40021c00 	.word	0x40021c00
 800f0e8:	40022000 	.word	0x40022000
 800f0ec:	40022400 	.word	0x40022400
 800f0f0:	40013c00 	.word	0x40013c00

0800f0f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f0f4:	b480      	push	{r7}
 800f0f6:	b083      	sub	sp, #12
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
 800f0fc:	460b      	mov	r3, r1
 800f0fe:	807b      	strh	r3, [r7, #2]
 800f100:	4613      	mov	r3, r2
 800f102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800f104:	787b      	ldrb	r3, [r7, #1]
 800f106:	2b00      	cmp	r3, #0
 800f108:	d003      	beq.n	800f112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f10a:	887a      	ldrh	r2, [r7, #2]
 800f10c:	687b      	ldr	r3, [r7, #4]
 800f10e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800f110:	e003      	b.n	800f11a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800f112:	887b      	ldrh	r3, [r7, #2]
 800f114:	041a      	lsls	r2, r3, #16
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	619a      	str	r2, [r3, #24]
}
 800f11a:	bf00      	nop
 800f11c:	370c      	adds	r7, #12
 800f11e:	46bd      	mov	sp, r7
 800f120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f124:	4770      	bx	lr
	...

0800f128 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b082      	sub	sp, #8
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	4603      	mov	r3, r0
 800f130:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800f132:	4b08      	ldr	r3, [pc, #32]	@ (800f154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f134:	695a      	ldr	r2, [r3, #20]
 800f136:	88fb      	ldrh	r3, [r7, #6]
 800f138:	4013      	ands	r3, r2
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d006      	beq.n	800f14c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800f13e:	4a05      	ldr	r2, [pc, #20]	@ (800f154 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800f140:	88fb      	ldrh	r3, [r7, #6]
 800f142:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800f144:	88fb      	ldrh	r3, [r7, #6]
 800f146:	4618      	mov	r0, r3
 800f148:	f7fd f894 	bl	800c274 <HAL_GPIO_EXTI_Callback>
  }
}
 800f14c:	bf00      	nop
 800f14e:	3708      	adds	r7, #8
 800f150:	46bd      	mov	sp, r7
 800f152:	bd80      	pop	{r7, pc}
 800f154:	40013c00 	.word	0x40013c00

0800f158 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f158:	b580      	push	{r7, lr}
 800f15a:	b084      	sub	sp, #16
 800f15c:	af00      	add	r7, sp, #0
 800f15e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d101      	bne.n	800f16a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800f166:	2301      	movs	r3, #1
 800f168:	e12b      	b.n	800f3c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f170:	b2db      	uxtb	r3, r3
 800f172:	2b00      	cmp	r3, #0
 800f174:	d106      	bne.n	800f184 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	2200      	movs	r2, #0
 800f17a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f7fd fbd8 	bl	800c934 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	2224      	movs	r2, #36	@ 0x24
 800f188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	681a      	ldr	r2, [r3, #0]
 800f192:	687b      	ldr	r3, [r7, #4]
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	f022 0201 	bic.w	r2, r2, #1
 800f19a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	681a      	ldr	r2, [r3, #0]
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800f1aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800f1ac:	687b      	ldr	r3, [r7, #4]
 800f1ae:	681b      	ldr	r3, [r3, #0]
 800f1b0:	681a      	ldr	r2, [r3, #0]
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800f1ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800f1bc:	f001 fb92 	bl	80108e4 <HAL_RCC_GetPCLK1Freq>
 800f1c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	685b      	ldr	r3, [r3, #4]
 800f1c6:	4a81      	ldr	r2, [pc, #516]	@ (800f3cc <HAL_I2C_Init+0x274>)
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	d807      	bhi.n	800f1dc <HAL_I2C_Init+0x84>
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	4a80      	ldr	r2, [pc, #512]	@ (800f3d0 <HAL_I2C_Init+0x278>)
 800f1d0:	4293      	cmp	r3, r2
 800f1d2:	bf94      	ite	ls
 800f1d4:	2301      	movls	r3, #1
 800f1d6:	2300      	movhi	r3, #0
 800f1d8:	b2db      	uxtb	r3, r3
 800f1da:	e006      	b.n	800f1ea <HAL_I2C_Init+0x92>
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	4a7d      	ldr	r2, [pc, #500]	@ (800f3d4 <HAL_I2C_Init+0x27c>)
 800f1e0:	4293      	cmp	r3, r2
 800f1e2:	bf94      	ite	ls
 800f1e4:	2301      	movls	r3, #1
 800f1e6:	2300      	movhi	r3, #0
 800f1e8:	b2db      	uxtb	r3, r3
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d001      	beq.n	800f1f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800f1ee:	2301      	movs	r3, #1
 800f1f0:	e0e7      	b.n	800f3c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	4a78      	ldr	r2, [pc, #480]	@ (800f3d8 <HAL_I2C_Init+0x280>)
 800f1f6:	fba2 2303 	umull	r2, r3, r2, r3
 800f1fa:	0c9b      	lsrs	r3, r3, #18
 800f1fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	681b      	ldr	r3, [r3, #0]
 800f202:	685b      	ldr	r3, [r3, #4]
 800f204:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	681b      	ldr	r3, [r3, #0]
 800f20c:	68ba      	ldr	r2, [r7, #8]
 800f20e:	430a      	orrs	r2, r1
 800f210:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	6a1b      	ldr	r3, [r3, #32]
 800f218:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	685b      	ldr	r3, [r3, #4]
 800f220:	4a6a      	ldr	r2, [pc, #424]	@ (800f3cc <HAL_I2C_Init+0x274>)
 800f222:	4293      	cmp	r3, r2
 800f224:	d802      	bhi.n	800f22c <HAL_I2C_Init+0xd4>
 800f226:	68bb      	ldr	r3, [r7, #8]
 800f228:	3301      	adds	r3, #1
 800f22a:	e009      	b.n	800f240 <HAL_I2C_Init+0xe8>
 800f22c:	68bb      	ldr	r3, [r7, #8]
 800f22e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800f232:	fb02 f303 	mul.w	r3, r2, r3
 800f236:	4a69      	ldr	r2, [pc, #420]	@ (800f3dc <HAL_I2C_Init+0x284>)
 800f238:	fba2 2303 	umull	r2, r3, r2, r3
 800f23c:	099b      	lsrs	r3, r3, #6
 800f23e:	3301      	adds	r3, #1
 800f240:	687a      	ldr	r2, [r7, #4]
 800f242:	6812      	ldr	r2, [r2, #0]
 800f244:	430b      	orrs	r3, r1
 800f246:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	69db      	ldr	r3, [r3, #28]
 800f24e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800f252:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800f256:	687b      	ldr	r3, [r7, #4]
 800f258:	685b      	ldr	r3, [r3, #4]
 800f25a:	495c      	ldr	r1, [pc, #368]	@ (800f3cc <HAL_I2C_Init+0x274>)
 800f25c:	428b      	cmp	r3, r1
 800f25e:	d819      	bhi.n	800f294 <HAL_I2C_Init+0x13c>
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	1e59      	subs	r1, r3, #1
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	685b      	ldr	r3, [r3, #4]
 800f268:	005b      	lsls	r3, r3, #1
 800f26a:	fbb1 f3f3 	udiv	r3, r1, r3
 800f26e:	1c59      	adds	r1, r3, #1
 800f270:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800f274:	400b      	ands	r3, r1
 800f276:	2b00      	cmp	r3, #0
 800f278:	d00a      	beq.n	800f290 <HAL_I2C_Init+0x138>
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	1e59      	subs	r1, r3, #1
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	685b      	ldr	r3, [r3, #4]
 800f282:	005b      	lsls	r3, r3, #1
 800f284:	fbb1 f3f3 	udiv	r3, r1, r3
 800f288:	3301      	adds	r3, #1
 800f28a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f28e:	e051      	b.n	800f334 <HAL_I2C_Init+0x1dc>
 800f290:	2304      	movs	r3, #4
 800f292:	e04f      	b.n	800f334 <HAL_I2C_Init+0x1dc>
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	689b      	ldr	r3, [r3, #8]
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d111      	bne.n	800f2c0 <HAL_I2C_Init+0x168>
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	1e58      	subs	r0, r3, #1
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	6859      	ldr	r1, [r3, #4]
 800f2a4:	460b      	mov	r3, r1
 800f2a6:	005b      	lsls	r3, r3, #1
 800f2a8:	440b      	add	r3, r1
 800f2aa:	fbb0 f3f3 	udiv	r3, r0, r3
 800f2ae:	3301      	adds	r3, #1
 800f2b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	bf0c      	ite	eq
 800f2b8:	2301      	moveq	r3, #1
 800f2ba:	2300      	movne	r3, #0
 800f2bc:	b2db      	uxtb	r3, r3
 800f2be:	e012      	b.n	800f2e6 <HAL_I2C_Init+0x18e>
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	1e58      	subs	r0, r3, #1
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	6859      	ldr	r1, [r3, #4]
 800f2c8:	460b      	mov	r3, r1
 800f2ca:	009b      	lsls	r3, r3, #2
 800f2cc:	440b      	add	r3, r1
 800f2ce:	0099      	lsls	r1, r3, #2
 800f2d0:	440b      	add	r3, r1
 800f2d2:	fbb0 f3f3 	udiv	r3, r0, r3
 800f2d6:	3301      	adds	r3, #1
 800f2d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	bf0c      	ite	eq
 800f2e0:	2301      	moveq	r3, #1
 800f2e2:	2300      	movne	r3, #0
 800f2e4:	b2db      	uxtb	r3, r3
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d001      	beq.n	800f2ee <HAL_I2C_Init+0x196>
 800f2ea:	2301      	movs	r3, #1
 800f2ec:	e022      	b.n	800f334 <HAL_I2C_Init+0x1dc>
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	689b      	ldr	r3, [r3, #8]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d10e      	bne.n	800f314 <HAL_I2C_Init+0x1bc>
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	1e58      	subs	r0, r3, #1
 800f2fa:	687b      	ldr	r3, [r7, #4]
 800f2fc:	6859      	ldr	r1, [r3, #4]
 800f2fe:	460b      	mov	r3, r1
 800f300:	005b      	lsls	r3, r3, #1
 800f302:	440b      	add	r3, r1
 800f304:	fbb0 f3f3 	udiv	r3, r0, r3
 800f308:	3301      	adds	r3, #1
 800f30a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f30e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f312:	e00f      	b.n	800f334 <HAL_I2C_Init+0x1dc>
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	1e58      	subs	r0, r3, #1
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	6859      	ldr	r1, [r3, #4]
 800f31c:	460b      	mov	r3, r1
 800f31e:	009b      	lsls	r3, r3, #2
 800f320:	440b      	add	r3, r1
 800f322:	0099      	lsls	r1, r3, #2
 800f324:	440b      	add	r3, r1
 800f326:	fbb0 f3f3 	udiv	r3, r0, r3
 800f32a:	3301      	adds	r3, #1
 800f32c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f330:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f334:	6879      	ldr	r1, [r7, #4]
 800f336:	6809      	ldr	r1, [r1, #0]
 800f338:	4313      	orrs	r3, r2
 800f33a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	681b      	ldr	r3, [r3, #0]
 800f342:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	69da      	ldr	r2, [r3, #28]
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	6a1b      	ldr	r3, [r3, #32]
 800f34e:	431a      	orrs	r2, r3
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	430a      	orrs	r2, r1
 800f356:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	689b      	ldr	r3, [r3, #8]
 800f35e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800f362:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800f366:	687a      	ldr	r2, [r7, #4]
 800f368:	6911      	ldr	r1, [r2, #16]
 800f36a:	687a      	ldr	r2, [r7, #4]
 800f36c:	68d2      	ldr	r2, [r2, #12]
 800f36e:	4311      	orrs	r1, r2
 800f370:	687a      	ldr	r2, [r7, #4]
 800f372:	6812      	ldr	r2, [r2, #0]
 800f374:	430b      	orrs	r3, r1
 800f376:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	68db      	ldr	r3, [r3, #12]
 800f37e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	695a      	ldr	r2, [r3, #20]
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	699b      	ldr	r3, [r3, #24]
 800f38a:	431a      	orrs	r2, r3
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	430a      	orrs	r2, r1
 800f392:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	681b      	ldr	r3, [r3, #0]
 800f398:	681a      	ldr	r2, [r3, #0]
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	681b      	ldr	r3, [r3, #0]
 800f39e:	f042 0201 	orr.w	r2, r2, #1
 800f3a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	2220      	movs	r2, #32
 800f3ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800f3c0:	2300      	movs	r3, #0
}
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	3710      	adds	r7, #16
 800f3c6:	46bd      	mov	sp, r7
 800f3c8:	bd80      	pop	{r7, pc}
 800f3ca:	bf00      	nop
 800f3cc:	000186a0 	.word	0x000186a0
 800f3d0:	001e847f 	.word	0x001e847f
 800f3d4:	003d08ff 	.word	0x003d08ff
 800f3d8:	431bde83 	.word	0x431bde83
 800f3dc:	10624dd3 	.word	0x10624dd3

0800f3e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b088      	sub	sp, #32
 800f3e4:	af02      	add	r7, sp, #8
 800f3e6:	60f8      	str	r0, [r7, #12]
 800f3e8:	607a      	str	r2, [r7, #4]
 800f3ea:	461a      	mov	r2, r3
 800f3ec:	460b      	mov	r3, r1
 800f3ee:	817b      	strh	r3, [r7, #10]
 800f3f0:	4613      	mov	r3, r2
 800f3f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800f3f4:	f7fd fd5c 	bl	800ceb0 <HAL_GetTick>
 800f3f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f3fa:	68fb      	ldr	r3, [r7, #12]
 800f3fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f400:	b2db      	uxtb	r3, r3
 800f402:	2b20      	cmp	r3, #32
 800f404:	f040 80e0 	bne.w	800f5c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800f408:	697b      	ldr	r3, [r7, #20]
 800f40a:	9300      	str	r3, [sp, #0]
 800f40c:	2319      	movs	r3, #25
 800f40e:	2201      	movs	r2, #1
 800f410:	4970      	ldr	r1, [pc, #448]	@ (800f5d4 <HAL_I2C_Master_Transmit+0x1f4>)
 800f412:	68f8      	ldr	r0, [r7, #12]
 800f414:	f000 fa92 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f418:	4603      	mov	r3, r0
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d001      	beq.n	800f422 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800f41e:	2302      	movs	r3, #2
 800f420:	e0d3      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f422:	68fb      	ldr	r3, [r7, #12]
 800f424:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f428:	2b01      	cmp	r3, #1
 800f42a:	d101      	bne.n	800f430 <HAL_I2C_Master_Transmit+0x50>
 800f42c:	2302      	movs	r3, #2
 800f42e:	e0cc      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	2201      	movs	r2, #1
 800f434:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	f003 0301 	and.w	r3, r3, #1
 800f442:	2b01      	cmp	r3, #1
 800f444:	d007      	beq.n	800f456 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	681a      	ldr	r2, [r3, #0]
 800f44c:	68fb      	ldr	r3, [r7, #12]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	f042 0201 	orr.w	r2, r2, #1
 800f454:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f456:	68fb      	ldr	r3, [r7, #12]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	681a      	ldr	r2, [r3, #0]
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f464:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800f466:	68fb      	ldr	r3, [r7, #12]
 800f468:	2221      	movs	r2, #33	@ 0x21
 800f46a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800f46e:	68fb      	ldr	r3, [r7, #12]
 800f470:	2210      	movs	r2, #16
 800f472:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	2200      	movs	r2, #0
 800f47a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800f47c:	68fb      	ldr	r3, [r7, #12]
 800f47e:	687a      	ldr	r2, [r7, #4]
 800f480:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800f482:	68fb      	ldr	r3, [r7, #12]
 800f484:	893a      	ldrh	r2, [r7, #8]
 800f486:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800f488:	68fb      	ldr	r3, [r7, #12]
 800f48a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f48c:	b29a      	uxth	r2, r3
 800f48e:	68fb      	ldr	r3, [r7, #12]
 800f490:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800f492:	68fb      	ldr	r3, [r7, #12]
 800f494:	4a50      	ldr	r2, [pc, #320]	@ (800f5d8 <HAL_I2C_Master_Transmit+0x1f8>)
 800f496:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800f498:	8979      	ldrh	r1, [r7, #10]
 800f49a:	697b      	ldr	r3, [r7, #20]
 800f49c:	6a3a      	ldr	r2, [r7, #32]
 800f49e:	68f8      	ldr	r0, [r7, #12]
 800f4a0:	f000 f9ca 	bl	800f838 <I2C_MasterRequestWrite>
 800f4a4:	4603      	mov	r3, r0
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d001      	beq.n	800f4ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800f4aa:	2301      	movs	r3, #1
 800f4ac:	e08d      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	613b      	str	r3, [r7, #16]
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	695b      	ldr	r3, [r3, #20]
 800f4b8:	613b      	str	r3, [r7, #16]
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	699b      	ldr	r3, [r3, #24]
 800f4c0:	613b      	str	r3, [r7, #16]
 800f4c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800f4c4:	e066      	b.n	800f594 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f4c6:	697a      	ldr	r2, [r7, #20]
 800f4c8:	6a39      	ldr	r1, [r7, #32]
 800f4ca:	68f8      	ldr	r0, [r7, #12]
 800f4cc:	f000 fb50 	bl	800fb70 <I2C_WaitOnTXEFlagUntilTimeout>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d00d      	beq.n	800f4f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4da:	2b04      	cmp	r3, #4
 800f4dc:	d107      	bne.n	800f4ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	681a      	ldr	r2, [r3, #0]
 800f4e4:	68fb      	ldr	r3, [r7, #12]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f4ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	e06b      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f4f6:	781a      	ldrb	r2, [r3, #0]
 800f4f8:	68fb      	ldr	r3, [r7, #12]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f4fe:	68fb      	ldr	r3, [r7, #12]
 800f500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f502:	1c5a      	adds	r2, r3, #1
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f50c:	b29b      	uxth	r3, r3
 800f50e:	3b01      	subs	r3, #1
 800f510:	b29a      	uxth	r2, r3
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f51a:	3b01      	subs	r3, #1
 800f51c:	b29a      	uxth	r2, r3
 800f51e:	68fb      	ldr	r3, [r7, #12]
 800f520:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	681b      	ldr	r3, [r3, #0]
 800f526:	695b      	ldr	r3, [r3, #20]
 800f528:	f003 0304 	and.w	r3, r3, #4
 800f52c:	2b04      	cmp	r3, #4
 800f52e:	d11b      	bne.n	800f568 <HAL_I2C_Master_Transmit+0x188>
 800f530:	68fb      	ldr	r3, [r7, #12]
 800f532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f534:	2b00      	cmp	r3, #0
 800f536:	d017      	beq.n	800f568 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f538:	68fb      	ldr	r3, [r7, #12]
 800f53a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f53c:	781a      	ldrb	r2, [r3, #0]
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	681b      	ldr	r3, [r3, #0]
 800f542:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f548:	1c5a      	adds	r2, r3, #1
 800f54a:	68fb      	ldr	r3, [r7, #12]
 800f54c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800f552:	b29b      	uxth	r3, r3
 800f554:	3b01      	subs	r3, #1
 800f556:	b29a      	uxth	r2, r3
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f560:	3b01      	subs	r3, #1
 800f562:	b29a      	uxth	r2, r3
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f568:	697a      	ldr	r2, [r7, #20]
 800f56a:	6a39      	ldr	r1, [r7, #32]
 800f56c:	68f8      	ldr	r0, [r7, #12]
 800f56e:	f000 fb47 	bl	800fc00 <I2C_WaitOnBTFFlagUntilTimeout>
 800f572:	4603      	mov	r3, r0
 800f574:	2b00      	cmp	r3, #0
 800f576:	d00d      	beq.n	800f594 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f57c:	2b04      	cmp	r3, #4
 800f57e:	d107      	bne.n	800f590 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f580:	68fb      	ldr	r3, [r7, #12]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	681a      	ldr	r2, [r3, #0]
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f58e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800f590:	2301      	movs	r3, #1
 800f592:	e01a      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d194      	bne.n	800f4c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	681b      	ldr	r3, [r3, #0]
 800f5a0:	681a      	ldr	r2, [r3, #0]
 800f5a2:	68fb      	ldr	r3, [r7, #12]
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f5aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	2220      	movs	r2, #32
 800f5b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	2200      	movs	r2, #0
 800f5b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	2200      	movs	r2, #0
 800f5c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	e000      	b.n	800f5ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800f5c8:	2302      	movs	r3, #2
  }
}
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	3718      	adds	r7, #24
 800f5ce:	46bd      	mov	sp, r7
 800f5d0:	bd80      	pop	{r7, pc}
 800f5d2:	bf00      	nop
 800f5d4:	00100002 	.word	0x00100002
 800f5d8:	ffff0000 	.word	0xffff0000

0800f5dc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800f5dc:	b580      	push	{r7, lr}
 800f5de:	b08a      	sub	sp, #40	@ 0x28
 800f5e0:	af02      	add	r7, sp, #8
 800f5e2:	60f8      	str	r0, [r7, #12]
 800f5e4:	607a      	str	r2, [r7, #4]
 800f5e6:	603b      	str	r3, [r7, #0]
 800f5e8:	460b      	mov	r3, r1
 800f5ea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800f5ec:	f7fd fc60 	bl	800ceb0 <HAL_GetTick>
 800f5f0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f5fc:	b2db      	uxtb	r3, r3
 800f5fe:	2b20      	cmp	r3, #32
 800f600:	f040 8111 	bne.w	800f826 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800f604:	69fb      	ldr	r3, [r7, #28]
 800f606:	9300      	str	r3, [sp, #0]
 800f608:	2319      	movs	r3, #25
 800f60a:	2201      	movs	r2, #1
 800f60c:	4988      	ldr	r1, [pc, #544]	@ (800f830 <HAL_I2C_IsDeviceReady+0x254>)
 800f60e:	68f8      	ldr	r0, [r7, #12]
 800f610:	f000 f994 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f614:	4603      	mov	r3, r0
 800f616:	2b00      	cmp	r3, #0
 800f618:	d001      	beq.n	800f61e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800f61a:	2302      	movs	r3, #2
 800f61c:	e104      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f61e:	68fb      	ldr	r3, [r7, #12]
 800f620:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f624:	2b01      	cmp	r3, #1
 800f626:	d101      	bne.n	800f62c <HAL_I2C_IsDeviceReady+0x50>
 800f628:	2302      	movs	r3, #2
 800f62a:	e0fd      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	2201      	movs	r2, #1
 800f630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	f003 0301 	and.w	r3, r3, #1
 800f63e:	2b01      	cmp	r3, #1
 800f640:	d007      	beq.n	800f652 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	681a      	ldr	r2, [r3, #0]
 800f648:	68fb      	ldr	r3, [r7, #12]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	f042 0201 	orr.w	r2, r2, #1
 800f650:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f652:	68fb      	ldr	r3, [r7, #12]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	681a      	ldr	r2, [r3, #0]
 800f658:	68fb      	ldr	r3, [r7, #12]
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800f660:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	2224      	movs	r2, #36	@ 0x24
 800f666:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	2200      	movs	r2, #0
 800f66e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800f670:	68fb      	ldr	r3, [r7, #12]
 800f672:	4a70      	ldr	r2, [pc, #448]	@ (800f834 <HAL_I2C_IsDeviceReady+0x258>)
 800f674:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	681a      	ldr	r2, [r3, #0]
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f684:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800f686:	69fb      	ldr	r3, [r7, #28]
 800f688:	9300      	str	r3, [sp, #0]
 800f68a:	683b      	ldr	r3, [r7, #0]
 800f68c:	2200      	movs	r2, #0
 800f68e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800f692:	68f8      	ldr	r0, [r7, #12]
 800f694:	f000 f952 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f698:	4603      	mov	r3, r0
 800f69a:	2b00      	cmp	r3, #0
 800f69c:	d00d      	beq.n	800f6ba <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	681b      	ldr	r3, [r3, #0]
 800f6a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f6a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f6ac:	d103      	bne.n	800f6b6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800f6ae:	68fb      	ldr	r3, [r7, #12]
 800f6b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f6b4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800f6b6:	2303      	movs	r3, #3
 800f6b8:	e0b6      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800f6ba:	897b      	ldrh	r3, [r7, #10]
 800f6bc:	b2db      	uxtb	r3, r3
 800f6be:	461a      	mov	r2, r3
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800f6c8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800f6ca:	f7fd fbf1 	bl	800ceb0 <HAL_GetTick>
 800f6ce:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800f6d0:	68fb      	ldr	r3, [r7, #12]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	695b      	ldr	r3, [r3, #20]
 800f6d6:	f003 0302 	and.w	r3, r3, #2
 800f6da:	2b02      	cmp	r3, #2
 800f6dc:	bf0c      	ite	eq
 800f6de:	2301      	moveq	r3, #1
 800f6e0:	2300      	movne	r3, #0
 800f6e2:	b2db      	uxtb	r3, r3
 800f6e4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	695b      	ldr	r3, [r3, #20]
 800f6ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f6f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f6f4:	bf0c      	ite	eq
 800f6f6:	2301      	moveq	r3, #1
 800f6f8:	2300      	movne	r3, #0
 800f6fa:	b2db      	uxtb	r3, r3
 800f6fc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800f6fe:	e025      	b.n	800f74c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800f700:	f7fd fbd6 	bl	800ceb0 <HAL_GetTick>
 800f704:	4602      	mov	r2, r0
 800f706:	69fb      	ldr	r3, [r7, #28]
 800f708:	1ad3      	subs	r3, r2, r3
 800f70a:	683a      	ldr	r2, [r7, #0]
 800f70c:	429a      	cmp	r2, r3
 800f70e:	d302      	bcc.n	800f716 <HAL_I2C_IsDeviceReady+0x13a>
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	2b00      	cmp	r3, #0
 800f714:	d103      	bne.n	800f71e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800f716:	68fb      	ldr	r3, [r7, #12]
 800f718:	22a0      	movs	r2, #160	@ 0xa0
 800f71a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	695b      	ldr	r3, [r3, #20]
 800f724:	f003 0302 	and.w	r3, r3, #2
 800f728:	2b02      	cmp	r3, #2
 800f72a:	bf0c      	ite	eq
 800f72c:	2301      	moveq	r3, #1
 800f72e:	2300      	movne	r3, #0
 800f730:	b2db      	uxtb	r3, r3
 800f732:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800f734:	68fb      	ldr	r3, [r7, #12]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	695b      	ldr	r3, [r3, #20]
 800f73a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800f73e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f742:	bf0c      	ite	eq
 800f744:	2301      	moveq	r3, #1
 800f746:	2300      	movne	r3, #0
 800f748:	b2db      	uxtb	r3, r3
 800f74a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f752:	b2db      	uxtb	r3, r3
 800f754:	2ba0      	cmp	r3, #160	@ 0xa0
 800f756:	d005      	beq.n	800f764 <HAL_I2C_IsDeviceReady+0x188>
 800f758:	7dfb      	ldrb	r3, [r7, #23]
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d102      	bne.n	800f764 <HAL_I2C_IsDeviceReady+0x188>
 800f75e:	7dbb      	ldrb	r3, [r7, #22]
 800f760:	2b00      	cmp	r3, #0
 800f762:	d0cd      	beq.n	800f700 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2220      	movs	r2, #32
 800f768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	695b      	ldr	r3, [r3, #20]
 800f772:	f003 0302 	and.w	r3, r3, #2
 800f776:	2b02      	cmp	r3, #2
 800f778:	d129      	bne.n	800f7ce <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	681a      	ldr	r2, [r3, #0]
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f788:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f78a:	2300      	movs	r3, #0
 800f78c:	613b      	str	r3, [r7, #16]
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	695b      	ldr	r3, [r3, #20]
 800f794:	613b      	str	r3, [r7, #16]
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	681b      	ldr	r3, [r3, #0]
 800f79a:	699b      	ldr	r3, [r3, #24]
 800f79c:	613b      	str	r3, [r7, #16]
 800f79e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800f7a0:	69fb      	ldr	r3, [r7, #28]
 800f7a2:	9300      	str	r3, [sp, #0]
 800f7a4:	2319      	movs	r3, #25
 800f7a6:	2201      	movs	r2, #1
 800f7a8:	4921      	ldr	r1, [pc, #132]	@ (800f830 <HAL_I2C_IsDeviceReady+0x254>)
 800f7aa:	68f8      	ldr	r0, [r7, #12]
 800f7ac:	f000 f8c6 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d001      	beq.n	800f7ba <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800f7b6:	2301      	movs	r3, #1
 800f7b8:	e036      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	2220      	movs	r2, #32
 800f7be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	2200      	movs	r2, #0
 800f7c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	e02c      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	681a      	ldr	r2, [r3, #0]
 800f7d4:	68fb      	ldr	r3, [r7, #12]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f7dc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800f7e6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800f7e8:	69fb      	ldr	r3, [r7, #28]
 800f7ea:	9300      	str	r3, [sp, #0]
 800f7ec:	2319      	movs	r3, #25
 800f7ee:	2201      	movs	r2, #1
 800f7f0:	490f      	ldr	r1, [pc, #60]	@ (800f830 <HAL_I2C_IsDeviceReady+0x254>)
 800f7f2:	68f8      	ldr	r0, [r7, #12]
 800f7f4:	f000 f8a2 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f7f8:	4603      	mov	r3, r0
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d001      	beq.n	800f802 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800f7fe:	2301      	movs	r3, #1
 800f800:	e012      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800f802:	69bb      	ldr	r3, [r7, #24]
 800f804:	3301      	adds	r3, #1
 800f806:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800f808:	69ba      	ldr	r2, [r7, #24]
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	429a      	cmp	r2, r3
 800f80e:	f4ff af32 	bcc.w	800f676 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	2220      	movs	r2, #32
 800f816:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f81a:	68fb      	ldr	r3, [r7, #12]
 800f81c:	2200      	movs	r2, #0
 800f81e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800f822:	2301      	movs	r3, #1
 800f824:	e000      	b.n	800f828 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800f826:	2302      	movs	r3, #2
  }
}
 800f828:	4618      	mov	r0, r3
 800f82a:	3720      	adds	r7, #32
 800f82c:	46bd      	mov	sp, r7
 800f82e:	bd80      	pop	{r7, pc}
 800f830:	00100002 	.word	0x00100002
 800f834:	ffff0000 	.word	0xffff0000

0800f838 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800f838:	b580      	push	{r7, lr}
 800f83a:	b088      	sub	sp, #32
 800f83c:	af02      	add	r7, sp, #8
 800f83e:	60f8      	str	r0, [r7, #12]
 800f840:	607a      	str	r2, [r7, #4]
 800f842:	603b      	str	r3, [r7, #0]
 800f844:	460b      	mov	r3, r1
 800f846:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f84c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800f84e:	697b      	ldr	r3, [r7, #20]
 800f850:	2b08      	cmp	r3, #8
 800f852:	d006      	beq.n	800f862 <I2C_MasterRequestWrite+0x2a>
 800f854:	697b      	ldr	r3, [r7, #20]
 800f856:	2b01      	cmp	r3, #1
 800f858:	d003      	beq.n	800f862 <I2C_MasterRequestWrite+0x2a>
 800f85a:	697b      	ldr	r3, [r7, #20]
 800f85c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800f860:	d108      	bne.n	800f874 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f862:	68fb      	ldr	r3, [r7, #12]
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	681a      	ldr	r2, [r3, #0]
 800f868:	68fb      	ldr	r3, [r7, #12]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f870:	601a      	str	r2, [r3, #0]
 800f872:	e00b      	b.n	800f88c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800f874:	68fb      	ldr	r3, [r7, #12]
 800f876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f878:	2b12      	cmp	r3, #18
 800f87a:	d107      	bne.n	800f88c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	681a      	ldr	r2, [r3, #0]
 800f882:	68fb      	ldr	r3, [r7, #12]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f88a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800f88c:	683b      	ldr	r3, [r7, #0]
 800f88e:	9300      	str	r3, [sp, #0]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	2200      	movs	r2, #0
 800f894:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800f898:	68f8      	ldr	r0, [r7, #12]
 800f89a:	f000 f84f 	bl	800f93c <I2C_WaitOnFlagUntilTimeout>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d00d      	beq.n	800f8c0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f8ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f8b2:	d103      	bne.n	800f8bc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f8ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800f8bc:	2303      	movs	r3, #3
 800f8be:	e035      	b.n	800f92c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f8c0:	68fb      	ldr	r3, [r7, #12]
 800f8c2:	691b      	ldr	r3, [r3, #16]
 800f8c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f8c8:	d108      	bne.n	800f8dc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800f8ca:	897b      	ldrh	r3, [r7, #10]
 800f8cc:	b2db      	uxtb	r3, r3
 800f8ce:	461a      	mov	r2, r3
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800f8d8:	611a      	str	r2, [r3, #16]
 800f8da:	e01b      	b.n	800f914 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800f8dc:	897b      	ldrh	r3, [r7, #10]
 800f8de:	11db      	asrs	r3, r3, #7
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	f003 0306 	and.w	r3, r3, #6
 800f8e6:	b2db      	uxtb	r3, r3
 800f8e8:	f063 030f 	orn	r3, r3, #15
 800f8ec:	b2da      	uxtb	r2, r3
 800f8ee:	68fb      	ldr	r3, [r7, #12]
 800f8f0:	681b      	ldr	r3, [r3, #0]
 800f8f2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	687a      	ldr	r2, [r7, #4]
 800f8f8:	490e      	ldr	r1, [pc, #56]	@ (800f934 <I2C_MasterRequestWrite+0xfc>)
 800f8fa:	68f8      	ldr	r0, [r7, #12]
 800f8fc:	f000 f898 	bl	800fa30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800f900:	4603      	mov	r3, r0
 800f902:	2b00      	cmp	r3, #0
 800f904:	d001      	beq.n	800f90a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800f906:	2301      	movs	r3, #1
 800f908:	e010      	b.n	800f92c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800f90a:	897b      	ldrh	r3, [r7, #10]
 800f90c:	b2da      	uxtb	r2, r3
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	681b      	ldr	r3, [r3, #0]
 800f912:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800f914:	683b      	ldr	r3, [r7, #0]
 800f916:	687a      	ldr	r2, [r7, #4]
 800f918:	4907      	ldr	r1, [pc, #28]	@ (800f938 <I2C_MasterRequestWrite+0x100>)
 800f91a:	68f8      	ldr	r0, [r7, #12]
 800f91c:	f000 f888 	bl	800fa30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800f920:	4603      	mov	r3, r0
 800f922:	2b00      	cmp	r3, #0
 800f924:	d001      	beq.n	800f92a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800f926:	2301      	movs	r3, #1
 800f928:	e000      	b.n	800f92c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800f92a:	2300      	movs	r3, #0
}
 800f92c:	4618      	mov	r0, r3
 800f92e:	3718      	adds	r7, #24
 800f930:	46bd      	mov	sp, r7
 800f932:	bd80      	pop	{r7, pc}
 800f934:	00010008 	.word	0x00010008
 800f938:	00010002 	.word	0x00010002

0800f93c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800f93c:	b580      	push	{r7, lr}
 800f93e:	b084      	sub	sp, #16
 800f940:	af00      	add	r7, sp, #0
 800f942:	60f8      	str	r0, [r7, #12]
 800f944:	60b9      	str	r1, [r7, #8]
 800f946:	603b      	str	r3, [r7, #0]
 800f948:	4613      	mov	r3, r2
 800f94a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f94c:	e048      	b.n	800f9e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f954:	d044      	beq.n	800f9e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f956:	f7fd faab 	bl	800ceb0 <HAL_GetTick>
 800f95a:	4602      	mov	r2, r0
 800f95c:	69bb      	ldr	r3, [r7, #24]
 800f95e:	1ad3      	subs	r3, r2, r3
 800f960:	683a      	ldr	r2, [r7, #0]
 800f962:	429a      	cmp	r2, r3
 800f964:	d302      	bcc.n	800f96c <I2C_WaitOnFlagUntilTimeout+0x30>
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d139      	bne.n	800f9e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800f96c:	68bb      	ldr	r3, [r7, #8]
 800f96e:	0c1b      	lsrs	r3, r3, #16
 800f970:	b2db      	uxtb	r3, r3
 800f972:	2b01      	cmp	r3, #1
 800f974:	d10d      	bne.n	800f992 <I2C_WaitOnFlagUntilTimeout+0x56>
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	681b      	ldr	r3, [r3, #0]
 800f97a:	695b      	ldr	r3, [r3, #20]
 800f97c:	43da      	mvns	r2, r3
 800f97e:	68bb      	ldr	r3, [r7, #8]
 800f980:	4013      	ands	r3, r2
 800f982:	b29b      	uxth	r3, r3
 800f984:	2b00      	cmp	r3, #0
 800f986:	bf0c      	ite	eq
 800f988:	2301      	moveq	r3, #1
 800f98a:	2300      	movne	r3, #0
 800f98c:	b2db      	uxtb	r3, r3
 800f98e:	461a      	mov	r2, r3
 800f990:	e00c      	b.n	800f9ac <I2C_WaitOnFlagUntilTimeout+0x70>
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	681b      	ldr	r3, [r3, #0]
 800f996:	699b      	ldr	r3, [r3, #24]
 800f998:	43da      	mvns	r2, r3
 800f99a:	68bb      	ldr	r3, [r7, #8]
 800f99c:	4013      	ands	r3, r2
 800f99e:	b29b      	uxth	r3, r3
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	bf0c      	ite	eq
 800f9a4:	2301      	moveq	r3, #1
 800f9a6:	2300      	movne	r3, #0
 800f9a8:	b2db      	uxtb	r3, r3
 800f9aa:	461a      	mov	r2, r3
 800f9ac:	79fb      	ldrb	r3, [r7, #7]
 800f9ae:	429a      	cmp	r2, r3
 800f9b0:	d116      	bne.n	800f9e0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	2220      	movs	r2, #32
 800f9bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	2200      	movs	r2, #0
 800f9c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9cc:	f043 0220 	orr.w	r2, r3, #32
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800f9d4:	68fb      	ldr	r3, [r7, #12]
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800f9dc:	2301      	movs	r3, #1
 800f9de:	e023      	b.n	800fa28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f9e0:	68bb      	ldr	r3, [r7, #8]
 800f9e2:	0c1b      	lsrs	r3, r3, #16
 800f9e4:	b2db      	uxtb	r3, r3
 800f9e6:	2b01      	cmp	r3, #1
 800f9e8:	d10d      	bne.n	800fa06 <I2C_WaitOnFlagUntilTimeout+0xca>
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	695b      	ldr	r3, [r3, #20]
 800f9f0:	43da      	mvns	r2, r3
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	4013      	ands	r3, r2
 800f9f6:	b29b      	uxth	r3, r3
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	bf0c      	ite	eq
 800f9fc:	2301      	moveq	r3, #1
 800f9fe:	2300      	movne	r3, #0
 800fa00:	b2db      	uxtb	r3, r3
 800fa02:	461a      	mov	r2, r3
 800fa04:	e00c      	b.n	800fa20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800fa06:	68fb      	ldr	r3, [r7, #12]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	699b      	ldr	r3, [r3, #24]
 800fa0c:	43da      	mvns	r2, r3
 800fa0e:	68bb      	ldr	r3, [r7, #8]
 800fa10:	4013      	ands	r3, r2
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	bf0c      	ite	eq
 800fa18:	2301      	moveq	r3, #1
 800fa1a:	2300      	movne	r3, #0
 800fa1c:	b2db      	uxtb	r3, r3
 800fa1e:	461a      	mov	r2, r3
 800fa20:	79fb      	ldrb	r3, [r7, #7]
 800fa22:	429a      	cmp	r2, r3
 800fa24:	d093      	beq.n	800f94e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800fa26:	2300      	movs	r3, #0
}
 800fa28:	4618      	mov	r0, r3
 800fa2a:	3710      	adds	r7, #16
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	bd80      	pop	{r7, pc}

0800fa30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b084      	sub	sp, #16
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	60f8      	str	r0, [r7, #12]
 800fa38:	60b9      	str	r1, [r7, #8]
 800fa3a:	607a      	str	r2, [r7, #4]
 800fa3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800fa3e:	e071      	b.n	800fb24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	695b      	ldr	r3, [r3, #20]
 800fa46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fa4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fa4e:	d123      	bne.n	800fa98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	681a      	ldr	r2, [r3, #0]
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800fa5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	681b      	ldr	r3, [r3, #0]
 800fa64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800fa68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	2200      	movs	r2, #0
 800fa6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2220      	movs	r2, #32
 800fa74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	2200      	movs	r2, #0
 800fa7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fa84:	f043 0204 	orr.w	r2, r3, #4
 800fa88:	68fb      	ldr	r3, [r7, #12]
 800fa8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	2200      	movs	r2, #0
 800fa90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800fa94:	2301      	movs	r3, #1
 800fa96:	e067      	b.n	800fb68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fa9e:	d041      	beq.n	800fb24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800faa0:	f7fd fa06 	bl	800ceb0 <HAL_GetTick>
 800faa4:	4602      	mov	r2, r0
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	1ad3      	subs	r3, r2, r3
 800faaa:	687a      	ldr	r2, [r7, #4]
 800faac:	429a      	cmp	r2, r3
 800faae:	d302      	bcc.n	800fab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d136      	bne.n	800fb24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800fab6:	68bb      	ldr	r3, [r7, #8]
 800fab8:	0c1b      	lsrs	r3, r3, #16
 800faba:	b2db      	uxtb	r3, r3
 800fabc:	2b01      	cmp	r3, #1
 800fabe:	d10c      	bne.n	800fada <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	695b      	ldr	r3, [r3, #20]
 800fac6:	43da      	mvns	r2, r3
 800fac8:	68bb      	ldr	r3, [r7, #8]
 800faca:	4013      	ands	r3, r2
 800facc:	b29b      	uxth	r3, r3
 800face:	2b00      	cmp	r3, #0
 800fad0:	bf14      	ite	ne
 800fad2:	2301      	movne	r3, #1
 800fad4:	2300      	moveq	r3, #0
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	e00b      	b.n	800faf2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800fada:	68fb      	ldr	r3, [r7, #12]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	699b      	ldr	r3, [r3, #24]
 800fae0:	43da      	mvns	r2, r3
 800fae2:	68bb      	ldr	r3, [r7, #8]
 800fae4:	4013      	ands	r3, r2
 800fae6:	b29b      	uxth	r3, r3
 800fae8:	2b00      	cmp	r3, #0
 800faea:	bf14      	ite	ne
 800faec:	2301      	movne	r3, #1
 800faee:	2300      	moveq	r3, #0
 800faf0:	b2db      	uxtb	r3, r3
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d016      	beq.n	800fb24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	2200      	movs	r2, #0
 800fafa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	2220      	movs	r2, #32
 800fb00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	2200      	movs	r2, #0
 800fb08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fb10:	f043 0220 	orr.w	r2, r3, #32
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fb18:	68fb      	ldr	r3, [r7, #12]
 800fb1a:	2200      	movs	r2, #0
 800fb1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800fb20:	2301      	movs	r3, #1
 800fb22:	e021      	b.n	800fb68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800fb24:	68bb      	ldr	r3, [r7, #8]
 800fb26:	0c1b      	lsrs	r3, r3, #16
 800fb28:	b2db      	uxtb	r3, r3
 800fb2a:	2b01      	cmp	r3, #1
 800fb2c:	d10c      	bne.n	800fb48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	681b      	ldr	r3, [r3, #0]
 800fb32:	695b      	ldr	r3, [r3, #20]
 800fb34:	43da      	mvns	r2, r3
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	4013      	ands	r3, r2
 800fb3a:	b29b      	uxth	r3, r3
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	bf14      	ite	ne
 800fb40:	2301      	movne	r3, #1
 800fb42:	2300      	moveq	r3, #0
 800fb44:	b2db      	uxtb	r3, r3
 800fb46:	e00b      	b.n	800fb60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681b      	ldr	r3, [r3, #0]
 800fb4c:	699b      	ldr	r3, [r3, #24]
 800fb4e:	43da      	mvns	r2, r3
 800fb50:	68bb      	ldr	r3, [r7, #8]
 800fb52:	4013      	ands	r3, r2
 800fb54:	b29b      	uxth	r3, r3
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	bf14      	ite	ne
 800fb5a:	2301      	movne	r3, #1
 800fb5c:	2300      	moveq	r3, #0
 800fb5e:	b2db      	uxtb	r3, r3
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	f47f af6d 	bne.w	800fa40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800fb66:	2300      	movs	r3, #0
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3710      	adds	r7, #16
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800fb70:	b580      	push	{r7, lr}
 800fb72:	b084      	sub	sp, #16
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	60f8      	str	r0, [r7, #12]
 800fb78:	60b9      	str	r1, [r7, #8]
 800fb7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800fb7c:	e034      	b.n	800fbe8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800fb7e:	68f8      	ldr	r0, [r7, #12]
 800fb80:	f000 f886 	bl	800fc90 <I2C_IsAcknowledgeFailed>
 800fb84:	4603      	mov	r3, r0
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d001      	beq.n	800fb8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800fb8a:	2301      	movs	r3, #1
 800fb8c:	e034      	b.n	800fbf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fb94:	d028      	beq.n	800fbe8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fb96:	f7fd f98b 	bl	800ceb0 <HAL_GetTick>
 800fb9a:	4602      	mov	r2, r0
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	1ad3      	subs	r3, r2, r3
 800fba0:	68ba      	ldr	r2, [r7, #8]
 800fba2:	429a      	cmp	r2, r3
 800fba4:	d302      	bcc.n	800fbac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800fba6:	68bb      	ldr	r3, [r7, #8]
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d11d      	bne.n	800fbe8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	681b      	ldr	r3, [r3, #0]
 800fbb0:	695b      	ldr	r3, [r3, #20]
 800fbb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbb6:	2b80      	cmp	r3, #128	@ 0x80
 800fbb8:	d016      	beq.n	800fbe8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	2200      	movs	r2, #0
 800fbbe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	2220      	movs	r2, #32
 800fbc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	2200      	movs	r2, #0
 800fbcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fbd4:	f043 0220 	orr.w	r2, r3, #32
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	2200      	movs	r2, #0
 800fbe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800fbe4:	2301      	movs	r3, #1
 800fbe6:	e007      	b.n	800fbf8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	695b      	ldr	r3, [r3, #20]
 800fbee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbf2:	2b80      	cmp	r3, #128	@ 0x80
 800fbf4:	d1c3      	bne.n	800fb7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800fbf6:	2300      	movs	r3, #0
}
 800fbf8:	4618      	mov	r0, r3
 800fbfa:	3710      	adds	r7, #16
 800fbfc:	46bd      	mov	sp, r7
 800fbfe:	bd80      	pop	{r7, pc}

0800fc00 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800fc00:	b580      	push	{r7, lr}
 800fc02:	b084      	sub	sp, #16
 800fc04:	af00      	add	r7, sp, #0
 800fc06:	60f8      	str	r0, [r7, #12]
 800fc08:	60b9      	str	r1, [r7, #8]
 800fc0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800fc0c:	e034      	b.n	800fc78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800fc0e:	68f8      	ldr	r0, [r7, #12]
 800fc10:	f000 f83e 	bl	800fc90 <I2C_IsAcknowledgeFailed>
 800fc14:	4603      	mov	r3, r0
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d001      	beq.n	800fc1e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	e034      	b.n	800fc88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fc1e:	68bb      	ldr	r3, [r7, #8]
 800fc20:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800fc24:	d028      	beq.n	800fc78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fc26:	f7fd f943 	bl	800ceb0 <HAL_GetTick>
 800fc2a:	4602      	mov	r2, r0
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	1ad3      	subs	r3, r2, r3
 800fc30:	68ba      	ldr	r2, [r7, #8]
 800fc32:	429a      	cmp	r2, r3
 800fc34:	d302      	bcc.n	800fc3c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d11d      	bne.n	800fc78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800fc3c:	68fb      	ldr	r3, [r7, #12]
 800fc3e:	681b      	ldr	r3, [r3, #0]
 800fc40:	695b      	ldr	r3, [r3, #20]
 800fc42:	f003 0304 	and.w	r3, r3, #4
 800fc46:	2b04      	cmp	r3, #4
 800fc48:	d016      	beq.n	800fc78 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	2220      	movs	r2, #32
 800fc54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fc58:	68fb      	ldr	r3, [r7, #12]
 800fc5a:	2200      	movs	r2, #0
 800fc5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fc64:	f043 0220 	orr.w	r2, r3, #32
 800fc68:	68fb      	ldr	r3, [r7, #12]
 800fc6a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fc6c:	68fb      	ldr	r3, [r7, #12]
 800fc6e:	2200      	movs	r2, #0
 800fc70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800fc74:	2301      	movs	r3, #1
 800fc76:	e007      	b.n	800fc88 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800fc78:	68fb      	ldr	r3, [r7, #12]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	695b      	ldr	r3, [r3, #20]
 800fc7e:	f003 0304 	and.w	r3, r3, #4
 800fc82:	2b04      	cmp	r3, #4
 800fc84:	d1c3      	bne.n	800fc0e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800fc86:	2300      	movs	r3, #0
}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3710      	adds	r7, #16
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}

0800fc90 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800fc90:	b480      	push	{r7}
 800fc92:	b083      	sub	sp, #12
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	681b      	ldr	r3, [r3, #0]
 800fc9c:	695b      	ldr	r3, [r3, #20]
 800fc9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800fca2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800fca6:	d11b      	bne.n	800fce0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800fcb0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	2220      	movs	r2, #32
 800fcbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800fcc8:	687b      	ldr	r3, [r7, #4]
 800fcca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fccc:	f043 0204 	orr.w	r2, r3, #4
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800fcdc:	2301      	movs	r3, #1
 800fcde:	e000      	b.n	800fce2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800fce0:	2300      	movs	r3, #0
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	370c      	adds	r7, #12
 800fce6:	46bd      	mov	sp, r7
 800fce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcec:	4770      	bx	lr

0800fcee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800fcee:	b480      	push	{r7}
 800fcf0:	b083      	sub	sp, #12
 800fcf2:	af00      	add	r7, sp, #0
 800fcf4:	6078      	str	r0, [r7, #4]
 800fcf6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fcfe:	b2db      	uxtb	r3, r3
 800fd00:	2b20      	cmp	r3, #32
 800fd02:	d129      	bne.n	800fd58 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	2224      	movs	r2, #36	@ 0x24
 800fd08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	681a      	ldr	r2, [r3, #0]
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	f022 0201 	bic.w	r2, r2, #1
 800fd1a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	f022 0210 	bic.w	r2, r2, #16
 800fd2a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800fd32:	687b      	ldr	r3, [r7, #4]
 800fd34:	681b      	ldr	r3, [r3, #0]
 800fd36:	683a      	ldr	r2, [r7, #0]
 800fd38:	430a      	orrs	r2, r1
 800fd3a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	681a      	ldr	r2, [r3, #0]
 800fd42:	687b      	ldr	r3, [r7, #4]
 800fd44:	681b      	ldr	r3, [r3, #0]
 800fd46:	f042 0201 	orr.w	r2, r2, #1
 800fd4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	2220      	movs	r2, #32
 800fd50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800fd54:	2300      	movs	r3, #0
 800fd56:	e000      	b.n	800fd5a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800fd58:	2302      	movs	r3, #2
  }
}
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	370c      	adds	r7, #12
 800fd5e:	46bd      	mov	sp, r7
 800fd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd64:	4770      	bx	lr

0800fd66 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800fd66:	b480      	push	{r7}
 800fd68:	b085      	sub	sp, #20
 800fd6a:	af00      	add	r7, sp, #0
 800fd6c:	6078      	str	r0, [r7, #4]
 800fd6e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800fd70:	2300      	movs	r3, #0
 800fd72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800fd7a:	b2db      	uxtb	r3, r3
 800fd7c:	2b20      	cmp	r3, #32
 800fd7e:	d12a      	bne.n	800fdd6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2224      	movs	r2, #36	@ 0x24
 800fd84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800fd88:	687b      	ldr	r3, [r7, #4]
 800fd8a:	681b      	ldr	r3, [r3, #0]
 800fd8c:	681a      	ldr	r2, [r3, #0]
 800fd8e:	687b      	ldr	r3, [r7, #4]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	f022 0201 	bic.w	r2, r2, #1
 800fd96:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd9e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800fda0:	89fb      	ldrh	r3, [r7, #14]
 800fda2:	f023 030f 	bic.w	r3, r3, #15
 800fda6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800fda8:	683b      	ldr	r3, [r7, #0]
 800fdaa:	b29a      	uxth	r2, r3
 800fdac:	89fb      	ldrh	r3, [r7, #14]
 800fdae:	4313      	orrs	r3, r2
 800fdb0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	89fa      	ldrh	r2, [r7, #14]
 800fdb8:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	681b      	ldr	r3, [r3, #0]
 800fdbe:	681a      	ldr	r2, [r3, #0]
 800fdc0:	687b      	ldr	r3, [r7, #4]
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	f042 0201 	orr.w	r2, r2, #1
 800fdc8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	2220      	movs	r2, #32
 800fdce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	e000      	b.n	800fdd8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800fdd6:	2302      	movs	r3, #2
  }
}
 800fdd8:	4618      	mov	r0, r3
 800fdda:	3714      	adds	r7, #20
 800fddc:	46bd      	mov	sp, r7
 800fdde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fde2:	4770      	bx	lr

0800fde4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b086      	sub	sp, #24
 800fde8:	af02      	add	r7, sp, #8
 800fdea:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d101      	bne.n	800fdf6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	e101      	b.n	800fffa <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800fdfc:	687b      	ldr	r3, [r7, #4]
 800fdfe:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800fe02:	b2db      	uxtb	r3, r3
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d106      	bne.n	800fe16 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	f7fc fe3f 	bl	800ca94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	2203      	movs	r2, #3
 800fe1a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fe24:	d102      	bne.n	800fe2c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	2200      	movs	r2, #0
 800fe2a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	4618      	mov	r0, r3
 800fe32:	f001 fc09 	bl	8011648 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	6818      	ldr	r0, [r3, #0]
 800fe3a:	687b      	ldr	r3, [r7, #4]
 800fe3c:	7c1a      	ldrb	r2, [r3, #16]
 800fe3e:	f88d 2000 	strb.w	r2, [sp]
 800fe42:	3304      	adds	r3, #4
 800fe44:	cb0e      	ldmia	r3, {r1, r2, r3}
 800fe46:	f001 fb9b 	bl	8011580 <USB_CoreInit>
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d005      	beq.n	800fe5c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	2202      	movs	r2, #2
 800fe54:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800fe58:	2301      	movs	r3, #1
 800fe5a:	e0ce      	b.n	800fffa <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	681b      	ldr	r3, [r3, #0]
 800fe60:	2100      	movs	r1, #0
 800fe62:	4618      	mov	r0, r3
 800fe64:	f001 fc01 	bl	801166a <USB_SetCurrentMode>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d005      	beq.n	800fe7a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	2202      	movs	r2, #2
 800fe72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800fe76:	2301      	movs	r3, #1
 800fe78:	e0bf      	b.n	800fffa <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	73fb      	strb	r3, [r7, #15]
 800fe7e:	e04a      	b.n	800ff16 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800fe80:	7bfa      	ldrb	r2, [r7, #15]
 800fe82:	6879      	ldr	r1, [r7, #4]
 800fe84:	4613      	mov	r3, r2
 800fe86:	00db      	lsls	r3, r3, #3
 800fe88:	4413      	add	r3, r2
 800fe8a:	009b      	lsls	r3, r3, #2
 800fe8c:	440b      	add	r3, r1
 800fe8e:	3315      	adds	r3, #21
 800fe90:	2201      	movs	r2, #1
 800fe92:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800fe94:	7bfa      	ldrb	r2, [r7, #15]
 800fe96:	6879      	ldr	r1, [r7, #4]
 800fe98:	4613      	mov	r3, r2
 800fe9a:	00db      	lsls	r3, r3, #3
 800fe9c:	4413      	add	r3, r2
 800fe9e:	009b      	lsls	r3, r3, #2
 800fea0:	440b      	add	r3, r1
 800fea2:	3314      	adds	r3, #20
 800fea4:	7bfa      	ldrb	r2, [r7, #15]
 800fea6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800fea8:	7bfa      	ldrb	r2, [r7, #15]
 800feaa:	7bfb      	ldrb	r3, [r7, #15]
 800feac:	b298      	uxth	r0, r3
 800feae:	6879      	ldr	r1, [r7, #4]
 800feb0:	4613      	mov	r3, r2
 800feb2:	00db      	lsls	r3, r3, #3
 800feb4:	4413      	add	r3, r2
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	440b      	add	r3, r1
 800feba:	332e      	adds	r3, #46	@ 0x2e
 800febc:	4602      	mov	r2, r0
 800febe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800fec0:	7bfa      	ldrb	r2, [r7, #15]
 800fec2:	6879      	ldr	r1, [r7, #4]
 800fec4:	4613      	mov	r3, r2
 800fec6:	00db      	lsls	r3, r3, #3
 800fec8:	4413      	add	r3, r2
 800feca:	009b      	lsls	r3, r3, #2
 800fecc:	440b      	add	r3, r1
 800fece:	3318      	adds	r3, #24
 800fed0:	2200      	movs	r2, #0
 800fed2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800fed4:	7bfa      	ldrb	r2, [r7, #15]
 800fed6:	6879      	ldr	r1, [r7, #4]
 800fed8:	4613      	mov	r3, r2
 800feda:	00db      	lsls	r3, r3, #3
 800fedc:	4413      	add	r3, r2
 800fede:	009b      	lsls	r3, r3, #2
 800fee0:	440b      	add	r3, r1
 800fee2:	331c      	adds	r3, #28
 800fee4:	2200      	movs	r2, #0
 800fee6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800fee8:	7bfa      	ldrb	r2, [r7, #15]
 800feea:	6879      	ldr	r1, [r7, #4]
 800feec:	4613      	mov	r3, r2
 800feee:	00db      	lsls	r3, r3, #3
 800fef0:	4413      	add	r3, r2
 800fef2:	009b      	lsls	r3, r3, #2
 800fef4:	440b      	add	r3, r1
 800fef6:	3320      	adds	r3, #32
 800fef8:	2200      	movs	r2, #0
 800fefa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800fefc:	7bfa      	ldrb	r2, [r7, #15]
 800fefe:	6879      	ldr	r1, [r7, #4]
 800ff00:	4613      	mov	r3, r2
 800ff02:	00db      	lsls	r3, r3, #3
 800ff04:	4413      	add	r3, r2
 800ff06:	009b      	lsls	r3, r3, #2
 800ff08:	440b      	add	r3, r1
 800ff0a:	3324      	adds	r3, #36	@ 0x24
 800ff0c:	2200      	movs	r2, #0
 800ff0e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ff10:	7bfb      	ldrb	r3, [r7, #15]
 800ff12:	3301      	adds	r3, #1
 800ff14:	73fb      	strb	r3, [r7, #15]
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	791b      	ldrb	r3, [r3, #4]
 800ff1a:	7bfa      	ldrb	r2, [r7, #15]
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d3af      	bcc.n	800fe80 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ff20:	2300      	movs	r3, #0
 800ff22:	73fb      	strb	r3, [r7, #15]
 800ff24:	e044      	b.n	800ffb0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800ff26:	7bfa      	ldrb	r2, [r7, #15]
 800ff28:	6879      	ldr	r1, [r7, #4]
 800ff2a:	4613      	mov	r3, r2
 800ff2c:	00db      	lsls	r3, r3, #3
 800ff2e:	4413      	add	r3, r2
 800ff30:	009b      	lsls	r3, r3, #2
 800ff32:	440b      	add	r3, r1
 800ff34:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800ff38:	2200      	movs	r2, #0
 800ff3a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800ff3c:	7bfa      	ldrb	r2, [r7, #15]
 800ff3e:	6879      	ldr	r1, [r7, #4]
 800ff40:	4613      	mov	r3, r2
 800ff42:	00db      	lsls	r3, r3, #3
 800ff44:	4413      	add	r3, r2
 800ff46:	009b      	lsls	r3, r3, #2
 800ff48:	440b      	add	r3, r1
 800ff4a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800ff4e:	7bfa      	ldrb	r2, [r7, #15]
 800ff50:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800ff52:	7bfa      	ldrb	r2, [r7, #15]
 800ff54:	6879      	ldr	r1, [r7, #4]
 800ff56:	4613      	mov	r3, r2
 800ff58:	00db      	lsls	r3, r3, #3
 800ff5a:	4413      	add	r3, r2
 800ff5c:	009b      	lsls	r3, r3, #2
 800ff5e:	440b      	add	r3, r1
 800ff60:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800ff64:	2200      	movs	r2, #0
 800ff66:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800ff68:	7bfa      	ldrb	r2, [r7, #15]
 800ff6a:	6879      	ldr	r1, [r7, #4]
 800ff6c:	4613      	mov	r3, r2
 800ff6e:	00db      	lsls	r3, r3, #3
 800ff70:	4413      	add	r3, r2
 800ff72:	009b      	lsls	r3, r3, #2
 800ff74:	440b      	add	r3, r1
 800ff76:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800ff7e:	7bfa      	ldrb	r2, [r7, #15]
 800ff80:	6879      	ldr	r1, [r7, #4]
 800ff82:	4613      	mov	r3, r2
 800ff84:	00db      	lsls	r3, r3, #3
 800ff86:	4413      	add	r3, r2
 800ff88:	009b      	lsls	r3, r3, #2
 800ff8a:	440b      	add	r3, r1
 800ff8c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ff90:	2200      	movs	r2, #0
 800ff92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800ff94:	7bfa      	ldrb	r2, [r7, #15]
 800ff96:	6879      	ldr	r1, [r7, #4]
 800ff98:	4613      	mov	r3, r2
 800ff9a:	00db      	lsls	r3, r3, #3
 800ff9c:	4413      	add	r3, r2
 800ff9e:	009b      	lsls	r3, r3, #2
 800ffa0:	440b      	add	r3, r1
 800ffa2:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ffaa:	7bfb      	ldrb	r3, [r7, #15]
 800ffac:	3301      	adds	r3, #1
 800ffae:	73fb      	strb	r3, [r7, #15]
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	791b      	ldrb	r3, [r3, #4]
 800ffb4:	7bfa      	ldrb	r2, [r7, #15]
 800ffb6:	429a      	cmp	r2, r3
 800ffb8:	d3b5      	bcc.n	800ff26 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	6818      	ldr	r0, [r3, #0]
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	7c1a      	ldrb	r2, [r3, #16]
 800ffc2:	f88d 2000 	strb.w	r2, [sp]
 800ffc6:	3304      	adds	r3, #4
 800ffc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ffca:	f001 fb9b 	bl	8011704 <USB_DevInit>
 800ffce:	4603      	mov	r3, r0
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d005      	beq.n	800ffe0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	2202      	movs	r2, #2
 800ffd8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800ffdc:	2301      	movs	r3, #1
 800ffde:	e00c      	b.n	800fffa <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2201      	movs	r2, #1
 800ffea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	4618      	mov	r0, r3
 800fff4:	f001 fd63 	bl	8011abe <USB_DevDisconnect>

  return HAL_OK;
 800fff8:	2300      	movs	r3, #0
}
 800fffa:	4618      	mov	r0, r3
 800fffc:	3710      	adds	r7, #16
 800fffe:	46bd      	mov	sp, r7
 8010000:	bd80      	pop	{r7, pc}
	...

08010004 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8010004:	b580      	push	{r7, lr}
 8010006:	b086      	sub	sp, #24
 8010008:	af00      	add	r7, sp, #0
 801000a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d101      	bne.n	8010016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8010012:	2301      	movs	r3, #1
 8010014:	e267      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	f003 0301 	and.w	r3, r3, #1
 801001e:	2b00      	cmp	r3, #0
 8010020:	d075      	beq.n	801010e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8010022:	4b88      	ldr	r3, [pc, #544]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010024:	689b      	ldr	r3, [r3, #8]
 8010026:	f003 030c 	and.w	r3, r3, #12
 801002a:	2b04      	cmp	r3, #4
 801002c:	d00c      	beq.n	8010048 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801002e:	4b85      	ldr	r3, [pc, #532]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010030:	689b      	ldr	r3, [r3, #8]
 8010032:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8010036:	2b08      	cmp	r3, #8
 8010038:	d112      	bne.n	8010060 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 801003a:	4b82      	ldr	r3, [pc, #520]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 801003c:	685b      	ldr	r3, [r3, #4]
 801003e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010042:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010046:	d10b      	bne.n	8010060 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8010048:	4b7e      	ldr	r3, [pc, #504]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010050:	2b00      	cmp	r3, #0
 8010052:	d05b      	beq.n	801010c <HAL_RCC_OscConfig+0x108>
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	685b      	ldr	r3, [r3, #4]
 8010058:	2b00      	cmp	r3, #0
 801005a:	d157      	bne.n	801010c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 801005c:	2301      	movs	r3, #1
 801005e:	e242      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	685b      	ldr	r3, [r3, #4]
 8010064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010068:	d106      	bne.n	8010078 <HAL_RCC_OscConfig+0x74>
 801006a:	4b76      	ldr	r3, [pc, #472]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	4a75      	ldr	r2, [pc, #468]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010070:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010074:	6013      	str	r3, [r2, #0]
 8010076:	e01d      	b.n	80100b4 <HAL_RCC_OscConfig+0xb0>
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	685b      	ldr	r3, [r3, #4]
 801007c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8010080:	d10c      	bne.n	801009c <HAL_RCC_OscConfig+0x98>
 8010082:	4b70      	ldr	r3, [pc, #448]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	4a6f      	ldr	r2, [pc, #444]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010088:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 801008c:	6013      	str	r3, [r2, #0]
 801008e:	4b6d      	ldr	r3, [pc, #436]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	4a6c      	ldr	r2, [pc, #432]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010094:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8010098:	6013      	str	r3, [r2, #0]
 801009a:	e00b      	b.n	80100b4 <HAL_RCC_OscConfig+0xb0>
 801009c:	4b69      	ldr	r3, [pc, #420]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	4a68      	ldr	r2, [pc, #416]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80100a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80100a6:	6013      	str	r3, [r2, #0]
 80100a8:	4b66      	ldr	r3, [pc, #408]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	4a65      	ldr	r2, [pc, #404]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80100ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80100b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	685b      	ldr	r3, [r3, #4]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d013      	beq.n	80100e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80100bc:	f7fc fef8 	bl	800ceb0 <HAL_GetTick>
 80100c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80100c2:	e008      	b.n	80100d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80100c4:	f7fc fef4 	bl	800ceb0 <HAL_GetTick>
 80100c8:	4602      	mov	r2, r0
 80100ca:	693b      	ldr	r3, [r7, #16]
 80100cc:	1ad3      	subs	r3, r2, r3
 80100ce:	2b64      	cmp	r3, #100	@ 0x64
 80100d0:	d901      	bls.n	80100d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80100d2:	2303      	movs	r3, #3
 80100d4:	e207      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80100d6:	4b5b      	ldr	r3, [pc, #364]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d0f0      	beq.n	80100c4 <HAL_RCC_OscConfig+0xc0>
 80100e2:	e014      	b.n	801010e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80100e4:	f7fc fee4 	bl	800ceb0 <HAL_GetTick>
 80100e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80100ea:	e008      	b.n	80100fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80100ec:	f7fc fee0 	bl	800ceb0 <HAL_GetTick>
 80100f0:	4602      	mov	r2, r0
 80100f2:	693b      	ldr	r3, [r7, #16]
 80100f4:	1ad3      	subs	r3, r2, r3
 80100f6:	2b64      	cmp	r3, #100	@ 0x64
 80100f8:	d901      	bls.n	80100fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80100fa:	2303      	movs	r3, #3
 80100fc:	e1f3      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80100fe:	4b51      	ldr	r3, [pc, #324]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010100:	681b      	ldr	r3, [r3, #0]
 8010102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8010106:	2b00      	cmp	r3, #0
 8010108:	d1f0      	bne.n	80100ec <HAL_RCC_OscConfig+0xe8>
 801010a:	e000      	b.n	801010e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801010c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	f003 0302 	and.w	r3, r3, #2
 8010116:	2b00      	cmp	r3, #0
 8010118:	d063      	beq.n	80101e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 801011a:	4b4a      	ldr	r3, [pc, #296]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 801011c:	689b      	ldr	r3, [r3, #8]
 801011e:	f003 030c 	and.w	r3, r3, #12
 8010122:	2b00      	cmp	r3, #0
 8010124:	d00b      	beq.n	801013e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010126:	4b47      	ldr	r3, [pc, #284]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010128:	689b      	ldr	r3, [r3, #8]
 801012a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 801012e:	2b08      	cmp	r3, #8
 8010130:	d11c      	bne.n	801016c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8010132:	4b44      	ldr	r3, [pc, #272]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010134:	685b      	ldr	r3, [r3, #4]
 8010136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801013a:	2b00      	cmp	r3, #0
 801013c:	d116      	bne.n	801016c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801013e:	4b41      	ldr	r3, [pc, #260]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	f003 0302 	and.w	r3, r3, #2
 8010146:	2b00      	cmp	r3, #0
 8010148:	d005      	beq.n	8010156 <HAL_RCC_OscConfig+0x152>
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	68db      	ldr	r3, [r3, #12]
 801014e:	2b01      	cmp	r3, #1
 8010150:	d001      	beq.n	8010156 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8010152:	2301      	movs	r3, #1
 8010154:	e1c7      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8010156:	4b3b      	ldr	r3, [pc, #236]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	691b      	ldr	r3, [r3, #16]
 8010162:	00db      	lsls	r3, r3, #3
 8010164:	4937      	ldr	r1, [pc, #220]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010166:	4313      	orrs	r3, r2
 8010168:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801016a:	e03a      	b.n	80101e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	68db      	ldr	r3, [r3, #12]
 8010170:	2b00      	cmp	r3, #0
 8010172:	d020      	beq.n	80101b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8010174:	4b34      	ldr	r3, [pc, #208]	@ (8010248 <HAL_RCC_OscConfig+0x244>)
 8010176:	2201      	movs	r2, #1
 8010178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801017a:	f7fc fe99 	bl	800ceb0 <HAL_GetTick>
 801017e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010180:	e008      	b.n	8010194 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8010182:	f7fc fe95 	bl	800ceb0 <HAL_GetTick>
 8010186:	4602      	mov	r2, r0
 8010188:	693b      	ldr	r3, [r7, #16]
 801018a:	1ad3      	subs	r3, r2, r3
 801018c:	2b02      	cmp	r3, #2
 801018e:	d901      	bls.n	8010194 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8010190:	2303      	movs	r3, #3
 8010192:	e1a8      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8010194:	4b2b      	ldr	r3, [pc, #172]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	f003 0302 	and.w	r3, r3, #2
 801019c:	2b00      	cmp	r3, #0
 801019e:	d0f0      	beq.n	8010182 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80101a0:	4b28      	ldr	r3, [pc, #160]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80101a2:	681b      	ldr	r3, [r3, #0]
 80101a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	691b      	ldr	r3, [r3, #16]
 80101ac:	00db      	lsls	r3, r3, #3
 80101ae:	4925      	ldr	r1, [pc, #148]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80101b0:	4313      	orrs	r3, r2
 80101b2:	600b      	str	r3, [r1, #0]
 80101b4:	e015      	b.n	80101e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80101b6:	4b24      	ldr	r3, [pc, #144]	@ (8010248 <HAL_RCC_OscConfig+0x244>)
 80101b8:	2200      	movs	r2, #0
 80101ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80101bc:	f7fc fe78 	bl	800ceb0 <HAL_GetTick>
 80101c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80101c2:	e008      	b.n	80101d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80101c4:	f7fc fe74 	bl	800ceb0 <HAL_GetTick>
 80101c8:	4602      	mov	r2, r0
 80101ca:	693b      	ldr	r3, [r7, #16]
 80101cc:	1ad3      	subs	r3, r2, r3
 80101ce:	2b02      	cmp	r3, #2
 80101d0:	d901      	bls.n	80101d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80101d2:	2303      	movs	r3, #3
 80101d4:	e187      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80101d6:	4b1b      	ldr	r3, [pc, #108]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	f003 0302 	and.w	r3, r3, #2
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d1f0      	bne.n	80101c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	681b      	ldr	r3, [r3, #0]
 80101e6:	f003 0308 	and.w	r3, r3, #8
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d036      	beq.n	801025c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80101ee:	687b      	ldr	r3, [r7, #4]
 80101f0:	695b      	ldr	r3, [r3, #20]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d016      	beq.n	8010224 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80101f6:	4b15      	ldr	r3, [pc, #84]	@ (801024c <HAL_RCC_OscConfig+0x248>)
 80101f8:	2201      	movs	r2, #1
 80101fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80101fc:	f7fc fe58 	bl	800ceb0 <HAL_GetTick>
 8010200:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010202:	e008      	b.n	8010216 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010204:	f7fc fe54 	bl	800ceb0 <HAL_GetTick>
 8010208:	4602      	mov	r2, r0
 801020a:	693b      	ldr	r3, [r7, #16]
 801020c:	1ad3      	subs	r3, r2, r3
 801020e:	2b02      	cmp	r3, #2
 8010210:	d901      	bls.n	8010216 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8010212:	2303      	movs	r3, #3
 8010214:	e167      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8010216:	4b0b      	ldr	r3, [pc, #44]	@ (8010244 <HAL_RCC_OscConfig+0x240>)
 8010218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801021a:	f003 0302 	and.w	r3, r3, #2
 801021e:	2b00      	cmp	r3, #0
 8010220:	d0f0      	beq.n	8010204 <HAL_RCC_OscConfig+0x200>
 8010222:	e01b      	b.n	801025c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8010224:	4b09      	ldr	r3, [pc, #36]	@ (801024c <HAL_RCC_OscConfig+0x248>)
 8010226:	2200      	movs	r2, #0
 8010228:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801022a:	f7fc fe41 	bl	800ceb0 <HAL_GetTick>
 801022e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010230:	e00e      	b.n	8010250 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8010232:	f7fc fe3d 	bl	800ceb0 <HAL_GetTick>
 8010236:	4602      	mov	r2, r0
 8010238:	693b      	ldr	r3, [r7, #16]
 801023a:	1ad3      	subs	r3, r2, r3
 801023c:	2b02      	cmp	r3, #2
 801023e:	d907      	bls.n	8010250 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8010240:	2303      	movs	r3, #3
 8010242:	e150      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
 8010244:	40023800 	.word	0x40023800
 8010248:	42470000 	.word	0x42470000
 801024c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8010250:	4b88      	ldr	r3, [pc, #544]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010252:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010254:	f003 0302 	and.w	r3, r3, #2
 8010258:	2b00      	cmp	r3, #0
 801025a:	d1ea      	bne.n	8010232 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	f003 0304 	and.w	r3, r3, #4
 8010264:	2b00      	cmp	r3, #0
 8010266:	f000 8097 	beq.w	8010398 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 801026a:	2300      	movs	r3, #0
 801026c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 801026e:	4b81      	ldr	r3, [pc, #516]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010272:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010276:	2b00      	cmp	r3, #0
 8010278:	d10f      	bne.n	801029a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801027a:	2300      	movs	r3, #0
 801027c:	60bb      	str	r3, [r7, #8]
 801027e:	4b7d      	ldr	r3, [pc, #500]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010282:	4a7c      	ldr	r2, [pc, #496]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010288:	6413      	str	r3, [r2, #64]	@ 0x40
 801028a:	4b7a      	ldr	r3, [pc, #488]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801028c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801028e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010292:	60bb      	str	r3, [r7, #8]
 8010294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010296:	2301      	movs	r3, #1
 8010298:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801029a:	4b77      	ldr	r3, [pc, #476]	@ (8010478 <HAL_RCC_OscConfig+0x474>)
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80102a2:	2b00      	cmp	r3, #0
 80102a4:	d118      	bne.n	80102d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80102a6:	4b74      	ldr	r3, [pc, #464]	@ (8010478 <HAL_RCC_OscConfig+0x474>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	4a73      	ldr	r2, [pc, #460]	@ (8010478 <HAL_RCC_OscConfig+0x474>)
 80102ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80102b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80102b2:	f7fc fdfd 	bl	800ceb0 <HAL_GetTick>
 80102b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80102b8:	e008      	b.n	80102cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80102ba:	f7fc fdf9 	bl	800ceb0 <HAL_GetTick>
 80102be:	4602      	mov	r2, r0
 80102c0:	693b      	ldr	r3, [r7, #16]
 80102c2:	1ad3      	subs	r3, r2, r3
 80102c4:	2b02      	cmp	r3, #2
 80102c6:	d901      	bls.n	80102cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80102c8:	2303      	movs	r3, #3
 80102ca:	e10c      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80102cc:	4b6a      	ldr	r3, [pc, #424]	@ (8010478 <HAL_RCC_OscConfig+0x474>)
 80102ce:	681b      	ldr	r3, [r3, #0]
 80102d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d0f0      	beq.n	80102ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	689b      	ldr	r3, [r3, #8]
 80102dc:	2b01      	cmp	r3, #1
 80102de:	d106      	bne.n	80102ee <HAL_RCC_OscConfig+0x2ea>
 80102e0:	4b64      	ldr	r3, [pc, #400]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80102e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102e4:	4a63      	ldr	r2, [pc, #396]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80102e6:	f043 0301 	orr.w	r3, r3, #1
 80102ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80102ec:	e01c      	b.n	8010328 <HAL_RCC_OscConfig+0x324>
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	689b      	ldr	r3, [r3, #8]
 80102f2:	2b05      	cmp	r3, #5
 80102f4:	d10c      	bne.n	8010310 <HAL_RCC_OscConfig+0x30c>
 80102f6:	4b5f      	ldr	r3, [pc, #380]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80102f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102fa:	4a5e      	ldr	r2, [pc, #376]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80102fc:	f043 0304 	orr.w	r3, r3, #4
 8010300:	6713      	str	r3, [r2, #112]	@ 0x70
 8010302:	4b5c      	ldr	r3, [pc, #368]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010306:	4a5b      	ldr	r2, [pc, #364]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010308:	f043 0301 	orr.w	r3, r3, #1
 801030c:	6713      	str	r3, [r2, #112]	@ 0x70
 801030e:	e00b      	b.n	8010328 <HAL_RCC_OscConfig+0x324>
 8010310:	4b58      	ldr	r3, [pc, #352]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010312:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010314:	4a57      	ldr	r2, [pc, #348]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010316:	f023 0301 	bic.w	r3, r3, #1
 801031a:	6713      	str	r3, [r2, #112]	@ 0x70
 801031c:	4b55      	ldr	r3, [pc, #340]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801031e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010320:	4a54      	ldr	r2, [pc, #336]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010322:	f023 0304 	bic.w	r3, r3, #4
 8010326:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	689b      	ldr	r3, [r3, #8]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d015      	beq.n	801035c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8010330:	f7fc fdbe 	bl	800ceb0 <HAL_GetTick>
 8010334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8010336:	e00a      	b.n	801034e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010338:	f7fc fdba 	bl	800ceb0 <HAL_GetTick>
 801033c:	4602      	mov	r2, r0
 801033e:	693b      	ldr	r3, [r7, #16]
 8010340:	1ad3      	subs	r3, r2, r3
 8010342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010346:	4293      	cmp	r3, r2
 8010348:	d901      	bls.n	801034e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 801034a:	2303      	movs	r3, #3
 801034c:	e0cb      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 801034e:	4b49      	ldr	r3, [pc, #292]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010352:	f003 0302 	and.w	r3, r3, #2
 8010356:	2b00      	cmp	r3, #0
 8010358:	d0ee      	beq.n	8010338 <HAL_RCC_OscConfig+0x334>
 801035a:	e014      	b.n	8010386 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801035c:	f7fc fda8 	bl	800ceb0 <HAL_GetTick>
 8010360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010362:	e00a      	b.n	801037a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010364:	f7fc fda4 	bl	800ceb0 <HAL_GetTick>
 8010368:	4602      	mov	r2, r0
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	1ad3      	subs	r3, r2, r3
 801036e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010372:	4293      	cmp	r3, r2
 8010374:	d901      	bls.n	801037a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8010376:	2303      	movs	r3, #3
 8010378:	e0b5      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801037a:	4b3e      	ldr	r3, [pc, #248]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801037c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801037e:	f003 0302 	and.w	r3, r3, #2
 8010382:	2b00      	cmp	r3, #0
 8010384:	d1ee      	bne.n	8010364 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8010386:	7dfb      	ldrb	r3, [r7, #23]
 8010388:	2b01      	cmp	r3, #1
 801038a:	d105      	bne.n	8010398 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801038c:	4b39      	ldr	r3, [pc, #228]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801038e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010390:	4a38      	ldr	r2, [pc, #224]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010392:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010396:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	699b      	ldr	r3, [r3, #24]
 801039c:	2b00      	cmp	r3, #0
 801039e:	f000 80a1 	beq.w	80104e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80103a2:	4b34      	ldr	r3, [pc, #208]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80103a4:	689b      	ldr	r3, [r3, #8]
 80103a6:	f003 030c 	and.w	r3, r3, #12
 80103aa:	2b08      	cmp	r3, #8
 80103ac:	d05c      	beq.n	8010468 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	699b      	ldr	r3, [r3, #24]
 80103b2:	2b02      	cmp	r3, #2
 80103b4:	d141      	bne.n	801043a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80103b6:	4b31      	ldr	r3, [pc, #196]	@ (801047c <HAL_RCC_OscConfig+0x478>)
 80103b8:	2200      	movs	r2, #0
 80103ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80103bc:	f7fc fd78 	bl	800ceb0 <HAL_GetTick>
 80103c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80103c2:	e008      	b.n	80103d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80103c4:	f7fc fd74 	bl	800ceb0 <HAL_GetTick>
 80103c8:	4602      	mov	r2, r0
 80103ca:	693b      	ldr	r3, [r7, #16]
 80103cc:	1ad3      	subs	r3, r2, r3
 80103ce:	2b02      	cmp	r3, #2
 80103d0:	d901      	bls.n	80103d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80103d2:	2303      	movs	r3, #3
 80103d4:	e087      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80103d6:	4b27      	ldr	r3, [pc, #156]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80103de:	2b00      	cmp	r3, #0
 80103e0:	d1f0      	bne.n	80103c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	69da      	ldr	r2, [r3, #28]
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	6a1b      	ldr	r3, [r3, #32]
 80103ea:	431a      	orrs	r2, r3
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f0:	019b      	lsls	r3, r3, #6
 80103f2:	431a      	orrs	r2, r3
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80103f8:	085b      	lsrs	r3, r3, #1
 80103fa:	3b01      	subs	r3, #1
 80103fc:	041b      	lsls	r3, r3, #16
 80103fe:	431a      	orrs	r2, r3
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010404:	061b      	lsls	r3, r3, #24
 8010406:	491b      	ldr	r1, [pc, #108]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 8010408:	4313      	orrs	r3, r2
 801040a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 801040c:	4b1b      	ldr	r3, [pc, #108]	@ (801047c <HAL_RCC_OscConfig+0x478>)
 801040e:	2201      	movs	r2, #1
 8010410:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010412:	f7fc fd4d 	bl	800ceb0 <HAL_GetTick>
 8010416:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8010418:	e008      	b.n	801042c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801041a:	f7fc fd49 	bl	800ceb0 <HAL_GetTick>
 801041e:	4602      	mov	r2, r0
 8010420:	693b      	ldr	r3, [r7, #16]
 8010422:	1ad3      	subs	r3, r2, r3
 8010424:	2b02      	cmp	r3, #2
 8010426:	d901      	bls.n	801042c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8010428:	2303      	movs	r3, #3
 801042a:	e05c      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801042c:	4b11      	ldr	r3, [pc, #68]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010434:	2b00      	cmp	r3, #0
 8010436:	d0f0      	beq.n	801041a <HAL_RCC_OscConfig+0x416>
 8010438:	e054      	b.n	80104e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801043a:	4b10      	ldr	r3, [pc, #64]	@ (801047c <HAL_RCC_OscConfig+0x478>)
 801043c:	2200      	movs	r2, #0
 801043e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8010440:	f7fc fd36 	bl	800ceb0 <HAL_GetTick>
 8010444:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8010446:	e008      	b.n	801045a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010448:	f7fc fd32 	bl	800ceb0 <HAL_GetTick>
 801044c:	4602      	mov	r2, r0
 801044e:	693b      	ldr	r3, [r7, #16]
 8010450:	1ad3      	subs	r3, r2, r3
 8010452:	2b02      	cmp	r3, #2
 8010454:	d901      	bls.n	801045a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8010456:	2303      	movs	r3, #3
 8010458:	e045      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 801045a:	4b06      	ldr	r3, [pc, #24]	@ (8010474 <HAL_RCC_OscConfig+0x470>)
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8010462:	2b00      	cmp	r3, #0
 8010464:	d1f0      	bne.n	8010448 <HAL_RCC_OscConfig+0x444>
 8010466:	e03d      	b.n	80104e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	699b      	ldr	r3, [r3, #24]
 801046c:	2b01      	cmp	r3, #1
 801046e:	d107      	bne.n	8010480 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8010470:	2301      	movs	r3, #1
 8010472:	e038      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
 8010474:	40023800 	.word	0x40023800
 8010478:	40007000 	.word	0x40007000
 801047c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8010480:	4b1b      	ldr	r3, [pc, #108]	@ (80104f0 <HAL_RCC_OscConfig+0x4ec>)
 8010482:	685b      	ldr	r3, [r3, #4]
 8010484:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	699b      	ldr	r3, [r3, #24]
 801048a:	2b01      	cmp	r3, #1
 801048c:	d028      	beq.n	80104e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8010494:	687b      	ldr	r3, [r7, #4]
 8010496:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8010498:	429a      	cmp	r2, r3
 801049a:	d121      	bne.n	80104e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80104a6:	429a      	cmp	r2, r3
 80104a8:	d11a      	bne.n	80104e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80104aa:	68fa      	ldr	r2, [r7, #12]
 80104ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80104b0:	4013      	ands	r3, r2
 80104b2:	687a      	ldr	r2, [r7, #4]
 80104b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80104b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80104b8:	4293      	cmp	r3, r2
 80104ba:	d111      	bne.n	80104e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104c6:	085b      	lsrs	r3, r3, #1
 80104c8:	3b01      	subs	r3, #1
 80104ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80104cc:	429a      	cmp	r2, r3
 80104ce:	d107      	bne.n	80104e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80104d0:	68fb      	ldr	r3, [r7, #12]
 80104d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80104da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80104dc:	429a      	cmp	r2, r3
 80104de:	d001      	beq.n	80104e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80104e0:	2301      	movs	r3, #1
 80104e2:	e000      	b.n	80104e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80104e4:	2300      	movs	r3, #0
}
 80104e6:	4618      	mov	r0, r3
 80104e8:	3718      	adds	r7, #24
 80104ea:	46bd      	mov	sp, r7
 80104ec:	bd80      	pop	{r7, pc}
 80104ee:	bf00      	nop
 80104f0:	40023800 	.word	0x40023800

080104f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	2b00      	cmp	r3, #0
 8010502:	d101      	bne.n	8010508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8010504:	2301      	movs	r3, #1
 8010506:	e0cc      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010508:	4b68      	ldr	r3, [pc, #416]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	f003 030f 	and.w	r3, r3, #15
 8010510:	683a      	ldr	r2, [r7, #0]
 8010512:	429a      	cmp	r2, r3
 8010514:	d90c      	bls.n	8010530 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010516:	4b65      	ldr	r3, [pc, #404]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 8010518:	683a      	ldr	r2, [r7, #0]
 801051a:	b2d2      	uxtb	r2, r2
 801051c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801051e:	4b63      	ldr	r3, [pc, #396]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 8010520:	681b      	ldr	r3, [r3, #0]
 8010522:	f003 030f 	and.w	r3, r3, #15
 8010526:	683a      	ldr	r2, [r7, #0]
 8010528:	429a      	cmp	r2, r3
 801052a:	d001      	beq.n	8010530 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 801052c:	2301      	movs	r3, #1
 801052e:	e0b8      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	f003 0302 	and.w	r3, r3, #2
 8010538:	2b00      	cmp	r3, #0
 801053a:	d020      	beq.n	801057e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	f003 0304 	and.w	r3, r3, #4
 8010544:	2b00      	cmp	r3, #0
 8010546:	d005      	beq.n	8010554 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8010548:	4b59      	ldr	r3, [pc, #356]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 801054a:	689b      	ldr	r3, [r3, #8]
 801054c:	4a58      	ldr	r2, [pc, #352]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 801054e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8010552:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8010554:	687b      	ldr	r3, [r7, #4]
 8010556:	681b      	ldr	r3, [r3, #0]
 8010558:	f003 0308 	and.w	r3, r3, #8
 801055c:	2b00      	cmp	r3, #0
 801055e:	d005      	beq.n	801056c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8010560:	4b53      	ldr	r3, [pc, #332]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010562:	689b      	ldr	r3, [r3, #8]
 8010564:	4a52      	ldr	r2, [pc, #328]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010566:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 801056a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801056c:	4b50      	ldr	r3, [pc, #320]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 801056e:	689b      	ldr	r3, [r3, #8]
 8010570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	689b      	ldr	r3, [r3, #8]
 8010578:	494d      	ldr	r1, [pc, #308]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 801057a:	4313      	orrs	r3, r2
 801057c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	f003 0301 	and.w	r3, r3, #1
 8010586:	2b00      	cmp	r3, #0
 8010588:	d044      	beq.n	8010614 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	685b      	ldr	r3, [r3, #4]
 801058e:	2b01      	cmp	r3, #1
 8010590:	d107      	bne.n	80105a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010592:	4b47      	ldr	r3, [pc, #284]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010594:	681b      	ldr	r3, [r3, #0]
 8010596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801059a:	2b00      	cmp	r3, #0
 801059c:	d119      	bne.n	80105d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801059e:	2301      	movs	r3, #1
 80105a0:	e07f      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	685b      	ldr	r3, [r3, #4]
 80105a6:	2b02      	cmp	r3, #2
 80105a8:	d003      	beq.n	80105b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80105ae:	2b03      	cmp	r3, #3
 80105b0:	d107      	bne.n	80105c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80105b2:	4b3f      	ldr	r3, [pc, #252]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80105ba:	2b00      	cmp	r3, #0
 80105bc:	d109      	bne.n	80105d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80105be:	2301      	movs	r3, #1
 80105c0:	e06f      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80105c2:	4b3b      	ldr	r3, [pc, #236]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 80105c4:	681b      	ldr	r3, [r3, #0]
 80105c6:	f003 0302 	and.w	r3, r3, #2
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d101      	bne.n	80105d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80105ce:	2301      	movs	r3, #1
 80105d0:	e067      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80105d2:	4b37      	ldr	r3, [pc, #220]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 80105d4:	689b      	ldr	r3, [r3, #8]
 80105d6:	f023 0203 	bic.w	r2, r3, #3
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	685b      	ldr	r3, [r3, #4]
 80105de:	4934      	ldr	r1, [pc, #208]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 80105e0:	4313      	orrs	r3, r2
 80105e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80105e4:	f7fc fc64 	bl	800ceb0 <HAL_GetTick>
 80105e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80105ea:	e00a      	b.n	8010602 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80105ec:	f7fc fc60 	bl	800ceb0 <HAL_GetTick>
 80105f0:	4602      	mov	r2, r0
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	1ad3      	subs	r3, r2, r3
 80105f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80105fa:	4293      	cmp	r3, r2
 80105fc:	d901      	bls.n	8010602 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80105fe:	2303      	movs	r3, #3
 8010600:	e04f      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010602:	4b2b      	ldr	r3, [pc, #172]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010604:	689b      	ldr	r3, [r3, #8]
 8010606:	f003 020c 	and.w	r2, r3, #12
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	685b      	ldr	r3, [r3, #4]
 801060e:	009b      	lsls	r3, r3, #2
 8010610:	429a      	cmp	r2, r3
 8010612:	d1eb      	bne.n	80105ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8010614:	4b25      	ldr	r3, [pc, #148]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	f003 030f 	and.w	r3, r3, #15
 801061c:	683a      	ldr	r2, [r7, #0]
 801061e:	429a      	cmp	r2, r3
 8010620:	d20c      	bcs.n	801063c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8010622:	4b22      	ldr	r3, [pc, #136]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 8010624:	683a      	ldr	r2, [r7, #0]
 8010626:	b2d2      	uxtb	r2, r2
 8010628:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801062a:	4b20      	ldr	r3, [pc, #128]	@ (80106ac <HAL_RCC_ClockConfig+0x1b8>)
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	f003 030f 	and.w	r3, r3, #15
 8010632:	683a      	ldr	r2, [r7, #0]
 8010634:	429a      	cmp	r2, r3
 8010636:	d001      	beq.n	801063c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8010638:	2301      	movs	r3, #1
 801063a:	e032      	b.n	80106a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	681b      	ldr	r3, [r3, #0]
 8010640:	f003 0304 	and.w	r3, r3, #4
 8010644:	2b00      	cmp	r3, #0
 8010646:	d008      	beq.n	801065a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8010648:	4b19      	ldr	r3, [pc, #100]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 801064a:	689b      	ldr	r3, [r3, #8]
 801064c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	68db      	ldr	r3, [r3, #12]
 8010654:	4916      	ldr	r1, [pc, #88]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010656:	4313      	orrs	r3, r2
 8010658:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	f003 0308 	and.w	r3, r3, #8
 8010662:	2b00      	cmp	r3, #0
 8010664:	d009      	beq.n	801067a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8010666:	4b12      	ldr	r3, [pc, #72]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010668:	689b      	ldr	r3, [r3, #8]
 801066a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	691b      	ldr	r3, [r3, #16]
 8010672:	00db      	lsls	r3, r3, #3
 8010674:	490e      	ldr	r1, [pc, #56]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010676:	4313      	orrs	r3, r2
 8010678:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801067a:	f000 f821 	bl	80106c0 <HAL_RCC_GetSysClockFreq>
 801067e:	4602      	mov	r2, r0
 8010680:	4b0b      	ldr	r3, [pc, #44]	@ (80106b0 <HAL_RCC_ClockConfig+0x1bc>)
 8010682:	689b      	ldr	r3, [r3, #8]
 8010684:	091b      	lsrs	r3, r3, #4
 8010686:	f003 030f 	and.w	r3, r3, #15
 801068a:	490a      	ldr	r1, [pc, #40]	@ (80106b4 <HAL_RCC_ClockConfig+0x1c0>)
 801068c:	5ccb      	ldrb	r3, [r1, r3]
 801068e:	fa22 f303 	lsr.w	r3, r2, r3
 8010692:	4a09      	ldr	r2, [pc, #36]	@ (80106b8 <HAL_RCC_ClockConfig+0x1c4>)
 8010694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8010696:	4b09      	ldr	r3, [pc, #36]	@ (80106bc <HAL_RCC_ClockConfig+0x1c8>)
 8010698:	681b      	ldr	r3, [r3, #0]
 801069a:	4618      	mov	r0, r3
 801069c:	f7fc fbc4 	bl	800ce28 <HAL_InitTick>

  return HAL_OK;
 80106a0:	2300      	movs	r3, #0
}
 80106a2:	4618      	mov	r0, r3
 80106a4:	3710      	adds	r7, #16
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}
 80106aa:	bf00      	nop
 80106ac:	40023c00 	.word	0x40023c00
 80106b0:	40023800 	.word	0x40023800
 80106b4:	08016d9c 	.word	0x08016d9c
 80106b8:	20000004 	.word	0x20000004
 80106bc:	20000008 	.word	0x20000008

080106c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80106c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80106c4:	b094      	sub	sp, #80	@ 0x50
 80106c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80106c8:	2300      	movs	r3, #0
 80106ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80106cc:	2300      	movs	r3, #0
 80106ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80106d0:	2300      	movs	r3, #0
 80106d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80106d4:	2300      	movs	r3, #0
 80106d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80106d8:	4b79      	ldr	r3, [pc, #484]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80106da:	689b      	ldr	r3, [r3, #8]
 80106dc:	f003 030c 	and.w	r3, r3, #12
 80106e0:	2b08      	cmp	r3, #8
 80106e2:	d00d      	beq.n	8010700 <HAL_RCC_GetSysClockFreq+0x40>
 80106e4:	2b08      	cmp	r3, #8
 80106e6:	f200 80e1 	bhi.w	80108ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d002      	beq.n	80106f4 <HAL_RCC_GetSysClockFreq+0x34>
 80106ee:	2b04      	cmp	r3, #4
 80106f0:	d003      	beq.n	80106fa <HAL_RCC_GetSysClockFreq+0x3a>
 80106f2:	e0db      	b.n	80108ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80106f4:	4b73      	ldr	r3, [pc, #460]	@ (80108c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80106f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80106f8:	e0db      	b.n	80108b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80106fa:	4b73      	ldr	r3, [pc, #460]	@ (80108c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80106fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80106fe:	e0d8      	b.n	80108b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8010700:	4b6f      	ldr	r3, [pc, #444]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8010702:	685b      	ldr	r3, [r3, #4]
 8010704:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010708:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 801070a:	4b6d      	ldr	r3, [pc, #436]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 801070c:	685b      	ldr	r3, [r3, #4]
 801070e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010712:	2b00      	cmp	r3, #0
 8010714:	d063      	beq.n	80107de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8010716:	4b6a      	ldr	r3, [pc, #424]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8010718:	685b      	ldr	r3, [r3, #4]
 801071a:	099b      	lsrs	r3, r3, #6
 801071c:	2200      	movs	r2, #0
 801071e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010720:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8010722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010728:	633b      	str	r3, [r7, #48]	@ 0x30
 801072a:	2300      	movs	r3, #0
 801072c:	637b      	str	r3, [r7, #52]	@ 0x34
 801072e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8010732:	4622      	mov	r2, r4
 8010734:	462b      	mov	r3, r5
 8010736:	f04f 0000 	mov.w	r0, #0
 801073a:	f04f 0100 	mov.w	r1, #0
 801073e:	0159      	lsls	r1, r3, #5
 8010740:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8010744:	0150      	lsls	r0, r2, #5
 8010746:	4602      	mov	r2, r0
 8010748:	460b      	mov	r3, r1
 801074a:	4621      	mov	r1, r4
 801074c:	1a51      	subs	r1, r2, r1
 801074e:	6139      	str	r1, [r7, #16]
 8010750:	4629      	mov	r1, r5
 8010752:	eb63 0301 	sbc.w	r3, r3, r1
 8010756:	617b      	str	r3, [r7, #20]
 8010758:	f04f 0200 	mov.w	r2, #0
 801075c:	f04f 0300 	mov.w	r3, #0
 8010760:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8010764:	4659      	mov	r1, fp
 8010766:	018b      	lsls	r3, r1, #6
 8010768:	4651      	mov	r1, sl
 801076a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 801076e:	4651      	mov	r1, sl
 8010770:	018a      	lsls	r2, r1, #6
 8010772:	4651      	mov	r1, sl
 8010774:	ebb2 0801 	subs.w	r8, r2, r1
 8010778:	4659      	mov	r1, fp
 801077a:	eb63 0901 	sbc.w	r9, r3, r1
 801077e:	f04f 0200 	mov.w	r2, #0
 8010782:	f04f 0300 	mov.w	r3, #0
 8010786:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 801078a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801078e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010792:	4690      	mov	r8, r2
 8010794:	4699      	mov	r9, r3
 8010796:	4623      	mov	r3, r4
 8010798:	eb18 0303 	adds.w	r3, r8, r3
 801079c:	60bb      	str	r3, [r7, #8]
 801079e:	462b      	mov	r3, r5
 80107a0:	eb49 0303 	adc.w	r3, r9, r3
 80107a4:	60fb      	str	r3, [r7, #12]
 80107a6:	f04f 0200 	mov.w	r2, #0
 80107aa:	f04f 0300 	mov.w	r3, #0
 80107ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80107b2:	4629      	mov	r1, r5
 80107b4:	024b      	lsls	r3, r1, #9
 80107b6:	4621      	mov	r1, r4
 80107b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80107bc:	4621      	mov	r1, r4
 80107be:	024a      	lsls	r2, r1, #9
 80107c0:	4610      	mov	r0, r2
 80107c2:	4619      	mov	r1, r3
 80107c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107c6:	2200      	movs	r2, #0
 80107c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80107ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80107cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80107d0:	f7f7 f968 	bl	8007aa4 <__aeabi_uldivmod>
 80107d4:	4602      	mov	r2, r0
 80107d6:	460b      	mov	r3, r1
 80107d8:	4613      	mov	r3, r2
 80107da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80107dc:	e058      	b.n	8010890 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80107de:	4b38      	ldr	r3, [pc, #224]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80107e0:	685b      	ldr	r3, [r3, #4]
 80107e2:	099b      	lsrs	r3, r3, #6
 80107e4:	2200      	movs	r2, #0
 80107e6:	4618      	mov	r0, r3
 80107e8:	4611      	mov	r1, r2
 80107ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80107ee:	623b      	str	r3, [r7, #32]
 80107f0:	2300      	movs	r3, #0
 80107f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80107f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80107f8:	4642      	mov	r2, r8
 80107fa:	464b      	mov	r3, r9
 80107fc:	f04f 0000 	mov.w	r0, #0
 8010800:	f04f 0100 	mov.w	r1, #0
 8010804:	0159      	lsls	r1, r3, #5
 8010806:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 801080a:	0150      	lsls	r0, r2, #5
 801080c:	4602      	mov	r2, r0
 801080e:	460b      	mov	r3, r1
 8010810:	4641      	mov	r1, r8
 8010812:	ebb2 0a01 	subs.w	sl, r2, r1
 8010816:	4649      	mov	r1, r9
 8010818:	eb63 0b01 	sbc.w	fp, r3, r1
 801081c:	f04f 0200 	mov.w	r2, #0
 8010820:	f04f 0300 	mov.w	r3, #0
 8010824:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8010828:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 801082c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8010830:	ebb2 040a 	subs.w	r4, r2, sl
 8010834:	eb63 050b 	sbc.w	r5, r3, fp
 8010838:	f04f 0200 	mov.w	r2, #0
 801083c:	f04f 0300 	mov.w	r3, #0
 8010840:	00eb      	lsls	r3, r5, #3
 8010842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010846:	00e2      	lsls	r2, r4, #3
 8010848:	4614      	mov	r4, r2
 801084a:	461d      	mov	r5, r3
 801084c:	4643      	mov	r3, r8
 801084e:	18e3      	adds	r3, r4, r3
 8010850:	603b      	str	r3, [r7, #0]
 8010852:	464b      	mov	r3, r9
 8010854:	eb45 0303 	adc.w	r3, r5, r3
 8010858:	607b      	str	r3, [r7, #4]
 801085a:	f04f 0200 	mov.w	r2, #0
 801085e:	f04f 0300 	mov.w	r3, #0
 8010862:	e9d7 4500 	ldrd	r4, r5, [r7]
 8010866:	4629      	mov	r1, r5
 8010868:	028b      	lsls	r3, r1, #10
 801086a:	4621      	mov	r1, r4
 801086c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8010870:	4621      	mov	r1, r4
 8010872:	028a      	lsls	r2, r1, #10
 8010874:	4610      	mov	r0, r2
 8010876:	4619      	mov	r1, r3
 8010878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801087a:	2200      	movs	r2, #0
 801087c:	61bb      	str	r3, [r7, #24]
 801087e:	61fa      	str	r2, [r7, #28]
 8010880:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8010884:	f7f7 f90e 	bl	8007aa4 <__aeabi_uldivmod>
 8010888:	4602      	mov	r2, r0
 801088a:	460b      	mov	r3, r1
 801088c:	4613      	mov	r3, r2
 801088e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8010890:	4b0b      	ldr	r3, [pc, #44]	@ (80108c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	0c1b      	lsrs	r3, r3, #16
 8010896:	f003 0303 	and.w	r3, r3, #3
 801089a:	3301      	adds	r3, #1
 801089c:	005b      	lsls	r3, r3, #1
 801089e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80108a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80108a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80108a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80108a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80108aa:	e002      	b.n	80108b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80108ac:	4b05      	ldr	r3, [pc, #20]	@ (80108c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80108ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80108b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80108b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80108b4:	4618      	mov	r0, r3
 80108b6:	3750      	adds	r7, #80	@ 0x50
 80108b8:	46bd      	mov	sp, r7
 80108ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80108be:	bf00      	nop
 80108c0:	40023800 	.word	0x40023800
 80108c4:	00f42400 	.word	0x00f42400
 80108c8:	007a1200 	.word	0x007a1200

080108cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80108cc:	b480      	push	{r7}
 80108ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80108d0:	4b03      	ldr	r3, [pc, #12]	@ (80108e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80108d2:	681b      	ldr	r3, [r3, #0]
}
 80108d4:	4618      	mov	r0, r3
 80108d6:	46bd      	mov	sp, r7
 80108d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108dc:	4770      	bx	lr
 80108de:	bf00      	nop
 80108e0:	20000004 	.word	0x20000004

080108e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80108e4:	b580      	push	{r7, lr}
 80108e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80108e8:	f7ff fff0 	bl	80108cc <HAL_RCC_GetHCLKFreq>
 80108ec:	4602      	mov	r2, r0
 80108ee:	4b05      	ldr	r3, [pc, #20]	@ (8010904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80108f0:	689b      	ldr	r3, [r3, #8]
 80108f2:	0a9b      	lsrs	r3, r3, #10
 80108f4:	f003 0307 	and.w	r3, r3, #7
 80108f8:	4903      	ldr	r1, [pc, #12]	@ (8010908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80108fa:	5ccb      	ldrb	r3, [r1, r3]
 80108fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010900:	4618      	mov	r0, r3
 8010902:	bd80      	pop	{r7, pc}
 8010904:	40023800 	.word	0x40023800
 8010908:	08016dac 	.word	0x08016dac

0801090c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8010910:	f7ff ffdc 	bl	80108cc <HAL_RCC_GetHCLKFreq>
 8010914:	4602      	mov	r2, r0
 8010916:	4b05      	ldr	r3, [pc, #20]	@ (801092c <HAL_RCC_GetPCLK2Freq+0x20>)
 8010918:	689b      	ldr	r3, [r3, #8]
 801091a:	0b5b      	lsrs	r3, r3, #13
 801091c:	f003 0307 	and.w	r3, r3, #7
 8010920:	4903      	ldr	r1, [pc, #12]	@ (8010930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8010922:	5ccb      	ldrb	r3, [r1, r3]
 8010924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010928:	4618      	mov	r0, r3
 801092a:	bd80      	pop	{r7, pc}
 801092c:	40023800 	.word	0x40023800
 8010930:	08016dac 	.word	0x08016dac

08010934 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010934:	b580      	push	{r7, lr}
 8010936:	b082      	sub	sp, #8
 8010938:	af00      	add	r7, sp, #0
 801093a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d101      	bne.n	8010946 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010942:	2301      	movs	r3, #1
 8010944:	e041      	b.n	80109ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 801094c:	b2db      	uxtb	r3, r3
 801094e:	2b00      	cmp	r3, #0
 8010950:	d106      	bne.n	8010960 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	2200      	movs	r2, #0
 8010956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801095a:	6878      	ldr	r0, [r7, #4]
 801095c:	f7fc f832 	bl	800c9c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010960:	687b      	ldr	r3, [r7, #4]
 8010962:	2202      	movs	r2, #2
 8010964:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010968:	687b      	ldr	r3, [r7, #4]
 801096a:	681a      	ldr	r2, [r3, #0]
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	3304      	adds	r3, #4
 8010970:	4619      	mov	r1, r3
 8010972:	4610      	mov	r0, r2
 8010974:	f000 f984 	bl	8010c80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	2201      	movs	r2, #1
 801097c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	2201      	movs	r2, #1
 8010984:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	2201      	movs	r2, #1
 801098c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2201      	movs	r2, #1
 8010994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	2201      	movs	r2, #1
 801099c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2201      	movs	r2, #1
 80109a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2201      	movs	r2, #1
 80109ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80109b0:	687b      	ldr	r3, [r7, #4]
 80109b2:	2201      	movs	r2, #1
 80109b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80109b8:	687b      	ldr	r3, [r7, #4]
 80109ba:	2201      	movs	r2, #1
 80109bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	2201      	movs	r2, #1
 80109c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80109c8:	2300      	movs	r3, #0
}
 80109ca:	4618      	mov	r0, r3
 80109cc:	3708      	adds	r7, #8
 80109ce:	46bd      	mov	sp, r7
 80109d0:	bd80      	pop	{r7, pc}
	...

080109d4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80109d4:	b480      	push	{r7}
 80109d6:	b085      	sub	sp, #20
 80109d8:	af00      	add	r7, sp, #0
 80109da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80109e2:	b2db      	uxtb	r3, r3
 80109e4:	2b01      	cmp	r3, #1
 80109e6:	d001      	beq.n	80109ec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80109e8:	2301      	movs	r3, #1
 80109ea:	e046      	b.n	8010a7a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	2202      	movs	r2, #2
 80109f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	4a23      	ldr	r2, [pc, #140]	@ (8010a88 <HAL_TIM_Base_Start+0xb4>)
 80109fa:	4293      	cmp	r3, r2
 80109fc:	d022      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	681b      	ldr	r3, [r3, #0]
 8010a02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010a06:	d01d      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	4a1f      	ldr	r2, [pc, #124]	@ (8010a8c <HAL_TIM_Base_Start+0xb8>)
 8010a0e:	4293      	cmp	r3, r2
 8010a10:	d018      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	4a1e      	ldr	r2, [pc, #120]	@ (8010a90 <HAL_TIM_Base_Start+0xbc>)
 8010a18:	4293      	cmp	r3, r2
 8010a1a:	d013      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	681b      	ldr	r3, [r3, #0]
 8010a20:	4a1c      	ldr	r2, [pc, #112]	@ (8010a94 <HAL_TIM_Base_Start+0xc0>)
 8010a22:	4293      	cmp	r3, r2
 8010a24:	d00e      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	4a1b      	ldr	r2, [pc, #108]	@ (8010a98 <HAL_TIM_Base_Start+0xc4>)
 8010a2c:	4293      	cmp	r3, r2
 8010a2e:	d009      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	681b      	ldr	r3, [r3, #0]
 8010a34:	4a19      	ldr	r2, [pc, #100]	@ (8010a9c <HAL_TIM_Base_Start+0xc8>)
 8010a36:	4293      	cmp	r3, r2
 8010a38:	d004      	beq.n	8010a44 <HAL_TIM_Base_Start+0x70>
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	681b      	ldr	r3, [r3, #0]
 8010a3e:	4a18      	ldr	r2, [pc, #96]	@ (8010aa0 <HAL_TIM_Base_Start+0xcc>)
 8010a40:	4293      	cmp	r3, r2
 8010a42:	d111      	bne.n	8010a68 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	689b      	ldr	r3, [r3, #8]
 8010a4a:	f003 0307 	and.w	r3, r3, #7
 8010a4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	2b06      	cmp	r3, #6
 8010a54:	d010      	beq.n	8010a78 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	681a      	ldr	r2, [r3, #0]
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	681b      	ldr	r3, [r3, #0]
 8010a60:	f042 0201 	orr.w	r2, r2, #1
 8010a64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010a66:	e007      	b.n	8010a78 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	681a      	ldr	r2, [r3, #0]
 8010a6e:	687b      	ldr	r3, [r7, #4]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	f042 0201 	orr.w	r2, r2, #1
 8010a76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8010a78:	2300      	movs	r3, #0
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	3714      	adds	r7, #20
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a84:	4770      	bx	lr
 8010a86:	bf00      	nop
 8010a88:	40010000 	.word	0x40010000
 8010a8c:	40000400 	.word	0x40000400
 8010a90:	40000800 	.word	0x40000800
 8010a94:	40000c00 	.word	0x40000c00
 8010a98:	40010400 	.word	0x40010400
 8010a9c:	40014000 	.word	0x40014000
 8010aa0:	40001800 	.word	0x40001800

08010aa4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8010aa4:	b480      	push	{r7}
 8010aa6:	b083      	sub	sp, #12
 8010aa8:	af00      	add	r7, sp, #0
 8010aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	6a1a      	ldr	r2, [r3, #32]
 8010ab2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8010ab6:	4013      	ands	r3, r2
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d10f      	bne.n	8010adc <HAL_TIM_Base_Stop+0x38>
 8010abc:	687b      	ldr	r3, [r7, #4]
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	6a1a      	ldr	r2, [r3, #32]
 8010ac2:	f240 4344 	movw	r3, #1092	@ 0x444
 8010ac6:	4013      	ands	r3, r2
 8010ac8:	2b00      	cmp	r3, #0
 8010aca:	d107      	bne.n	8010adc <HAL_TIM_Base_Stop+0x38>
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	681a      	ldr	r2, [r3, #0]
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	f022 0201 	bic.w	r2, r2, #1
 8010ada:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2201      	movs	r2, #1
 8010ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8010ae4:	2300      	movs	r3, #0
}
 8010ae6:	4618      	mov	r0, r3
 8010ae8:	370c      	adds	r7, #12
 8010aea:	46bd      	mov	sp, r7
 8010aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010af0:	4770      	bx	lr

08010af2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8010af2:	b580      	push	{r7, lr}
 8010af4:	b084      	sub	sp, #16
 8010af6:	af00      	add	r7, sp, #0
 8010af8:	6078      	str	r0, [r7, #4]
 8010afa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010afc:	2300      	movs	r3, #0
 8010afe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010b06:	2b01      	cmp	r3, #1
 8010b08:	d101      	bne.n	8010b0e <HAL_TIM_ConfigClockSource+0x1c>
 8010b0a:	2302      	movs	r3, #2
 8010b0c:	e0b4      	b.n	8010c78 <HAL_TIM_ConfigClockSource+0x186>
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	2201      	movs	r2, #1
 8010b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	2202      	movs	r2, #2
 8010b1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	681b      	ldr	r3, [r3, #0]
 8010b22:	689b      	ldr	r3, [r3, #8]
 8010b24:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8010b2c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010b2e:	68bb      	ldr	r3, [r7, #8]
 8010b30:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010b34:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	68ba      	ldr	r2, [r7, #8]
 8010b3c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8010b3e:	683b      	ldr	r3, [r7, #0]
 8010b40:	681b      	ldr	r3, [r3, #0]
 8010b42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b46:	d03e      	beq.n	8010bc6 <HAL_TIM_ConfigClockSource+0xd4>
 8010b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010b4c:	f200 8087 	bhi.w	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b54:	f000 8086 	beq.w	8010c64 <HAL_TIM_ConfigClockSource+0x172>
 8010b58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010b5c:	d87f      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b5e:	2b70      	cmp	r3, #112	@ 0x70
 8010b60:	d01a      	beq.n	8010b98 <HAL_TIM_ConfigClockSource+0xa6>
 8010b62:	2b70      	cmp	r3, #112	@ 0x70
 8010b64:	d87b      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b66:	2b60      	cmp	r3, #96	@ 0x60
 8010b68:	d050      	beq.n	8010c0c <HAL_TIM_ConfigClockSource+0x11a>
 8010b6a:	2b60      	cmp	r3, #96	@ 0x60
 8010b6c:	d877      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b6e:	2b50      	cmp	r3, #80	@ 0x50
 8010b70:	d03c      	beq.n	8010bec <HAL_TIM_ConfigClockSource+0xfa>
 8010b72:	2b50      	cmp	r3, #80	@ 0x50
 8010b74:	d873      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b76:	2b40      	cmp	r3, #64	@ 0x40
 8010b78:	d058      	beq.n	8010c2c <HAL_TIM_ConfigClockSource+0x13a>
 8010b7a:	2b40      	cmp	r3, #64	@ 0x40
 8010b7c:	d86f      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b7e:	2b30      	cmp	r3, #48	@ 0x30
 8010b80:	d064      	beq.n	8010c4c <HAL_TIM_ConfigClockSource+0x15a>
 8010b82:	2b30      	cmp	r3, #48	@ 0x30
 8010b84:	d86b      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b86:	2b20      	cmp	r3, #32
 8010b88:	d060      	beq.n	8010c4c <HAL_TIM_ConfigClockSource+0x15a>
 8010b8a:	2b20      	cmp	r3, #32
 8010b8c:	d867      	bhi.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d05c      	beq.n	8010c4c <HAL_TIM_ConfigClockSource+0x15a>
 8010b92:	2b10      	cmp	r3, #16
 8010b94:	d05a      	beq.n	8010c4c <HAL_TIM_ConfigClockSource+0x15a>
 8010b96:	e062      	b.n	8010c5e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010b9c:	683b      	ldr	r3, [r7, #0]
 8010b9e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010ba0:	683b      	ldr	r3, [r7, #0]
 8010ba2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010ba4:	683b      	ldr	r3, [r7, #0]
 8010ba6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010ba8:	f000 f98a 	bl	8010ec0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	681b      	ldr	r3, [r3, #0]
 8010bb0:	689b      	ldr	r3, [r3, #8]
 8010bb2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8010bb4:	68bb      	ldr	r3, [r7, #8]
 8010bb6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8010bba:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	68ba      	ldr	r2, [r7, #8]
 8010bc2:	609a      	str	r2, [r3, #8]
      break;
 8010bc4:	e04f      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8010bca:	683b      	ldr	r3, [r7, #0]
 8010bcc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8010bce:	683b      	ldr	r3, [r7, #0]
 8010bd0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8010bd2:	683b      	ldr	r3, [r7, #0]
 8010bd4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8010bd6:	f000 f973 	bl	8010ec0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	681b      	ldr	r3, [r3, #0]
 8010bde:	689a      	ldr	r2, [r3, #8]
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	681b      	ldr	r3, [r3, #0]
 8010be4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8010be8:	609a      	str	r2, [r3, #8]
      break;
 8010bea:	e03c      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010bf0:	683b      	ldr	r3, [r7, #0]
 8010bf2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010bf4:	683b      	ldr	r3, [r7, #0]
 8010bf6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010bf8:	461a      	mov	r2, r3
 8010bfa:	f000 f8e7 	bl	8010dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	2150      	movs	r1, #80	@ 0x50
 8010c04:	4618      	mov	r0, r3
 8010c06:	f000 f940 	bl	8010e8a <TIM_ITRx_SetConfig>
      break;
 8010c0a:	e02c      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010c10:	683b      	ldr	r3, [r7, #0]
 8010c12:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010c14:	683b      	ldr	r3, [r7, #0]
 8010c16:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8010c18:	461a      	mov	r2, r3
 8010c1a:	f000 f906 	bl	8010e2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	2160      	movs	r1, #96	@ 0x60
 8010c24:	4618      	mov	r0, r3
 8010c26:	f000 f930 	bl	8010e8a <TIM_ITRx_SetConfig>
      break;
 8010c2a:	e01c      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8010c30:	683b      	ldr	r3, [r7, #0]
 8010c32:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8010c38:	461a      	mov	r2, r3
 8010c3a:	f000 f8c7 	bl	8010dcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8010c3e:	687b      	ldr	r3, [r7, #4]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	2140      	movs	r1, #64	@ 0x40
 8010c44:	4618      	mov	r0, r3
 8010c46:	f000 f920 	bl	8010e8a <TIM_ITRx_SetConfig>
      break;
 8010c4a:	e00c      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	681a      	ldr	r2, [r3, #0]
 8010c50:	683b      	ldr	r3, [r7, #0]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	4619      	mov	r1, r3
 8010c56:	4610      	mov	r0, r2
 8010c58:	f000 f917 	bl	8010e8a <TIM_ITRx_SetConfig>
      break;
 8010c5c:	e003      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8010c5e:	2301      	movs	r3, #1
 8010c60:	73fb      	strb	r3, [r7, #15]
      break;
 8010c62:	e000      	b.n	8010c66 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8010c64:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	2201      	movs	r2, #1
 8010c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	2200      	movs	r2, #0
 8010c72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8010c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c78:	4618      	mov	r0, r3
 8010c7a:	3710      	adds	r7, #16
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}

08010c80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8010c80:	b480      	push	{r7}
 8010c82:	b085      	sub	sp, #20
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
 8010c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	681b      	ldr	r3, [r3, #0]
 8010c8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010c90:	687b      	ldr	r3, [r7, #4]
 8010c92:	4a43      	ldr	r2, [pc, #268]	@ (8010da0 <TIM_Base_SetConfig+0x120>)
 8010c94:	4293      	cmp	r3, r2
 8010c96:	d013      	beq.n	8010cc0 <TIM_Base_SetConfig+0x40>
 8010c98:	687b      	ldr	r3, [r7, #4]
 8010c9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010c9e:	d00f      	beq.n	8010cc0 <TIM_Base_SetConfig+0x40>
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	4a40      	ldr	r2, [pc, #256]	@ (8010da4 <TIM_Base_SetConfig+0x124>)
 8010ca4:	4293      	cmp	r3, r2
 8010ca6:	d00b      	beq.n	8010cc0 <TIM_Base_SetConfig+0x40>
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	4a3f      	ldr	r2, [pc, #252]	@ (8010da8 <TIM_Base_SetConfig+0x128>)
 8010cac:	4293      	cmp	r3, r2
 8010cae:	d007      	beq.n	8010cc0 <TIM_Base_SetConfig+0x40>
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	4a3e      	ldr	r2, [pc, #248]	@ (8010dac <TIM_Base_SetConfig+0x12c>)
 8010cb4:	4293      	cmp	r3, r2
 8010cb6:	d003      	beq.n	8010cc0 <TIM_Base_SetConfig+0x40>
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	4a3d      	ldr	r2, [pc, #244]	@ (8010db0 <TIM_Base_SetConfig+0x130>)
 8010cbc:	4293      	cmp	r3, r2
 8010cbe:	d108      	bne.n	8010cd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010cc8:	683b      	ldr	r3, [r7, #0]
 8010cca:	685b      	ldr	r3, [r3, #4]
 8010ccc:	68fa      	ldr	r2, [r7, #12]
 8010cce:	4313      	orrs	r3, r2
 8010cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	4a32      	ldr	r2, [pc, #200]	@ (8010da0 <TIM_Base_SetConfig+0x120>)
 8010cd6:	4293      	cmp	r3, r2
 8010cd8:	d02b      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010ce0:	d027      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8010da4 <TIM_Base_SetConfig+0x124>)
 8010ce6:	4293      	cmp	r3, r2
 8010ce8:	d023      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	4a2e      	ldr	r2, [pc, #184]	@ (8010da8 <TIM_Base_SetConfig+0x128>)
 8010cee:	4293      	cmp	r3, r2
 8010cf0:	d01f      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8010dac <TIM_Base_SetConfig+0x12c>)
 8010cf6:	4293      	cmp	r3, r2
 8010cf8:	d01b      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8010db0 <TIM_Base_SetConfig+0x130>)
 8010cfe:	4293      	cmp	r3, r2
 8010d00:	d017      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	4a2b      	ldr	r2, [pc, #172]	@ (8010db4 <TIM_Base_SetConfig+0x134>)
 8010d06:	4293      	cmp	r3, r2
 8010d08:	d013      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8010db8 <TIM_Base_SetConfig+0x138>)
 8010d0e:	4293      	cmp	r3, r2
 8010d10:	d00f      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	4a29      	ldr	r2, [pc, #164]	@ (8010dbc <TIM_Base_SetConfig+0x13c>)
 8010d16:	4293      	cmp	r3, r2
 8010d18:	d00b      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	4a28      	ldr	r2, [pc, #160]	@ (8010dc0 <TIM_Base_SetConfig+0x140>)
 8010d1e:	4293      	cmp	r3, r2
 8010d20:	d007      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	4a27      	ldr	r2, [pc, #156]	@ (8010dc4 <TIM_Base_SetConfig+0x144>)
 8010d26:	4293      	cmp	r3, r2
 8010d28:	d003      	beq.n	8010d32 <TIM_Base_SetConfig+0xb2>
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	4a26      	ldr	r2, [pc, #152]	@ (8010dc8 <TIM_Base_SetConfig+0x148>)
 8010d2e:	4293      	cmp	r3, r2
 8010d30:	d108      	bne.n	8010d44 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8010d32:	68fb      	ldr	r3, [r7, #12]
 8010d34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8010d38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010d3a:	683b      	ldr	r3, [r7, #0]
 8010d3c:	68db      	ldr	r3, [r3, #12]
 8010d3e:	68fa      	ldr	r2, [r7, #12]
 8010d40:	4313      	orrs	r3, r2
 8010d42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8010d4a:	683b      	ldr	r3, [r7, #0]
 8010d4c:	695b      	ldr	r3, [r3, #20]
 8010d4e:	4313      	orrs	r3, r2
 8010d50:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	689a      	ldr	r2, [r3, #8]
 8010d56:	687b      	ldr	r3, [r7, #4]
 8010d58:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8010d5a:	683b      	ldr	r3, [r7, #0]
 8010d5c:	681a      	ldr	r2, [r3, #0]
 8010d5e:	687b      	ldr	r3, [r7, #4]
 8010d60:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	4a0e      	ldr	r2, [pc, #56]	@ (8010da0 <TIM_Base_SetConfig+0x120>)
 8010d66:	4293      	cmp	r3, r2
 8010d68:	d003      	beq.n	8010d72 <TIM_Base_SetConfig+0xf2>
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	4a10      	ldr	r2, [pc, #64]	@ (8010db0 <TIM_Base_SetConfig+0x130>)
 8010d6e:	4293      	cmp	r3, r2
 8010d70:	d103      	bne.n	8010d7a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	691a      	ldr	r2, [r3, #16]
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	681b      	ldr	r3, [r3, #0]
 8010d7e:	f043 0204 	orr.w	r2, r3, #4
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8010d86:	687b      	ldr	r3, [r7, #4]
 8010d88:	2201      	movs	r2, #1
 8010d8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	68fa      	ldr	r2, [r7, #12]
 8010d90:	601a      	str	r2, [r3, #0]
}
 8010d92:	bf00      	nop
 8010d94:	3714      	adds	r7, #20
 8010d96:	46bd      	mov	sp, r7
 8010d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d9c:	4770      	bx	lr
 8010d9e:	bf00      	nop
 8010da0:	40010000 	.word	0x40010000
 8010da4:	40000400 	.word	0x40000400
 8010da8:	40000800 	.word	0x40000800
 8010dac:	40000c00 	.word	0x40000c00
 8010db0:	40010400 	.word	0x40010400
 8010db4:	40014000 	.word	0x40014000
 8010db8:	40014400 	.word	0x40014400
 8010dbc:	40014800 	.word	0x40014800
 8010dc0:	40001800 	.word	0x40001800
 8010dc4:	40001c00 	.word	0x40001c00
 8010dc8:	40002000 	.word	0x40002000

08010dcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b087      	sub	sp, #28
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	60f8      	str	r0, [r7, #12]
 8010dd4:	60b9      	str	r1, [r7, #8]
 8010dd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8010dd8:	68fb      	ldr	r3, [r7, #12]
 8010dda:	6a1b      	ldr	r3, [r3, #32]
 8010ddc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	6a1b      	ldr	r3, [r3, #32]
 8010de2:	f023 0201 	bic.w	r2, r3, #1
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010dea:	68fb      	ldr	r3, [r7, #12]
 8010dec:	699b      	ldr	r3, [r3, #24]
 8010dee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8010df0:	693b      	ldr	r3, [r7, #16]
 8010df2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8010df6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	011b      	lsls	r3, r3, #4
 8010dfc:	693a      	ldr	r2, [r7, #16]
 8010dfe:	4313      	orrs	r3, r2
 8010e00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8010e02:	697b      	ldr	r3, [r7, #20]
 8010e04:	f023 030a 	bic.w	r3, r3, #10
 8010e08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8010e0a:	697a      	ldr	r2, [r7, #20]
 8010e0c:	68bb      	ldr	r3, [r7, #8]
 8010e0e:	4313      	orrs	r3, r2
 8010e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8010e12:	68fb      	ldr	r3, [r7, #12]
 8010e14:	693a      	ldr	r2, [r7, #16]
 8010e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	697a      	ldr	r2, [r7, #20]
 8010e1c:	621a      	str	r2, [r3, #32]
}
 8010e1e:	bf00      	nop
 8010e20:	371c      	adds	r7, #28
 8010e22:	46bd      	mov	sp, r7
 8010e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e28:	4770      	bx	lr

08010e2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8010e2a:	b480      	push	{r7}
 8010e2c:	b087      	sub	sp, #28
 8010e2e:	af00      	add	r7, sp, #0
 8010e30:	60f8      	str	r0, [r7, #12]
 8010e32:	60b9      	str	r1, [r7, #8]
 8010e34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	6a1b      	ldr	r3, [r3, #32]
 8010e3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	6a1b      	ldr	r3, [r3, #32]
 8010e40:	f023 0210 	bic.w	r2, r3, #16
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	699b      	ldr	r3, [r3, #24]
 8010e4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8010e4e:	693b      	ldr	r3, [r7, #16]
 8010e50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8010e54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	031b      	lsls	r3, r3, #12
 8010e5a:	693a      	ldr	r2, [r7, #16]
 8010e5c:	4313      	orrs	r3, r2
 8010e5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8010e60:	697b      	ldr	r3, [r7, #20]
 8010e62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8010e66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8010e68:	68bb      	ldr	r3, [r7, #8]
 8010e6a:	011b      	lsls	r3, r3, #4
 8010e6c:	697a      	ldr	r2, [r7, #20]
 8010e6e:	4313      	orrs	r3, r2
 8010e70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	693a      	ldr	r2, [r7, #16]
 8010e76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8010e78:	68fb      	ldr	r3, [r7, #12]
 8010e7a:	697a      	ldr	r2, [r7, #20]
 8010e7c:	621a      	str	r2, [r3, #32]
}
 8010e7e:	bf00      	nop
 8010e80:	371c      	adds	r7, #28
 8010e82:	46bd      	mov	sp, r7
 8010e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e88:	4770      	bx	lr

08010e8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8010e8a:	b480      	push	{r7}
 8010e8c:	b085      	sub	sp, #20
 8010e8e:	af00      	add	r7, sp, #0
 8010e90:	6078      	str	r0, [r7, #4]
 8010e92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	689b      	ldr	r3, [r3, #8]
 8010e98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ea0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8010ea2:	683a      	ldr	r2, [r7, #0]
 8010ea4:	68fb      	ldr	r3, [r7, #12]
 8010ea6:	4313      	orrs	r3, r2
 8010ea8:	f043 0307 	orr.w	r3, r3, #7
 8010eac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	68fa      	ldr	r2, [r7, #12]
 8010eb2:	609a      	str	r2, [r3, #8]
}
 8010eb4:	bf00      	nop
 8010eb6:	3714      	adds	r7, #20
 8010eb8:	46bd      	mov	sp, r7
 8010eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ebe:	4770      	bx	lr

08010ec0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8010ec0:	b480      	push	{r7}
 8010ec2:	b087      	sub	sp, #28
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	60f8      	str	r0, [r7, #12]
 8010ec8:	60b9      	str	r1, [r7, #8]
 8010eca:	607a      	str	r2, [r7, #4]
 8010ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	689b      	ldr	r3, [r3, #8]
 8010ed2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8010ed4:	697b      	ldr	r3, [r7, #20]
 8010ed6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8010eda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	021a      	lsls	r2, r3, #8
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	431a      	orrs	r2, r3
 8010ee4:	68bb      	ldr	r3, [r7, #8]
 8010ee6:	4313      	orrs	r3, r2
 8010ee8:	697a      	ldr	r2, [r7, #20]
 8010eea:	4313      	orrs	r3, r2
 8010eec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	697a      	ldr	r2, [r7, #20]
 8010ef2:	609a      	str	r2, [r3, #8]
}
 8010ef4:	bf00      	nop
 8010ef6:	371c      	adds	r7, #28
 8010ef8:	46bd      	mov	sp, r7
 8010efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efe:	4770      	bx	lr

08010f00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010f00:	b480      	push	{r7}
 8010f02:	b085      	sub	sp, #20
 8010f04:	af00      	add	r7, sp, #0
 8010f06:	6078      	str	r0, [r7, #4]
 8010f08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8010f10:	2b01      	cmp	r3, #1
 8010f12:	d101      	bne.n	8010f18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010f14:	2302      	movs	r3, #2
 8010f16:	e05a      	b.n	8010fce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	2201      	movs	r2, #1
 8010f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	2202      	movs	r2, #2
 8010f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	685b      	ldr	r3, [r3, #4]
 8010f2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	689b      	ldr	r3, [r3, #8]
 8010f36:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010f40:	683b      	ldr	r3, [r7, #0]
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	68fa      	ldr	r2, [r7, #12]
 8010f46:	4313      	orrs	r3, r2
 8010f48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	68fa      	ldr	r2, [r7, #12]
 8010f50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	681b      	ldr	r3, [r3, #0]
 8010f56:	4a21      	ldr	r2, [pc, #132]	@ (8010fdc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8010f58:	4293      	cmp	r3, r2
 8010f5a:	d022      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010f64:	d01d      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8010fe0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8010f6c:	4293      	cmp	r3, r2
 8010f6e:	d018      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	4a1b      	ldr	r2, [pc, #108]	@ (8010fe4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8010f76:	4293      	cmp	r3, r2
 8010f78:	d013      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	4a1a      	ldr	r2, [pc, #104]	@ (8010fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d00e      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	4a18      	ldr	r2, [pc, #96]	@ (8010fec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8010f8a:	4293      	cmp	r3, r2
 8010f8c:	d009      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	4a17      	ldr	r2, [pc, #92]	@ (8010ff0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8010f94:	4293      	cmp	r3, r2
 8010f96:	d004      	beq.n	8010fa2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	4a15      	ldr	r2, [pc, #84]	@ (8010ff4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8010f9e:	4293      	cmp	r3, r2
 8010fa0:	d10c      	bne.n	8010fbc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010fa8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	685b      	ldr	r3, [r3, #4]
 8010fae:	68ba      	ldr	r2, [r7, #8]
 8010fb0:	4313      	orrs	r3, r2
 8010fb2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	68ba      	ldr	r2, [r7, #8]
 8010fba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	2201      	movs	r2, #1
 8010fc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8010fcc:	2300      	movs	r3, #0
}
 8010fce:	4618      	mov	r0, r3
 8010fd0:	3714      	adds	r7, #20
 8010fd2:	46bd      	mov	sp, r7
 8010fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd8:	4770      	bx	lr
 8010fda:	bf00      	nop
 8010fdc:	40010000 	.word	0x40010000
 8010fe0:	40000400 	.word	0x40000400
 8010fe4:	40000800 	.word	0x40000800
 8010fe8:	40000c00 	.word	0x40000c00
 8010fec:	40010400 	.word	0x40010400
 8010ff0:	40014000 	.word	0x40014000
 8010ff4:	40001800 	.word	0x40001800

08010ff8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010ff8:	b580      	push	{r7, lr}
 8010ffa:	b082      	sub	sp, #8
 8010ffc:	af00      	add	r7, sp, #0
 8010ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011000:	687b      	ldr	r3, [r7, #4]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d101      	bne.n	801100a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8011006:	2301      	movs	r3, #1
 8011008:	e042      	b.n	8011090 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011010:	b2db      	uxtb	r3, r3
 8011012:	2b00      	cmp	r3, #0
 8011014:	d106      	bne.n	8011024 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	2200      	movs	r2, #0
 801101a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 801101e:	6878      	ldr	r0, [r7, #4]
 8011020:	f7fb fcf0 	bl	800ca04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	2224      	movs	r2, #36	@ 0x24
 8011028:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	681b      	ldr	r3, [r3, #0]
 8011030:	68da      	ldr	r2, [r3, #12]
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 801103a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 801103c:	6878      	ldr	r0, [r7, #4]
 801103e:	f000 f82b 	bl	8011098 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	691a      	ldr	r2, [r3, #16]
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8011050:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	695a      	ldr	r2, [r3, #20]
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	681b      	ldr	r3, [r3, #0]
 801105c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8011060:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	681b      	ldr	r3, [r3, #0]
 8011066:	68da      	ldr	r2, [r3, #12]
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8011070:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	2200      	movs	r2, #0
 8011076:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2220      	movs	r2, #32
 801107c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	2220      	movs	r2, #32
 8011084:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	2200      	movs	r2, #0
 801108c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 801108e:	2300      	movs	r3, #0
}
 8011090:	4618      	mov	r0, r3
 8011092:	3708      	adds	r7, #8
 8011094:	46bd      	mov	sp, r7
 8011096:	bd80      	pop	{r7, pc}

08011098 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011098:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801109c:	b0c0      	sub	sp, #256	@ 0x100
 801109e:	af00      	add	r7, sp, #0
 80110a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80110a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	691b      	ldr	r3, [r3, #16]
 80110ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80110b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110b4:	68d9      	ldr	r1, [r3, #12]
 80110b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110ba:	681a      	ldr	r2, [r3, #0]
 80110bc:	ea40 0301 	orr.w	r3, r0, r1
 80110c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80110c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110c6:	689a      	ldr	r2, [r3, #8]
 80110c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110cc:	691b      	ldr	r3, [r3, #16]
 80110ce:	431a      	orrs	r2, r3
 80110d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110d4:	695b      	ldr	r3, [r3, #20]
 80110d6:	431a      	orrs	r2, r3
 80110d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110dc:	69db      	ldr	r3, [r3, #28]
 80110de:	4313      	orrs	r3, r2
 80110e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80110e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	68db      	ldr	r3, [r3, #12]
 80110ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80110f0:	f021 010c 	bic.w	r1, r1, #12
 80110f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80110f8:	681a      	ldr	r2, [r3, #0]
 80110fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80110fe:	430b      	orrs	r3, r1
 8011100:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	695b      	ldr	r3, [r3, #20]
 801110a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 801110e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011112:	6999      	ldr	r1, [r3, #24]
 8011114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011118:	681a      	ldr	r2, [r3, #0]
 801111a:	ea40 0301 	orr.w	r3, r0, r1
 801111e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8011120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011124:	681a      	ldr	r2, [r3, #0]
 8011126:	4b8f      	ldr	r3, [pc, #572]	@ (8011364 <UART_SetConfig+0x2cc>)
 8011128:	429a      	cmp	r2, r3
 801112a:	d005      	beq.n	8011138 <UART_SetConfig+0xa0>
 801112c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011130:	681a      	ldr	r2, [r3, #0]
 8011132:	4b8d      	ldr	r3, [pc, #564]	@ (8011368 <UART_SetConfig+0x2d0>)
 8011134:	429a      	cmp	r2, r3
 8011136:	d104      	bne.n	8011142 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8011138:	f7ff fbe8 	bl	801090c <HAL_RCC_GetPCLK2Freq>
 801113c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8011140:	e003      	b.n	801114a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8011142:	f7ff fbcf 	bl	80108e4 <HAL_RCC_GetPCLK1Freq>
 8011146:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801114a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801114e:	69db      	ldr	r3, [r3, #28]
 8011150:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8011154:	f040 810c 	bne.w	8011370 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8011158:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801115c:	2200      	movs	r2, #0
 801115e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8011162:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8011166:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 801116a:	4622      	mov	r2, r4
 801116c:	462b      	mov	r3, r5
 801116e:	1891      	adds	r1, r2, r2
 8011170:	65b9      	str	r1, [r7, #88]	@ 0x58
 8011172:	415b      	adcs	r3, r3
 8011174:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011176:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 801117a:	4621      	mov	r1, r4
 801117c:	eb12 0801 	adds.w	r8, r2, r1
 8011180:	4629      	mov	r1, r5
 8011182:	eb43 0901 	adc.w	r9, r3, r1
 8011186:	f04f 0200 	mov.w	r2, #0
 801118a:	f04f 0300 	mov.w	r3, #0
 801118e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8011192:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8011196:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801119a:	4690      	mov	r8, r2
 801119c:	4699      	mov	r9, r3
 801119e:	4623      	mov	r3, r4
 80111a0:	eb18 0303 	adds.w	r3, r8, r3
 80111a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80111a8:	462b      	mov	r3, r5
 80111aa:	eb49 0303 	adc.w	r3, r9, r3
 80111ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80111b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80111b6:	685b      	ldr	r3, [r3, #4]
 80111b8:	2200      	movs	r2, #0
 80111ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80111be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80111c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80111c6:	460b      	mov	r3, r1
 80111c8:	18db      	adds	r3, r3, r3
 80111ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80111cc:	4613      	mov	r3, r2
 80111ce:	eb42 0303 	adc.w	r3, r2, r3
 80111d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80111d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80111d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80111dc:	f7f6 fc62 	bl	8007aa4 <__aeabi_uldivmod>
 80111e0:	4602      	mov	r2, r0
 80111e2:	460b      	mov	r3, r1
 80111e4:	4b61      	ldr	r3, [pc, #388]	@ (801136c <UART_SetConfig+0x2d4>)
 80111e6:	fba3 2302 	umull	r2, r3, r3, r2
 80111ea:	095b      	lsrs	r3, r3, #5
 80111ec:	011c      	lsls	r4, r3, #4
 80111ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80111f2:	2200      	movs	r2, #0
 80111f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80111f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80111fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8011200:	4642      	mov	r2, r8
 8011202:	464b      	mov	r3, r9
 8011204:	1891      	adds	r1, r2, r2
 8011206:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011208:	415b      	adcs	r3, r3
 801120a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801120c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8011210:	4641      	mov	r1, r8
 8011212:	eb12 0a01 	adds.w	sl, r2, r1
 8011216:	4649      	mov	r1, r9
 8011218:	eb43 0b01 	adc.w	fp, r3, r1
 801121c:	f04f 0200 	mov.w	r2, #0
 8011220:	f04f 0300 	mov.w	r3, #0
 8011224:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8011228:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 801122c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8011230:	4692      	mov	sl, r2
 8011232:	469b      	mov	fp, r3
 8011234:	4643      	mov	r3, r8
 8011236:	eb1a 0303 	adds.w	r3, sl, r3
 801123a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801123e:	464b      	mov	r3, r9
 8011240:	eb4b 0303 	adc.w	r3, fp, r3
 8011244:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8011248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801124c:	685b      	ldr	r3, [r3, #4]
 801124e:	2200      	movs	r2, #0
 8011250:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8011254:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8011258:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 801125c:	460b      	mov	r3, r1
 801125e:	18db      	adds	r3, r3, r3
 8011260:	643b      	str	r3, [r7, #64]	@ 0x40
 8011262:	4613      	mov	r3, r2
 8011264:	eb42 0303 	adc.w	r3, r2, r3
 8011268:	647b      	str	r3, [r7, #68]	@ 0x44
 801126a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801126e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8011272:	f7f6 fc17 	bl	8007aa4 <__aeabi_uldivmod>
 8011276:	4602      	mov	r2, r0
 8011278:	460b      	mov	r3, r1
 801127a:	4611      	mov	r1, r2
 801127c:	4b3b      	ldr	r3, [pc, #236]	@ (801136c <UART_SetConfig+0x2d4>)
 801127e:	fba3 2301 	umull	r2, r3, r3, r1
 8011282:	095b      	lsrs	r3, r3, #5
 8011284:	2264      	movs	r2, #100	@ 0x64
 8011286:	fb02 f303 	mul.w	r3, r2, r3
 801128a:	1acb      	subs	r3, r1, r3
 801128c:	00db      	lsls	r3, r3, #3
 801128e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8011292:	4b36      	ldr	r3, [pc, #216]	@ (801136c <UART_SetConfig+0x2d4>)
 8011294:	fba3 2302 	umull	r2, r3, r3, r2
 8011298:	095b      	lsrs	r3, r3, #5
 801129a:	005b      	lsls	r3, r3, #1
 801129c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80112a0:	441c      	add	r4, r3
 80112a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80112a6:	2200      	movs	r2, #0
 80112a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80112ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80112b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80112b4:	4642      	mov	r2, r8
 80112b6:	464b      	mov	r3, r9
 80112b8:	1891      	adds	r1, r2, r2
 80112ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80112bc:	415b      	adcs	r3, r3
 80112be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80112c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80112c4:	4641      	mov	r1, r8
 80112c6:	1851      	adds	r1, r2, r1
 80112c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80112ca:	4649      	mov	r1, r9
 80112cc:	414b      	adcs	r3, r1
 80112ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80112d0:	f04f 0200 	mov.w	r2, #0
 80112d4:	f04f 0300 	mov.w	r3, #0
 80112d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80112dc:	4659      	mov	r1, fp
 80112de:	00cb      	lsls	r3, r1, #3
 80112e0:	4651      	mov	r1, sl
 80112e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80112e6:	4651      	mov	r1, sl
 80112e8:	00ca      	lsls	r2, r1, #3
 80112ea:	4610      	mov	r0, r2
 80112ec:	4619      	mov	r1, r3
 80112ee:	4603      	mov	r3, r0
 80112f0:	4642      	mov	r2, r8
 80112f2:	189b      	adds	r3, r3, r2
 80112f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80112f8:	464b      	mov	r3, r9
 80112fa:	460a      	mov	r2, r1
 80112fc:	eb42 0303 	adc.w	r3, r2, r3
 8011300:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011308:	685b      	ldr	r3, [r3, #4]
 801130a:	2200      	movs	r2, #0
 801130c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011310:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8011314:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8011318:	460b      	mov	r3, r1
 801131a:	18db      	adds	r3, r3, r3
 801131c:	62bb      	str	r3, [r7, #40]	@ 0x28
 801131e:	4613      	mov	r3, r2
 8011320:	eb42 0303 	adc.w	r3, r2, r3
 8011324:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011326:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 801132a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 801132e:	f7f6 fbb9 	bl	8007aa4 <__aeabi_uldivmod>
 8011332:	4602      	mov	r2, r0
 8011334:	460b      	mov	r3, r1
 8011336:	4b0d      	ldr	r3, [pc, #52]	@ (801136c <UART_SetConfig+0x2d4>)
 8011338:	fba3 1302 	umull	r1, r3, r3, r2
 801133c:	095b      	lsrs	r3, r3, #5
 801133e:	2164      	movs	r1, #100	@ 0x64
 8011340:	fb01 f303 	mul.w	r3, r1, r3
 8011344:	1ad3      	subs	r3, r2, r3
 8011346:	00db      	lsls	r3, r3, #3
 8011348:	3332      	adds	r3, #50	@ 0x32
 801134a:	4a08      	ldr	r2, [pc, #32]	@ (801136c <UART_SetConfig+0x2d4>)
 801134c:	fba2 2303 	umull	r2, r3, r2, r3
 8011350:	095b      	lsrs	r3, r3, #5
 8011352:	f003 0207 	and.w	r2, r3, #7
 8011356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	4422      	add	r2, r4
 801135e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8011360:	e106      	b.n	8011570 <UART_SetConfig+0x4d8>
 8011362:	bf00      	nop
 8011364:	40011000 	.word	0x40011000
 8011368:	40011400 	.word	0x40011400
 801136c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011374:	2200      	movs	r2, #0
 8011376:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801137a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801137e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8011382:	4642      	mov	r2, r8
 8011384:	464b      	mov	r3, r9
 8011386:	1891      	adds	r1, r2, r2
 8011388:	6239      	str	r1, [r7, #32]
 801138a:	415b      	adcs	r3, r3
 801138c:	627b      	str	r3, [r7, #36]	@ 0x24
 801138e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8011392:	4641      	mov	r1, r8
 8011394:	1854      	adds	r4, r2, r1
 8011396:	4649      	mov	r1, r9
 8011398:	eb43 0501 	adc.w	r5, r3, r1
 801139c:	f04f 0200 	mov.w	r2, #0
 80113a0:	f04f 0300 	mov.w	r3, #0
 80113a4:	00eb      	lsls	r3, r5, #3
 80113a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80113aa:	00e2      	lsls	r2, r4, #3
 80113ac:	4614      	mov	r4, r2
 80113ae:	461d      	mov	r5, r3
 80113b0:	4643      	mov	r3, r8
 80113b2:	18e3      	adds	r3, r4, r3
 80113b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80113b8:	464b      	mov	r3, r9
 80113ba:	eb45 0303 	adc.w	r3, r5, r3
 80113be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80113c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80113c6:	685b      	ldr	r3, [r3, #4]
 80113c8:	2200      	movs	r2, #0
 80113ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80113ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80113d2:	f04f 0200 	mov.w	r2, #0
 80113d6:	f04f 0300 	mov.w	r3, #0
 80113da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80113de:	4629      	mov	r1, r5
 80113e0:	008b      	lsls	r3, r1, #2
 80113e2:	4621      	mov	r1, r4
 80113e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80113e8:	4621      	mov	r1, r4
 80113ea:	008a      	lsls	r2, r1, #2
 80113ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80113f0:	f7f6 fb58 	bl	8007aa4 <__aeabi_uldivmod>
 80113f4:	4602      	mov	r2, r0
 80113f6:	460b      	mov	r3, r1
 80113f8:	4b60      	ldr	r3, [pc, #384]	@ (801157c <UART_SetConfig+0x4e4>)
 80113fa:	fba3 2302 	umull	r2, r3, r3, r2
 80113fe:	095b      	lsrs	r3, r3, #5
 8011400:	011c      	lsls	r4, r3, #4
 8011402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8011406:	2200      	movs	r2, #0
 8011408:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 801140c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8011410:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8011414:	4642      	mov	r2, r8
 8011416:	464b      	mov	r3, r9
 8011418:	1891      	adds	r1, r2, r2
 801141a:	61b9      	str	r1, [r7, #24]
 801141c:	415b      	adcs	r3, r3
 801141e:	61fb      	str	r3, [r7, #28]
 8011420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8011424:	4641      	mov	r1, r8
 8011426:	1851      	adds	r1, r2, r1
 8011428:	6139      	str	r1, [r7, #16]
 801142a:	4649      	mov	r1, r9
 801142c:	414b      	adcs	r3, r1
 801142e:	617b      	str	r3, [r7, #20]
 8011430:	f04f 0200 	mov.w	r2, #0
 8011434:	f04f 0300 	mov.w	r3, #0
 8011438:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 801143c:	4659      	mov	r1, fp
 801143e:	00cb      	lsls	r3, r1, #3
 8011440:	4651      	mov	r1, sl
 8011442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8011446:	4651      	mov	r1, sl
 8011448:	00ca      	lsls	r2, r1, #3
 801144a:	4610      	mov	r0, r2
 801144c:	4619      	mov	r1, r3
 801144e:	4603      	mov	r3, r0
 8011450:	4642      	mov	r2, r8
 8011452:	189b      	adds	r3, r3, r2
 8011454:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011458:	464b      	mov	r3, r9
 801145a:	460a      	mov	r2, r1
 801145c:	eb42 0303 	adc.w	r3, r2, r3
 8011460:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011468:	685b      	ldr	r3, [r3, #4]
 801146a:	2200      	movs	r2, #0
 801146c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801146e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8011470:	f04f 0200 	mov.w	r2, #0
 8011474:	f04f 0300 	mov.w	r3, #0
 8011478:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 801147c:	4649      	mov	r1, r9
 801147e:	008b      	lsls	r3, r1, #2
 8011480:	4641      	mov	r1, r8
 8011482:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011486:	4641      	mov	r1, r8
 8011488:	008a      	lsls	r2, r1, #2
 801148a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801148e:	f7f6 fb09 	bl	8007aa4 <__aeabi_uldivmod>
 8011492:	4602      	mov	r2, r0
 8011494:	460b      	mov	r3, r1
 8011496:	4611      	mov	r1, r2
 8011498:	4b38      	ldr	r3, [pc, #224]	@ (801157c <UART_SetConfig+0x4e4>)
 801149a:	fba3 2301 	umull	r2, r3, r3, r1
 801149e:	095b      	lsrs	r3, r3, #5
 80114a0:	2264      	movs	r2, #100	@ 0x64
 80114a2:	fb02 f303 	mul.w	r3, r2, r3
 80114a6:	1acb      	subs	r3, r1, r3
 80114a8:	011b      	lsls	r3, r3, #4
 80114aa:	3332      	adds	r3, #50	@ 0x32
 80114ac:	4a33      	ldr	r2, [pc, #204]	@ (801157c <UART_SetConfig+0x4e4>)
 80114ae:	fba2 2303 	umull	r2, r3, r2, r3
 80114b2:	095b      	lsrs	r3, r3, #5
 80114b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80114b8:	441c      	add	r4, r3
 80114ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80114be:	2200      	movs	r2, #0
 80114c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80114c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80114c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80114c8:	4642      	mov	r2, r8
 80114ca:	464b      	mov	r3, r9
 80114cc:	1891      	adds	r1, r2, r2
 80114ce:	60b9      	str	r1, [r7, #8]
 80114d0:	415b      	adcs	r3, r3
 80114d2:	60fb      	str	r3, [r7, #12]
 80114d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80114d8:	4641      	mov	r1, r8
 80114da:	1851      	adds	r1, r2, r1
 80114dc:	6039      	str	r1, [r7, #0]
 80114de:	4649      	mov	r1, r9
 80114e0:	414b      	adcs	r3, r1
 80114e2:	607b      	str	r3, [r7, #4]
 80114e4:	f04f 0200 	mov.w	r2, #0
 80114e8:	f04f 0300 	mov.w	r3, #0
 80114ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80114f0:	4659      	mov	r1, fp
 80114f2:	00cb      	lsls	r3, r1, #3
 80114f4:	4651      	mov	r1, sl
 80114f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80114fa:	4651      	mov	r1, sl
 80114fc:	00ca      	lsls	r2, r1, #3
 80114fe:	4610      	mov	r0, r2
 8011500:	4619      	mov	r1, r3
 8011502:	4603      	mov	r3, r0
 8011504:	4642      	mov	r2, r8
 8011506:	189b      	adds	r3, r3, r2
 8011508:	66bb      	str	r3, [r7, #104]	@ 0x68
 801150a:	464b      	mov	r3, r9
 801150c:	460a      	mov	r2, r1
 801150e:	eb42 0303 	adc.w	r3, r2, r3
 8011512:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8011514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8011518:	685b      	ldr	r3, [r3, #4]
 801151a:	2200      	movs	r2, #0
 801151c:	663b      	str	r3, [r7, #96]	@ 0x60
 801151e:	667a      	str	r2, [r7, #100]	@ 0x64
 8011520:	f04f 0200 	mov.w	r2, #0
 8011524:	f04f 0300 	mov.w	r3, #0
 8011528:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 801152c:	4649      	mov	r1, r9
 801152e:	008b      	lsls	r3, r1, #2
 8011530:	4641      	mov	r1, r8
 8011532:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8011536:	4641      	mov	r1, r8
 8011538:	008a      	lsls	r2, r1, #2
 801153a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 801153e:	f7f6 fab1 	bl	8007aa4 <__aeabi_uldivmod>
 8011542:	4602      	mov	r2, r0
 8011544:	460b      	mov	r3, r1
 8011546:	4b0d      	ldr	r3, [pc, #52]	@ (801157c <UART_SetConfig+0x4e4>)
 8011548:	fba3 1302 	umull	r1, r3, r3, r2
 801154c:	095b      	lsrs	r3, r3, #5
 801154e:	2164      	movs	r1, #100	@ 0x64
 8011550:	fb01 f303 	mul.w	r3, r1, r3
 8011554:	1ad3      	subs	r3, r2, r3
 8011556:	011b      	lsls	r3, r3, #4
 8011558:	3332      	adds	r3, #50	@ 0x32
 801155a:	4a08      	ldr	r2, [pc, #32]	@ (801157c <UART_SetConfig+0x4e4>)
 801155c:	fba2 2303 	umull	r2, r3, r2, r3
 8011560:	095b      	lsrs	r3, r3, #5
 8011562:	f003 020f 	and.w	r2, r3, #15
 8011566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	4422      	add	r2, r4
 801156e:	609a      	str	r2, [r3, #8]
}
 8011570:	bf00      	nop
 8011572:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8011576:	46bd      	mov	sp, r7
 8011578:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801157c:	51eb851f 	.word	0x51eb851f

08011580 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011580:	b084      	sub	sp, #16
 8011582:	b580      	push	{r7, lr}
 8011584:	b084      	sub	sp, #16
 8011586:	af00      	add	r7, sp, #0
 8011588:	6078      	str	r0, [r7, #4]
 801158a:	f107 001c 	add.w	r0, r7, #28
 801158e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8011592:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8011596:	2b01      	cmp	r3, #1
 8011598:	d123      	bne.n	80115e2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801159e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80115a6:	687b      	ldr	r3, [r7, #4]
 80115a8:	68db      	ldr	r3, [r3, #12]
 80115aa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80115ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80115b2:	687a      	ldr	r2, [r7, #4]
 80115b4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	68db      	ldr	r3, [r3, #12]
 80115ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80115be:	687b      	ldr	r3, [r7, #4]
 80115c0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80115c2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80115c6:	2b01      	cmp	r3, #1
 80115c8:	d105      	bne.n	80115d6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	68db      	ldr	r3, [r3, #12]
 80115ce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80115d6:	6878      	ldr	r0, [r7, #4]
 80115d8:	f000 faa0 	bl	8011b1c <USB_CoreReset>
 80115dc:	4603      	mov	r3, r0
 80115de:	73fb      	strb	r3, [r7, #15]
 80115e0:	e01b      	b.n	801161a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	68db      	ldr	r3, [r3, #12]
 80115e6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80115ee:	6878      	ldr	r0, [r7, #4]
 80115f0:	f000 fa94 	bl	8011b1c <USB_CoreReset>
 80115f4:	4603      	mov	r3, r0
 80115f6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80115f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d106      	bne.n	801160e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011604:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	639a      	str	r2, [r3, #56]	@ 0x38
 801160c:	e005      	b.n	801161a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801160e:	687b      	ldr	r3, [r7, #4]
 8011610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011612:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801161a:	7fbb      	ldrb	r3, [r7, #30]
 801161c:	2b01      	cmp	r3, #1
 801161e:	d10b      	bne.n	8011638 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	689b      	ldr	r3, [r3, #8]
 8011624:	f043 0206 	orr.w	r2, r3, #6
 8011628:	687b      	ldr	r3, [r7, #4]
 801162a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	689b      	ldr	r3, [r3, #8]
 8011630:	f043 0220 	orr.w	r2, r3, #32
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8011638:	7bfb      	ldrb	r3, [r7, #15]
}
 801163a:	4618      	mov	r0, r3
 801163c:	3710      	adds	r7, #16
 801163e:	46bd      	mov	sp, r7
 8011640:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011644:	b004      	add	sp, #16
 8011646:	4770      	bx	lr

08011648 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011648:	b480      	push	{r7}
 801164a:	b083      	sub	sp, #12
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	689b      	ldr	r3, [r3, #8]
 8011654:	f023 0201 	bic.w	r2, r3, #1
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801165c:	2300      	movs	r3, #0
}
 801165e:	4618      	mov	r0, r3
 8011660:	370c      	adds	r7, #12
 8011662:	46bd      	mov	sp, r7
 8011664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011668:	4770      	bx	lr

0801166a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801166a:	b580      	push	{r7, lr}
 801166c:	b084      	sub	sp, #16
 801166e:	af00      	add	r7, sp, #0
 8011670:	6078      	str	r0, [r7, #4]
 8011672:	460b      	mov	r3, r1
 8011674:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011676:	2300      	movs	r3, #0
 8011678:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	68db      	ldr	r3, [r3, #12]
 801167e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011686:	78fb      	ldrb	r3, [r7, #3]
 8011688:	2b01      	cmp	r3, #1
 801168a:	d115      	bne.n	80116b8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	68db      	ldr	r3, [r3, #12]
 8011690:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8011698:	200a      	movs	r0, #10
 801169a:	f7fb fc15 	bl	800cec8 <HAL_Delay>
      ms += 10U;
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	330a      	adds	r3, #10
 80116a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80116a4:	6878      	ldr	r0, [r7, #4]
 80116a6:	f000 fa2b 	bl	8011b00 <USB_GetMode>
 80116aa:	4603      	mov	r3, r0
 80116ac:	2b01      	cmp	r3, #1
 80116ae:	d01e      	beq.n	80116ee <USB_SetCurrentMode+0x84>
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	2bc7      	cmp	r3, #199	@ 0xc7
 80116b4:	d9f0      	bls.n	8011698 <USB_SetCurrentMode+0x2e>
 80116b6:	e01a      	b.n	80116ee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80116b8:	78fb      	ldrb	r3, [r7, #3]
 80116ba:	2b00      	cmp	r3, #0
 80116bc:	d115      	bne.n	80116ea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80116be:	687b      	ldr	r3, [r7, #4]
 80116c0:	68db      	ldr	r3, [r3, #12]
 80116c2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80116ca:	200a      	movs	r0, #10
 80116cc:	f7fb fbfc 	bl	800cec8 <HAL_Delay>
      ms += 10U;
 80116d0:	68fb      	ldr	r3, [r7, #12]
 80116d2:	330a      	adds	r3, #10
 80116d4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80116d6:	6878      	ldr	r0, [r7, #4]
 80116d8:	f000 fa12 	bl	8011b00 <USB_GetMode>
 80116dc:	4603      	mov	r3, r0
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d005      	beq.n	80116ee <USB_SetCurrentMode+0x84>
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	2bc7      	cmp	r3, #199	@ 0xc7
 80116e6:	d9f0      	bls.n	80116ca <USB_SetCurrentMode+0x60>
 80116e8:	e001      	b.n	80116ee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80116ea:	2301      	movs	r3, #1
 80116ec:	e005      	b.n	80116fa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	2bc8      	cmp	r3, #200	@ 0xc8
 80116f2:	d101      	bne.n	80116f8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80116f4:	2301      	movs	r3, #1
 80116f6:	e000      	b.n	80116fa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80116f8:	2300      	movs	r3, #0
}
 80116fa:	4618      	mov	r0, r3
 80116fc:	3710      	adds	r7, #16
 80116fe:	46bd      	mov	sp, r7
 8011700:	bd80      	pop	{r7, pc}
	...

08011704 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011704:	b084      	sub	sp, #16
 8011706:	b580      	push	{r7, lr}
 8011708:	b086      	sub	sp, #24
 801170a:	af00      	add	r7, sp, #0
 801170c:	6078      	str	r0, [r7, #4]
 801170e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8011712:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8011716:	2300      	movs	r3, #0
 8011718:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801171e:	2300      	movs	r3, #0
 8011720:	613b      	str	r3, [r7, #16]
 8011722:	e009      	b.n	8011738 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8011724:	687a      	ldr	r2, [r7, #4]
 8011726:	693b      	ldr	r3, [r7, #16]
 8011728:	3340      	adds	r3, #64	@ 0x40
 801172a:	009b      	lsls	r3, r3, #2
 801172c:	4413      	add	r3, r2
 801172e:	2200      	movs	r2, #0
 8011730:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8011732:	693b      	ldr	r3, [r7, #16]
 8011734:	3301      	adds	r3, #1
 8011736:	613b      	str	r3, [r7, #16]
 8011738:	693b      	ldr	r3, [r7, #16]
 801173a:	2b0e      	cmp	r3, #14
 801173c:	d9f2      	bls.n	8011724 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801173e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8011742:	2b00      	cmp	r3, #0
 8011744:	d11c      	bne.n	8011780 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	68fa      	ldr	r2, [r7, #12]
 8011750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011754:	f043 0302 	orr.w	r3, r3, #2
 8011758:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 801175a:	687b      	ldr	r3, [r7, #4]
 801175c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801175e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801176a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8011772:	687b      	ldr	r3, [r7, #4]
 8011774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011776:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 801177a:	687b      	ldr	r3, [r7, #4]
 801177c:	639a      	str	r2, [r3, #56]	@ 0x38
 801177e:	e00b      	b.n	8011798 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011784:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011790:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801179e:	461a      	mov	r2, r3
 80117a0:	2300      	movs	r3, #0
 80117a2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80117a4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80117a8:	2b01      	cmp	r3, #1
 80117aa:	d10d      	bne.n	80117c8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80117ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d104      	bne.n	80117be <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80117b4:	2100      	movs	r1, #0
 80117b6:	6878      	ldr	r0, [r7, #4]
 80117b8:	f000 f968 	bl	8011a8c <USB_SetDevSpeed>
 80117bc:	e008      	b.n	80117d0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80117be:	2101      	movs	r1, #1
 80117c0:	6878      	ldr	r0, [r7, #4]
 80117c2:	f000 f963 	bl	8011a8c <USB_SetDevSpeed>
 80117c6:	e003      	b.n	80117d0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80117c8:	2103      	movs	r1, #3
 80117ca:	6878      	ldr	r0, [r7, #4]
 80117cc:	f000 f95e 	bl	8011a8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80117d0:	2110      	movs	r1, #16
 80117d2:	6878      	ldr	r0, [r7, #4]
 80117d4:	f000 f8fa 	bl	80119cc <USB_FlushTxFifo>
 80117d8:	4603      	mov	r3, r0
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d001      	beq.n	80117e2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80117de:	2301      	movs	r3, #1
 80117e0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f000 f924 	bl	8011a30 <USB_FlushRxFifo>
 80117e8:	4603      	mov	r3, r0
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d001      	beq.n	80117f2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80117ee:	2301      	movs	r3, #1
 80117f0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80117f8:	461a      	mov	r2, r3
 80117fa:	2300      	movs	r3, #0
 80117fc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011804:	461a      	mov	r2, r3
 8011806:	2300      	movs	r3, #0
 8011808:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011810:	461a      	mov	r2, r3
 8011812:	2300      	movs	r3, #0
 8011814:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011816:	2300      	movs	r3, #0
 8011818:	613b      	str	r3, [r7, #16]
 801181a:	e043      	b.n	80118a4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801181c:	693b      	ldr	r3, [r7, #16]
 801181e:	015a      	lsls	r2, r3, #5
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	4413      	add	r3, r2
 8011824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801182e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011832:	d118      	bne.n	8011866 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8011834:	693b      	ldr	r3, [r7, #16]
 8011836:	2b00      	cmp	r3, #0
 8011838:	d10a      	bne.n	8011850 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801183a:	693b      	ldr	r3, [r7, #16]
 801183c:	015a      	lsls	r2, r3, #5
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	4413      	add	r3, r2
 8011842:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011846:	461a      	mov	r2, r3
 8011848:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801184c:	6013      	str	r3, [r2, #0]
 801184e:	e013      	b.n	8011878 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8011850:	693b      	ldr	r3, [r7, #16]
 8011852:	015a      	lsls	r2, r3, #5
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	4413      	add	r3, r2
 8011858:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801185c:	461a      	mov	r2, r3
 801185e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8011862:	6013      	str	r3, [r2, #0]
 8011864:	e008      	b.n	8011878 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8011866:	693b      	ldr	r3, [r7, #16]
 8011868:	015a      	lsls	r2, r3, #5
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	4413      	add	r3, r2
 801186e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011872:	461a      	mov	r2, r3
 8011874:	2300      	movs	r3, #0
 8011876:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8011878:	693b      	ldr	r3, [r7, #16]
 801187a:	015a      	lsls	r2, r3, #5
 801187c:	68fb      	ldr	r3, [r7, #12]
 801187e:	4413      	add	r3, r2
 8011880:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011884:	461a      	mov	r2, r3
 8011886:	2300      	movs	r3, #0
 8011888:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801188a:	693b      	ldr	r3, [r7, #16]
 801188c:	015a      	lsls	r2, r3, #5
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	4413      	add	r3, r2
 8011892:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011896:	461a      	mov	r2, r3
 8011898:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801189c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	3301      	adds	r3, #1
 80118a2:	613b      	str	r3, [r7, #16]
 80118a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80118a8:	461a      	mov	r2, r3
 80118aa:	693b      	ldr	r3, [r7, #16]
 80118ac:	4293      	cmp	r3, r2
 80118ae:	d3b5      	bcc.n	801181c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80118b0:	2300      	movs	r3, #0
 80118b2:	613b      	str	r3, [r7, #16]
 80118b4:	e043      	b.n	801193e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80118b6:	693b      	ldr	r3, [r7, #16]
 80118b8:	015a      	lsls	r2, r3, #5
 80118ba:	68fb      	ldr	r3, [r7, #12]
 80118bc:	4413      	add	r3, r2
 80118be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118c2:	681b      	ldr	r3, [r3, #0]
 80118c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80118c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80118cc:	d118      	bne.n	8011900 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80118ce:	693b      	ldr	r3, [r7, #16]
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d10a      	bne.n	80118ea <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80118d4:	693b      	ldr	r3, [r7, #16]
 80118d6:	015a      	lsls	r2, r3, #5
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	4413      	add	r3, r2
 80118dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118e0:	461a      	mov	r2, r3
 80118e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80118e6:	6013      	str	r3, [r2, #0]
 80118e8:	e013      	b.n	8011912 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80118ea:	693b      	ldr	r3, [r7, #16]
 80118ec:	015a      	lsls	r2, r3, #5
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	4413      	add	r3, r2
 80118f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80118f6:	461a      	mov	r2, r3
 80118f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80118fc:	6013      	str	r3, [r2, #0]
 80118fe:	e008      	b.n	8011912 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8011900:	693b      	ldr	r3, [r7, #16]
 8011902:	015a      	lsls	r2, r3, #5
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	4413      	add	r3, r2
 8011908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801190c:	461a      	mov	r2, r3
 801190e:	2300      	movs	r3, #0
 8011910:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8011912:	693b      	ldr	r3, [r7, #16]
 8011914:	015a      	lsls	r2, r3, #5
 8011916:	68fb      	ldr	r3, [r7, #12]
 8011918:	4413      	add	r3, r2
 801191a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801191e:	461a      	mov	r2, r3
 8011920:	2300      	movs	r3, #0
 8011922:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8011924:	693b      	ldr	r3, [r7, #16]
 8011926:	015a      	lsls	r2, r3, #5
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	4413      	add	r3, r2
 801192c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011930:	461a      	mov	r2, r3
 8011932:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8011936:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011938:	693b      	ldr	r3, [r7, #16]
 801193a:	3301      	adds	r3, #1
 801193c:	613b      	str	r3, [r7, #16]
 801193e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011942:	461a      	mov	r2, r3
 8011944:	693b      	ldr	r3, [r7, #16]
 8011946:	4293      	cmp	r3, r2
 8011948:	d3b5      	bcc.n	80118b6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011950:	691b      	ldr	r3, [r3, #16]
 8011952:	68fa      	ldr	r2, [r7, #12]
 8011954:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011958:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801195c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801195e:	687b      	ldr	r3, [r7, #4]
 8011960:	2200      	movs	r2, #0
 8011962:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801196a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801196c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8011970:	2b00      	cmp	r3, #0
 8011972:	d105      	bne.n	8011980 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	699b      	ldr	r3, [r3, #24]
 8011978:	f043 0210 	orr.w	r2, r3, #16
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	699a      	ldr	r2, [r3, #24]
 8011984:	4b10      	ldr	r3, [pc, #64]	@ (80119c8 <USB_DevInit+0x2c4>)
 8011986:	4313      	orrs	r3, r2
 8011988:	687a      	ldr	r2, [r7, #4]
 801198a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801198c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8011990:	2b00      	cmp	r3, #0
 8011992:	d005      	beq.n	80119a0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	699b      	ldr	r3, [r3, #24]
 8011998:	f043 0208 	orr.w	r2, r3, #8
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80119a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80119a4:	2b01      	cmp	r3, #1
 80119a6:	d107      	bne.n	80119b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	699b      	ldr	r3, [r3, #24]
 80119ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80119b0:	f043 0304 	orr.w	r3, r3, #4
 80119b4:	687a      	ldr	r2, [r7, #4]
 80119b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80119b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80119ba:	4618      	mov	r0, r3
 80119bc:	3718      	adds	r7, #24
 80119be:	46bd      	mov	sp, r7
 80119c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80119c4:	b004      	add	sp, #16
 80119c6:	4770      	bx	lr
 80119c8:	803c3800 	.word	0x803c3800

080119cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80119cc:	b480      	push	{r7}
 80119ce:	b085      	sub	sp, #20
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	6078      	str	r0, [r7, #4]
 80119d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80119d6:	2300      	movs	r3, #0
 80119d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	3301      	adds	r3, #1
 80119de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80119e6:	d901      	bls.n	80119ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80119e8:	2303      	movs	r3, #3
 80119ea:	e01b      	b.n	8011a24 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	691b      	ldr	r3, [r3, #16]
 80119f0:	2b00      	cmp	r3, #0
 80119f2:	daf2      	bge.n	80119da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80119f4:	2300      	movs	r3, #0
 80119f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80119f8:	683b      	ldr	r3, [r7, #0]
 80119fa:	019b      	lsls	r3, r3, #6
 80119fc:	f043 0220 	orr.w	r2, r3, #32
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	3301      	adds	r3, #1
 8011a08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a10:	d901      	bls.n	8011a16 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011a12:	2303      	movs	r3, #3
 8011a14:	e006      	b.n	8011a24 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	691b      	ldr	r3, [r3, #16]
 8011a1a:	f003 0320 	and.w	r3, r3, #32
 8011a1e:	2b20      	cmp	r3, #32
 8011a20:	d0f0      	beq.n	8011a04 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011a22:	2300      	movs	r3, #0
}
 8011a24:	4618      	mov	r0, r3
 8011a26:	3714      	adds	r7, #20
 8011a28:	46bd      	mov	sp, r7
 8011a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a2e:	4770      	bx	lr

08011a30 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011a30:	b480      	push	{r7}
 8011a32:	b085      	sub	sp, #20
 8011a34:	af00      	add	r7, sp, #0
 8011a36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011a38:	2300      	movs	r3, #0
 8011a3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	3301      	adds	r3, #1
 8011a40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a48:	d901      	bls.n	8011a4e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8011a4a:	2303      	movs	r3, #3
 8011a4c:	e018      	b.n	8011a80 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	691b      	ldr	r3, [r3, #16]
 8011a52:	2b00      	cmp	r3, #0
 8011a54:	daf2      	bge.n	8011a3c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011a56:	2300      	movs	r3, #0
 8011a58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2210      	movs	r2, #16
 8011a5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	3301      	adds	r3, #1
 8011a64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011a66:	68fb      	ldr	r3, [r7, #12]
 8011a68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011a6c:	d901      	bls.n	8011a72 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8011a6e:	2303      	movs	r3, #3
 8011a70:	e006      	b.n	8011a80 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	691b      	ldr	r3, [r3, #16]
 8011a76:	f003 0310 	and.w	r3, r3, #16
 8011a7a:	2b10      	cmp	r3, #16
 8011a7c:	d0f0      	beq.n	8011a60 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8011a7e:	2300      	movs	r3, #0
}
 8011a80:	4618      	mov	r0, r3
 8011a82:	3714      	adds	r7, #20
 8011a84:	46bd      	mov	sp, r7
 8011a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8a:	4770      	bx	lr

08011a8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8011a8c:	b480      	push	{r7}
 8011a8e:	b085      	sub	sp, #20
 8011a90:	af00      	add	r7, sp, #0
 8011a92:	6078      	str	r0, [r7, #4]
 8011a94:	460b      	mov	r3, r1
 8011a96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011aa2:	681a      	ldr	r2, [r3, #0]
 8011aa4:	78fb      	ldrb	r3, [r7, #3]
 8011aa6:	68f9      	ldr	r1, [r7, #12]
 8011aa8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011aac:	4313      	orrs	r3, r2
 8011aae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8011ab0:	2300      	movs	r3, #0
}
 8011ab2:	4618      	mov	r0, r3
 8011ab4:	3714      	adds	r7, #20
 8011ab6:	46bd      	mov	sp, r7
 8011ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011abc:	4770      	bx	lr

08011abe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011abe:	b480      	push	{r7}
 8011ac0:	b085      	sub	sp, #20
 8011ac2:	af00      	add	r7, sp, #0
 8011ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011aca:	68fb      	ldr	r3, [r7, #12]
 8011acc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	68fa      	ldr	r2, [r7, #12]
 8011ad4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011ad8:	f023 0303 	bic.w	r3, r3, #3
 8011adc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011ae4:	685b      	ldr	r3, [r3, #4]
 8011ae6:	68fa      	ldr	r2, [r7, #12]
 8011ae8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011aec:	f043 0302 	orr.w	r3, r3, #2
 8011af0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011af2:	2300      	movs	r3, #0
}
 8011af4:	4618      	mov	r0, r3
 8011af6:	3714      	adds	r7, #20
 8011af8:	46bd      	mov	sp, r7
 8011afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afe:	4770      	bx	lr

08011b00 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b083      	sub	sp, #12
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	695b      	ldr	r3, [r3, #20]
 8011b0c:	f003 0301 	and.w	r3, r3, #1
}
 8011b10:	4618      	mov	r0, r3
 8011b12:	370c      	adds	r7, #12
 8011b14:	46bd      	mov	sp, r7
 8011b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b1a:	4770      	bx	lr

08011b1c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011b1c:	b480      	push	{r7}
 8011b1e:	b085      	sub	sp, #20
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011b24:	2300      	movs	r3, #0
 8011b26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011b28:	68fb      	ldr	r3, [r7, #12]
 8011b2a:	3301      	adds	r3, #1
 8011b2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011b2e:	68fb      	ldr	r3, [r7, #12]
 8011b30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011b34:	d901      	bls.n	8011b3a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011b36:	2303      	movs	r3, #3
 8011b38:	e022      	b.n	8011b80 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	691b      	ldr	r3, [r3, #16]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	daf2      	bge.n	8011b28 <USB_CoreReset+0xc>

  count = 10U;
 8011b42:	230a      	movs	r3, #10
 8011b44:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8011b46:	e002      	b.n	8011b4e <USB_CoreReset+0x32>
  {
    count--;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	3b01      	subs	r3, #1
 8011b4c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	2b00      	cmp	r3, #0
 8011b52:	d1f9      	bne.n	8011b48 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011b54:	687b      	ldr	r3, [r7, #4]
 8011b56:	691b      	ldr	r3, [r3, #16]
 8011b58:	f043 0201 	orr.w	r2, r3, #1
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	3301      	adds	r3, #1
 8011b64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011b6c:	d901      	bls.n	8011b72 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8011b6e:	2303      	movs	r3, #3
 8011b70:	e006      	b.n	8011b80 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	691b      	ldr	r3, [r3, #16]
 8011b76:	f003 0301 	and.w	r3, r3, #1
 8011b7a:	2b01      	cmp	r3, #1
 8011b7c:	d0f0      	beq.n	8011b60 <USB_CoreReset+0x44>

  return HAL_OK;
 8011b7e:	2300      	movs	r3, #0
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3714      	adds	r7, #20
 8011b84:	46bd      	mov	sp, r7
 8011b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b8a:	4770      	bx	lr

08011b8c <_ZdlPvj>:
 8011b8c:	f000 b95a 	b.w	8011e44 <_ZdlPv>

08011b90 <_Znwj>:
 8011b90:	2801      	cmp	r0, #1
 8011b92:	bf38      	it	cc
 8011b94:	2001      	movcc	r0, #1
 8011b96:	b510      	push	{r4, lr}
 8011b98:	4604      	mov	r4, r0
 8011b9a:	4620      	mov	r0, r4
 8011b9c:	f001 fdfa 	bl	8013794 <malloc>
 8011ba0:	b100      	cbz	r0, 8011ba4 <_Znwj+0x14>
 8011ba2:	bd10      	pop	{r4, pc}
 8011ba4:	f000 ff80 	bl	8012aa8 <_ZSt15get_new_handlerv>
 8011ba8:	b108      	cbz	r0, 8011bae <_Znwj+0x1e>
 8011baa:	4780      	blx	r0
 8011bac:	e7f5      	b.n	8011b9a <_Znwj+0xa>
 8011bae:	2004      	movs	r0, #4
 8011bb0:	f000 f9b6 	bl	8011f20 <__cxa_allocate_exception>
 8011bb4:	4b02      	ldr	r3, [pc, #8]	@ (8011bc0 <_Znwj+0x30>)
 8011bb6:	4a03      	ldr	r2, [pc, #12]	@ (8011bc4 <_Znwj+0x34>)
 8011bb8:	4903      	ldr	r1, [pc, #12]	@ (8011bc8 <_Znwj+0x38>)
 8011bba:	6003      	str	r3, [r0, #0]
 8011bbc:	f000 ff22 	bl	8012a04 <__cxa_throw>
 8011bc0:	0801788c 	.word	0x0801788c
 8011bc4:	08011ddd 	.word	0x08011ddd
 8011bc8:	08017878 	.word	0x08017878

08011bcc <_ZSt17__throw_bad_allocv>:
 8011bcc:	b508      	push	{r3, lr}
 8011bce:	2004      	movs	r0, #4
 8011bd0:	f000 f9a6 	bl	8011f20 <__cxa_allocate_exception>
 8011bd4:	4b02      	ldr	r3, [pc, #8]	@ (8011be0 <_ZSt17__throw_bad_allocv+0x14>)
 8011bd6:	4a03      	ldr	r2, [pc, #12]	@ (8011be4 <_ZSt17__throw_bad_allocv+0x18>)
 8011bd8:	4903      	ldr	r1, [pc, #12]	@ (8011be8 <_ZSt17__throw_bad_allocv+0x1c>)
 8011bda:	6003      	str	r3, [r0, #0]
 8011bdc:	f000 ff12 	bl	8012a04 <__cxa_throw>
 8011be0:	0801788c 	.word	0x0801788c
 8011be4:	08011ddd 	.word	0x08011ddd
 8011be8:	08017878 	.word	0x08017878

08011bec <_ZSt28__throw_bad_array_new_lengthv>:
 8011bec:	b508      	push	{r3, lr}
 8011bee:	2004      	movs	r0, #4
 8011bf0:	f000 f996 	bl	8011f20 <__cxa_allocate_exception>
 8011bf4:	4b02      	ldr	r3, [pc, #8]	@ (8011c00 <_ZSt28__throw_bad_array_new_lengthv+0x14>)
 8011bf6:	4a03      	ldr	r2, [pc, #12]	@ (8011c04 <_ZSt28__throw_bad_array_new_lengthv+0x18>)
 8011bf8:	4903      	ldr	r1, [pc, #12]	@ (8011c08 <_ZSt28__throw_bad_array_new_lengthv+0x1c>)
 8011bfa:	6003      	str	r3, [r0, #0]
 8011bfc:	f000 ff02 	bl	8012a04 <__cxa_throw>
 8011c00:	080178c8 	.word	0x080178c8
 8011c04:	08011e15 	.word	0x08011e15
 8011c08:	080178b4 	.word	0x080178b4

08011c0c <_ZSt19__throw_logic_errorPKc>:
 8011c0c:	b538      	push	{r3, r4, r5, lr}
 8011c0e:	4605      	mov	r5, r0
 8011c10:	2008      	movs	r0, #8
 8011c12:	f000 f985 	bl	8011f20 <__cxa_allocate_exception>
 8011c16:	4629      	mov	r1, r5
 8011c18:	4604      	mov	r4, r0
 8011c1a:	f001 f905 	bl	8012e28 <_ZNSt11logic_errorC1EPKc>
 8011c1e:	4a05      	ldr	r2, [pc, #20]	@ (8011c34 <_ZSt19__throw_logic_errorPKc+0x28>)
 8011c20:	4905      	ldr	r1, [pc, #20]	@ (8011c38 <_ZSt19__throw_logic_errorPKc+0x2c>)
 8011c22:	4620      	mov	r0, r4
 8011c24:	f000 feee 	bl	8012a04 <__cxa_throw>
 8011c28:	4620      	mov	r0, r4
 8011c2a:	f000 f991 	bl	8011f50 <__cxa_free_exception>
 8011c2e:	f000 fa25 	bl	801207c <__cxa_end_cleanup>
 8011c32:	bf00      	nop
 8011c34:	08012d19 	.word	0x08012d19
 8011c38:	080179fc 	.word	0x080179fc

08011c3c <_ZSt20__throw_length_errorPKc>:
 8011c3c:	b538      	push	{r3, r4, r5, lr}
 8011c3e:	4605      	mov	r5, r0
 8011c40:	2008      	movs	r0, #8
 8011c42:	f000 f96d 	bl	8011f20 <__cxa_allocate_exception>
 8011c46:	4629      	mov	r1, r5
 8011c48:	4604      	mov	r4, r0
 8011c4a:	f001 f92d 	bl	8012ea8 <_ZNSt12length_errorC1EPKc>
 8011c4e:	4a05      	ldr	r2, [pc, #20]	@ (8011c64 <_ZSt20__throw_length_errorPKc+0x28>)
 8011c50:	4905      	ldr	r1, [pc, #20]	@ (8011c68 <_ZSt20__throw_length_errorPKc+0x2c>)
 8011c52:	4620      	mov	r0, r4
 8011c54:	f000 fed6 	bl	8012a04 <__cxa_throw>
 8011c58:	4620      	mov	r0, r4
 8011c5a:	f000 f979 	bl	8011f50 <__cxa_free_exception>
 8011c5e:	f000 fa0d 	bl	801207c <__cxa_end_cleanup>
 8011c62:	bf00      	nop
 8011c64:	08012d59 	.word	0x08012d59
 8011c68:	08017a1c 	.word	0x08017a1c

08011c6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>:
 8011c6c:	6808      	ldr	r0, [r1, #0]
 8011c6e:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8011c72:	b508      	push	{r3, lr}
 8011c74:	d21d      	bcs.n	8011cb2 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x46>
 8011c76:	4290      	cmp	r0, r2
 8011c78:	d910      	bls.n	8011c9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>
 8011c7a:	ebb0 0f42 	cmp.w	r0, r2, lsl #1
 8011c7e:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8011c82:	d20b      	bcs.n	8011c9c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x30>
 8011c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011c88:	d30d      	bcc.n	8011ca6 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x3a>
 8011c8a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011c8e:	600b      	str	r3, [r1, #0]
 8011c90:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8011c94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011c98:	f7ff bf7a 	b.w	8011b90 <_Znwj>
 8011c9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011ca0:	3001      	adds	r0, #1
 8011ca2:	f7ff bf75 	b.w	8011b90 <_Znwj>
 8011ca6:	600b      	str	r3, [r1, #0]
 8011ca8:	1c58      	adds	r0, r3, #1
 8011caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8011cae:	f7ff bf6f 	b.w	8011b90 <_Znwj>
 8011cb2:	4801      	ldr	r0, [pc, #4]	@ (8011cb8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj+0x4c>)
 8011cb4:	f7ff ffc2 	bl	8011c3c <_ZSt20__throw_length_errorPKc>
 8011cb8:	08016dbc 	.word	0x08016dbc

08011cbc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 8011cbc:	4603      	mov	r3, r0
 8011cbe:	b510      	push	{r4, lr}
 8011cc0:	4604      	mov	r4, r0
 8011cc2:	f853 0b08 	ldr.w	r0, [r3], #8
 8011cc6:	4298      	cmp	r0, r3
 8011cc8:	d001      	beq.n	8011cce <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev+0x12>
 8011cca:	f000 f8bb 	bl	8011e44 <_ZdlPv>
 8011cce:	4620      	mov	r0, r4
 8011cd0:	bd10      	pop	{r4, pc}
 8011cd2:	bf00      	nop

08011cd4 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>:
 8011cd4:	6800      	ldr	r0, [r0, #0]
 8011cd6:	4770      	bx	lr

08011cd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
 8011cd8:	b570      	push	{r4, r5, r6, lr}
 8011cda:	1a54      	subs	r4, r2, r1
 8011cdc:	b082      	sub	sp, #8
 8011cde:	2c0f      	cmp	r4, #15
 8011ce0:	460e      	mov	r6, r1
 8011ce2:	9401      	str	r4, [sp, #4]
 8011ce4:	4605      	mov	r5, r0
 8011ce6:	d811      	bhi.n	8011d0c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x34>
 8011ce8:	2c01      	cmp	r4, #1
 8011cea:	6800      	ldr	r0, [r0, #0]
 8011cec:	d108      	bne.n	8011d00 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x28>
 8011cee:	780b      	ldrb	r3, [r1, #0]
 8011cf0:	7003      	strb	r3, [r0, #0]
 8011cf2:	9c01      	ldr	r4, [sp, #4]
 8011cf4:	6828      	ldr	r0, [r5, #0]
 8011cf6:	606c      	str	r4, [r5, #4]
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	5503      	strb	r3, [r0, r4]
 8011cfc:	b002      	add	sp, #8
 8011cfe:	bd70      	pop	{r4, r5, r6, pc}
 8011d00:	b95c      	cbnz	r4, 8011d1a <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x42>
 8011d02:	2300      	movs	r3, #0
 8011d04:	606c      	str	r4, [r5, #4]
 8011d06:	5503      	strb	r3, [r0, r4]
 8011d08:	b002      	add	sp, #8
 8011d0a:	bd70      	pop	{r4, r5, r6, pc}
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	a901      	add	r1, sp, #4
 8011d10:	f7ff ffac 	bl	8011c6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8011d14:	9b01      	ldr	r3, [sp, #4]
 8011d16:	6028      	str	r0, [r5, #0]
 8011d18:	60ab      	str	r3, [r5, #8]
 8011d1a:	4622      	mov	r2, r4
 8011d1c:	4631      	mov	r1, r6
 8011d1e:	f002 fc89 	bl	8014634 <memcpy>
 8011d22:	9c01      	ldr	r4, [sp, #4]
 8011d24:	6828      	ldr	r0, [r5, #0]
 8011d26:	606c      	str	r4, [r5, #4]
 8011d28:	2300      	movs	r3, #0
 8011d2a:	5503      	strb	r3, [r0, r4]
 8011d2c:	b002      	add	sp, #8
 8011d2e:	bd70      	pop	{r4, r5, r6, pc}

08011d30 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>:
 8011d30:	f100 0208 	add.w	r2, r0, #8
 8011d34:	b510      	push	{r4, lr}
 8011d36:	6002      	str	r2, [r0, #0]
 8011d38:	e9d1 1200 	ldrd	r1, r2, [r1]
 8011d3c:	4604      	mov	r4, r0
 8011d3e:	440a      	add	r2, r1
 8011d40:	f04f 0300 	mov.w	r3, #0
 8011d44:	f7ff ffc8 	bl	8011cd8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
 8011d48:	4620      	mov	r0, r4
 8011d4a:	bd10      	pop	{r4, pc}

08011d4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
 8011d4c:	b570      	push	{r4, r5, r6, lr}
 8011d4e:	1a54      	subs	r4, r2, r1
 8011d50:	b082      	sub	sp, #8
 8011d52:	2c0f      	cmp	r4, #15
 8011d54:	460e      	mov	r6, r1
 8011d56:	9401      	str	r4, [sp, #4]
 8011d58:	4605      	mov	r5, r0
 8011d5a:	d811      	bhi.n	8011d80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x34>
 8011d5c:	2c01      	cmp	r4, #1
 8011d5e:	6800      	ldr	r0, [r0, #0]
 8011d60:	d108      	bne.n	8011d74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x28>
 8011d62:	780b      	ldrb	r3, [r1, #0]
 8011d64:	7003      	strb	r3, [r0, #0]
 8011d66:	9c01      	ldr	r4, [sp, #4]
 8011d68:	6828      	ldr	r0, [r5, #0]
 8011d6a:	606c      	str	r4, [r5, #4]
 8011d6c:	2300      	movs	r3, #0
 8011d6e:	5503      	strb	r3, [r0, r4]
 8011d70:	b002      	add	sp, #8
 8011d72:	bd70      	pop	{r4, r5, r6, pc}
 8011d74:	b95c      	cbnz	r4, 8011d8e <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x42>
 8011d76:	2300      	movs	r3, #0
 8011d78:	606c      	str	r4, [r5, #4]
 8011d7a:	5503      	strb	r3, [r0, r4]
 8011d7c:	b002      	add	sp, #8
 8011d7e:	bd70      	pop	{r4, r5, r6, pc}
 8011d80:	2200      	movs	r2, #0
 8011d82:	a901      	add	r1, sp, #4
 8011d84:	f7ff ff72 	bl	8011c6c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERjj>
 8011d88:	9b01      	ldr	r3, [sp, #4]
 8011d8a:	6028      	str	r0, [r5, #0]
 8011d8c:	60ab      	str	r3, [r5, #8]
 8011d8e:	4622      	mov	r2, r4
 8011d90:	4631      	mov	r1, r6
 8011d92:	f002 fc4f 	bl	8014634 <memcpy>
 8011d96:	9c01      	ldr	r4, [sp, #4]
 8011d98:	6828      	ldr	r0, [r5, #0]
 8011d9a:	606c      	str	r4, [r5, #4]
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	5503      	strb	r3, [r0, r4]
 8011da0:	b002      	add	sp, #8
 8011da2:	bd70      	pop	{r4, r5, r6, pc}

08011da4 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>:
 8011da4:	b538      	push	{r3, r4, r5, lr}
 8011da6:	f100 0308 	add.w	r3, r0, #8
 8011daa:	6003      	str	r3, [r0, #0]
 8011dac:	b169      	cbz	r1, 8011dca <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x26>
 8011dae:	4604      	mov	r4, r0
 8011db0:	4608      	mov	r0, r1
 8011db2:	460d      	mov	r5, r1
 8011db4:	f7f5 f8cc 	bl	8006f50 <strlen>
 8011db8:	f04f 0300 	mov.w	r3, #0
 8011dbc:	182a      	adds	r2, r5, r0
 8011dbe:	4629      	mov	r1, r5
 8011dc0:	4620      	mov	r0, r4
 8011dc2:	f7ff ffc3 	bl	8011d4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
 8011dc6:	4620      	mov	r0, r4
 8011dc8:	bd38      	pop	{r3, r4, r5, pc}
 8011dca:	4801      	ldr	r0, [pc, #4]	@ (8011dd0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_+0x2c>)
 8011dcc:	f7ff ff1e 	bl	8011c0c <_ZSt19__throw_logic_errorPKc>
 8011dd0:	08016dd4 	.word	0x08016dd4

08011dd4 <_ZNKSt9bad_alloc4whatEv>:
 8011dd4:	4800      	ldr	r0, [pc, #0]	@ (8011dd8 <_ZNKSt9bad_alloc4whatEv+0x4>)
 8011dd6:	4770      	bx	lr
 8011dd8:	08016e08 	.word	0x08016e08

08011ddc <_ZNSt9bad_allocD1Ev>:
 8011ddc:	b510      	push	{r4, lr}
 8011dde:	4b03      	ldr	r3, [pc, #12]	@ (8011dec <_ZNSt9bad_allocD1Ev+0x10>)
 8011de0:	6003      	str	r3, [r0, #0]
 8011de2:	4604      	mov	r4, r0
 8011de4:	f000 fa96 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8011de8:	4620      	mov	r0, r4
 8011dea:	bd10      	pop	{r4, pc}
 8011dec:	0801788c 	.word	0x0801788c

08011df0 <_ZNSt9bad_allocD0Ev>:
 8011df0:	b510      	push	{r4, lr}
 8011df2:	4b05      	ldr	r3, [pc, #20]	@ (8011e08 <_ZNSt9bad_allocD0Ev+0x18>)
 8011df4:	6003      	str	r3, [r0, #0]
 8011df6:	4604      	mov	r4, r0
 8011df8:	f000 fa8c 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8011dfc:	4620      	mov	r0, r4
 8011dfe:	2104      	movs	r1, #4
 8011e00:	f7ff fec4 	bl	8011b8c <_ZdlPvj>
 8011e04:	4620      	mov	r0, r4
 8011e06:	bd10      	pop	{r4, pc}
 8011e08:	0801788c 	.word	0x0801788c

08011e0c <_ZNKSt20bad_array_new_length4whatEv>:
 8011e0c:	4800      	ldr	r0, [pc, #0]	@ (8011e10 <_ZNKSt20bad_array_new_length4whatEv+0x4>)
 8011e0e:	4770      	bx	lr
 8011e10:	08016e18 	.word	0x08016e18

08011e14 <_ZNSt20bad_array_new_lengthD1Ev>:
 8011e14:	b510      	push	{r4, lr}
 8011e16:	4b03      	ldr	r3, [pc, #12]	@ (8011e24 <_ZNSt20bad_array_new_lengthD1Ev+0x10>)
 8011e18:	6003      	str	r3, [r0, #0]
 8011e1a:	4604      	mov	r4, r0
 8011e1c:	f7ff ffde 	bl	8011ddc <_ZNSt9bad_allocD1Ev>
 8011e20:	4620      	mov	r0, r4
 8011e22:	bd10      	pop	{r4, pc}
 8011e24:	080178c8 	.word	0x080178c8

08011e28 <_ZNSt20bad_array_new_lengthD0Ev>:
 8011e28:	b510      	push	{r4, lr}
 8011e2a:	4b05      	ldr	r3, [pc, #20]	@ (8011e40 <_ZNSt20bad_array_new_lengthD0Ev+0x18>)
 8011e2c:	6003      	str	r3, [r0, #0]
 8011e2e:	4604      	mov	r4, r0
 8011e30:	f7ff ffd4 	bl	8011ddc <_ZNSt9bad_allocD1Ev>
 8011e34:	4620      	mov	r0, r4
 8011e36:	2104      	movs	r1, #4
 8011e38:	f7ff fea8 	bl	8011b8c <_ZdlPvj>
 8011e3c:	4620      	mov	r0, r4
 8011e3e:	bd10      	pop	{r4, pc}
 8011e40:	080178c8 	.word	0x080178c8

08011e44 <_ZdlPv>:
 8011e44:	f001 bcae 	b.w	80137a4 <free>

08011e48 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>:
 8011e48:	491e      	ldr	r1, [pc, #120]	@ (8011ec4 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x7c>)
 8011e4a:	684b      	ldr	r3, [r1, #4]
 8011e4c:	b530      	push	{r4, r5, lr}
 8011e4e:	f850 5c08 	ldr.w	r5, [r0, #-8]
 8011e52:	f1a0 0408 	sub.w	r4, r0, #8
 8011e56:	b32b      	cbz	r3, 8011ea4 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x5c>
 8011e58:	eb04 0e05 	add.w	lr, r4, r5
 8011e5c:	4573      	cmp	r3, lr
 8011e5e:	d821      	bhi.n	8011ea4 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x5c>
 8011e60:	685a      	ldr	r2, [r3, #4]
 8011e62:	d026      	beq.n	8011eb2 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x6a>
 8011e64:	f101 0c04 	add.w	ip, r1, #4
 8011e68:	b932      	cbnz	r2, 8011e78 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x30>
 8011e6a:	e00e      	b.n	8011e8a <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x42>
 8011e6c:	6851      	ldr	r1, [r2, #4]
 8011e6e:	f103 0c04 	add.w	ip, r3, #4
 8011e72:	4613      	mov	r3, r2
 8011e74:	b139      	cbz	r1, 8011e86 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x3e>
 8011e76:	460a      	mov	r2, r1
 8011e78:	4596      	cmp	lr, r2
 8011e7a:	d8f7      	bhi.n	8011e6c <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x24>
 8011e7c:	bf02      	ittt	eq
 8011e7e:	e9de 2100 	ldrdeq	r2, r1, [lr]
 8011e82:	6059      	streq	r1, [r3, #4]
 8011e84:	18ad      	addeq	r5, r5, r2
 8011e86:	f8dc 3000 	ldr.w	r3, [ip]
 8011e8a:	681a      	ldr	r2, [r3, #0]
 8011e8c:	1899      	adds	r1, r3, r2
 8011e8e:	428c      	cmp	r4, r1
 8011e90:	d00c      	beq.n	8011eac <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0+0x64>
 8011e92:	685b      	ldr	r3, [r3, #4]
 8011e94:	f840 3c04 	str.w	r3, [r0, #-4]
 8011e98:	f8dc 3000 	ldr.w	r3, [ip]
 8011e9c:	f840 5c08 	str.w	r5, [r0, #-8]
 8011ea0:	605c      	str	r4, [r3, #4]
 8011ea2:	bd30      	pop	{r4, r5, pc}
 8011ea4:	f840 3c04 	str.w	r3, [r0, #-4]
 8011ea8:	604c      	str	r4, [r1, #4]
 8011eaa:	bd30      	pop	{r4, r5, pc}
 8011eac:	442a      	add	r2, r5
 8011eae:	601a      	str	r2, [r3, #0]
 8011eb0:	bd30      	pop	{r4, r5, pc}
 8011eb2:	681b      	ldr	r3, [r3, #0]
 8011eb4:	f840 2c04 	str.w	r2, [r0, #-4]
 8011eb8:	442b      	add	r3, r5
 8011eba:	f840 3c08 	str.w	r3, [r0, #-8]
 8011ebe:	604c      	str	r4, [r1, #4]
 8011ec0:	bd30      	pop	{r4, r5, pc}
 8011ec2:	bf00      	nop
 8011ec4:	20005930 	.word	0x20005930

08011ec8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>:
 8011ec8:	4914      	ldr	r1, [pc, #80]	@ (8011f1c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x54>)
 8011eca:	f100 0308 	add.w	r3, r0, #8
 8011ece:	6848      	ldr	r0, [r1, #4]
 8011ed0:	2b08      	cmp	r3, #8
 8011ed2:	bf38      	it	cc
 8011ed4:	2308      	movcc	r3, #8
 8011ed6:	b1f8      	cbz	r0, 8011f18 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x50>
 8011ed8:	3307      	adds	r3, #7
 8011eda:	f023 0307 	bic.w	r3, r3, #7
 8011ede:	3104      	adds	r1, #4
 8011ee0:	e002      	b.n	8011ee8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x20>
 8011ee2:	1d01      	adds	r1, r0, #4
 8011ee4:	6840      	ldr	r0, [r0, #4]
 8011ee6:	b180      	cbz	r0, 8011f0a <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x42>
 8011ee8:	6802      	ldr	r2, [r0, #0]
 8011eea:	4293      	cmp	r3, r2
 8011eec:	d8f9      	bhi.n	8011ee2 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x1a>
 8011eee:	b430      	push	{r4, r5}
 8011ef0:	1ad4      	subs	r4, r2, r3
 8011ef2:	2c07      	cmp	r4, #7
 8011ef4:	6845      	ldr	r5, [r0, #4]
 8011ef6:	d909      	bls.n	8011f0c <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0+0x44>
 8011ef8:	18c2      	adds	r2, r0, r3
 8011efa:	6055      	str	r5, [r2, #4]
 8011efc:	50c4      	str	r4, [r0, r3]
 8011efe:	6808      	ldr	r0, [r1, #0]
 8011f00:	bc30      	pop	{r4, r5}
 8011f02:	6003      	str	r3, [r0, #0]
 8011f04:	3008      	adds	r0, #8
 8011f06:	600a      	str	r2, [r1, #0]
 8011f08:	4770      	bx	lr
 8011f0a:	4770      	bx	lr
 8011f0c:	6002      	str	r2, [r0, #0]
 8011f0e:	462a      	mov	r2, r5
 8011f10:	3008      	adds	r0, #8
 8011f12:	bc30      	pop	{r4, r5}
 8011f14:	600a      	str	r2, [r1, #0]
 8011f16:	4770      	bx	lr
 8011f18:	4770      	bx	lr
 8011f1a:	bf00      	nop
 8011f1c:	20005930 	.word	0x20005930

08011f20 <__cxa_allocate_exception>:
 8011f20:	b510      	push	{r4, lr}
 8011f22:	f100 0480 	add.w	r4, r0, #128	@ 0x80
 8011f26:	4620      	mov	r0, r4
 8011f28:	f001 fc34 	bl	8013794 <malloc>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	b130      	cbz	r0, 8011f3e <__cxa_allocate_exception+0x1e>
 8011f30:	2280      	movs	r2, #128	@ 0x80
 8011f32:	2100      	movs	r1, #0
 8011f34:	4618      	mov	r0, r3
 8011f36:	f002 faad 	bl	8014494 <memset>
 8011f3a:	3080      	adds	r0, #128	@ 0x80
 8011f3c:	bd10      	pop	{r4, pc}
 8011f3e:	4620      	mov	r0, r4
 8011f40:	f7ff ffc2 	bl	8011ec8 <_ZN12_GLOBAL__N_14pool8allocateEj.constprop.0>
 8011f44:	4603      	mov	r3, r0
 8011f46:	2800      	cmp	r0, #0
 8011f48:	d1f2      	bne.n	8011f30 <__cxa_allocate_exception+0x10>
 8011f4a:	f000 fcef 	bl	801292c <_ZSt9terminatev>
 8011f4e:	bf00      	nop

08011f50 <__cxa_free_exception>:
 8011f50:	4b06      	ldr	r3, [pc, #24]	@ (8011f6c <__cxa_free_exception+0x1c>)
 8011f52:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8011f56:	3880      	subs	r0, #128	@ 0x80
 8011f58:	4413      	add	r3, r2
 8011f5a:	4298      	cmp	r0, r3
 8011f5c:	d203      	bcs.n	8011f66 <__cxa_free_exception+0x16>
 8011f5e:	4282      	cmp	r2, r0
 8011f60:	d201      	bcs.n	8011f66 <__cxa_free_exception+0x16>
 8011f62:	f7ff bf71 	b.w	8011e48 <_ZN12_GLOBAL__N_14pool4freeEPv.constprop.0>
 8011f66:	f001 bc1d 	b.w	80137a4 <free>
 8011f6a:	bf00      	nop
 8011f6c:	20005930 	.word	0x20005930

08011f70 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv>:
 8011f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f74:	4d3c      	ldr	r5, [pc, #240]	@ (8012068 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xf8>)
 8011f76:	483d      	ldr	r0, [pc, #244]	@ (801206c <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xfc>)
 8011f78:	b088      	sub	sp, #32
 8011f7a:	2600      	movs	r6, #0
 8011f7c:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8011f80:	60ee      	str	r6, [r5, #12]
 8011f82:	f001 f8f5 	bl	8013170 <getenv>
 8011f86:	4b3a      	ldr	r3, [pc, #232]	@ (8012070 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x100>)
 8011f88:	4a3a      	ldr	r2, [pc, #232]	@ (8012074 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x104>)
 8011f8a:	2108      	movs	r1, #8
 8011f8c:	e9cd 1302 	strd	r1, r3, [sp, #8]
 8011f90:	2309      	movs	r3, #9
 8011f92:	e9cd 6304 	strd	r6, r3, [sp, #16]
 8011f96:	2304      	movs	r3, #4
 8011f98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011f9c:	2800      	cmp	r0, #0
 8011f9e:	d04b      	beq.n	8012038 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xc8>
 8011fa0:	4e35      	ldr	r6, [pc, #212]	@ (8012078 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x108>)
 8011fa2:	4604      	mov	r4, r0
 8011fa4:	7823      	ldrb	r3, [r4, #0]
 8011fa6:	2b3a      	cmp	r3, #58	@ 0x3a
 8011fa8:	bf08      	it	eq
 8011faa:	3401      	addeq	r4, #1
 8011fac:	220f      	movs	r2, #15
 8011fae:	4621      	mov	r1, r4
 8011fb0:	4630      	mov	r0, r6
 8011fb2:	f002 fa45 	bl	8014440 <memcmp>
 8011fb6:	b910      	cbnz	r0, 8011fbe <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x4e>
 8011fb8:	7be3      	ldrb	r3, [r4, #15]
 8011fba:	2b2e      	cmp	r3, #46	@ 0x2e
 8011fbc:	d016      	beq.n	8011fec <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x7c>
 8011fbe:	4620      	mov	r0, r4
 8011fc0:	213a      	movs	r1, #58	@ 0x3a
 8011fc2:	f002 fa6f 	bl	80144a4 <strchr>
 8011fc6:	4604      	mov	r4, r0
 8011fc8:	2800      	cmp	r0, #0
 8011fca:	d1eb      	bne.n	8011fa4 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x34>
 8011fcc:	9a07      	ldr	r2, [sp, #28]
 8011fce:	9c04      	ldr	r4, [sp, #16]
 8011fd0:	2a40      	cmp	r2, #64	@ 0x40
 8011fd2:	dc21      	bgt.n	8012018 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xa8>
 8011fd4:	2c00      	cmp	r4, #0
 8011fd6:	bf08      	it	eq
 8011fd8:	2406      	moveq	r4, #6
 8011fda:	343e      	adds	r4, #62	@ 0x3e
 8011fdc:	fb02 f404 	mul.w	r4, r2, r4
 8011fe0:	00a4      	lsls	r4, r4, #2
 8011fe2:	60ec      	str	r4, [r5, #12]
 8011fe4:	b9e4      	cbnz	r4, 8012020 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xb0>
 8011fe6:	b008      	add	sp, #32
 8011fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fec:	3410      	adds	r4, #16
 8011fee:	af02      	add	r7, sp, #8
 8011ff0:	f8d7 8000 	ldr.w	r8, [r7]
 8011ff4:	6878      	ldr	r0, [r7, #4]
 8011ff6:	4621      	mov	r1, r4
 8011ff8:	4642      	mov	r2, r8
 8011ffa:	f1b8 0f00 	cmp.w	r8, #0
 8011ffe:	d002      	beq.n	8012006 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x96>
 8012000:	f002 fa1e 	bl	8014440 <memcmp>
 8012004:	b918      	cbnz	r0, 801200e <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x9e>
 8012006:	f814 3008 	ldrb.w	r3, [r4, r8]
 801200a:	2b3d      	cmp	r3, #61	@ 0x3d
 801200c:	d018      	beq.n	8012040 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xd0>
 801200e:	370c      	adds	r7, #12
 8012010:	ab08      	add	r3, sp, #32
 8012012:	429f      	cmp	r7, r3
 8012014:	d1ec      	bne.n	8011ff0 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x80>
 8012016:	e7d2      	b.n	8011fbe <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x4e>
 8012018:	b964      	cbnz	r4, 8012034 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xc4>
 801201a:	f44f 4488 	mov.w	r4, #17408	@ 0x4400
 801201e:	60ec      	str	r4, [r5, #12]
 8012020:	4620      	mov	r0, r4
 8012022:	f001 fbb7 	bl	8013794 <malloc>
 8012026:	60a8      	str	r0, [r5, #8]
 8012028:	b1d8      	cbz	r0, 8012062 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xf2>
 801202a:	2300      	movs	r3, #0
 801202c:	e9c0 4300 	strd	r4, r3, [r0]
 8012030:	6068      	str	r0, [r5, #4]
 8012032:	e7d8      	b.n	8011fe6 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x76>
 8012034:	2240      	movs	r2, #64	@ 0x40
 8012036:	e7d0      	b.n	8011fda <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x6a>
 8012038:	f44f 6488 	mov.w	r4, #1088	@ 0x440
 801203c:	60ec      	str	r4, [r5, #12]
 801203e:	e7ef      	b.n	8012020 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xb0>
 8012040:	f108 0001 	add.w	r0, r8, #1
 8012044:	4420      	add	r0, r4
 8012046:	2200      	movs	r2, #0
 8012048:	a901      	add	r1, sp, #4
 801204a:	f002 f88b 	bl	8014164 <strtoul>
 801204e:	9c01      	ldr	r4, [sp, #4]
 8012050:	7823      	ldrb	r3, [r4, #0]
 8012052:	2b3a      	cmp	r3, #58	@ 0x3a
 8012054:	d001      	beq.n	801205a <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0xea>
 8012056:	2b00      	cmp	r3, #0
 8012058:	d1b1      	bne.n	8011fbe <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x4e>
 801205a:	2800      	cmp	r0, #0
 801205c:	bfa8      	it	ge
 801205e:	60b8      	strge	r0, [r7, #8]
 8012060:	e7ad      	b.n	8011fbe <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x4e>
 8012062:	60e8      	str	r0, [r5, #12]
 8012064:	e7bf      	b.n	8011fe6 <_GLOBAL__sub_I__ZN9__gnu_cxx9__freeresEv+0x76>
 8012066:	bf00      	nop
 8012068:	20005930 	.word	0x20005930
 801206c:	08016e34 	.word	0x08016e34
 8012070:	08016e48 	.word	0x08016e48
 8012074:	08016e54 	.word	0x08016e54
 8012078:	08016e60 	.word	0x08016e60

0801207c <__cxa_end_cleanup>:
 801207c:	b41e      	push	{r1, r2, r3, r4}
 801207e:	f000 f88d 	bl	801219c <__gnu_end_cleanup>
 8012082:	bc1e      	pop	{r1, r2, r3, r4}
 8012084:	f7f6 fc74 	bl	8008970 <_Unwind_Resume>

08012088 <__cxa_type_match>:
 8012088:	b5f0      	push	{r4, r5, r6, r7, lr}
 801208a:	7802      	ldrb	r2, [r0, #0]
 801208c:	2a47      	cmp	r2, #71	@ 0x47
 801208e:	b083      	sub	sp, #12
 8012090:	460c      	mov	r4, r1
 8012092:	461d      	mov	r5, r3
 8012094:	d019      	beq.n	80120ca <__cxa_type_match+0x42>
 8012096:	4e26      	ldr	r6, [pc, #152]	@ (8012130 <__cxa_type_match+0xa8>)
 8012098:	2000      	movs	r0, #0
 801209a:	6833      	ldr	r3, [r6, #0]
 801209c:	9001      	str	r0, [sp, #4]
 801209e:	689b      	ldr	r3, [r3, #8]
 80120a0:	4630      	mov	r0, r6
 80120a2:	4798      	blx	r3
 80120a4:	b178      	cbz	r0, 80120c6 <__cxa_type_match+0x3e>
 80120a6:	9b01      	ldr	r3, [sp, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	9301      	str	r3, [sp, #4]
 80120ac:	2702      	movs	r7, #2
 80120ae:	6823      	ldr	r3, [r4, #0]
 80120b0:	4631      	mov	r1, r6
 80120b2:	4620      	mov	r0, r4
 80120b4:	691e      	ldr	r6, [r3, #16]
 80120b6:	aa01      	add	r2, sp, #4
 80120b8:	2301      	movs	r3, #1
 80120ba:	47b0      	blx	r6
 80120bc:	bb38      	cbnz	r0, 801210e <__cxa_type_match+0x86>
 80120be:	4607      	mov	r7, r0
 80120c0:	4638      	mov	r0, r7
 80120c2:	b003      	add	sp, #12
 80120c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80120c6:	2701      	movs	r7, #1
 80120c8:	e7f1      	b.n	80120ae <__cxa_type_match+0x26>
 80120ca:	7843      	ldrb	r3, [r0, #1]
 80120cc:	2b4e      	cmp	r3, #78	@ 0x4e
 80120ce:	d1e2      	bne.n	8012096 <__cxa_type_match+0xe>
 80120d0:	7883      	ldrb	r3, [r0, #2]
 80120d2:	2b55      	cmp	r3, #85	@ 0x55
 80120d4:	d1df      	bne.n	8012096 <__cxa_type_match+0xe>
 80120d6:	78c3      	ldrb	r3, [r0, #3]
 80120d8:	2b43      	cmp	r3, #67	@ 0x43
 80120da:	d1dc      	bne.n	8012096 <__cxa_type_match+0xe>
 80120dc:	7903      	ldrb	r3, [r0, #4]
 80120de:	2b46      	cmp	r3, #70	@ 0x46
 80120e0:	d01a      	beq.n	8012118 <__cxa_type_match+0x90>
 80120e2:	2b43      	cmp	r3, #67	@ 0x43
 80120e4:	d1d7      	bne.n	8012096 <__cxa_type_match+0xe>
 80120e6:	7943      	ldrb	r3, [r0, #5]
 80120e8:	2b2b      	cmp	r3, #43	@ 0x2b
 80120ea:	d1d4      	bne.n	8012096 <__cxa_type_match+0xe>
 80120ec:	7983      	ldrb	r3, [r0, #6]
 80120ee:	2b2b      	cmp	r3, #43	@ 0x2b
 80120f0:	d1d1      	bne.n	8012096 <__cxa_type_match+0xe>
 80120f2:	79c3      	ldrb	r3, [r0, #7]
 80120f4:	2b01      	cmp	r3, #1
 80120f6:	d8ce      	bhi.n	8012096 <__cxa_type_match+0xe>
 80120f8:	f850 6c20 	ldr.w	r6, [r0, #-32]
 80120fc:	f04f 0300 	mov.w	r3, #0
 8012100:	9301      	str	r3, [sp, #4]
 8012102:	bf0a      	itet	eq
 8012104:	4630      	moveq	r0, r6
 8012106:	3058      	addne	r0, #88	@ 0x58
 8012108:	f856 6c78 	ldreq.w	r6, [r6, #-120]
 801210c:	e7c5      	b.n	801209a <__cxa_type_match+0x12>
 801210e:	9b01      	ldr	r3, [sp, #4]
 8012110:	602b      	str	r3, [r5, #0]
 8012112:	4638      	mov	r0, r7
 8012114:	b003      	add	sp, #12
 8012116:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012118:	7943      	ldrb	r3, [r0, #5]
 801211a:	2b4f      	cmp	r3, #79	@ 0x4f
 801211c:	d1bb      	bne.n	8012096 <__cxa_type_match+0xe>
 801211e:	7983      	ldrb	r3, [r0, #6]
 8012120:	2b52      	cmp	r3, #82	@ 0x52
 8012122:	d1b8      	bne.n	8012096 <__cxa_type_match+0xe>
 8012124:	79c0      	ldrb	r0, [r0, #7]
 8012126:	2800      	cmp	r0, #0
 8012128:	d1b5      	bne.n	8012096 <__cxa_type_match+0xe>
 801212a:	4e02      	ldr	r6, [pc, #8]	@ (8012134 <__cxa_type_match+0xac>)
 801212c:	e7b5      	b.n	801209a <__cxa_type_match+0x12>
 801212e:	bf00      	nop
 8012130:	08017958 	.word	0x08017958
 8012134:	0801792c 	.word	0x0801792c

08012138 <__cxa_begin_cleanup>:
 8012138:	b510      	push	{r4, lr}
 801213a:	4604      	mov	r4, r0
 801213c:	f000 f8fe 	bl	801233c <__cxa_get_globals>
 8012140:	4622      	mov	r2, r4
 8012142:	f812 3920 	ldrb.w	r3, [r2], #-32
 8012146:	2b47      	cmp	r3, #71	@ 0x47
 8012148:	d004      	beq.n	8012154 <__cxa_begin_cleanup+0x1c>
 801214a:	6883      	ldr	r3, [r0, #8]
 801214c:	bb23      	cbnz	r3, 8012198 <__cxa_begin_cleanup+0x60>
 801214e:	6082      	str	r2, [r0, #8]
 8012150:	2001      	movs	r0, #1
 8012152:	bd10      	pop	{r4, pc}
 8012154:	7863      	ldrb	r3, [r4, #1]
 8012156:	2b4e      	cmp	r3, #78	@ 0x4e
 8012158:	d1f7      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 801215a:	78a3      	ldrb	r3, [r4, #2]
 801215c:	2b55      	cmp	r3, #85	@ 0x55
 801215e:	d1f4      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 8012160:	78e3      	ldrb	r3, [r4, #3]
 8012162:	2b43      	cmp	r3, #67	@ 0x43
 8012164:	d1f1      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 8012166:	7923      	ldrb	r3, [r4, #4]
 8012168:	2b43      	cmp	r3, #67	@ 0x43
 801216a:	d1ee      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 801216c:	7963      	ldrb	r3, [r4, #5]
 801216e:	2b2b      	cmp	r3, #43	@ 0x2b
 8012170:	d1eb      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 8012172:	79a3      	ldrb	r3, [r4, #6]
 8012174:	2b2b      	cmp	r3, #43	@ 0x2b
 8012176:	d1e8      	bne.n	801214a <__cxa_begin_cleanup+0x12>
 8012178:	79e3      	ldrb	r3, [r4, #7]
 801217a:	2b01      	cmp	r3, #1
 801217c:	d8e5      	bhi.n	801214a <__cxa_begin_cleanup+0x12>
 801217e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8012182:	3301      	adds	r3, #1
 8012184:	2b01      	cmp	r3, #1
 8012186:	f844 3c04 	str.w	r3, [r4, #-4]
 801218a:	d1e1      	bne.n	8012150 <__cxa_begin_cleanup+0x18>
 801218c:	6883      	ldr	r3, [r0, #8]
 801218e:	f844 3c08 	str.w	r3, [r4, #-8]
 8012192:	6082      	str	r2, [r0, #8]
 8012194:	2001      	movs	r0, #1
 8012196:	bd10      	pop	{r4, pc}
 8012198:	f000 fbc8 	bl	801292c <_ZSt9terminatev>

0801219c <__gnu_end_cleanup>:
 801219c:	b508      	push	{r3, lr}
 801219e:	f000 f8cd 	bl	801233c <__cxa_get_globals>
 80121a2:	6883      	ldr	r3, [r0, #8]
 80121a4:	b383      	cbz	r3, 8012208 <__gnu_end_cleanup+0x6c>
 80121a6:	f893 2020 	ldrb.w	r2, [r3, #32]
 80121aa:	2a47      	cmp	r2, #71	@ 0x47
 80121ac:	d004      	beq.n	80121b8 <__gnu_end_cleanup+0x1c>
 80121ae:	2200      	movs	r2, #0
 80121b0:	6082      	str	r2, [r0, #8]
 80121b2:	f103 0020 	add.w	r0, r3, #32
 80121b6:	bd08      	pop	{r3, pc}
 80121b8:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80121bc:	2a4e      	cmp	r2, #78	@ 0x4e
 80121be:	d1f6      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121c0:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80121c4:	2a55      	cmp	r2, #85	@ 0x55
 80121c6:	d1f2      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121c8:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80121cc:	2a43      	cmp	r2, #67	@ 0x43
 80121ce:	d1ee      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121d0:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80121d4:	2a43      	cmp	r2, #67	@ 0x43
 80121d6:	d1ea      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121d8:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80121dc:	2a2b      	cmp	r2, #43	@ 0x2b
 80121de:	d1e6      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121e0:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80121e4:	2a2b      	cmp	r2, #43	@ 0x2b
 80121e6:	d1e2      	bne.n	80121ae <__gnu_end_cleanup+0x12>
 80121e8:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80121ec:	2a01      	cmp	r2, #1
 80121ee:	d8de      	bhi.n	80121ae <__gnu_end_cleanup+0x12>
 80121f0:	69da      	ldr	r2, [r3, #28]
 80121f2:	3a01      	subs	r2, #1
 80121f4:	61da      	str	r2, [r3, #28]
 80121f6:	2a00      	cmp	r2, #0
 80121f8:	d1db      	bne.n	80121b2 <__gnu_end_cleanup+0x16>
 80121fa:	6999      	ldr	r1, [r3, #24]
 80121fc:	6081      	str	r1, [r0, #8]
 80121fe:	2200      	movs	r2, #0
 8012200:	619a      	str	r2, [r3, #24]
 8012202:	f103 0020 	add.w	r0, r3, #32
 8012206:	bd08      	pop	{r3, pc}
 8012208:	f000 fb90 	bl	801292c <_ZSt9terminatev>

0801220c <__cxa_begin_catch>:
 801220c:	b538      	push	{r3, r4, r5, lr}
 801220e:	4604      	mov	r4, r0
 8012210:	f000 f894 	bl	801233c <__cxa_get_globals>
 8012214:	4622      	mov	r2, r4
 8012216:	6805      	ldr	r5, [r0, #0]
 8012218:	f812 3920 	ldrb.w	r3, [r2], #-32
 801221c:	2b47      	cmp	r3, #71	@ 0x47
 801221e:	d003      	beq.n	8012228 <__cxa_begin_catch+0x1c>
 8012220:	bb85      	cbnz	r5, 8012284 <__cxa_begin_catch+0x78>
 8012222:	6002      	str	r2, [r0, #0]
 8012224:	4628      	mov	r0, r5
 8012226:	bd38      	pop	{r3, r4, r5, pc}
 8012228:	7863      	ldrb	r3, [r4, #1]
 801222a:	2b4e      	cmp	r3, #78	@ 0x4e
 801222c:	d1f8      	bne.n	8012220 <__cxa_begin_catch+0x14>
 801222e:	78a3      	ldrb	r3, [r4, #2]
 8012230:	2b55      	cmp	r3, #85	@ 0x55
 8012232:	d1f5      	bne.n	8012220 <__cxa_begin_catch+0x14>
 8012234:	78e3      	ldrb	r3, [r4, #3]
 8012236:	2b43      	cmp	r3, #67	@ 0x43
 8012238:	d1f2      	bne.n	8012220 <__cxa_begin_catch+0x14>
 801223a:	7923      	ldrb	r3, [r4, #4]
 801223c:	2b43      	cmp	r3, #67	@ 0x43
 801223e:	d1ef      	bne.n	8012220 <__cxa_begin_catch+0x14>
 8012240:	7963      	ldrb	r3, [r4, #5]
 8012242:	2b2b      	cmp	r3, #43	@ 0x2b
 8012244:	d1ec      	bne.n	8012220 <__cxa_begin_catch+0x14>
 8012246:	79a3      	ldrb	r3, [r4, #6]
 8012248:	2b2b      	cmp	r3, #43	@ 0x2b
 801224a:	d1e9      	bne.n	8012220 <__cxa_begin_catch+0x14>
 801224c:	79e3      	ldrb	r3, [r4, #7]
 801224e:	2b01      	cmp	r3, #1
 8012250:	d8e6      	bhi.n	8012220 <__cxa_begin_catch+0x14>
 8012252:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 8012256:	2b00      	cmp	r3, #0
 8012258:	db11      	blt.n	801227e <__cxa_begin_catch+0x72>
 801225a:	3301      	adds	r3, #1
 801225c:	f844 3c0c 	str.w	r3, [r4, #-12]
 8012260:	6843      	ldr	r3, [r0, #4]
 8012262:	3b01      	subs	r3, #1
 8012264:	6043      	str	r3, [r0, #4]
 8012266:	4295      	cmp	r5, r2
 8012268:	bf18      	it	ne
 801226a:	f844 5c10 	strne.w	r5, [r4, #-16]
 801226e:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8012270:	bf18      	it	ne
 8012272:	6002      	strne	r2, [r0, #0]
 8012274:	4620      	mov	r0, r4
 8012276:	f7f5 ff8f 	bl	8008198 <_Unwind_Complete>
 801227a:	4628      	mov	r0, r5
 801227c:	bd38      	pop	{r3, r4, r5, pc}
 801227e:	f1c3 0301 	rsb	r3, r3, #1
 8012282:	e7eb      	b.n	801225c <__cxa_begin_catch+0x50>
 8012284:	f000 fb52 	bl	801292c <_ZSt9terminatev>

08012288 <__cxa_end_catch>:
 8012288:	b508      	push	{r3, lr}
 801228a:	f000 f853 	bl	8012334 <__cxa_get_globals_fast>
 801228e:	6803      	ldr	r3, [r0, #0]
 8012290:	b37b      	cbz	r3, 80122f2 <__cxa_end_catch+0x6a>
 8012292:	f893 2020 	ldrb.w	r2, [r3, #32]
 8012296:	2a47      	cmp	r2, #71	@ 0x47
 8012298:	d007      	beq.n	80122aa <__cxa_end_catch+0x22>
 801229a:	2200      	movs	r2, #0
 801229c:	6002      	str	r2, [r0, #0]
 801229e:	f103 0020 	add.w	r0, r3, #32
 80122a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80122a6:	f7f5 bf79 	b.w	800819c <_Unwind_DeleteException>
 80122aa:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80122ae:	2a4e      	cmp	r2, #78	@ 0x4e
 80122b0:	d1f3      	bne.n	801229a <__cxa_end_catch+0x12>
 80122b2:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80122b6:	2a55      	cmp	r2, #85	@ 0x55
 80122b8:	d1ef      	bne.n	801229a <__cxa_end_catch+0x12>
 80122ba:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 80122be:	2a43      	cmp	r2, #67	@ 0x43
 80122c0:	d1eb      	bne.n	801229a <__cxa_end_catch+0x12>
 80122c2:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 80122c6:	2a43      	cmp	r2, #67	@ 0x43
 80122c8:	d1e7      	bne.n	801229a <__cxa_end_catch+0x12>
 80122ca:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 80122ce:	2a2b      	cmp	r2, #43	@ 0x2b
 80122d0:	d1e3      	bne.n	801229a <__cxa_end_catch+0x12>
 80122d2:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 80122d6:	2a2b      	cmp	r2, #43	@ 0x2b
 80122d8:	d1df      	bne.n	801229a <__cxa_end_catch+0x12>
 80122da:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80122de:	2a01      	cmp	r2, #1
 80122e0:	d8db      	bhi.n	801229a <__cxa_end_catch+0x12>
 80122e2:	695a      	ldr	r2, [r3, #20]
 80122e4:	2a00      	cmp	r2, #0
 80122e6:	db05      	blt.n	80122f4 <__cxa_end_catch+0x6c>
 80122e8:	3a01      	subs	r2, #1
 80122ea:	d008      	beq.n	80122fe <__cxa_end_catch+0x76>
 80122ec:	1c51      	adds	r1, r2, #1
 80122ee:	d00e      	beq.n	801230e <__cxa_end_catch+0x86>
 80122f0:	615a      	str	r2, [r3, #20]
 80122f2:	bd08      	pop	{r3, pc}
 80122f4:	3201      	adds	r2, #1
 80122f6:	d1fb      	bne.n	80122f0 <__cxa_end_catch+0x68>
 80122f8:	6919      	ldr	r1, [r3, #16]
 80122fa:	6001      	str	r1, [r0, #0]
 80122fc:	e7f8      	b.n	80122f0 <__cxa_end_catch+0x68>
 80122fe:	691a      	ldr	r2, [r3, #16]
 8012300:	6002      	str	r2, [r0, #0]
 8012302:	f103 0020 	add.w	r0, r3, #32
 8012306:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801230a:	f7f5 bf47 	b.w	800819c <_Unwind_DeleteException>
 801230e:	f000 fb0d 	bl	801292c <_ZSt9terminatev>
 8012312:	bf00      	nop

08012314 <_ZNSt9exceptionD1Ev>:
 8012314:	4770      	bx	lr
 8012316:	bf00      	nop

08012318 <_ZNSt13bad_exceptionD1Ev>:
 8012318:	4770      	bx	lr
 801231a:	bf00      	nop

0801231c <_ZGTtNKSt13bad_exception4whatEv>:
 801231c:	4800      	ldr	r0, [pc, #0]	@ (8012320 <_ZGTtNKSt13bad_exception4whatEv+0x4>)
 801231e:	4770      	bx	lr
 8012320:	08016e70 	.word	0x08016e70

08012324 <_ZNSt13bad_exceptionD0Ev>:
 8012324:	b510      	push	{r4, lr}
 8012326:	2104      	movs	r1, #4
 8012328:	4604      	mov	r4, r0
 801232a:	f7ff fc2f 	bl	8011b8c <_ZdlPvj>
 801232e:	4620      	mov	r0, r4
 8012330:	bd10      	pop	{r4, pc}
 8012332:	bf00      	nop

08012334 <__cxa_get_globals_fast>:
 8012334:	4800      	ldr	r0, [pc, #0]	@ (8012338 <__cxa_get_globals_fast+0x4>)
 8012336:	4770      	bx	lr
 8012338:	20005940 	.word	0x20005940

0801233c <__cxa_get_globals>:
 801233c:	4800      	ldr	r0, [pc, #0]	@ (8012340 <__cxa_get_globals+0x4>)
 801233e:	4770      	bx	lr
 8012340:	20005940 	.word	0x20005940

08012344 <_ZL28read_encoded_value_with_basehjPKhPj>:
 8012344:	2850      	cmp	r0, #80	@ 0x50
 8012346:	b570      	push	{r4, r5, r6, lr}
 8012348:	d01d      	beq.n	8012386 <_ZL28read_encoded_value_with_basehjPKhPj+0x42>
 801234a:	4684      	mov	ip, r0
 801234c:	f000 000f 	and.w	r0, r0, #15
 8012350:	280c      	cmp	r0, #12
 8012352:	d855      	bhi.n	8012400 <_ZL28read_encoded_value_with_basehjPKhPj+0xbc>
 8012354:	e8df f000 	tbb	[pc, r0]
 8012358:	07264407 	.word	0x07264407
 801235c:	5454541e 	.word	0x5454541e
 8012360:	07222a54 	.word	0x07222a54
 8012364:	1e          	.byte	0x1e
 8012365:	00          	.byte	0x00
 8012366:	4610      	mov	r0, r2
 8012368:	f850 6b04 	ldr.w	r6, [r0], #4
 801236c:	b14e      	cbz	r6, 8012382 <_ZL28read_encoded_value_with_basehjPKhPj+0x3e>
 801236e:	f00c 0470 	and.w	r4, ip, #112	@ 0x70
 8012372:	2c10      	cmp	r4, #16
 8012374:	bf08      	it	eq
 8012376:	4611      	moveq	r1, r2
 8012378:	440e      	add	r6, r1
 801237a:	f01c 0f80 	tst.w	ip, #128	@ 0x80
 801237e:	bf18      	it	ne
 8012380:	6836      	ldrne	r6, [r6, #0]
 8012382:	601e      	str	r6, [r3, #0]
 8012384:	bd70      	pop	{r4, r5, r6, pc}
 8012386:	1cd0      	adds	r0, r2, #3
 8012388:	f020 0003 	bic.w	r0, r0, #3
 801238c:	f850 6b04 	ldr.w	r6, [r0], #4
 8012390:	601e      	str	r6, [r3, #0]
 8012392:	bd70      	pop	{r4, r5, r6, pc}
 8012394:	4610      	mov	r0, r2
 8012396:	f850 6b08 	ldr.w	r6, [r0], #8
 801239a:	e7e7      	b.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 801239c:	4610      	mov	r0, r2
 801239e:	f930 6b02 	ldrsh.w	r6, [r0], #2
 80123a2:	e7e3      	b.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 80123a4:	4610      	mov	r0, r2
 80123a6:	f830 6b02 	ldrh.w	r6, [r0], #2
 80123aa:	e7df      	b.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 80123ac:	2600      	movs	r6, #0
 80123ae:	4610      	mov	r0, r2
 80123b0:	4634      	mov	r4, r6
 80123b2:	f810 5b01 	ldrb.w	r5, [r0], #1
 80123b6:	f005 0e7f 	and.w	lr, r5, #127	@ 0x7f
 80123ba:	fa0e fe04 	lsl.w	lr, lr, r4
 80123be:	f015 0f80 	tst.w	r5, #128	@ 0x80
 80123c2:	ea46 060e 	orr.w	r6, r6, lr
 80123c6:	f104 0407 	add.w	r4, r4, #7
 80123ca:	d1f2      	bne.n	80123b2 <_ZL28read_encoded_value_with_basehjPKhPj+0x6e>
 80123cc:	2c1f      	cmp	r4, #31
 80123ce:	d8cd      	bhi.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 80123d0:	066d      	lsls	r5, r5, #25
 80123d2:	d5cb      	bpl.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 80123d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80123d8:	fa05 f404 	lsl.w	r4, r5, r4
 80123dc:	4326      	orrs	r6, r4
 80123de:	e7c6      	b.n	801236e <_ZL28read_encoded_value_with_basehjPKhPj+0x2a>
 80123e0:	2600      	movs	r6, #0
 80123e2:	4610      	mov	r0, r2
 80123e4:	4634      	mov	r4, r6
 80123e6:	f810 5b01 	ldrb.w	r5, [r0], #1
 80123ea:	f005 0e7f 	and.w	lr, r5, #127	@ 0x7f
 80123ee:	fa0e fe04 	lsl.w	lr, lr, r4
 80123f2:	062d      	lsls	r5, r5, #24
 80123f4:	ea46 060e 	orr.w	r6, r6, lr
 80123f8:	f104 0407 	add.w	r4, r4, #7
 80123fc:	d4f3      	bmi.n	80123e6 <_ZL28read_encoded_value_with_basehjPKhPj+0xa2>
 80123fe:	e7b5      	b.n	801236c <_ZL28read_encoded_value_with_basehjPKhPj+0x28>
 8012400:	f000 feae 	bl	8013160 <abort>

08012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>:
 8012404:	28ff      	cmp	r0, #255	@ 0xff
 8012406:	b508      	push	{r3, lr}
 8012408:	4603      	mov	r3, r0
 801240a:	d012      	beq.n	8012432 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 801240c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8012410:	2b30      	cmp	r3, #48	@ 0x30
 8012412:	4608      	mov	r0, r1
 8012414:	d013      	beq.n	801243e <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x3a>
 8012416:	d805      	bhi.n	8012424 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x20>
 8012418:	2b20      	cmp	r3, #32
 801241a:	d109      	bne.n	8012430 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2c>
 801241c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8012420:	f003 bf7b 	b.w	801631a <_Unwind_GetTextRelBase>
 8012424:	2b40      	cmp	r3, #64	@ 0x40
 8012426:	d106      	bne.n	8012436 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x32>
 8012428:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801242c:	f7f6 bca8 	b.w	8008d80 <_Unwind_GetRegionStart>
 8012430:	d803      	bhi.n	801243a <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x36>
 8012432:	2000      	movs	r0, #0
 8012434:	bd08      	pop	{r3, pc}
 8012436:	2b50      	cmp	r3, #80	@ 0x50
 8012438:	d0fb      	beq.n	8012432 <_ZL21base_of_encoded_valuehP15_Unwind_Context+0x2e>
 801243a:	f000 fe91 	bl	8013160 <abort>
 801243e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8012442:	f003 bf67 	b.w	8016314 <_Unwind_GetDataRelBase>
 8012446:	bf00      	nop

08012448 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>:
 8012448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801244a:	460c      	mov	r4, r1
 801244c:	4615      	mov	r5, r2
 801244e:	4606      	mov	r6, r0
 8012450:	b108      	cbz	r0, 8012456 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0xe>
 8012452:	f7f6 fc95 	bl	8008d80 <_Unwind_GetRegionStart>
 8012456:	6028      	str	r0, [r5, #0]
 8012458:	f814 7b01 	ldrb.w	r7, [r4], #1
 801245c:	2fff      	cmp	r7, #255	@ 0xff
 801245e:	d128      	bne.n	80124b2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x6a>
 8012460:	6068      	str	r0, [r5, #4]
 8012462:	4620      	mov	r0, r4
 8012464:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012468:	2bff      	cmp	r3, #255	@ 0xff
 801246a:	d032      	beq.n	80124d2 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x8a>
 801246c:	2310      	movs	r3, #16
 801246e:	2400      	movs	r4, #0
 8012470:	752b      	strb	r3, [r5, #20]
 8012472:	4622      	mov	r2, r4
 8012474:	f810 1b01 	ldrb.w	r1, [r0], #1
 8012478:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 801247c:	4093      	lsls	r3, r2
 801247e:	0609      	lsls	r1, r1, #24
 8012480:	ea44 0403 	orr.w	r4, r4, r3
 8012484:	f102 0207 	add.w	r2, r2, #7
 8012488:	d4f4      	bmi.n	8012474 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x2c>
 801248a:	4404      	add	r4, r0
 801248c:	60ec      	str	r4, [r5, #12]
 801248e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8012492:	756b      	strb	r3, [r5, #21]
 8012494:	2400      	movs	r4, #0
 8012496:	4622      	mov	r2, r4
 8012498:	f810 1b01 	ldrb.w	r1, [r0], #1
 801249c:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 80124a0:	4093      	lsls	r3, r2
 80124a2:	431c      	orrs	r4, r3
 80124a4:	060b      	lsls	r3, r1, #24
 80124a6:	f102 0207 	add.w	r2, r2, #7
 80124aa:	d4f5      	bmi.n	8012498 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x50>
 80124ac:	4404      	add	r4, r0
 80124ae:	612c      	str	r4, [r5, #16]
 80124b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80124b2:	4631      	mov	r1, r6
 80124b4:	4638      	mov	r0, r7
 80124b6:	f7ff ffa5 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80124ba:	1d2b      	adds	r3, r5, #4
 80124bc:	4601      	mov	r1, r0
 80124be:	4622      	mov	r2, r4
 80124c0:	4638      	mov	r0, r7
 80124c2:	f7ff ff3f 	bl	8012344 <_ZL28read_encoded_value_with_basehjPKhPj>
 80124c6:	4604      	mov	r4, r0
 80124c8:	4620      	mov	r0, r4
 80124ca:	f810 3b01 	ldrb.w	r3, [r0], #1
 80124ce:	2bff      	cmp	r3, #255	@ 0xff
 80124d0:	d1cc      	bne.n	801246c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x24>
 80124d2:	752b      	strb	r3, [r5, #20]
 80124d4:	2400      	movs	r4, #0
 80124d6:	e7d9      	b.n	801248c <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info+0x44>

080124d8 <__gxx_personality_v0>:
 80124d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124dc:	f000 0303 	and.w	r3, r0, #3
 80124e0:	b095      	sub	sp, #84	@ 0x54
 80124e2:	2400      	movs	r4, #0
 80124e4:	2b01      	cmp	r3, #1
 80124e6:	940a      	str	r4, [sp, #40]	@ 0x28
 80124e8:	460f      	mov	r7, r1
 80124ea:	4690      	mov	r8, r2
 80124ec:	f000 80a1 	beq.w	8012632 <__gxx_personality_v0+0x15a>
 80124f0:	2b02      	cmp	r3, #2
 80124f2:	d10a      	bne.n	801250a <__gxx_personality_v0+0x32>
 80124f4:	4641      	mov	r1, r8
 80124f6:	4638      	mov	r0, r7
 80124f8:	f7f6 fc2c 	bl	8008d54 <__gnu_unwind_frame>
 80124fc:	2800      	cmp	r0, #0
 80124fe:	f040 808d 	bne.w	801261c <__gxx_personality_v0+0x144>
 8012502:	2008      	movs	r0, #8
 8012504:	b015      	add	sp, #84	@ 0x54
 8012506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801250a:	2b00      	cmp	r3, #0
 801250c:	f040 8200 	bne.w	8012910 <__gxx_personality_v0+0x438>
 8012510:	f010 0408 	ands.w	r4, r0, #8
 8012514:	d1ee      	bne.n	80124f4 <__gxx_personality_v0+0x1c>
 8012516:	ab0e      	add	r3, sp, #56	@ 0x38
 8012518:	2501      	movs	r5, #1
 801251a:	9302      	str	r3, [sp, #8]
 801251c:	9b02      	ldr	r3, [sp, #8]
 801251e:	9300      	str	r3, [sp, #0]
 8012520:	2300      	movs	r3, #0
 8012522:	220c      	movs	r2, #12
 8012524:	4619      	mov	r1, r3
 8012526:	4640      	mov	r0, r8
 8012528:	970e      	str	r7, [sp, #56]	@ 0x38
 801252a:	f7f5 fe65 	bl	80081f8 <_Unwind_VRS_Set>
 801252e:	4640      	mov	r0, r8
 8012530:	f7f6 fc2c 	bl	8008d8c <_Unwind_GetLanguageSpecificData>
 8012534:	9003      	str	r0, [sp, #12]
 8012536:	2800      	cmp	r0, #0
 8012538:	d0dc      	beq.n	80124f4 <__gxx_personality_v0+0x1c>
 801253a:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801253e:	ea44 0305 	orr.w	r3, r4, r5
 8012542:	4640      	mov	r0, r8
 8012544:	9304      	str	r3, [sp, #16]
 8012546:	f7ff ff7f 	bl	8012448 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 801254a:	f89d 304c 	ldrb.w	r3, [sp, #76]	@ 0x4c
 801254e:	9306      	str	r3, [sp, #24]
 8012550:	4605      	mov	r5, r0
 8012552:	4641      	mov	r1, r8
 8012554:	4618      	mov	r0, r3
 8012556:	f7ff ff55 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 801255a:	f10d 0934 	add.w	r9, sp, #52	@ 0x34
 801255e:	2300      	movs	r3, #0
 8012560:	9005      	str	r0, [sp, #20]
 8012562:	9010      	str	r0, [sp, #64]	@ 0x40
 8012564:	4619      	mov	r1, r3
 8012566:	f8cd 9000 	str.w	r9, [sp]
 801256a:	220f      	movs	r2, #15
 801256c:	4640      	mov	r0, r8
 801256e:	f7f5 fe1b 	bl	80081a8 <_Unwind_VRS_Get>
 8012572:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012574:	f8dd a048 	ldr.w	sl, [sp, #72]	@ 0x48
 8012578:	f023 0301 	bic.w	r3, r3, #1
 801257c:	4555      	cmp	r5, sl
 801257e:	f103 36ff 	add.w	r6, r3, #4294967295	@ 0xffffffff
 8012582:	d233      	bcs.n	80125ec <__gxx_personality_v0+0x114>
 8012584:	f89d b04d 	ldrb.w	fp, [sp, #77]	@ 0x4d
 8012588:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 801258a:	2100      	movs	r1, #0
 801258c:	4658      	mov	r0, fp
 801258e:	f7ff ff39 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 8012592:	462a      	mov	r2, r5
 8012594:	4601      	mov	r1, r0
 8012596:	ab0b      	add	r3, sp, #44	@ 0x2c
 8012598:	4658      	mov	r0, fp
 801259a:	f7ff fed3 	bl	8012344 <_ZL28read_encoded_value_with_basehjPKhPj>
 801259e:	2100      	movs	r1, #0
 80125a0:	4605      	mov	r5, r0
 80125a2:	4658      	mov	r0, fp
 80125a4:	f7ff ff2e 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80125a8:	462a      	mov	r2, r5
 80125aa:	4601      	mov	r1, r0
 80125ac:	ab0c      	add	r3, sp, #48	@ 0x30
 80125ae:	4658      	mov	r0, fp
 80125b0:	f7ff fec8 	bl	8012344 <_ZL28read_encoded_value_with_basehjPKhPj>
 80125b4:	2100      	movs	r1, #0
 80125b6:	4605      	mov	r5, r0
 80125b8:	4658      	mov	r0, fp
 80125ba:	f7ff ff23 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80125be:	462a      	mov	r2, r5
 80125c0:	4601      	mov	r1, r0
 80125c2:	464b      	mov	r3, r9
 80125c4:	4658      	mov	r0, fp
 80125c6:	f7ff febd 	bl	8012344 <_ZL28read_encoded_value_with_basehjPKhPj>
 80125ca:	4605      	mov	r5, r0
 80125cc:	2000      	movs	r0, #0
 80125ce:	4602      	mov	r2, r0
 80125d0:	f815 1b01 	ldrb.w	r1, [r5], #1
 80125d4:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 80125d8:	4093      	lsls	r3, r2
 80125da:	4318      	orrs	r0, r3
 80125dc:	060b      	lsls	r3, r1, #24
 80125de:	f102 0207 	add.w	r2, r2, #7
 80125e2:	d4f5      	bmi.n	80125d0 <__gxx_personality_v0+0xf8>
 80125e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80125e6:	4423      	add	r3, r4
 80125e8:	42b3      	cmp	r3, r6
 80125ea:	d91b      	bls.n	8012624 <__gxx_personality_v0+0x14c>
 80125ec:	9b04      	ldr	r3, [sp, #16]
 80125ee:	07dc      	lsls	r4, r3, #31
 80125f0:	d526      	bpl.n	8012640 <__gxx_personality_v0+0x168>
 80125f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80125f4:	2500      	movs	r5, #0
 80125f6:	461c      	mov	r4, r3
 80125f8:	46ab      	mov	fp, r5
 80125fa:	2300      	movs	r3, #0
 80125fc:	4619      	mov	r1, r3
 80125fe:	f8cd 9000 	str.w	r9, [sp]
 8012602:	4640      	mov	r0, r8
 8012604:	220d      	movs	r2, #13
 8012606:	f7f5 fdcf 	bl	80081a8 <_Unwind_VRS_Get>
 801260a:	9b03      	ldr	r3, [sp, #12]
 801260c:	e9c7 3b0b 	strd	r3, fp, [r7, #44]	@ 0x2c
 8012610:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012612:	623b      	str	r3, [r7, #32]
 8012614:	e9c7 4509 	strd	r4, r5, [r7, #36]	@ 0x24
 8012618:	2006      	movs	r0, #6
 801261a:	e773      	b.n	8012504 <__gxx_personality_v0+0x2c>
 801261c:	2009      	movs	r0, #9
 801261e:	b015      	add	sp, #84	@ 0x54
 8012620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012624:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012626:	4413      	add	r3, r2
 8012628:	42b3      	cmp	r3, r6
 801262a:	d861      	bhi.n	80126f0 <__gxx_personality_v0+0x218>
 801262c:	4555      	cmp	r5, sl
 801262e:	d3ac      	bcc.n	801258a <__gxx_personality_v0+0xb2>
 8012630:	e7dc      	b.n	80125ec <__gxx_personality_v0+0x114>
 8012632:	ab0e      	add	r3, sp, #56	@ 0x38
 8012634:	f010 0408 	ands.w	r4, r0, #8
 8012638:	9302      	str	r3, [sp, #8]
 801263a:	d009      	beq.n	8012650 <__gxx_personality_v0+0x178>
 801263c:	2502      	movs	r5, #2
 801263e:	e76d      	b.n	801251c <__gxx_personality_v0+0x44>
 8012640:	9b04      	ldr	r3, [sp, #16]
 8012642:	0718      	lsls	r0, r3, #28
 8012644:	d501      	bpl.n	801264a <__gxx_personality_v0+0x172>
 8012646:	f000 f971 	bl	801292c <_ZSt9terminatev>
 801264a:	4638      	mov	r0, r7
 801264c:	f000 fd00 	bl	8013050 <__cxa_call_terminate>
 8012650:	9300      	str	r3, [sp, #0]
 8012652:	6a0d      	ldr	r5, [r1, #32]
 8012654:	4623      	mov	r3, r4
 8012656:	220d      	movs	r2, #13
 8012658:	4621      	mov	r1, r4
 801265a:	4640      	mov	r0, r8
 801265c:	f7f5 fda4 	bl	80081a8 <_Unwind_VRS_Get>
 8012660:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012662:	429d      	cmp	r5, r3
 8012664:	d1ea      	bne.n	801263c <__gxx_personality_v0+0x164>
 8012666:	9b02      	ldr	r3, [sp, #8]
 8012668:	9300      	str	r3, [sp, #0]
 801266a:	4621      	mov	r1, r4
 801266c:	4623      	mov	r3, r4
 801266e:	220c      	movs	r2, #12
 8012670:	4640      	mov	r0, r8
 8012672:	970e      	str	r7, [sp, #56]	@ 0x38
 8012674:	f7f5 fdc0 	bl	80081f8 <_Unwind_VRS_Set>
 8012678:	f8d7 b030 	ldr.w	fp, [r7, #48]	@ 0x30
 801267c:	e9d7 530a 	ldrd	r5, r3, [r7, #40]	@ 0x28
 8012680:	f1bb 0f00 	cmp.w	fp, #0
 8012684:	d0e1      	beq.n	801264a <__gxx_personality_v0+0x172>
 8012686:	9303      	str	r3, [sp, #12]
 8012688:	f10d 0934 	add.w	r9, sp, #52	@ 0x34
 801268c:	2d00      	cmp	r5, #0
 801268e:	f2c0 80fc 	blt.w	801288a <__gxx_personality_v0+0x3b2>
 8012692:	2403      	movs	r4, #3
 8012694:	2300      	movs	r3, #0
 8012696:	461a      	mov	r2, r3
 8012698:	4619      	mov	r1, r3
 801269a:	f8cd 9000 	str.w	r9, [sp]
 801269e:	4640      	mov	r0, r8
 80126a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80126a2:	f7f5 fda9 	bl	80081f8 <_Unwind_VRS_Set>
 80126a6:	2300      	movs	r3, #0
 80126a8:	4619      	mov	r1, r3
 80126aa:	2201      	movs	r2, #1
 80126ac:	f8cd 9000 	str.w	r9, [sp]
 80126b0:	4640      	mov	r0, r8
 80126b2:	950d      	str	r5, [sp, #52]	@ 0x34
 80126b4:	f7f5 fda0 	bl	80081f8 <_Unwind_VRS_Set>
 80126b8:	2300      	movs	r3, #0
 80126ba:	4619      	mov	r1, r3
 80126bc:	220f      	movs	r2, #15
 80126be:	f8cd 9000 	str.w	r9, [sp]
 80126c2:	4640      	mov	r0, r8
 80126c4:	f7f5 fd70 	bl	80081a8 <_Unwind_VRS_Get>
 80126c8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80126ca:	f8cd 9000 	str.w	r9, [sp]
 80126ce:	f002 0201 	and.w	r2, r2, #1
 80126d2:	2300      	movs	r3, #0
 80126d4:	ea42 020b 	orr.w	r2, r2, fp
 80126d8:	920d      	str	r2, [sp, #52]	@ 0x34
 80126da:	4640      	mov	r0, r8
 80126dc:	220f      	movs	r2, #15
 80126de:	4619      	mov	r1, r3
 80126e0:	f7f5 fd8a 	bl	80081f8 <_Unwind_VRS_Set>
 80126e4:	2c02      	cmp	r4, #2
 80126e6:	d057      	beq.n	8012798 <__gxx_personality_v0+0x2c0>
 80126e8:	2007      	movs	r0, #7
 80126ea:	b015      	add	sp, #84	@ 0x54
 80126ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126f0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	f43f aefe 	beq.w	80124f4 <__gxx_personality_v0+0x1c>
 80126f8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80126fa:	eb03 0b02 	add.w	fp, r3, r2
 80126fe:	2800      	cmp	r0, #0
 8012700:	f000 80ed 	beq.w	80128de <__gxx_personality_v0+0x406>
 8012704:	3801      	subs	r0, #1
 8012706:	eb0a 0400 	add.w	r4, sl, r0
 801270a:	f1bb 0f00 	cmp.w	fp, #0
 801270e:	f43f aef1 	beq.w	80124f4 <__gxx_personality_v0+0x1c>
 8012712:	9b04      	ldr	r3, [sp, #16]
 8012714:	f013 0c08 	ands.w	ip, r3, #8
 8012718:	f000 80e6 	beq.w	80128e8 <__gxx_personality_v0+0x410>
 801271c:	4b7d      	ldr	r3, [pc, #500]	@ (8012914 <__gxx_personality_v0+0x43c>)
 801271e:	603b      	str	r3, [r7, #0]
 8012720:	4b7d      	ldr	r3, [pc, #500]	@ (8012918 <__gxx_personality_v0+0x440>)
 8012722:	607b      	str	r3, [r7, #4]
 8012724:	9b06      	ldr	r3, [sp, #24]
 8012726:	f8cd 8020 	str.w	r8, [sp, #32]
 801272a:	f003 0207 	and.w	r2, r3, #7
 801272e:	e9cd cb06 	strd	ip, fp, [sp, #24]
 8012732:	f04f 0a00 	mov.w	sl, #0
 8012736:	9209      	str	r2, [sp, #36]	@ 0x24
 8012738:	469b      	mov	fp, r3
 801273a:	2500      	movs	r5, #0
 801273c:	462a      	mov	r2, r5
 801273e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012742:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8012746:	4093      	lsls	r3, r2
 8012748:	0608      	lsls	r0, r1, #24
 801274a:	ea45 0503 	orr.w	r5, r5, r3
 801274e:	f102 0207 	add.w	r2, r2, #7
 8012752:	d4f4      	bmi.n	801273e <__gxx_personality_v0+0x266>
 8012754:	2a1f      	cmp	r2, #31
 8012756:	d805      	bhi.n	8012764 <__gxx_personality_v0+0x28c>
 8012758:	0649      	lsls	r1, r1, #25
 801275a:	d503      	bpl.n	8012764 <__gxx_personality_v0+0x28c>
 801275c:	2301      	movs	r3, #1
 801275e:	4093      	lsls	r3, r2
 8012760:	425b      	negs	r3, r3
 8012762:	431d      	orrs	r5, r3
 8012764:	2600      	movs	r6, #0
 8012766:	4620      	mov	r0, r4
 8012768:	4632      	mov	r2, r6
 801276a:	f810 1b01 	ldrb.w	r1, [r0], #1
 801276e:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8012772:	4093      	lsls	r3, r2
 8012774:	431e      	orrs	r6, r3
 8012776:	060b      	lsls	r3, r1, #24
 8012778:	f102 0207 	add.w	r2, r2, #7
 801277c:	d4f5      	bmi.n	801276a <__gxx_personality_v0+0x292>
 801277e:	2a1f      	cmp	r2, #31
 8012780:	d80e      	bhi.n	80127a0 <__gxx_personality_v0+0x2c8>
 8012782:	064b      	lsls	r3, r1, #25
 8012784:	d50c      	bpl.n	80127a0 <__gxx_personality_v0+0x2c8>
 8012786:	2301      	movs	r3, #1
 8012788:	4093      	lsls	r3, r2
 801278a:	425b      	negs	r3, r3
 801278c:	431e      	orrs	r6, r3
 801278e:	b9dd      	cbnz	r5, 80127c8 <__gxx_personality_v0+0x2f0>
 8012790:	f04f 0a01 	mov.w	sl, #1
 8012794:	4434      	add	r4, r6
 8012796:	e7d0      	b.n	801273a <__gxx_personality_v0+0x262>
 8012798:	4638      	mov	r0, r7
 801279a:	f7ff fccd 	bl	8012138 <__cxa_begin_cleanup>
 801279e:	e7a3      	b.n	80126e8 <__gxx_personality_v0+0x210>
 80127a0:	b995      	cbnz	r5, 80127c8 <__gxx_personality_v0+0x2f0>
 80127a2:	f04f 0a01 	mov.w	sl, #1
 80127a6:	2e00      	cmp	r6, #0
 80127a8:	d1f4      	bne.n	8012794 <__gxx_personality_v0+0x2bc>
 80127aa:	4653      	mov	r3, sl
 80127ac:	f8dd b01c 	ldr.w	fp, [sp, #28]
 80127b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	f43f ae9d 	beq.w	80124f4 <__gxx_personality_v0+0x1c>
 80127ba:	9b04      	ldr	r3, [sp, #16]
 80127bc:	07dd      	lsls	r5, r3, #31
 80127be:	f53f ae99 	bmi.w	80124f4 <__gxx_personality_v0+0x1c>
 80127c2:	2500      	movs	r5, #0
 80127c4:	2402      	movs	r4, #2
 80127c6:	e765      	b.n	8012694 <__gxx_personality_v0+0x1bc>
 80127c8:	2d00      	cmp	r5, #0
 80127ca:	dc19      	bgt.n	8012800 <__gxx_personality_v0+0x328>
 80127cc:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80127d0:	1b5b      	subs	r3, r3, r5
 80127d2:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80127d6:	b117      	cbz	r7, 80127de <__gxx_personality_v0+0x306>
 80127d8:	9a06      	ldr	r2, [sp, #24]
 80127da:	2a00      	cmp	r2, #0
 80127dc:	d03f      	beq.n	801285e <__gxx_personality_v0+0x386>
 80127de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127e0:	f852 2008 	ldr.w	r2, [r2, r8]
 80127e4:	2a00      	cmp	r2, #0
 80127e6:	d1de      	bne.n	80127a6 <__gxx_personality_v0+0x2ce>
 80127e8:	9a04      	ldr	r2, [sp, #16]
 80127ea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80127ee:	07d2      	lsls	r2, r2, #31
 80127f0:	e9dd cb06 	ldrd	ip, fp, [sp, #24]
 80127f4:	d42a      	bmi.n	801284c <__gxx_personality_v0+0x374>
 80127f6:	f1bc 0f00 	cmp.w	ip, #0
 80127fa:	d049      	beq.n	8012890 <__gxx_personality_v0+0x3b8>
 80127fc:	f000 f8a4 	bl	8012948 <_ZSt10unexpectedv>
 8012800:	f1bb 0fff 	cmp.w	fp, #255	@ 0xff
 8012804:	d03f      	beq.n	8012886 <__gxx_personality_v0+0x3ae>
 8012806:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012808:	2a04      	cmp	r2, #4
 801280a:	f200 8081 	bhi.w	8012910 <__gxx_personality_v0+0x438>
 801280e:	e8df f002 	tbb	[pc, r2]
 8012812:	7f03      	.short	0x7f03
 8012814:	0323      	.short	0x0323
 8012816:	20          	.byte	0x20
 8012817:	00          	.byte	0x00
 8012818:	00ab      	lsls	r3, r5, #2
 801281a:	425b      	negs	r3, r3
 801281c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801281e:	9905      	ldr	r1, [sp, #20]
 8012820:	441a      	add	r2, r3
 8012822:	4658      	mov	r0, fp
 8012824:	464b      	mov	r3, r9
 8012826:	f7ff fd8d 	bl	8012344 <_ZL28read_encoded_value_with_basehjPKhPj>
 801282a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 801282c:	b141      	cbz	r1, 8012840 <__gxx_personality_v0+0x368>
 801282e:	2f00      	cmp	r7, #0
 8012830:	d0b9      	beq.n	80127a6 <__gxx_personality_v0+0x2ce>
 8012832:	ab0a      	add	r3, sp, #40	@ 0x28
 8012834:	2200      	movs	r2, #0
 8012836:	4638      	mov	r0, r7
 8012838:	f7ff fc26 	bl	8012088 <__cxa_type_match>
 801283c:	2800      	cmp	r0, #0
 801283e:	d0b2      	beq.n	80127a6 <__gxx_personality_v0+0x2ce>
 8012840:	9b04      	ldr	r3, [sp, #16]
 8012842:	07d9      	lsls	r1, r3, #31
 8012844:	e9dd b807 	ldrd	fp, r8, [sp, #28]
 8012848:	f57f af23 	bpl.w	8012692 <__gxx_personality_v0+0x1ba>
 801284c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801284e:	461c      	mov	r4, r3
 8012850:	e6d3      	b.n	80125fa <__gxx_personality_v0+0x122>
 8012852:	00eb      	lsls	r3, r5, #3
 8012854:	425b      	negs	r3, r3
 8012856:	e7e1      	b.n	801281c <__gxx_personality_v0+0x344>
 8012858:	006b      	lsls	r3, r5, #1
 801285a:	425b      	negs	r3, r3
 801285c:	e7de      	b.n	801281c <__gxx_personality_v0+0x344>
 801285e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012860:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8012862:	f852 1008 	ldr.w	r1, [r2, r8]
 8012866:	900d      	str	r0, [sp, #52]	@ 0x34
 8012868:	4490      	add	r8, r2
 801286a:	b919      	cbnz	r1, 8012874 <__gxx_personality_v0+0x39c>
 801286c:	e045      	b.n	80128fa <__gxx_personality_v0+0x422>
 801286e:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8012872:	b369      	cbz	r1, 80128d0 <__gxx_personality_v0+0x3f8>
 8012874:	4441      	add	r1, r8
 8012876:	464b      	mov	r3, r9
 8012878:	2200      	movs	r2, #0
 801287a:	4638      	mov	r0, r7
 801287c:	f7ff fc04 	bl	8012088 <__cxa_type_match>
 8012880:	2800      	cmp	r0, #0
 8012882:	d0f4      	beq.n	801286e <__gxx_personality_v0+0x396>
 8012884:	e78f      	b.n	80127a6 <__gxx_personality_v0+0x2ce>
 8012886:	2300      	movs	r3, #0
 8012888:	e7c8      	b.n	801281c <__gxx_personality_v0+0x344>
 801288a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 801288e:	1b5b      	subs	r3, r3, r5
 8012890:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8012894:	4640      	mov	r0, r8
 8012896:	9304      	str	r3, [sp, #16]
 8012898:	f7ff fdd6 	bl	8012448 <_ZL17parse_lsda_headerP15_Unwind_ContextPKhP16lsda_header_info>
 801289c:	f89d 004c 	ldrb.w	r0, [sp, #76]	@ 0x4c
 80128a0:	4641      	mov	r1, r8
 80128a2:	f7ff fdaf 	bl	8012404 <_ZL21base_of_encoded_valuehP15_Unwind_Context>
 80128a6:	9b04      	ldr	r3, [sp, #16]
 80128a8:	4604      	mov	r4, r0
 80128aa:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80128ac:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80128b0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 80128b4:	b132      	cbz	r2, 80128c4 <__gxx_personality_v0+0x3ec>
 80128b6:	4603      	mov	r3, r0
 80128b8:	2200      	movs	r2, #0
 80128ba:	f853 1f04 	ldr.w	r1, [r3, #4]!
 80128be:	3201      	adds	r2, #1
 80128c0:	2900      	cmp	r1, #0
 80128c2:	d1fa      	bne.n	80128ba <__gxx_personality_v0+0x3e2>
 80128c4:	2304      	movs	r3, #4
 80128c6:	e9c7 240a 	strd	r2, r4, [r7, #40]	@ 0x28
 80128ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80128cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80128ce:	e6e0      	b.n	8012692 <__gxx_personality_v0+0x1ba>
 80128d0:	9b04      	ldr	r3, [sp, #16]
 80128d2:	07db      	lsls	r3, r3, #31
 80128d4:	e9dd b807 	ldrd	fp, r8, [sp, #28]
 80128d8:	f57f aed8 	bpl.w	801268c <__gxx_personality_v0+0x1b4>
 80128dc:	e7b6      	b.n	801284c <__gxx_personality_v0+0x374>
 80128de:	f1bb 0f00 	cmp.w	fp, #0
 80128e2:	f47f af6a 	bne.w	80127ba <__gxx_personality_v0+0x2e2>
 80128e6:	e605      	b.n	80124f4 <__gxx_personality_v0+0x1c>
 80128e8:	79fb      	ldrb	r3, [r7, #7]
 80128ea:	2b01      	cmp	r3, #1
 80128ec:	bf0c      	ite	eq
 80128ee:	f857 3c20 	ldreq.w	r3, [r7, #-32]
 80128f2:	f107 0358 	addne.w	r3, r7, #88	@ 0x58
 80128f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80128f8:	e714      	b.n	8012724 <__gxx_personality_v0+0x24c>
 80128fa:	9a04      	ldr	r2, [sp, #16]
 80128fc:	07d6      	lsls	r6, r2, #31
 80128fe:	e9dd b807 	ldrd	fp, r8, [sp, #28]
 8012902:	4604      	mov	r4, r0
 8012904:	f53f ae79 	bmi.w	80125fa <__gxx_personality_v0+0x122>
 8012908:	e7c2      	b.n	8012890 <__gxx_personality_v0+0x3b8>
 801290a:	f7ff fc7f 	bl	801220c <__cxa_begin_catch>
 801290e:	e69a      	b.n	8012646 <__gxx_personality_v0+0x16e>
 8012910:	f000 fc26 	bl	8013160 <abort>
 8012914:	43554e47 	.word	0x43554e47
 8012918:	00524f46 	.word	0x00524f46

0801291c <_ZN10__cxxabiv111__terminateEPFvvE>:
 801291c:	b508      	push	{r3, lr}
 801291e:	4780      	blx	r0
 8012920:	f000 fc1e 	bl	8013160 <abort>
 8012924:	f7ff fc72 	bl	801220c <__cxa_begin_catch>
 8012928:	f000 fc1a 	bl	8013160 <abort>

0801292c <_ZSt9terminatev>:
 801292c:	b508      	push	{r3, lr}
 801292e:	4b03      	ldr	r3, [pc, #12]	@ (801293c <_ZSt9terminatev+0x10>)
 8012930:	6818      	ldr	r0, [r3, #0]
 8012932:	f3bf 8f5b 	dmb	ish
 8012936:	f7ff fff1 	bl	801291c <_ZN10__cxxabiv111__terminateEPFvvE>
 801293a:	bf00      	nop
 801293c:	20000014 	.word	0x20000014

08012940 <_ZN10__cxxabiv112__unexpectedEPFvvE>:
 8012940:	b508      	push	{r3, lr}
 8012942:	4780      	blx	r0
 8012944:	f7ff fff2 	bl	801292c <_ZSt9terminatev>

08012948 <_ZSt10unexpectedv>:
 8012948:	b508      	push	{r3, lr}
 801294a:	4b03      	ldr	r3, [pc, #12]	@ (8012958 <_ZSt10unexpectedv+0x10>)
 801294c:	6818      	ldr	r0, [r3, #0]
 801294e:	f3bf 8f5b 	dmb	ish
 8012952:	f7ff fff5 	bl	8012940 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 8012956:	bf00      	nop
 8012958:	20000010 	.word	0x20000010

0801295c <_ZSt13get_terminatev>:
 801295c:	4b02      	ldr	r3, [pc, #8]	@ (8012968 <_ZSt13get_terminatev+0xc>)
 801295e:	6818      	ldr	r0, [r3, #0]
 8012960:	f3bf 8f5b 	dmb	ish
 8012964:	4770      	bx	lr
 8012966:	bf00      	nop
 8012968:	20000014 	.word	0x20000014

0801296c <_ZSt14get_unexpectedv>:
 801296c:	4b02      	ldr	r3, [pc, #8]	@ (8012978 <_ZSt14get_unexpectedv+0xc>)
 801296e:	6818      	ldr	r0, [r3, #0]
 8012970:	f3bf 8f5b 	dmb	ish
 8012974:	4770      	bx	lr
 8012976:	bf00      	nop
 8012978:	20000010 	.word	0x20000010

0801297c <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block>:
 801297c:	2801      	cmp	r0, #1
 801297e:	b510      	push	{r4, lr}
 8012980:	d81a      	bhi.n	80129b8 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3c>
 8012982:	f3bf 8f5b 	dmb	ish
 8012986:	f1a1 0328 	sub.w	r3, r1, #40	@ 0x28
 801298a:	e853 2f00 	ldrex	r2, [r3]
 801298e:	3a01      	subs	r2, #1
 8012990:	e843 2000 	strex	r0, r2, [r3]
 8012994:	2800      	cmp	r0, #0
 8012996:	d1f8      	bne.n	801298a <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0xe>
 8012998:	f3bf 8f5b 	dmb	ish
 801299c:	b95a      	cbnz	r2, 80129b6 <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x3a>
 801299e:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 80129a2:	f101 0458 	add.w	r4, r1, #88	@ 0x58
 80129a6:	b10b      	cbz	r3, 80129ac <_ZL23__gxx_exception_cleanup19_Unwind_Reason_CodeP21_Unwind_Control_Block+0x30>
 80129a8:	4620      	mov	r0, r4
 80129aa:	4798      	blx	r3
 80129ac:	4620      	mov	r0, r4
 80129ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129b2:	f7ff bacd 	b.w	8011f50 <__cxa_free_exception>
 80129b6:	bd10      	pop	{r4, pc}
 80129b8:	f851 0c14 	ldr.w	r0, [r1, #-20]
 80129bc:	f7ff ffae 	bl	801291c <_ZN10__cxxabiv111__terminateEPFvvE>

080129c0 <__cxa_init_primary_exception>:
 80129c0:	2300      	movs	r3, #0
 80129c2:	b510      	push	{r4, lr}
 80129c4:	e940 121e 	strd	r1, r2, [r0, #-120]	@ 0x78
 80129c8:	f840 3c80 	str.w	r3, [r0, #-128]
 80129cc:	4604      	mov	r4, r0
 80129ce:	f7ff ffcd 	bl	801296c <_ZSt14get_unexpectedv>
 80129d2:	f844 0c70 	str.w	r0, [r4, #-112]
 80129d6:	f7ff ffc1 	bl	801295c <_ZSt13get_terminatev>
 80129da:	4907      	ldr	r1, [pc, #28]	@ (80129f8 <__cxa_init_primary_exception+0x38>)
 80129dc:	4a07      	ldr	r2, [pc, #28]	@ (80129fc <__cxa_init_primary_exception+0x3c>)
 80129de:	4b08      	ldr	r3, [pc, #32]	@ (8012a00 <__cxa_init_primary_exception+0x40>)
 80129e0:	f844 1c58 	str.w	r1, [r4, #-88]
 80129e4:	f844 2c54 	str.w	r2, [r4, #-84]
 80129e8:	f844 0c6c 	str.w	r0, [r4, #-108]
 80129ec:	f844 3c50 	str.w	r3, [r4, #-80]
 80129f0:	f1a4 0080 	sub.w	r0, r4, #128	@ 0x80
 80129f4:	bd10      	pop	{r4, pc}
 80129f6:	bf00      	nop
 80129f8:	43554e47 	.word	0x43554e47
 80129fc:	002b2b43 	.word	0x002b2b43
 8012a00:	0801297d 	.word	0x0801297d

08012a04 <__cxa_throw>:
 8012a04:	b570      	push	{r4, r5, r6, lr}
 8012a06:	4604      	mov	r4, r0
 8012a08:	460d      	mov	r5, r1
 8012a0a:	4616      	mov	r6, r2
 8012a0c:	f7ff fc96 	bl	801233c <__cxa_get_globals>
 8012a10:	6843      	ldr	r3, [r0, #4]
 8012a12:	3301      	adds	r3, #1
 8012a14:	4632      	mov	r2, r6
 8012a16:	4629      	mov	r1, r5
 8012a18:	6043      	str	r3, [r0, #4]
 8012a1a:	4620      	mov	r0, r4
 8012a1c:	f7ff ffd0 	bl	80129c0 <__cxa_init_primary_exception>
 8012a20:	4604      	mov	r4, r0
 8012a22:	2301      	movs	r3, #1
 8012a24:	f844 3b28 	str.w	r3, [r4], #40
 8012a28:	4620      	mov	r0, r4
 8012a2a:	f7f5 ff8f 	bl	800894c <_Unwind_RaiseException>
 8012a2e:	4620      	mov	r0, r4
 8012a30:	f7ff fbec 	bl	801220c <__cxa_begin_catch>
 8012a34:	f7ff ff7a 	bl	801292c <_ZSt9terminatev>

08012a38 <__cxa_rethrow>:
 8012a38:	b510      	push	{r4, lr}
 8012a3a:	f7ff fc7f 	bl	801233c <__cxa_get_globals>
 8012a3e:	e9d0 4200 	ldrd	r4, r2, [r0]
 8012a42:	3201      	adds	r2, #1
 8012a44:	6042      	str	r2, [r0, #4]
 8012a46:	b164      	cbz	r4, 8012a62 <__cxa_rethrow+0x2a>
 8012a48:	f894 2020 	ldrb.w	r2, [r4, #32]
 8012a4c:	2a47      	cmp	r2, #71	@ 0x47
 8012a4e:	d00a      	beq.n	8012a66 <__cxa_rethrow+0x2e>
 8012a50:	2200      	movs	r2, #0
 8012a52:	6002      	str	r2, [r0, #0]
 8012a54:	3420      	adds	r4, #32
 8012a56:	4620      	mov	r0, r4
 8012a58:	f7f5 ff9c 	bl	8008994 <_Unwind_Resume_or_Rethrow>
 8012a5c:	4620      	mov	r0, r4
 8012a5e:	f7ff fbd5 	bl	801220c <__cxa_begin_catch>
 8012a62:	f7ff ff63 	bl	801292c <_ZSt9terminatev>
 8012a66:	f894 2021 	ldrb.w	r2, [r4, #33]	@ 0x21
 8012a6a:	2a4e      	cmp	r2, #78	@ 0x4e
 8012a6c:	d1f0      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a6e:	f894 2022 	ldrb.w	r2, [r4, #34]	@ 0x22
 8012a72:	2a55      	cmp	r2, #85	@ 0x55
 8012a74:	d1ec      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a76:	f894 2023 	ldrb.w	r2, [r4, #35]	@ 0x23
 8012a7a:	2a43      	cmp	r2, #67	@ 0x43
 8012a7c:	d1e8      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a7e:	f894 2024 	ldrb.w	r2, [r4, #36]	@ 0x24
 8012a82:	2a43      	cmp	r2, #67	@ 0x43
 8012a84:	d1e4      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a86:	f894 2025 	ldrb.w	r2, [r4, #37]	@ 0x25
 8012a8a:	2a2b      	cmp	r2, #43	@ 0x2b
 8012a8c:	d1e0      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a8e:	f894 2026 	ldrb.w	r2, [r4, #38]	@ 0x26
 8012a92:	2a2b      	cmp	r2, #43	@ 0x2b
 8012a94:	d1dc      	bne.n	8012a50 <__cxa_rethrow+0x18>
 8012a96:	f894 2027 	ldrb.w	r2, [r4, #39]	@ 0x27
 8012a9a:	2a01      	cmp	r2, #1
 8012a9c:	d8d8      	bhi.n	8012a50 <__cxa_rethrow+0x18>
 8012a9e:	6962      	ldr	r2, [r4, #20]
 8012aa0:	4252      	negs	r2, r2
 8012aa2:	6162      	str	r2, [r4, #20]
 8012aa4:	e7d6      	b.n	8012a54 <__cxa_rethrow+0x1c>
 8012aa6:	bf00      	nop

08012aa8 <_ZSt15get_new_handlerv>:
 8012aa8:	4b02      	ldr	r3, [pc, #8]	@ (8012ab4 <_ZSt15get_new_handlerv+0xc>)
 8012aaa:	6818      	ldr	r0, [r3, #0]
 8012aac:	f3bf 8f5b 	dmb	ish
 8012ab0:	4770      	bx	lr
 8012ab2:	bf00      	nop
 8012ab4:	2000594c 	.word	0x2000594c

08012ab8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev>:
 8012ab8:	b510      	push	{r4, lr}
 8012aba:	4b03      	ldr	r3, [pc, #12]	@ (8012ac8 <_ZN10__cxxabiv120__si_class_type_infoD1Ev+0x10>)
 8012abc:	6003      	str	r3, [r0, #0]
 8012abe:	4604      	mov	r4, r0
 8012ac0:	f000 fa4a 	bl	8012f58 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8012ac4:	4620      	mov	r0, r4
 8012ac6:	bd10      	pop	{r4, pc}
 8012ac8:	080179b0 	.word	0x080179b0

08012acc <_ZN10__cxxabiv120__si_class_type_infoD0Ev>:
 8012acc:	b510      	push	{r4, lr}
 8012ace:	4b05      	ldr	r3, [pc, #20]	@ (8012ae4 <_ZN10__cxxabiv120__si_class_type_infoD0Ev+0x18>)
 8012ad0:	6003      	str	r3, [r0, #0]
 8012ad2:	4604      	mov	r4, r0
 8012ad4:	f000 fa40 	bl	8012f58 <_ZN10__cxxabiv117__class_type_infoD1Ev>
 8012ad8:	4620      	mov	r0, r4
 8012ada:	210c      	movs	r1, #12
 8012adc:	f7ff f856 	bl	8011b8c <_ZdlPvj>
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	bd10      	pop	{r4, pc}
 8012ae4:	080179b0 	.word	0x080179b0

08012ae8 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_>:
 8012ae8:	b570      	push	{r4, r5, r6, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	4604      	mov	r4, r0
 8012aee:	9e06      	ldr	r6, [sp, #24]
 8012af0:	4296      	cmp	r6, r2
 8012af2:	460d      	mov	r5, r1
 8012af4:	d009      	beq.n	8012b0a <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0x22>
 8012af6:	68a0      	ldr	r0, [r4, #8]
 8012af8:	6804      	ldr	r4, [r0, #0]
 8012afa:	9606      	str	r6, [sp, #24]
 8012afc:	6a24      	ldr	r4, [r4, #32]
 8012afe:	4629      	mov	r1, r5
 8012b00:	46a4      	mov	ip, r4
 8012b02:	b002      	add	sp, #8
 8012b04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012b08:	4760      	bx	ip
 8012b0a:	4619      	mov	r1, r3
 8012b0c:	9201      	str	r2, [sp, #4]
 8012b0e:	9300      	str	r3, [sp, #0]
 8012b10:	f000 f864 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012b14:	e9dd 3200 	ldrd	r3, r2, [sp]
 8012b18:	2800      	cmp	r0, #0
 8012b1a:	d0ec      	beq.n	8012af6 <_ZNK10__cxxabiv120__si_class_type_info20__do_find_public_srcEiPKvPKNS_17__class_type_infoES2_+0xe>
 8012b1c:	2006      	movs	r0, #6
 8012b1e:	b002      	add	sp, #8
 8012b20:	bd70      	pop	{r4, r5, r6, pc}
 8012b22:	bf00      	nop

08012b24 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE>:
 8012b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b28:	460d      	mov	r5, r1
 8012b2a:	b081      	sub	sp, #4
 8012b2c:	4619      	mov	r1, r3
 8012b2e:	e9dd 8b0a 	ldrd	r8, fp, [sp, #40]	@ 0x28
 8012b32:	e9dd a90c 	ldrd	sl, r9, [sp, #48]	@ 0x30
 8012b36:	461c      	mov	r4, r3
 8012b38:	4607      	mov	r7, r0
 8012b3a:	4616      	mov	r6, r2
 8012b3c:	f000 f84e 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012b40:	b980      	cbnz	r0, 8012b64 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x40>
 8012b42:	45d0      	cmp	r8, sl
 8012b44:	d027      	beq.n	8012b96 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x72>
 8012b46:	68b8      	ldr	r0, [r7, #8]
 8012b48:	4623      	mov	r3, r4
 8012b4a:	6804      	ldr	r4, [r0, #0]
 8012b4c:	e9cd a90c 	strd	sl, r9, [sp, #48]	@ 0x30
 8012b50:	e9cd 8b0a 	strd	r8, fp, [sp, #40]	@ 0x28
 8012b54:	69e4      	ldr	r4, [r4, #28]
 8012b56:	4632      	mov	r2, r6
 8012b58:	4629      	mov	r1, r5
 8012b5a:	46a4      	mov	ip, r4
 8012b5c:	b001      	add	sp, #4
 8012b5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b62:	4760      	bx	ip
 8012b64:	2d00      	cmp	r5, #0
 8012b66:	f8c9 8000 	str.w	r8, [r9]
 8012b6a:	f889 6004 	strb.w	r6, [r9, #4]
 8012b6e:	db0c      	blt.n	8012b8a <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x66>
 8012b70:	44a8      	add	r8, r5
 8012b72:	45c2      	cmp	sl, r8
 8012b74:	bf14      	ite	ne
 8012b76:	f04f 0801 	movne.w	r8, #1
 8012b7a:	f04f 0806 	moveq.w	r8, #6
 8012b7e:	f889 8006 	strb.w	r8, [r9, #6]
 8012b82:	2000      	movs	r0, #0
 8012b84:	b001      	add	sp, #4
 8012b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b8a:	3502      	adds	r5, #2
 8012b8c:	d1f9      	bne.n	8012b82 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 8012b8e:	2301      	movs	r3, #1
 8012b90:	f889 3006 	strb.w	r3, [r9, #6]
 8012b94:	e7f5      	b.n	8012b82 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>
 8012b96:	4659      	mov	r1, fp
 8012b98:	4638      	mov	r0, r7
 8012b9a:	f000 f81f 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012b9e:	2800      	cmp	r0, #0
 8012ba0:	d0d1      	beq.n	8012b46 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x22>
 8012ba2:	f889 6005 	strb.w	r6, [r9, #5]
 8012ba6:	e7ec      	b.n	8012b82 <_ZNK10__cxxabiv120__si_class_type_info12__do_dyncastEiNS_17__class_type_info10__sub_kindEPKS1_PKvS4_S6_RNS1_16__dyncast_resultE+0x5e>

08012ba8 <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE>:
 8012ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bac:	4606      	mov	r6, r0
 8012bae:	460f      	mov	r7, r1
 8012bb0:	4614      	mov	r4, r2
 8012bb2:	461d      	mov	r5, r3
 8012bb4:	f000 fa0a 	bl	8012fcc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>
 8012bb8:	b948      	cbnz	r0, 8012bce <_ZNK10__cxxabiv120__si_class_type_info11__do_upcastEPKNS_17__class_type_infoEPKvRNS1_15__upcast_resultE+0x26>
 8012bba:	68b0      	ldr	r0, [r6, #8]
 8012bbc:	6801      	ldr	r1, [r0, #0]
 8012bbe:	4622      	mov	r2, r4
 8012bc0:	698c      	ldr	r4, [r1, #24]
 8012bc2:	462b      	mov	r3, r5
 8012bc4:	4639      	mov	r1, r7
 8012bc6:	46a4      	mov	ip, r4
 8012bc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012bcc:	4760      	bx	ip
 8012bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012bd2:	bf00      	nop

08012bd4 <_ZNSt9type_infoD1Ev>:
 8012bd4:	4770      	bx	lr
 8012bd6:	bf00      	nop

08012bd8 <_ZNKSt9type_info14__is_pointer_pEv>:
 8012bd8:	2000      	movs	r0, #0
 8012bda:	4770      	bx	lr

08012bdc <_ZNKSt9type_info7__equalERKS_>:
 8012bdc:	4281      	cmp	r1, r0
 8012bde:	d011      	beq.n	8012c04 <_ZNKSt9type_info7__equalERKS_+0x28>
 8012be0:	b508      	push	{r3, lr}
 8012be2:	6840      	ldr	r0, [r0, #4]
 8012be4:	7803      	ldrb	r3, [r0, #0]
 8012be6:	2b2a      	cmp	r3, #42	@ 0x2a
 8012be8:	d00a      	beq.n	8012c00 <_ZNKSt9type_info7__equalERKS_+0x24>
 8012bea:	6849      	ldr	r1, [r1, #4]
 8012bec:	780b      	ldrb	r3, [r1, #0]
 8012bee:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bf0:	bf08      	it	eq
 8012bf2:	3101      	addeq	r1, #1
 8012bf4:	f7f4 f952 	bl	8006e9c <strcmp>
 8012bf8:	fab0 f080 	clz	r0, r0
 8012bfc:	0940      	lsrs	r0, r0, #5
 8012bfe:	bd08      	pop	{r3, pc}
 8012c00:	2000      	movs	r0, #0
 8012c02:	bd08      	pop	{r3, pc}
 8012c04:	2001      	movs	r0, #1
 8012c06:	4770      	bx	lr

08012c08 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv>:
 8012c08:	b570      	push	{r4, r5, r6, lr}
 8012c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8012cf8 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf0>)
 8012c0c:	781a      	ldrb	r2, [r3, #0]
 8012c0e:	b082      	sub	sp, #8
 8012c10:	2a00      	cmp	r2, #0
 8012c12:	d141      	bne.n	8012c98 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x90>
 8012c14:	2401      	movs	r4, #1
 8012c16:	701c      	strb	r4, [r3, #0]
 8012c18:	f000 fa94 	bl	8013144 <__cxa_current_exception_type>
 8012c1c:	2800      	cmp	r0, #0
 8012c1e:	d031      	beq.n	8012c84 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x7c>
 8012c20:	6844      	ldr	r4, [r0, #4]
 8012c22:	4d36      	ldr	r5, [pc, #216]	@ (8012cfc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 8012c24:	7823      	ldrb	r3, [r4, #0]
 8012c26:	2b2a      	cmp	r3, #42	@ 0x2a
 8012c28:	bf08      	it	eq
 8012c2a:	3401      	addeq	r4, #1
 8012c2c:	2200      	movs	r2, #0
 8012c2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012c32:	4611      	mov	r1, r2
 8012c34:	ab01      	add	r3, sp, #4
 8012c36:	9001      	str	r0, [sp, #4]
 8012c38:	4620      	mov	r0, r4
 8012c3a:	f7f4 f8bf 	bl	8006dbc <__cxa_demangle>
 8012c3e:	682b      	ldr	r3, [r5, #0]
 8012c40:	2230      	movs	r2, #48	@ 0x30
 8012c42:	68db      	ldr	r3, [r3, #12]
 8012c44:	4606      	mov	r6, r0
 8012c46:	2101      	movs	r1, #1
 8012c48:	482d      	ldr	r0, [pc, #180]	@ (8012d00 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf8>)
 8012c4a:	f001 fb55 	bl	80142f8 <fwrite>
 8012c4e:	9b01      	ldr	r3, [sp, #4]
 8012c50:	b193      	cbz	r3, 8012c78 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x70>
 8012c52:	682b      	ldr	r3, [r5, #0]
 8012c54:	4620      	mov	r0, r4
 8012c56:	68d9      	ldr	r1, [r3, #12]
 8012c58:	f001 f966 	bl	8013f28 <fputs>
 8012c5c:	682b      	ldr	r3, [r5, #0]
 8012c5e:	4829      	ldr	r0, [pc, #164]	@ (8012d04 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xfc>)
 8012c60:	68db      	ldr	r3, [r3, #12]
 8012c62:	2202      	movs	r2, #2
 8012c64:	2101      	movs	r1, #1
 8012c66:	f001 fb47 	bl	80142f8 <fwrite>
 8012c6a:	9b01      	ldr	r3, [sp, #4]
 8012c6c:	b913      	cbnz	r3, 8012c74 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x6c>
 8012c6e:	4630      	mov	r0, r6
 8012c70:	f000 fd98 	bl	80137a4 <free>
 8012c74:	f7ff fee0 	bl	8012a38 <__cxa_rethrow>
 8012c78:	682b      	ldr	r3, [r5, #0]
 8012c7a:	4630      	mov	r0, r6
 8012c7c:	68d9      	ldr	r1, [r3, #12]
 8012c7e:	f001 f953 	bl	8013f28 <fputs>
 8012c82:	e7eb      	b.n	8012c5c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x54>
 8012c84:	4b1d      	ldr	r3, [pc, #116]	@ (8012cfc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 8012c86:	4820      	ldr	r0, [pc, #128]	@ (8012d08 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x100>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	222d      	movs	r2, #45	@ 0x2d
 8012c8c:	68db      	ldr	r3, [r3, #12]
 8012c8e:	4621      	mov	r1, r4
 8012c90:	f001 fb32 	bl	80142f8 <fwrite>
 8012c94:	f000 fa64 	bl	8013160 <abort>
 8012c98:	4b18      	ldr	r3, [pc, #96]	@ (8012cfc <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xf4>)
 8012c9a:	481c      	ldr	r0, [pc, #112]	@ (8012d0c <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x104>)
 8012c9c:	681b      	ldr	r3, [r3, #0]
 8012c9e:	221d      	movs	r2, #29
 8012ca0:	68db      	ldr	r3, [r3, #12]
 8012ca2:	2101      	movs	r1, #1
 8012ca4:	f001 fb28 	bl	80142f8 <fwrite>
 8012ca8:	f000 fa5a 	bl	8013160 <abort>
 8012cac:	2901      	cmp	r1, #1
 8012cae:	460c      	mov	r4, r1
 8012cb0:	d119      	bne.n	8012ce6 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0xde>
 8012cb2:	f7ff faab 	bl	801220c <__cxa_begin_catch>
 8012cb6:	6803      	ldr	r3, [r0, #0]
 8012cb8:	689b      	ldr	r3, [r3, #8]
 8012cba:	4798      	blx	r3
 8012cbc:	682b      	ldr	r3, [r5, #0]
 8012cbe:	4621      	mov	r1, r4
 8012cc0:	68db      	ldr	r3, [r3, #12]
 8012cc2:	4604      	mov	r4, r0
 8012cc4:	220b      	movs	r2, #11
 8012cc6:	4812      	ldr	r0, [pc, #72]	@ (8012d10 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x108>)
 8012cc8:	f001 fb16 	bl	80142f8 <fwrite>
 8012ccc:	682b      	ldr	r3, [r5, #0]
 8012cce:	4620      	mov	r0, r4
 8012cd0:	68d9      	ldr	r1, [r3, #12]
 8012cd2:	f001 f929 	bl	8013f28 <fputs>
 8012cd6:	682b      	ldr	r3, [r5, #0]
 8012cd8:	200a      	movs	r0, #10
 8012cda:	68d9      	ldr	r1, [r3, #12]
 8012cdc:	f001 f8cc 	bl	8013e78 <fputc>
 8012ce0:	f7ff fad2 	bl	8012288 <__cxa_end_catch>
 8012ce4:	e7d6      	b.n	8012c94 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 8012ce6:	f7ff fa91 	bl	801220c <__cxa_begin_catch>
 8012cea:	f7ff facd 	bl	8012288 <__cxa_end_catch>
 8012cee:	e7d1      	b.n	8012c94 <_ZN9__gnu_cxx27__verbose_terminate_handlerEv+0x8c>
 8012cf0:	f7ff faca 	bl	8012288 <__cxa_end_catch>
 8012cf4:	f7ff f9c2 	bl	801207c <__cxa_end_cleanup>
 8012cf8:	20005950 	.word	0x20005950
 8012cfc:	20000024 	.word	0x20000024
 8012d00:	08016ea4 	.word	0x08016ea4
 8012d04:	08016ed8 	.word	0x08016ed8
 8012d08:	08016edc 	.word	0x08016edc
 8012d0c:	08016e84 	.word	0x08016e84
 8012d10:	08016f0c 	.word	0x08016f0c

08012d14 <_ZNKSt11logic_error4whatEv>:
 8012d14:	6840      	ldr	r0, [r0, #4]
 8012d16:	4770      	bx	lr

08012d18 <_ZNSt11logic_errorD1Ev>:
 8012d18:	b510      	push	{r4, lr}
 8012d1a:	6843      	ldr	r3, [r0, #4]
 8012d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8012d50 <_ZNSt11logic_errorD1Ev+0x38>)
 8012d1e:	490d      	ldr	r1, [pc, #52]	@ (8012d54 <_ZNSt11logic_errorD1Ev+0x3c>)
 8012d20:	4604      	mov	r4, r0
 8012d22:	f1a3 000c 	sub.w	r0, r3, #12
 8012d26:	4290      	cmp	r0, r2
 8012d28:	b082      	sub	sp, #8
 8012d2a:	6021      	str	r1, [r4, #0]
 8012d2c:	d105      	bne.n	8012d3a <_ZNSt11logic_errorD1Ev+0x22>
 8012d2e:	4620      	mov	r0, r4
 8012d30:	f7ff faf0 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8012d34:	4620      	mov	r0, r4
 8012d36:	b002      	add	sp, #8
 8012d38:	bd10      	pop	{r4, pc}
 8012d3a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8012d3e:	1e51      	subs	r1, r2, #1
 8012d40:	2a00      	cmp	r2, #0
 8012d42:	f843 1c04 	str.w	r1, [r3, #-4]
 8012d46:	dcf2      	bgt.n	8012d2e <_ZNSt11logic_errorD1Ev+0x16>
 8012d48:	a901      	add	r1, sp, #4
 8012d4a:	f000 f8e3 	bl	8012f14 <_ZNSs4_Rep10_M_destroyERKSaIcE>
 8012d4e:	e7ee      	b.n	8012d2e <_ZNSt11logic_errorD1Ev+0x16>
 8012d50:	20005954 	.word	0x20005954
 8012d54:	08017a30 	.word	0x08017a30

08012d58 <_ZNSt12length_errorD1Ev>:
 8012d58:	b510      	push	{r4, lr}
 8012d5a:	6843      	ldr	r3, [r0, #4]
 8012d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8012d90 <_ZNSt12length_errorD1Ev+0x38>)
 8012d5e:	490d      	ldr	r1, [pc, #52]	@ (8012d94 <_ZNSt12length_errorD1Ev+0x3c>)
 8012d60:	4604      	mov	r4, r0
 8012d62:	f1a3 000c 	sub.w	r0, r3, #12
 8012d66:	4290      	cmp	r0, r2
 8012d68:	b082      	sub	sp, #8
 8012d6a:	6021      	str	r1, [r4, #0]
 8012d6c:	d105      	bne.n	8012d7a <_ZNSt12length_errorD1Ev+0x22>
 8012d6e:	4620      	mov	r0, r4
 8012d70:	f7ff fad0 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8012d74:	4620      	mov	r0, r4
 8012d76:	b002      	add	sp, #8
 8012d78:	bd10      	pop	{r4, pc}
 8012d7a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8012d7e:	1e51      	subs	r1, r2, #1
 8012d80:	2a00      	cmp	r2, #0
 8012d82:	f843 1c04 	str.w	r1, [r3, #-4]
 8012d86:	dcf2      	bgt.n	8012d6e <_ZNSt12length_errorD1Ev+0x16>
 8012d88:	a901      	add	r1, sp, #4
 8012d8a:	f000 f8c3 	bl	8012f14 <_ZNSs4_Rep10_M_destroyERKSaIcE>
 8012d8e:	e7ee      	b.n	8012d6e <_ZNSt12length_errorD1Ev+0x16>
 8012d90:	20005954 	.word	0x20005954
 8012d94:	08017a30 	.word	0x08017a30

08012d98 <_ZNSt11logic_errorD0Ev>:
 8012d98:	b510      	push	{r4, lr}
 8012d9a:	6843      	ldr	r3, [r0, #4]
 8012d9c:	4a0e      	ldr	r2, [pc, #56]	@ (8012dd8 <_ZNSt11logic_errorD0Ev+0x40>)
 8012d9e:	490f      	ldr	r1, [pc, #60]	@ (8012ddc <_ZNSt11logic_errorD0Ev+0x44>)
 8012da0:	4604      	mov	r4, r0
 8012da2:	f1a3 000c 	sub.w	r0, r3, #12
 8012da6:	4290      	cmp	r0, r2
 8012da8:	b082      	sub	sp, #8
 8012daa:	6021      	str	r1, [r4, #0]
 8012dac:	d108      	bne.n	8012dc0 <_ZNSt11logic_errorD0Ev+0x28>
 8012dae:	4620      	mov	r0, r4
 8012db0:	f7ff fab0 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8012db4:	4620      	mov	r0, r4
 8012db6:	f7ff f845 	bl	8011e44 <_ZdlPv>
 8012dba:	4620      	mov	r0, r4
 8012dbc:	b002      	add	sp, #8
 8012dbe:	bd10      	pop	{r4, pc}
 8012dc0:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8012dc4:	1e51      	subs	r1, r2, #1
 8012dc6:	2a00      	cmp	r2, #0
 8012dc8:	f843 1c04 	str.w	r1, [r3, #-4]
 8012dcc:	dcef      	bgt.n	8012dae <_ZNSt11logic_errorD0Ev+0x16>
 8012dce:	a901      	add	r1, sp, #4
 8012dd0:	f000 f8a0 	bl	8012f14 <_ZNSs4_Rep10_M_destroyERKSaIcE>
 8012dd4:	e7eb      	b.n	8012dae <_ZNSt11logic_errorD0Ev+0x16>
 8012dd6:	bf00      	nop
 8012dd8:	20005954 	.word	0x20005954
 8012ddc:	08017a30 	.word	0x08017a30

08012de0 <_ZNSt12length_errorD0Ev>:
 8012de0:	b510      	push	{r4, lr}
 8012de2:	6843      	ldr	r3, [r0, #4]
 8012de4:	4a0e      	ldr	r2, [pc, #56]	@ (8012e20 <_ZNSt12length_errorD0Ev+0x40>)
 8012de6:	490f      	ldr	r1, [pc, #60]	@ (8012e24 <_ZNSt12length_errorD0Ev+0x44>)
 8012de8:	4604      	mov	r4, r0
 8012dea:	f1a3 000c 	sub.w	r0, r3, #12
 8012dee:	4290      	cmp	r0, r2
 8012df0:	b082      	sub	sp, #8
 8012df2:	6021      	str	r1, [r4, #0]
 8012df4:	d108      	bne.n	8012e08 <_ZNSt12length_errorD0Ev+0x28>
 8012df6:	4620      	mov	r0, r4
 8012df8:	f7ff fa8c 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8012dfc:	4620      	mov	r0, r4
 8012dfe:	f7ff f821 	bl	8011e44 <_ZdlPv>
 8012e02:	4620      	mov	r0, r4
 8012e04:	b002      	add	sp, #8
 8012e06:	bd10      	pop	{r4, pc}
 8012e08:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8012e0c:	1e51      	subs	r1, r2, #1
 8012e0e:	2a00      	cmp	r2, #0
 8012e10:	f843 1c04 	str.w	r1, [r3, #-4]
 8012e14:	dcef      	bgt.n	8012df6 <_ZNSt12length_errorD0Ev+0x16>
 8012e16:	a901      	add	r1, sp, #4
 8012e18:	f000 f87c 	bl	8012f14 <_ZNSs4_Rep10_M_destroyERKSaIcE>
 8012e1c:	e7eb      	b.n	8012df6 <_ZNSt12length_errorD0Ev+0x16>
 8012e1e:	bf00      	nop
 8012e20:	20005954 	.word	0x20005954
 8012e24:	08017a30 	.word	0x08017a30

08012e28 <_ZNSt11logic_errorC1EPKc>:
 8012e28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8012e98 <_ZNSt11logic_errorC1EPKc+0x70>)
 8012e2c:	b083      	sub	sp, #12
 8012e2e:	4604      	mov	r4, r0
 8012e30:	6003      	str	r3, [r0, #0]
 8012e32:	b349      	cbz	r1, 8012e88 <_ZNSt11logic_errorC1EPKc+0x60>
 8012e34:	4608      	mov	r0, r1
 8012e36:	460d      	mov	r5, r1
 8012e38:	f7f4 f88a 	bl	8006f50 <strlen>
 8012e3c:	4607      	mov	r7, r0
 8012e3e:	b920      	cbnz	r0, 8012e4a <_ZNSt11logic_errorC1EPKc+0x22>
 8012e40:	4b16      	ldr	r3, [pc, #88]	@ (8012e9c <_ZNSt11logic_errorC1EPKc+0x74>)
 8012e42:	6063      	str	r3, [r4, #4]
 8012e44:	4620      	mov	r0, r4
 8012e46:	b003      	add	sp, #12
 8012e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e4a:	aa01      	add	r2, sp, #4
 8012e4c:	2100      	movs	r1, #0
 8012e4e:	f000 f835 	bl	8012ebc <_ZNSs4_Rep9_S_createEjjRKSaIcE>
 8012e52:	2f01      	cmp	r7, #1
 8012e54:	4606      	mov	r6, r0
 8012e56:	f100 030c 	add.w	r3, r0, #12
 8012e5a:	d00c      	beq.n	8012e76 <_ZNSt11logic_errorC1EPKc+0x4e>
 8012e5c:	4618      	mov	r0, r3
 8012e5e:	4629      	mov	r1, r5
 8012e60:	463a      	mov	r2, r7
 8012e62:	f001 fbe7 	bl	8014634 <memcpy>
 8012e66:	4603      	mov	r3, r0
 8012e68:	4a0d      	ldr	r2, [pc, #52]	@ (8012ea0 <_ZNSt11logic_errorC1EPKc+0x78>)
 8012e6a:	4296      	cmp	r6, r2
 8012e6c:	d106      	bne.n	8012e7c <_ZNSt11logic_errorC1EPKc+0x54>
 8012e6e:	4620      	mov	r0, r4
 8012e70:	6063      	str	r3, [r4, #4]
 8012e72:	b003      	add	sp, #12
 8012e74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e76:	782a      	ldrb	r2, [r5, #0]
 8012e78:	7302      	strb	r2, [r0, #12]
 8012e7a:	e7f5      	b.n	8012e68 <_ZNSt11logic_errorC1EPKc+0x40>
 8012e7c:	2200      	movs	r2, #0
 8012e7e:	60b2      	str	r2, [r6, #8]
 8012e80:	6037      	str	r7, [r6, #0]
 8012e82:	443e      	add	r6, r7
 8012e84:	7332      	strb	r2, [r6, #12]
 8012e86:	e7f2      	b.n	8012e6e <_ZNSt11logic_errorC1EPKc+0x46>
 8012e88:	4806      	ldr	r0, [pc, #24]	@ (8012ea4 <_ZNSt11logic_errorC1EPKc+0x7c>)
 8012e8a:	f7fe febf 	bl	8011c0c <_ZSt19__throw_logic_errorPKc>
 8012e8e:	4620      	mov	r0, r4
 8012e90:	f7ff fa40 	bl	8012314 <_ZNSt9exceptionD1Ev>
 8012e94:	f7ff f8f2 	bl	801207c <__cxa_end_cleanup>
 8012e98:	08017a30 	.word	0x08017a30
 8012e9c:	20005960 	.word	0x20005960
 8012ea0:	20005954 	.word	0x20005954
 8012ea4:	08016f18 	.word	0x08016f18

08012ea8 <_ZNSt12length_errorC1EPKc>:
 8012ea8:	b510      	push	{r4, lr}
 8012eaa:	4604      	mov	r4, r0
 8012eac:	f7ff ffbc 	bl	8012e28 <_ZNSt11logic_errorC1EPKc>
 8012eb0:	4b01      	ldr	r3, [pc, #4]	@ (8012eb8 <_ZNSt12length_errorC1EPKc+0x10>)
 8012eb2:	6023      	str	r3, [r4, #0]
 8012eb4:	4620      	mov	r0, r4
 8012eb6:	bd10      	pop	{r4, pc}
 8012eb8:	08017a44 	.word	0x08017a44

08012ebc <_ZNSs4_Rep9_S_createEjjRKSaIcE>:
 8012ebc:	4b13      	ldr	r3, [pc, #76]	@ (8012f0c <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x50>)
 8012ebe:	4298      	cmp	r0, r3
 8012ec0:	b510      	push	{r4, lr}
 8012ec2:	d81f      	bhi.n	8012f04 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x48>
 8012ec4:	4288      	cmp	r0, r1
 8012ec6:	4604      	mov	r4, r0
 8012ec8:	d914      	bls.n	8012ef4 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x38>
 8012eca:	004a      	lsls	r2, r1, #1
 8012ecc:	4290      	cmp	r0, r2
 8012ece:	bf38      	it	cc
 8012ed0:	4614      	movcc	r4, r2
 8012ed2:	f104 021d 	add.w	r2, r4, #29
 8012ed6:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 8012eda:	f104 000d 	add.w	r0, r4, #13
 8012ede:	d90b      	bls.n	8012ef8 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x3c>
 8012ee0:	42a1      	cmp	r1, r4
 8012ee2:	d209      	bcs.n	8012ef8 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x3c>
 8012ee4:	f504 5480 	add.w	r4, r4, #4096	@ 0x1000
 8012ee8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8012eec:	1aa4      	subs	r4, r4, r2
 8012eee:	429c      	cmp	r4, r3
 8012ef0:	bf28      	it	cs
 8012ef2:	461c      	movcs	r4, r3
 8012ef4:	f104 000d 	add.w	r0, r4, #13
 8012ef8:	f7fe fe4a 	bl	8011b90 <_Znwj>
 8012efc:	2200      	movs	r2, #0
 8012efe:	e9c0 4201 	strd	r4, r2, [r0, #4]
 8012f02:	bd10      	pop	{r4, pc}
 8012f04:	4802      	ldr	r0, [pc, #8]	@ (8012f10 <_ZNSs4_Rep9_S_createEjjRKSaIcE+0x54>)
 8012f06:	f7fe fe99 	bl	8011c3c <_ZSt20__throw_length_errorPKc>
 8012f0a:	bf00      	nop
 8012f0c:	3ffffffc 	.word	0x3ffffffc
 8012f10:	08016f44 	.word	0x08016f44

08012f14 <_ZNSs4_Rep10_M_destroyERKSaIcE>:
 8012f14:	f7fe bf96 	b.w	8011e44 <_ZdlPv>

08012f18 <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PPv>:
 8012f18:	b570      	push	{r4, r5, r6, lr}
 8012f1a:	6803      	ldr	r3, [r0, #0]
 8012f1c:	b084      	sub	sp, #16
 8012f1e:	2400      	movs	r4, #0
 8012f20:	699e      	ldr	r6, [r3, #24]
 8012f22:	9403      	str	r4, [sp, #12]
 8012f24:	2310      	movs	r3, #16
 8012f26:	4615      	mov	r5, r2
 8012f28:	9302      	str	r3, [sp, #8]
 8012f2a:	e9cd 4400 	strd	r4, r4, [sp]
 8012f2e:	466b      	mov	r3, sp
 8012f30:	6812      	ldr	r2, [r2, #0]
 8012f32:	47b0      	blx	r6
 8012f34:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012f38:	f003 0306 	and.w	r3, r3, #6
 8012f3c:	2b06      	cmp	r3, #6
 8012f3e:	bf03      	ittte	eq
 8012f40:	9b00      	ldreq	r3, [sp, #0]
 8012f42:	602b      	streq	r3, [r5, #0]
 8012f44:	2001      	moveq	r0, #1
 8012f46:	4620      	movne	r0, r4
 8012f48:	b004      	add	sp, #16
 8012f4a:	bd70      	pop	{r4, r5, r6, pc}

08012f4c <_ZNK10__cxxabiv117__class_type_info20__do_find_public_srcEiPKvPKS0_S2_>:
 8012f4c:	9800      	ldr	r0, [sp, #0]
 8012f4e:	4290      	cmp	r0, r2
 8012f50:	bf0c      	ite	eq
 8012f52:	2006      	moveq	r0, #6
 8012f54:	2001      	movne	r0, #1
 8012f56:	4770      	bx	lr

08012f58 <_ZN10__cxxabiv117__class_type_infoD1Ev>:
 8012f58:	b510      	push	{r4, lr}
 8012f5a:	4b03      	ldr	r3, [pc, #12]	@ (8012f68 <_ZN10__cxxabiv117__class_type_infoD1Ev+0x10>)
 8012f5c:	6003      	str	r3, [r0, #0]
 8012f5e:	4604      	mov	r4, r0
 8012f60:	f7ff fe38 	bl	8012bd4 <_ZNSt9type_infoD1Ev>
 8012f64:	4620      	mov	r0, r4
 8012f66:	bd10      	pop	{r4, pc}
 8012f68:	08017a88 	.word	0x08017a88

08012f6c <_ZN10__cxxabiv117__class_type_infoD0Ev>:
 8012f6c:	b510      	push	{r4, lr}
 8012f6e:	4b05      	ldr	r3, [pc, #20]	@ (8012f84 <_ZN10__cxxabiv117__class_type_infoD0Ev+0x18>)
 8012f70:	6003      	str	r3, [r0, #0]
 8012f72:	4604      	mov	r4, r0
 8012f74:	f7ff fe2e 	bl	8012bd4 <_ZNSt9type_infoD1Ev>
 8012f78:	4620      	mov	r0, r4
 8012f7a:	2108      	movs	r1, #8
 8012f7c:	f7fe fe06 	bl	8011b8c <_ZdlPvj>
 8012f80:	4620      	mov	r0, r4
 8012f82:	bd10      	pop	{r4, pc}
 8012f84:	08017a88 	.word	0x08017a88

08012f88 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE>:
 8012f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f8c:	9f06      	ldr	r7, [sp, #24]
 8012f8e:	9908      	ldr	r1, [sp, #32]
 8012f90:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8012f92:	428f      	cmp	r7, r1
 8012f94:	4604      	mov	r4, r0
 8012f96:	4690      	mov	r8, r2
 8012f98:	461d      	mov	r5, r3
 8012f9a:	d00c      	beq.n	8012fb6 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x2e>
 8012f9c:	4629      	mov	r1, r5
 8012f9e:	4620      	mov	r0, r4
 8012fa0:	f7ff fe1c 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012fa4:	b120      	cbz	r0, 8012fb0 <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x28>
 8012fa6:	2301      	movs	r3, #1
 8012fa8:	6037      	str	r7, [r6, #0]
 8012faa:	f886 8004 	strb.w	r8, [r6, #4]
 8012fae:	71b3      	strb	r3, [r6, #6]
 8012fb0:	2000      	movs	r0, #0
 8012fb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fb6:	9907      	ldr	r1, [sp, #28]
 8012fb8:	f7ff fe10 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	d0ed      	beq.n	8012f9c <_ZNK10__cxxabiv117__class_type_info12__do_dyncastEiNS0_10__sub_kindEPKS0_PKvS3_S5_RNS0_16__dyncast_resultE+0x14>
 8012fc0:	f886 8005 	strb.w	r8, [r6, #5]
 8012fc4:	2000      	movs	r0, #0
 8012fc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012fca:	bf00      	nop

08012fcc <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE>:
 8012fcc:	b538      	push	{r3, r4, r5, lr}
 8012fce:	4615      	mov	r5, r2
 8012fd0:	461c      	mov	r4, r3
 8012fd2:	f7ff fe03 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012fd6:	b900      	cbnz	r0, 8012fda <_ZNK10__cxxabiv117__class_type_info11__do_upcastEPKS0_PKvRNS0_15__upcast_resultE+0xe>
 8012fd8:	bd38      	pop	{r3, r4, r5, pc}
 8012fda:	2208      	movs	r2, #8
 8012fdc:	2306      	movs	r3, #6
 8012fde:	6025      	str	r5, [r4, #0]
 8012fe0:	60e2      	str	r2, [r4, #12]
 8012fe2:	7123      	strb	r3, [r4, #4]
 8012fe4:	bd38      	pop	{r3, r4, r5, pc}
 8012fe6:	bf00      	nop

08012fe8 <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj>:
 8012fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fec:	4606      	mov	r6, r0
 8012fee:	4617      	mov	r7, r2
 8012ff0:	461d      	mov	r5, r3
 8012ff2:	460c      	mov	r4, r1
 8012ff4:	f7ff fdf2 	bl	8012bdc <_ZNKSt9type_info7__equalERKS_>
 8012ff8:	b948      	cbnz	r0, 801300e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8012ffa:	2d03      	cmp	r5, #3
 8012ffc:	d807      	bhi.n	801300e <_ZNK10__cxxabiv117__class_type_info10__do_catchEPKSt9type_infoPPvj+0x26>
 8012ffe:	6823      	ldr	r3, [r4, #0]
 8013000:	463a      	mov	r2, r7
 8013002:	4631      	mov	r1, r6
 8013004:	4620      	mov	r0, r4
 8013006:	695b      	ldr	r3, [r3, #20]
 8013008:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801300c:	4718      	bx	r3
 801300e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013012:	bf00      	nop

08013014 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>:
 8013014:	7803      	ldrb	r3, [r0, #0]
 8013016:	2b47      	cmp	r3, #71	@ 0x47
 8013018:	d001      	beq.n	801301e <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0xa>
 801301a:	2000      	movs	r0, #0
 801301c:	4770      	bx	lr
 801301e:	7843      	ldrb	r3, [r0, #1]
 8013020:	2b4e      	cmp	r3, #78	@ 0x4e
 8013022:	d1fa      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8013024:	7883      	ldrb	r3, [r0, #2]
 8013026:	2b55      	cmp	r3, #85	@ 0x55
 8013028:	d1f7      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 801302a:	78c3      	ldrb	r3, [r0, #3]
 801302c:	2b43      	cmp	r3, #67	@ 0x43
 801302e:	d1f4      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8013030:	7903      	ldrb	r3, [r0, #4]
 8013032:	2b43      	cmp	r3, #67	@ 0x43
 8013034:	d1f1      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8013036:	7943      	ldrb	r3, [r0, #5]
 8013038:	2b2b      	cmp	r3, #43	@ 0x2b
 801303a:	d1ee      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 801303c:	7983      	ldrb	r3, [r0, #6]
 801303e:	2b2b      	cmp	r3, #43	@ 0x2b
 8013040:	d1eb      	bne.n	801301a <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc+0x6>
 8013042:	79c0      	ldrb	r0, [r0, #7]
 8013044:	2801      	cmp	r0, #1
 8013046:	bf8c      	ite	hi
 8013048:	2000      	movhi	r0, #0
 801304a:	2001      	movls	r0, #1
 801304c:	4770      	bx	lr
 801304e:	bf00      	nop

08013050 <__cxa_call_terminate>:
 8013050:	b510      	push	{r4, lr}
 8013052:	b130      	cbz	r0, 8013062 <__cxa_call_terminate+0x12>
 8013054:	4604      	mov	r4, r0
 8013056:	f7ff f8d9 	bl	801220c <__cxa_begin_catch>
 801305a:	4620      	mov	r0, r4
 801305c:	f7ff ffda 	bl	8013014 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 8013060:	b908      	cbnz	r0, 8013066 <__cxa_call_terminate+0x16>
 8013062:	f7ff fc63 	bl	801292c <_ZSt9terminatev>
 8013066:	f854 0c14 	ldr.w	r0, [r4, #-20]
 801306a:	f7ff fc57 	bl	801291c <_ZN10__cxxabiv111__terminateEPFvvE>
 801306e:	bf00      	nop

08013070 <__cxa_call_unexpected>:
 8013070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013074:	b083      	sub	sp, #12
 8013076:	4602      	mov	r2, r0
 8013078:	f7ff ffcc 	bl	8013014 <_ZN10__cxxabiv1L24__is_gxx_exception_classEPc>
 801307c:	b138      	cbz	r0, 801308e <__cxa_call_unexpected+0x1e>
 801307e:	e952 8406 	ldrd	r8, r4, [r2, #-24]
 8013082:	e9d2 750c 	ldrd	r7, r5, [r2, #48]	@ 0x30
 8013086:	f8d2 a028 	ldr.w	sl, [r2, #40]	@ 0x28
 801308a:	2600      	movs	r6, #0
 801308c:	e005      	b.n	801309a <__cxa_call_unexpected+0x2a>
 801308e:	4604      	mov	r4, r0
 8013090:	4680      	mov	r8, r0
 8013092:	2601      	movs	r6, #1
 8013094:	4605      	mov	r5, r0
 8013096:	4607      	mov	r7, r0
 8013098:	4682      	mov	sl, r0
 801309a:	4610      	mov	r0, r2
 801309c:	f7ff f8b6 	bl	801220c <__cxa_begin_catch>
 80130a0:	b10e      	cbz	r6, 80130a6 <__cxa_call_unexpected+0x36>
 80130a2:	f7ff fc51 	bl	8012948 <_ZSt10unexpectedv>
 80130a6:	4640      	mov	r0, r8
 80130a8:	f7ff fc4a 	bl	8012940 <_ZN10__cxxabiv112__unexpectedEPFvvE>
 80130ac:	f7ff f8ae 	bl	801220c <__cxa_begin_catch>
 80130b0:	b10e      	cbz	r6, 80130b6 <__cxa_call_unexpected+0x46>
 80130b2:	f7ff fc3b 	bl	801292c <_ZSt9terminatev>
 80130b6:	f7ff f93d 	bl	8012334 <__cxa_get_globals_fast>
 80130ba:	6803      	ldr	r3, [r0, #0]
 80130bc:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 80130c0:	2a01      	cmp	r2, #1
 80130c2:	bf0c      	ite	eq
 80130c4:	681a      	ldreq	r2, [r3, #0]
 80130c6:	f103 0278 	addne.w	r2, r3, #120	@ 0x78
 80130ca:	9200      	str	r2, [sp, #0]
 80130cc:	f027 0803 	bic.w	r8, r7, #3
 80130d0:	f103 0b20 	add.w	fp, r3, #32
 80130d4:	f04f 0900 	mov.w	r9, #0
 80130d8:	45ca      	cmp	sl, r9
 80130da:	dd1a      	ble.n	8013112 <__cxa_call_unexpected+0xa2>
 80130dc:	682f      	ldr	r7, [r5, #0]
 80130de:	b107      	cbz	r7, 80130e2 <__cxa_call_unexpected+0x72>
 80130e0:	442f      	add	r7, r5
 80130e2:	466b      	mov	r3, sp
 80130e4:	2200      	movs	r2, #0
 80130e6:	4639      	mov	r1, r7
 80130e8:	4658      	mov	r0, fp
 80130ea:	f7fe ffcd 	bl	8012088 <__cxa_type_match>
 80130ee:	b108      	cbz	r0, 80130f4 <__cxa_call_unexpected+0x84>
 80130f0:	f7ff fca2 	bl	8012a38 <__cxa_rethrow>
 80130f4:	683b      	ldr	r3, [r7, #0]
 80130f6:	9001      	str	r0, [sp, #4]
 80130f8:	490f      	ldr	r1, [pc, #60]	@ (8013138 <__cxa_call_unexpected+0xc8>)
 80130fa:	4638      	mov	r0, r7
 80130fc:	aa01      	add	r2, sp, #4
 80130fe:	691f      	ldr	r7, [r3, #16]
 8013100:	2301      	movs	r3, #1
 8013102:	47b8      	blx	r7
 8013104:	2800      	cmp	r0, #0
 8013106:	bf18      	it	ne
 8013108:	4606      	movne	r6, r0
 801310a:	f109 0901 	add.w	r9, r9, #1
 801310e:	4445      	add	r5, r8
 8013110:	e7e2      	b.n	80130d8 <__cxa_call_unexpected+0x68>
 8013112:	b146      	cbz	r6, 8013126 <__cxa_call_unexpected+0xb6>
 8013114:	2004      	movs	r0, #4
 8013116:	f7fe ff03 	bl	8011f20 <__cxa_allocate_exception>
 801311a:	4b08      	ldr	r3, [pc, #32]	@ (801313c <__cxa_call_unexpected+0xcc>)
 801311c:	4a08      	ldr	r2, [pc, #32]	@ (8013140 <__cxa_call_unexpected+0xd0>)
 801311e:	4906      	ldr	r1, [pc, #24]	@ (8013138 <__cxa_call_unexpected+0xc8>)
 8013120:	6003      	str	r3, [r0, #0]
 8013122:	f7ff fc6f 	bl	8012a04 <__cxa_throw>
 8013126:	4620      	mov	r0, r4
 8013128:	f7ff fbf8 	bl	801291c <_ZN10__cxxabiv111__terminateEPFvvE>
 801312c:	f7ff f8ac 	bl	8012288 <__cxa_end_catch>
 8013130:	f7ff f8aa 	bl	8012288 <__cxa_end_catch>
 8013134:	f7fe ffa2 	bl	801207c <__cxa_end_cleanup>
 8013138:	08017900 	.word	0x08017900
 801313c:	08017968 	.word	0x08017968
 8013140:	08012319 	.word	0x08012319

08013144 <__cxa_current_exception_type>:
 8013144:	b508      	push	{r3, lr}
 8013146:	f7ff f8f9 	bl	801233c <__cxa_get_globals>
 801314a:	6800      	ldr	r0, [r0, #0]
 801314c:	b130      	cbz	r0, 801315c <__cxa_current_exception_type+0x18>
 801314e:	f890 3027 	ldrb.w	r3, [r0, #39]	@ 0x27
 8013152:	2b01      	cmp	r3, #1
 8013154:	bf04      	itt	eq
 8013156:	6800      	ldreq	r0, [r0, #0]
 8013158:	3878      	subeq	r0, #120	@ 0x78
 801315a:	6800      	ldr	r0, [r0, #0]
 801315c:	bd08      	pop	{r3, pc}
 801315e:	bf00      	nop

08013160 <abort>:
 8013160:	b508      	push	{r3, lr}
 8013162:	2006      	movs	r0, #6
 8013164:	f001 f9e6 	bl	8014534 <raise>
 8013168:	2001      	movs	r0, #1
 801316a:	f7f9 fd51 	bl	800cc10 <_exit>
	...

08013170 <getenv>:
 8013170:	b507      	push	{r0, r1, r2, lr}
 8013172:	4b04      	ldr	r3, [pc, #16]	@ (8013184 <getenv+0x14>)
 8013174:	4601      	mov	r1, r0
 8013176:	aa01      	add	r2, sp, #4
 8013178:	6818      	ldr	r0, [r3, #0]
 801317a:	f000 f805 	bl	8013188 <_findenv_r>
 801317e:	b003      	add	sp, #12
 8013180:	f85d fb04 	ldr.w	pc, [sp], #4
 8013184:	20000024 	.word	0x20000024

08013188 <_findenv_r>:
 8013188:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801318c:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80131fc <_findenv_r+0x74>
 8013190:	4606      	mov	r6, r0
 8013192:	4689      	mov	r9, r1
 8013194:	4617      	mov	r7, r2
 8013196:	f002 f8b3 	bl	8015300 <__env_lock>
 801319a:	f8da 4000 	ldr.w	r4, [sl]
 801319e:	b134      	cbz	r4, 80131ae <_findenv_r+0x26>
 80131a0:	464b      	mov	r3, r9
 80131a2:	4698      	mov	r8, r3
 80131a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80131a8:	b13a      	cbz	r2, 80131ba <_findenv_r+0x32>
 80131aa:	2a3d      	cmp	r2, #61	@ 0x3d
 80131ac:	d1f9      	bne.n	80131a2 <_findenv_r+0x1a>
 80131ae:	4630      	mov	r0, r6
 80131b0:	f002 f8ac 	bl	801530c <__env_unlock>
 80131b4:	2000      	movs	r0, #0
 80131b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131ba:	eba8 0809 	sub.w	r8, r8, r9
 80131be:	46a3      	mov	fp, r4
 80131c0:	f854 0b04 	ldr.w	r0, [r4], #4
 80131c4:	2800      	cmp	r0, #0
 80131c6:	d0f2      	beq.n	80131ae <_findenv_r+0x26>
 80131c8:	4642      	mov	r2, r8
 80131ca:	4649      	mov	r1, r9
 80131cc:	f001 f977 	bl	80144be <strncmp>
 80131d0:	2800      	cmp	r0, #0
 80131d2:	d1f4      	bne.n	80131be <_findenv_r+0x36>
 80131d4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80131d8:	eb03 0508 	add.w	r5, r3, r8
 80131dc:	f813 3008 	ldrb.w	r3, [r3, r8]
 80131e0:	2b3d      	cmp	r3, #61	@ 0x3d
 80131e2:	d1ec      	bne.n	80131be <_findenv_r+0x36>
 80131e4:	f8da 3000 	ldr.w	r3, [sl]
 80131e8:	ebab 0303 	sub.w	r3, fp, r3
 80131ec:	109b      	asrs	r3, r3, #2
 80131ee:	4630      	mov	r0, r6
 80131f0:	603b      	str	r3, [r7, #0]
 80131f2:	f002 f88b 	bl	801530c <__env_unlock>
 80131f6:	1c68      	adds	r0, r5, #1
 80131f8:	e7dd      	b.n	80131b6 <_findenv_r+0x2e>
 80131fa:	bf00      	nop
 80131fc:	20000000 	.word	0x20000000

08013200 <__cvt>:
 8013200:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013204:	ec57 6b10 	vmov	r6, r7, d0
 8013208:	2f00      	cmp	r7, #0
 801320a:	460c      	mov	r4, r1
 801320c:	4619      	mov	r1, r3
 801320e:	463b      	mov	r3, r7
 8013210:	bfbb      	ittet	lt
 8013212:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013216:	461f      	movlt	r7, r3
 8013218:	2300      	movge	r3, #0
 801321a:	232d      	movlt	r3, #45	@ 0x2d
 801321c:	700b      	strb	r3, [r1, #0]
 801321e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013220:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013224:	4691      	mov	r9, r2
 8013226:	f023 0820 	bic.w	r8, r3, #32
 801322a:	bfbc      	itt	lt
 801322c:	4632      	movlt	r2, r6
 801322e:	4616      	movlt	r6, r2
 8013230:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013234:	d005      	beq.n	8013242 <__cvt+0x42>
 8013236:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801323a:	d100      	bne.n	801323e <__cvt+0x3e>
 801323c:	3401      	adds	r4, #1
 801323e:	2102      	movs	r1, #2
 8013240:	e000      	b.n	8013244 <__cvt+0x44>
 8013242:	2103      	movs	r1, #3
 8013244:	ab03      	add	r3, sp, #12
 8013246:	9301      	str	r3, [sp, #4]
 8013248:	ab02      	add	r3, sp, #8
 801324a:	9300      	str	r3, [sp, #0]
 801324c:	ec47 6b10 	vmov	d0, r6, r7
 8013250:	4653      	mov	r3, sl
 8013252:	4622      	mov	r2, r4
 8013254:	f001 fa84 	bl	8014760 <_dtoa_r>
 8013258:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801325c:	4605      	mov	r5, r0
 801325e:	d119      	bne.n	8013294 <__cvt+0x94>
 8013260:	f019 0f01 	tst.w	r9, #1
 8013264:	d00e      	beq.n	8013284 <__cvt+0x84>
 8013266:	eb00 0904 	add.w	r9, r0, r4
 801326a:	2200      	movs	r2, #0
 801326c:	2300      	movs	r3, #0
 801326e:	4630      	mov	r0, r6
 8013270:	4639      	mov	r1, r7
 8013272:	f7f4 fa99 	bl	80077a8 <__aeabi_dcmpeq>
 8013276:	b108      	cbz	r0, 801327c <__cvt+0x7c>
 8013278:	f8cd 900c 	str.w	r9, [sp, #12]
 801327c:	2230      	movs	r2, #48	@ 0x30
 801327e:	9b03      	ldr	r3, [sp, #12]
 8013280:	454b      	cmp	r3, r9
 8013282:	d31e      	bcc.n	80132c2 <__cvt+0xc2>
 8013284:	9b03      	ldr	r3, [sp, #12]
 8013286:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013288:	1b5b      	subs	r3, r3, r5
 801328a:	4628      	mov	r0, r5
 801328c:	6013      	str	r3, [r2, #0]
 801328e:	b004      	add	sp, #16
 8013290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013294:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013298:	eb00 0904 	add.w	r9, r0, r4
 801329c:	d1e5      	bne.n	801326a <__cvt+0x6a>
 801329e:	7803      	ldrb	r3, [r0, #0]
 80132a0:	2b30      	cmp	r3, #48	@ 0x30
 80132a2:	d10a      	bne.n	80132ba <__cvt+0xba>
 80132a4:	2200      	movs	r2, #0
 80132a6:	2300      	movs	r3, #0
 80132a8:	4630      	mov	r0, r6
 80132aa:	4639      	mov	r1, r7
 80132ac:	f7f4 fa7c 	bl	80077a8 <__aeabi_dcmpeq>
 80132b0:	b918      	cbnz	r0, 80132ba <__cvt+0xba>
 80132b2:	f1c4 0401 	rsb	r4, r4, #1
 80132b6:	f8ca 4000 	str.w	r4, [sl]
 80132ba:	f8da 3000 	ldr.w	r3, [sl]
 80132be:	4499      	add	r9, r3
 80132c0:	e7d3      	b.n	801326a <__cvt+0x6a>
 80132c2:	1c59      	adds	r1, r3, #1
 80132c4:	9103      	str	r1, [sp, #12]
 80132c6:	701a      	strb	r2, [r3, #0]
 80132c8:	e7d9      	b.n	801327e <__cvt+0x7e>

080132ca <__exponent>:
 80132ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80132cc:	2900      	cmp	r1, #0
 80132ce:	bfba      	itte	lt
 80132d0:	4249      	neglt	r1, r1
 80132d2:	232d      	movlt	r3, #45	@ 0x2d
 80132d4:	232b      	movge	r3, #43	@ 0x2b
 80132d6:	2909      	cmp	r1, #9
 80132d8:	7002      	strb	r2, [r0, #0]
 80132da:	7043      	strb	r3, [r0, #1]
 80132dc:	dd29      	ble.n	8013332 <__exponent+0x68>
 80132de:	f10d 0307 	add.w	r3, sp, #7
 80132e2:	461d      	mov	r5, r3
 80132e4:	270a      	movs	r7, #10
 80132e6:	461a      	mov	r2, r3
 80132e8:	fbb1 f6f7 	udiv	r6, r1, r7
 80132ec:	fb07 1416 	mls	r4, r7, r6, r1
 80132f0:	3430      	adds	r4, #48	@ 0x30
 80132f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80132f6:	460c      	mov	r4, r1
 80132f8:	2c63      	cmp	r4, #99	@ 0x63
 80132fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80132fe:	4631      	mov	r1, r6
 8013300:	dcf1      	bgt.n	80132e6 <__exponent+0x1c>
 8013302:	3130      	adds	r1, #48	@ 0x30
 8013304:	1e94      	subs	r4, r2, #2
 8013306:	f803 1c01 	strb.w	r1, [r3, #-1]
 801330a:	1c41      	adds	r1, r0, #1
 801330c:	4623      	mov	r3, r4
 801330e:	42ab      	cmp	r3, r5
 8013310:	d30a      	bcc.n	8013328 <__exponent+0x5e>
 8013312:	f10d 0309 	add.w	r3, sp, #9
 8013316:	1a9b      	subs	r3, r3, r2
 8013318:	42ac      	cmp	r4, r5
 801331a:	bf88      	it	hi
 801331c:	2300      	movhi	r3, #0
 801331e:	3302      	adds	r3, #2
 8013320:	4403      	add	r3, r0
 8013322:	1a18      	subs	r0, r3, r0
 8013324:	b003      	add	sp, #12
 8013326:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013328:	f813 6b01 	ldrb.w	r6, [r3], #1
 801332c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013330:	e7ed      	b.n	801330e <__exponent+0x44>
 8013332:	2330      	movs	r3, #48	@ 0x30
 8013334:	3130      	adds	r1, #48	@ 0x30
 8013336:	7083      	strb	r3, [r0, #2]
 8013338:	70c1      	strb	r1, [r0, #3]
 801333a:	1d03      	adds	r3, r0, #4
 801333c:	e7f1      	b.n	8013322 <__exponent+0x58>
	...

08013340 <_printf_float>:
 8013340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013344:	b08d      	sub	sp, #52	@ 0x34
 8013346:	460c      	mov	r4, r1
 8013348:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801334c:	4616      	mov	r6, r2
 801334e:	461f      	mov	r7, r3
 8013350:	4605      	mov	r5, r0
 8013352:	f001 f959 	bl	8014608 <_localeconv_r>
 8013356:	6803      	ldr	r3, [r0, #0]
 8013358:	9304      	str	r3, [sp, #16]
 801335a:	4618      	mov	r0, r3
 801335c:	f7f3 fdf8 	bl	8006f50 <strlen>
 8013360:	2300      	movs	r3, #0
 8013362:	930a      	str	r3, [sp, #40]	@ 0x28
 8013364:	f8d8 3000 	ldr.w	r3, [r8]
 8013368:	9005      	str	r0, [sp, #20]
 801336a:	3307      	adds	r3, #7
 801336c:	f023 0307 	bic.w	r3, r3, #7
 8013370:	f103 0208 	add.w	r2, r3, #8
 8013374:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013378:	f8d4 b000 	ldr.w	fp, [r4]
 801337c:	f8c8 2000 	str.w	r2, [r8]
 8013380:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013384:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013388:	9307      	str	r3, [sp, #28]
 801338a:	f8cd 8018 	str.w	r8, [sp, #24]
 801338e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013392:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013396:	4b9c      	ldr	r3, [pc, #624]	@ (8013608 <_printf_float+0x2c8>)
 8013398:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801339c:	f7f4 fa36 	bl	800780c <__aeabi_dcmpun>
 80133a0:	bb70      	cbnz	r0, 8013400 <_printf_float+0xc0>
 80133a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80133a6:	4b98      	ldr	r3, [pc, #608]	@ (8013608 <_printf_float+0x2c8>)
 80133a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80133ac:	f7f4 fa10 	bl	80077d0 <__aeabi_dcmple>
 80133b0:	bb30      	cbnz	r0, 8013400 <_printf_float+0xc0>
 80133b2:	2200      	movs	r2, #0
 80133b4:	2300      	movs	r3, #0
 80133b6:	4640      	mov	r0, r8
 80133b8:	4649      	mov	r1, r9
 80133ba:	f7f4 f9ff 	bl	80077bc <__aeabi_dcmplt>
 80133be:	b110      	cbz	r0, 80133c6 <_printf_float+0x86>
 80133c0:	232d      	movs	r3, #45	@ 0x2d
 80133c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80133c6:	4a91      	ldr	r2, [pc, #580]	@ (801360c <_printf_float+0x2cc>)
 80133c8:	4b91      	ldr	r3, [pc, #580]	@ (8013610 <_printf_float+0x2d0>)
 80133ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80133ce:	bf8c      	ite	hi
 80133d0:	4690      	movhi	r8, r2
 80133d2:	4698      	movls	r8, r3
 80133d4:	2303      	movs	r3, #3
 80133d6:	6123      	str	r3, [r4, #16]
 80133d8:	f02b 0304 	bic.w	r3, fp, #4
 80133dc:	6023      	str	r3, [r4, #0]
 80133de:	f04f 0900 	mov.w	r9, #0
 80133e2:	9700      	str	r7, [sp, #0]
 80133e4:	4633      	mov	r3, r6
 80133e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80133e8:	4621      	mov	r1, r4
 80133ea:	4628      	mov	r0, r5
 80133ec:	f000 fa84 	bl	80138f8 <_printf_common>
 80133f0:	3001      	adds	r0, #1
 80133f2:	f040 808d 	bne.w	8013510 <_printf_float+0x1d0>
 80133f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80133fa:	b00d      	add	sp, #52	@ 0x34
 80133fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013400:	4642      	mov	r2, r8
 8013402:	464b      	mov	r3, r9
 8013404:	4640      	mov	r0, r8
 8013406:	4649      	mov	r1, r9
 8013408:	f7f4 fa00 	bl	800780c <__aeabi_dcmpun>
 801340c:	b140      	cbz	r0, 8013420 <_printf_float+0xe0>
 801340e:	464b      	mov	r3, r9
 8013410:	2b00      	cmp	r3, #0
 8013412:	bfbc      	itt	lt
 8013414:	232d      	movlt	r3, #45	@ 0x2d
 8013416:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801341a:	4a7e      	ldr	r2, [pc, #504]	@ (8013614 <_printf_float+0x2d4>)
 801341c:	4b7e      	ldr	r3, [pc, #504]	@ (8013618 <_printf_float+0x2d8>)
 801341e:	e7d4      	b.n	80133ca <_printf_float+0x8a>
 8013420:	6863      	ldr	r3, [r4, #4]
 8013422:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013426:	9206      	str	r2, [sp, #24]
 8013428:	1c5a      	adds	r2, r3, #1
 801342a:	d13b      	bne.n	80134a4 <_printf_float+0x164>
 801342c:	2306      	movs	r3, #6
 801342e:	6063      	str	r3, [r4, #4]
 8013430:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013434:	2300      	movs	r3, #0
 8013436:	6022      	str	r2, [r4, #0]
 8013438:	9303      	str	r3, [sp, #12]
 801343a:	ab0a      	add	r3, sp, #40	@ 0x28
 801343c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013440:	ab09      	add	r3, sp, #36	@ 0x24
 8013442:	9300      	str	r3, [sp, #0]
 8013444:	6861      	ldr	r1, [r4, #4]
 8013446:	ec49 8b10 	vmov	d0, r8, r9
 801344a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801344e:	4628      	mov	r0, r5
 8013450:	f7ff fed6 	bl	8013200 <__cvt>
 8013454:	9b06      	ldr	r3, [sp, #24]
 8013456:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013458:	2b47      	cmp	r3, #71	@ 0x47
 801345a:	4680      	mov	r8, r0
 801345c:	d129      	bne.n	80134b2 <_printf_float+0x172>
 801345e:	1cc8      	adds	r0, r1, #3
 8013460:	db02      	blt.n	8013468 <_printf_float+0x128>
 8013462:	6863      	ldr	r3, [r4, #4]
 8013464:	4299      	cmp	r1, r3
 8013466:	dd41      	ble.n	80134ec <_printf_float+0x1ac>
 8013468:	f1aa 0a02 	sub.w	sl, sl, #2
 801346c:	fa5f fa8a 	uxtb.w	sl, sl
 8013470:	3901      	subs	r1, #1
 8013472:	4652      	mov	r2, sl
 8013474:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013478:	9109      	str	r1, [sp, #36]	@ 0x24
 801347a:	f7ff ff26 	bl	80132ca <__exponent>
 801347e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013480:	1813      	adds	r3, r2, r0
 8013482:	2a01      	cmp	r2, #1
 8013484:	4681      	mov	r9, r0
 8013486:	6123      	str	r3, [r4, #16]
 8013488:	dc02      	bgt.n	8013490 <_printf_float+0x150>
 801348a:	6822      	ldr	r2, [r4, #0]
 801348c:	07d2      	lsls	r2, r2, #31
 801348e:	d501      	bpl.n	8013494 <_printf_float+0x154>
 8013490:	3301      	adds	r3, #1
 8013492:	6123      	str	r3, [r4, #16]
 8013494:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013498:	2b00      	cmp	r3, #0
 801349a:	d0a2      	beq.n	80133e2 <_printf_float+0xa2>
 801349c:	232d      	movs	r3, #45	@ 0x2d
 801349e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80134a2:	e79e      	b.n	80133e2 <_printf_float+0xa2>
 80134a4:	9a06      	ldr	r2, [sp, #24]
 80134a6:	2a47      	cmp	r2, #71	@ 0x47
 80134a8:	d1c2      	bne.n	8013430 <_printf_float+0xf0>
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d1c0      	bne.n	8013430 <_printf_float+0xf0>
 80134ae:	2301      	movs	r3, #1
 80134b0:	e7bd      	b.n	801342e <_printf_float+0xee>
 80134b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80134b6:	d9db      	bls.n	8013470 <_printf_float+0x130>
 80134b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80134bc:	d118      	bne.n	80134f0 <_printf_float+0x1b0>
 80134be:	2900      	cmp	r1, #0
 80134c0:	6863      	ldr	r3, [r4, #4]
 80134c2:	dd0b      	ble.n	80134dc <_printf_float+0x19c>
 80134c4:	6121      	str	r1, [r4, #16]
 80134c6:	b913      	cbnz	r3, 80134ce <_printf_float+0x18e>
 80134c8:	6822      	ldr	r2, [r4, #0]
 80134ca:	07d0      	lsls	r0, r2, #31
 80134cc:	d502      	bpl.n	80134d4 <_printf_float+0x194>
 80134ce:	3301      	adds	r3, #1
 80134d0:	440b      	add	r3, r1
 80134d2:	6123      	str	r3, [r4, #16]
 80134d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80134d6:	f04f 0900 	mov.w	r9, #0
 80134da:	e7db      	b.n	8013494 <_printf_float+0x154>
 80134dc:	b913      	cbnz	r3, 80134e4 <_printf_float+0x1a4>
 80134de:	6822      	ldr	r2, [r4, #0]
 80134e0:	07d2      	lsls	r2, r2, #31
 80134e2:	d501      	bpl.n	80134e8 <_printf_float+0x1a8>
 80134e4:	3302      	adds	r3, #2
 80134e6:	e7f4      	b.n	80134d2 <_printf_float+0x192>
 80134e8:	2301      	movs	r3, #1
 80134ea:	e7f2      	b.n	80134d2 <_printf_float+0x192>
 80134ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80134f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80134f2:	4299      	cmp	r1, r3
 80134f4:	db05      	blt.n	8013502 <_printf_float+0x1c2>
 80134f6:	6823      	ldr	r3, [r4, #0]
 80134f8:	6121      	str	r1, [r4, #16]
 80134fa:	07d8      	lsls	r0, r3, #31
 80134fc:	d5ea      	bpl.n	80134d4 <_printf_float+0x194>
 80134fe:	1c4b      	adds	r3, r1, #1
 8013500:	e7e7      	b.n	80134d2 <_printf_float+0x192>
 8013502:	2900      	cmp	r1, #0
 8013504:	bfd4      	ite	le
 8013506:	f1c1 0202 	rsble	r2, r1, #2
 801350a:	2201      	movgt	r2, #1
 801350c:	4413      	add	r3, r2
 801350e:	e7e0      	b.n	80134d2 <_printf_float+0x192>
 8013510:	6823      	ldr	r3, [r4, #0]
 8013512:	055a      	lsls	r2, r3, #21
 8013514:	d407      	bmi.n	8013526 <_printf_float+0x1e6>
 8013516:	6923      	ldr	r3, [r4, #16]
 8013518:	4642      	mov	r2, r8
 801351a:	4631      	mov	r1, r6
 801351c:	4628      	mov	r0, r5
 801351e:	47b8      	blx	r7
 8013520:	3001      	adds	r0, #1
 8013522:	d12b      	bne.n	801357c <_printf_float+0x23c>
 8013524:	e767      	b.n	80133f6 <_printf_float+0xb6>
 8013526:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801352a:	f240 80dd 	bls.w	80136e8 <_printf_float+0x3a8>
 801352e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013532:	2200      	movs	r2, #0
 8013534:	2300      	movs	r3, #0
 8013536:	f7f4 f937 	bl	80077a8 <__aeabi_dcmpeq>
 801353a:	2800      	cmp	r0, #0
 801353c:	d033      	beq.n	80135a6 <_printf_float+0x266>
 801353e:	4a37      	ldr	r2, [pc, #220]	@ (801361c <_printf_float+0x2dc>)
 8013540:	2301      	movs	r3, #1
 8013542:	4631      	mov	r1, r6
 8013544:	4628      	mov	r0, r5
 8013546:	47b8      	blx	r7
 8013548:	3001      	adds	r0, #1
 801354a:	f43f af54 	beq.w	80133f6 <_printf_float+0xb6>
 801354e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013552:	4543      	cmp	r3, r8
 8013554:	db02      	blt.n	801355c <_printf_float+0x21c>
 8013556:	6823      	ldr	r3, [r4, #0]
 8013558:	07d8      	lsls	r0, r3, #31
 801355a:	d50f      	bpl.n	801357c <_printf_float+0x23c>
 801355c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013560:	4631      	mov	r1, r6
 8013562:	4628      	mov	r0, r5
 8013564:	47b8      	blx	r7
 8013566:	3001      	adds	r0, #1
 8013568:	f43f af45 	beq.w	80133f6 <_printf_float+0xb6>
 801356c:	f04f 0900 	mov.w	r9, #0
 8013570:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8013574:	f104 0a1a 	add.w	sl, r4, #26
 8013578:	45c8      	cmp	r8, r9
 801357a:	dc09      	bgt.n	8013590 <_printf_float+0x250>
 801357c:	6823      	ldr	r3, [r4, #0]
 801357e:	079b      	lsls	r3, r3, #30
 8013580:	f100 8103 	bmi.w	801378a <_printf_float+0x44a>
 8013584:	68e0      	ldr	r0, [r4, #12]
 8013586:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013588:	4298      	cmp	r0, r3
 801358a:	bfb8      	it	lt
 801358c:	4618      	movlt	r0, r3
 801358e:	e734      	b.n	80133fa <_printf_float+0xba>
 8013590:	2301      	movs	r3, #1
 8013592:	4652      	mov	r2, sl
 8013594:	4631      	mov	r1, r6
 8013596:	4628      	mov	r0, r5
 8013598:	47b8      	blx	r7
 801359a:	3001      	adds	r0, #1
 801359c:	f43f af2b 	beq.w	80133f6 <_printf_float+0xb6>
 80135a0:	f109 0901 	add.w	r9, r9, #1
 80135a4:	e7e8      	b.n	8013578 <_printf_float+0x238>
 80135a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	dc39      	bgt.n	8013620 <_printf_float+0x2e0>
 80135ac:	4a1b      	ldr	r2, [pc, #108]	@ (801361c <_printf_float+0x2dc>)
 80135ae:	2301      	movs	r3, #1
 80135b0:	4631      	mov	r1, r6
 80135b2:	4628      	mov	r0, r5
 80135b4:	47b8      	blx	r7
 80135b6:	3001      	adds	r0, #1
 80135b8:	f43f af1d 	beq.w	80133f6 <_printf_float+0xb6>
 80135bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80135c0:	ea59 0303 	orrs.w	r3, r9, r3
 80135c4:	d102      	bne.n	80135cc <_printf_float+0x28c>
 80135c6:	6823      	ldr	r3, [r4, #0]
 80135c8:	07d9      	lsls	r1, r3, #31
 80135ca:	d5d7      	bpl.n	801357c <_printf_float+0x23c>
 80135cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80135d0:	4631      	mov	r1, r6
 80135d2:	4628      	mov	r0, r5
 80135d4:	47b8      	blx	r7
 80135d6:	3001      	adds	r0, #1
 80135d8:	f43f af0d 	beq.w	80133f6 <_printf_float+0xb6>
 80135dc:	f04f 0a00 	mov.w	sl, #0
 80135e0:	f104 0b1a 	add.w	fp, r4, #26
 80135e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80135e6:	425b      	negs	r3, r3
 80135e8:	4553      	cmp	r3, sl
 80135ea:	dc01      	bgt.n	80135f0 <_printf_float+0x2b0>
 80135ec:	464b      	mov	r3, r9
 80135ee:	e793      	b.n	8013518 <_printf_float+0x1d8>
 80135f0:	2301      	movs	r3, #1
 80135f2:	465a      	mov	r2, fp
 80135f4:	4631      	mov	r1, r6
 80135f6:	4628      	mov	r0, r5
 80135f8:	47b8      	blx	r7
 80135fa:	3001      	adds	r0, #1
 80135fc:	f43f aefb 	beq.w	80133f6 <_printf_float+0xb6>
 8013600:	f10a 0a01 	add.w	sl, sl, #1
 8013604:	e7ee      	b.n	80135e4 <_printf_float+0x2a4>
 8013606:	bf00      	nop
 8013608:	7fefffff 	.word	0x7fefffff
 801360c:	08017ab0 	.word	0x08017ab0
 8013610:	08017aac 	.word	0x08017aac
 8013614:	08017ab8 	.word	0x08017ab8
 8013618:	08017ab4 	.word	0x08017ab4
 801361c:	08017abc 	.word	0x08017abc
 8013620:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013622:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013626:	4553      	cmp	r3, sl
 8013628:	bfa8      	it	ge
 801362a:	4653      	movge	r3, sl
 801362c:	2b00      	cmp	r3, #0
 801362e:	4699      	mov	r9, r3
 8013630:	dc36      	bgt.n	80136a0 <_printf_float+0x360>
 8013632:	f04f 0b00 	mov.w	fp, #0
 8013636:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801363a:	f104 021a 	add.w	r2, r4, #26
 801363e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013640:	9306      	str	r3, [sp, #24]
 8013642:	eba3 0309 	sub.w	r3, r3, r9
 8013646:	455b      	cmp	r3, fp
 8013648:	dc31      	bgt.n	80136ae <_printf_float+0x36e>
 801364a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801364c:	459a      	cmp	sl, r3
 801364e:	dc3a      	bgt.n	80136c6 <_printf_float+0x386>
 8013650:	6823      	ldr	r3, [r4, #0]
 8013652:	07da      	lsls	r2, r3, #31
 8013654:	d437      	bmi.n	80136c6 <_printf_float+0x386>
 8013656:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013658:	ebaa 0903 	sub.w	r9, sl, r3
 801365c:	9b06      	ldr	r3, [sp, #24]
 801365e:	ebaa 0303 	sub.w	r3, sl, r3
 8013662:	4599      	cmp	r9, r3
 8013664:	bfa8      	it	ge
 8013666:	4699      	movge	r9, r3
 8013668:	f1b9 0f00 	cmp.w	r9, #0
 801366c:	dc33      	bgt.n	80136d6 <_printf_float+0x396>
 801366e:	f04f 0800 	mov.w	r8, #0
 8013672:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013676:	f104 0b1a 	add.w	fp, r4, #26
 801367a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801367c:	ebaa 0303 	sub.w	r3, sl, r3
 8013680:	eba3 0309 	sub.w	r3, r3, r9
 8013684:	4543      	cmp	r3, r8
 8013686:	f77f af79 	ble.w	801357c <_printf_float+0x23c>
 801368a:	2301      	movs	r3, #1
 801368c:	465a      	mov	r2, fp
 801368e:	4631      	mov	r1, r6
 8013690:	4628      	mov	r0, r5
 8013692:	47b8      	blx	r7
 8013694:	3001      	adds	r0, #1
 8013696:	f43f aeae 	beq.w	80133f6 <_printf_float+0xb6>
 801369a:	f108 0801 	add.w	r8, r8, #1
 801369e:	e7ec      	b.n	801367a <_printf_float+0x33a>
 80136a0:	4642      	mov	r2, r8
 80136a2:	4631      	mov	r1, r6
 80136a4:	4628      	mov	r0, r5
 80136a6:	47b8      	blx	r7
 80136a8:	3001      	adds	r0, #1
 80136aa:	d1c2      	bne.n	8013632 <_printf_float+0x2f2>
 80136ac:	e6a3      	b.n	80133f6 <_printf_float+0xb6>
 80136ae:	2301      	movs	r3, #1
 80136b0:	4631      	mov	r1, r6
 80136b2:	4628      	mov	r0, r5
 80136b4:	9206      	str	r2, [sp, #24]
 80136b6:	47b8      	blx	r7
 80136b8:	3001      	adds	r0, #1
 80136ba:	f43f ae9c 	beq.w	80133f6 <_printf_float+0xb6>
 80136be:	9a06      	ldr	r2, [sp, #24]
 80136c0:	f10b 0b01 	add.w	fp, fp, #1
 80136c4:	e7bb      	b.n	801363e <_printf_float+0x2fe>
 80136c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80136ca:	4631      	mov	r1, r6
 80136cc:	4628      	mov	r0, r5
 80136ce:	47b8      	blx	r7
 80136d0:	3001      	adds	r0, #1
 80136d2:	d1c0      	bne.n	8013656 <_printf_float+0x316>
 80136d4:	e68f      	b.n	80133f6 <_printf_float+0xb6>
 80136d6:	9a06      	ldr	r2, [sp, #24]
 80136d8:	464b      	mov	r3, r9
 80136da:	4442      	add	r2, r8
 80136dc:	4631      	mov	r1, r6
 80136de:	4628      	mov	r0, r5
 80136e0:	47b8      	blx	r7
 80136e2:	3001      	adds	r0, #1
 80136e4:	d1c3      	bne.n	801366e <_printf_float+0x32e>
 80136e6:	e686      	b.n	80133f6 <_printf_float+0xb6>
 80136e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80136ec:	f1ba 0f01 	cmp.w	sl, #1
 80136f0:	dc01      	bgt.n	80136f6 <_printf_float+0x3b6>
 80136f2:	07db      	lsls	r3, r3, #31
 80136f4:	d536      	bpl.n	8013764 <_printf_float+0x424>
 80136f6:	2301      	movs	r3, #1
 80136f8:	4642      	mov	r2, r8
 80136fa:	4631      	mov	r1, r6
 80136fc:	4628      	mov	r0, r5
 80136fe:	47b8      	blx	r7
 8013700:	3001      	adds	r0, #1
 8013702:	f43f ae78 	beq.w	80133f6 <_printf_float+0xb6>
 8013706:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801370a:	4631      	mov	r1, r6
 801370c:	4628      	mov	r0, r5
 801370e:	47b8      	blx	r7
 8013710:	3001      	adds	r0, #1
 8013712:	f43f ae70 	beq.w	80133f6 <_printf_float+0xb6>
 8013716:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801371a:	2200      	movs	r2, #0
 801371c:	2300      	movs	r3, #0
 801371e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8013722:	f7f4 f841 	bl	80077a8 <__aeabi_dcmpeq>
 8013726:	b9c0      	cbnz	r0, 801375a <_printf_float+0x41a>
 8013728:	4653      	mov	r3, sl
 801372a:	f108 0201 	add.w	r2, r8, #1
 801372e:	4631      	mov	r1, r6
 8013730:	4628      	mov	r0, r5
 8013732:	47b8      	blx	r7
 8013734:	3001      	adds	r0, #1
 8013736:	d10c      	bne.n	8013752 <_printf_float+0x412>
 8013738:	e65d      	b.n	80133f6 <_printf_float+0xb6>
 801373a:	2301      	movs	r3, #1
 801373c:	465a      	mov	r2, fp
 801373e:	4631      	mov	r1, r6
 8013740:	4628      	mov	r0, r5
 8013742:	47b8      	blx	r7
 8013744:	3001      	adds	r0, #1
 8013746:	f43f ae56 	beq.w	80133f6 <_printf_float+0xb6>
 801374a:	f108 0801 	add.w	r8, r8, #1
 801374e:	45d0      	cmp	r8, sl
 8013750:	dbf3      	blt.n	801373a <_printf_float+0x3fa>
 8013752:	464b      	mov	r3, r9
 8013754:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013758:	e6df      	b.n	801351a <_printf_float+0x1da>
 801375a:	f04f 0800 	mov.w	r8, #0
 801375e:	f104 0b1a 	add.w	fp, r4, #26
 8013762:	e7f4      	b.n	801374e <_printf_float+0x40e>
 8013764:	2301      	movs	r3, #1
 8013766:	4642      	mov	r2, r8
 8013768:	e7e1      	b.n	801372e <_printf_float+0x3ee>
 801376a:	2301      	movs	r3, #1
 801376c:	464a      	mov	r2, r9
 801376e:	4631      	mov	r1, r6
 8013770:	4628      	mov	r0, r5
 8013772:	47b8      	blx	r7
 8013774:	3001      	adds	r0, #1
 8013776:	f43f ae3e 	beq.w	80133f6 <_printf_float+0xb6>
 801377a:	f108 0801 	add.w	r8, r8, #1
 801377e:	68e3      	ldr	r3, [r4, #12]
 8013780:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013782:	1a5b      	subs	r3, r3, r1
 8013784:	4543      	cmp	r3, r8
 8013786:	dcf0      	bgt.n	801376a <_printf_float+0x42a>
 8013788:	e6fc      	b.n	8013584 <_printf_float+0x244>
 801378a:	f04f 0800 	mov.w	r8, #0
 801378e:	f104 0919 	add.w	r9, r4, #25
 8013792:	e7f4      	b.n	801377e <_printf_float+0x43e>

08013794 <malloc>:
 8013794:	4b02      	ldr	r3, [pc, #8]	@ (80137a0 <malloc+0xc>)
 8013796:	4601      	mov	r1, r0
 8013798:	6818      	ldr	r0, [r3, #0]
 801379a:	f000 b82d 	b.w	80137f8 <_malloc_r>
 801379e:	bf00      	nop
 80137a0:	20000024 	.word	0x20000024

080137a4 <free>:
 80137a4:	4b02      	ldr	r3, [pc, #8]	@ (80137b0 <free+0xc>)
 80137a6:	4601      	mov	r1, r0
 80137a8:	6818      	ldr	r0, [r3, #0]
 80137aa:	f001 bdb5 	b.w	8015318 <_free_r>
 80137ae:	bf00      	nop
 80137b0:	20000024 	.word	0x20000024

080137b4 <sbrk_aligned>:
 80137b4:	b570      	push	{r4, r5, r6, lr}
 80137b6:	4e0f      	ldr	r6, [pc, #60]	@ (80137f4 <sbrk_aligned+0x40>)
 80137b8:	460c      	mov	r4, r1
 80137ba:	6831      	ldr	r1, [r6, #0]
 80137bc:	4605      	mov	r5, r0
 80137be:	b911      	cbnz	r1, 80137c6 <sbrk_aligned+0x12>
 80137c0:	f000 fee4 	bl	801458c <_sbrk_r>
 80137c4:	6030      	str	r0, [r6, #0]
 80137c6:	4621      	mov	r1, r4
 80137c8:	4628      	mov	r0, r5
 80137ca:	f000 fedf 	bl	801458c <_sbrk_r>
 80137ce:	1c43      	adds	r3, r0, #1
 80137d0:	d103      	bne.n	80137da <sbrk_aligned+0x26>
 80137d2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80137d6:	4620      	mov	r0, r4
 80137d8:	bd70      	pop	{r4, r5, r6, pc}
 80137da:	1cc4      	adds	r4, r0, #3
 80137dc:	f024 0403 	bic.w	r4, r4, #3
 80137e0:	42a0      	cmp	r0, r4
 80137e2:	d0f8      	beq.n	80137d6 <sbrk_aligned+0x22>
 80137e4:	1a21      	subs	r1, r4, r0
 80137e6:	4628      	mov	r0, r5
 80137e8:	f000 fed0 	bl	801458c <_sbrk_r>
 80137ec:	3001      	adds	r0, #1
 80137ee:	d1f2      	bne.n	80137d6 <sbrk_aligned+0x22>
 80137f0:	e7ef      	b.n	80137d2 <sbrk_aligned+0x1e>
 80137f2:	bf00      	nop
 80137f4:	20005964 	.word	0x20005964

080137f8 <_malloc_r>:
 80137f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80137fc:	1ccd      	adds	r5, r1, #3
 80137fe:	f025 0503 	bic.w	r5, r5, #3
 8013802:	3508      	adds	r5, #8
 8013804:	2d0c      	cmp	r5, #12
 8013806:	bf38      	it	cc
 8013808:	250c      	movcc	r5, #12
 801380a:	2d00      	cmp	r5, #0
 801380c:	4606      	mov	r6, r0
 801380e:	db01      	blt.n	8013814 <_malloc_r+0x1c>
 8013810:	42a9      	cmp	r1, r5
 8013812:	d904      	bls.n	801381e <_malloc_r+0x26>
 8013814:	230c      	movs	r3, #12
 8013816:	6033      	str	r3, [r6, #0]
 8013818:	2000      	movs	r0, #0
 801381a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801381e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80138f4 <_malloc_r+0xfc>
 8013822:	f000 fa2b 	bl	8013c7c <__malloc_lock>
 8013826:	f8d8 3000 	ldr.w	r3, [r8]
 801382a:	461c      	mov	r4, r3
 801382c:	bb44      	cbnz	r4, 8013880 <_malloc_r+0x88>
 801382e:	4629      	mov	r1, r5
 8013830:	4630      	mov	r0, r6
 8013832:	f7ff ffbf 	bl	80137b4 <sbrk_aligned>
 8013836:	1c43      	adds	r3, r0, #1
 8013838:	4604      	mov	r4, r0
 801383a:	d158      	bne.n	80138ee <_malloc_r+0xf6>
 801383c:	f8d8 4000 	ldr.w	r4, [r8]
 8013840:	4627      	mov	r7, r4
 8013842:	2f00      	cmp	r7, #0
 8013844:	d143      	bne.n	80138ce <_malloc_r+0xd6>
 8013846:	2c00      	cmp	r4, #0
 8013848:	d04b      	beq.n	80138e2 <_malloc_r+0xea>
 801384a:	6823      	ldr	r3, [r4, #0]
 801384c:	4639      	mov	r1, r7
 801384e:	4630      	mov	r0, r6
 8013850:	eb04 0903 	add.w	r9, r4, r3
 8013854:	f000 fe9a 	bl	801458c <_sbrk_r>
 8013858:	4581      	cmp	r9, r0
 801385a:	d142      	bne.n	80138e2 <_malloc_r+0xea>
 801385c:	6821      	ldr	r1, [r4, #0]
 801385e:	1a6d      	subs	r5, r5, r1
 8013860:	4629      	mov	r1, r5
 8013862:	4630      	mov	r0, r6
 8013864:	f7ff ffa6 	bl	80137b4 <sbrk_aligned>
 8013868:	3001      	adds	r0, #1
 801386a:	d03a      	beq.n	80138e2 <_malloc_r+0xea>
 801386c:	6823      	ldr	r3, [r4, #0]
 801386e:	442b      	add	r3, r5
 8013870:	6023      	str	r3, [r4, #0]
 8013872:	f8d8 3000 	ldr.w	r3, [r8]
 8013876:	685a      	ldr	r2, [r3, #4]
 8013878:	bb62      	cbnz	r2, 80138d4 <_malloc_r+0xdc>
 801387a:	f8c8 7000 	str.w	r7, [r8]
 801387e:	e00f      	b.n	80138a0 <_malloc_r+0xa8>
 8013880:	6822      	ldr	r2, [r4, #0]
 8013882:	1b52      	subs	r2, r2, r5
 8013884:	d420      	bmi.n	80138c8 <_malloc_r+0xd0>
 8013886:	2a0b      	cmp	r2, #11
 8013888:	d917      	bls.n	80138ba <_malloc_r+0xc2>
 801388a:	1961      	adds	r1, r4, r5
 801388c:	42a3      	cmp	r3, r4
 801388e:	6025      	str	r5, [r4, #0]
 8013890:	bf18      	it	ne
 8013892:	6059      	strne	r1, [r3, #4]
 8013894:	6863      	ldr	r3, [r4, #4]
 8013896:	bf08      	it	eq
 8013898:	f8c8 1000 	streq.w	r1, [r8]
 801389c:	5162      	str	r2, [r4, r5]
 801389e:	604b      	str	r3, [r1, #4]
 80138a0:	4630      	mov	r0, r6
 80138a2:	f000 f9f1 	bl	8013c88 <__malloc_unlock>
 80138a6:	f104 000b 	add.w	r0, r4, #11
 80138aa:	1d23      	adds	r3, r4, #4
 80138ac:	f020 0007 	bic.w	r0, r0, #7
 80138b0:	1ac2      	subs	r2, r0, r3
 80138b2:	bf1c      	itt	ne
 80138b4:	1a1b      	subne	r3, r3, r0
 80138b6:	50a3      	strne	r3, [r4, r2]
 80138b8:	e7af      	b.n	801381a <_malloc_r+0x22>
 80138ba:	6862      	ldr	r2, [r4, #4]
 80138bc:	42a3      	cmp	r3, r4
 80138be:	bf0c      	ite	eq
 80138c0:	f8c8 2000 	streq.w	r2, [r8]
 80138c4:	605a      	strne	r2, [r3, #4]
 80138c6:	e7eb      	b.n	80138a0 <_malloc_r+0xa8>
 80138c8:	4623      	mov	r3, r4
 80138ca:	6864      	ldr	r4, [r4, #4]
 80138cc:	e7ae      	b.n	801382c <_malloc_r+0x34>
 80138ce:	463c      	mov	r4, r7
 80138d0:	687f      	ldr	r7, [r7, #4]
 80138d2:	e7b6      	b.n	8013842 <_malloc_r+0x4a>
 80138d4:	461a      	mov	r2, r3
 80138d6:	685b      	ldr	r3, [r3, #4]
 80138d8:	42a3      	cmp	r3, r4
 80138da:	d1fb      	bne.n	80138d4 <_malloc_r+0xdc>
 80138dc:	2300      	movs	r3, #0
 80138de:	6053      	str	r3, [r2, #4]
 80138e0:	e7de      	b.n	80138a0 <_malloc_r+0xa8>
 80138e2:	230c      	movs	r3, #12
 80138e4:	6033      	str	r3, [r6, #0]
 80138e6:	4630      	mov	r0, r6
 80138e8:	f000 f9ce 	bl	8013c88 <__malloc_unlock>
 80138ec:	e794      	b.n	8013818 <_malloc_r+0x20>
 80138ee:	6005      	str	r5, [r0, #0]
 80138f0:	e7d6      	b.n	80138a0 <_malloc_r+0xa8>
 80138f2:	bf00      	nop
 80138f4:	20005968 	.word	0x20005968

080138f8 <_printf_common>:
 80138f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138fc:	4616      	mov	r6, r2
 80138fe:	4698      	mov	r8, r3
 8013900:	688a      	ldr	r2, [r1, #8]
 8013902:	690b      	ldr	r3, [r1, #16]
 8013904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013908:	4293      	cmp	r3, r2
 801390a:	bfb8      	it	lt
 801390c:	4613      	movlt	r3, r2
 801390e:	6033      	str	r3, [r6, #0]
 8013910:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013914:	4607      	mov	r7, r0
 8013916:	460c      	mov	r4, r1
 8013918:	b10a      	cbz	r2, 801391e <_printf_common+0x26>
 801391a:	3301      	adds	r3, #1
 801391c:	6033      	str	r3, [r6, #0]
 801391e:	6823      	ldr	r3, [r4, #0]
 8013920:	0699      	lsls	r1, r3, #26
 8013922:	bf42      	ittt	mi
 8013924:	6833      	ldrmi	r3, [r6, #0]
 8013926:	3302      	addmi	r3, #2
 8013928:	6033      	strmi	r3, [r6, #0]
 801392a:	6825      	ldr	r5, [r4, #0]
 801392c:	f015 0506 	ands.w	r5, r5, #6
 8013930:	d106      	bne.n	8013940 <_printf_common+0x48>
 8013932:	f104 0a19 	add.w	sl, r4, #25
 8013936:	68e3      	ldr	r3, [r4, #12]
 8013938:	6832      	ldr	r2, [r6, #0]
 801393a:	1a9b      	subs	r3, r3, r2
 801393c:	42ab      	cmp	r3, r5
 801393e:	dc26      	bgt.n	801398e <_printf_common+0x96>
 8013940:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013944:	6822      	ldr	r2, [r4, #0]
 8013946:	3b00      	subs	r3, #0
 8013948:	bf18      	it	ne
 801394a:	2301      	movne	r3, #1
 801394c:	0692      	lsls	r2, r2, #26
 801394e:	d42b      	bmi.n	80139a8 <_printf_common+0xb0>
 8013950:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013954:	4641      	mov	r1, r8
 8013956:	4638      	mov	r0, r7
 8013958:	47c8      	blx	r9
 801395a:	3001      	adds	r0, #1
 801395c:	d01e      	beq.n	801399c <_printf_common+0xa4>
 801395e:	6823      	ldr	r3, [r4, #0]
 8013960:	6922      	ldr	r2, [r4, #16]
 8013962:	f003 0306 	and.w	r3, r3, #6
 8013966:	2b04      	cmp	r3, #4
 8013968:	bf02      	ittt	eq
 801396a:	68e5      	ldreq	r5, [r4, #12]
 801396c:	6833      	ldreq	r3, [r6, #0]
 801396e:	1aed      	subeq	r5, r5, r3
 8013970:	68a3      	ldr	r3, [r4, #8]
 8013972:	bf0c      	ite	eq
 8013974:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013978:	2500      	movne	r5, #0
 801397a:	4293      	cmp	r3, r2
 801397c:	bfc4      	itt	gt
 801397e:	1a9b      	subgt	r3, r3, r2
 8013980:	18ed      	addgt	r5, r5, r3
 8013982:	2600      	movs	r6, #0
 8013984:	341a      	adds	r4, #26
 8013986:	42b5      	cmp	r5, r6
 8013988:	d11a      	bne.n	80139c0 <_printf_common+0xc8>
 801398a:	2000      	movs	r0, #0
 801398c:	e008      	b.n	80139a0 <_printf_common+0xa8>
 801398e:	2301      	movs	r3, #1
 8013990:	4652      	mov	r2, sl
 8013992:	4641      	mov	r1, r8
 8013994:	4638      	mov	r0, r7
 8013996:	47c8      	blx	r9
 8013998:	3001      	adds	r0, #1
 801399a:	d103      	bne.n	80139a4 <_printf_common+0xac>
 801399c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80139a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139a4:	3501      	adds	r5, #1
 80139a6:	e7c6      	b.n	8013936 <_printf_common+0x3e>
 80139a8:	18e1      	adds	r1, r4, r3
 80139aa:	1c5a      	adds	r2, r3, #1
 80139ac:	2030      	movs	r0, #48	@ 0x30
 80139ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80139b2:	4422      	add	r2, r4
 80139b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80139b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80139bc:	3302      	adds	r3, #2
 80139be:	e7c7      	b.n	8013950 <_printf_common+0x58>
 80139c0:	2301      	movs	r3, #1
 80139c2:	4622      	mov	r2, r4
 80139c4:	4641      	mov	r1, r8
 80139c6:	4638      	mov	r0, r7
 80139c8:	47c8      	blx	r9
 80139ca:	3001      	adds	r0, #1
 80139cc:	d0e6      	beq.n	801399c <_printf_common+0xa4>
 80139ce:	3601      	adds	r6, #1
 80139d0:	e7d9      	b.n	8013986 <_printf_common+0x8e>
	...

080139d4 <_printf_i>:
 80139d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80139d8:	7e0f      	ldrb	r7, [r1, #24]
 80139da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80139dc:	2f78      	cmp	r7, #120	@ 0x78
 80139de:	4691      	mov	r9, r2
 80139e0:	4680      	mov	r8, r0
 80139e2:	460c      	mov	r4, r1
 80139e4:	469a      	mov	sl, r3
 80139e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80139ea:	d807      	bhi.n	80139fc <_printf_i+0x28>
 80139ec:	2f62      	cmp	r7, #98	@ 0x62
 80139ee:	d80a      	bhi.n	8013a06 <_printf_i+0x32>
 80139f0:	2f00      	cmp	r7, #0
 80139f2:	f000 80d1 	beq.w	8013b98 <_printf_i+0x1c4>
 80139f6:	2f58      	cmp	r7, #88	@ 0x58
 80139f8:	f000 80b8 	beq.w	8013b6c <_printf_i+0x198>
 80139fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013a04:	e03a      	b.n	8013a7c <_printf_i+0xa8>
 8013a06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8013a0a:	2b15      	cmp	r3, #21
 8013a0c:	d8f6      	bhi.n	80139fc <_printf_i+0x28>
 8013a0e:	a101      	add	r1, pc, #4	@ (adr r1, 8013a14 <_printf_i+0x40>)
 8013a10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013a14:	08013a6d 	.word	0x08013a6d
 8013a18:	08013a81 	.word	0x08013a81
 8013a1c:	080139fd 	.word	0x080139fd
 8013a20:	080139fd 	.word	0x080139fd
 8013a24:	080139fd 	.word	0x080139fd
 8013a28:	080139fd 	.word	0x080139fd
 8013a2c:	08013a81 	.word	0x08013a81
 8013a30:	080139fd 	.word	0x080139fd
 8013a34:	080139fd 	.word	0x080139fd
 8013a38:	080139fd 	.word	0x080139fd
 8013a3c:	080139fd 	.word	0x080139fd
 8013a40:	08013b7f 	.word	0x08013b7f
 8013a44:	08013aab 	.word	0x08013aab
 8013a48:	08013b39 	.word	0x08013b39
 8013a4c:	080139fd 	.word	0x080139fd
 8013a50:	080139fd 	.word	0x080139fd
 8013a54:	08013ba1 	.word	0x08013ba1
 8013a58:	080139fd 	.word	0x080139fd
 8013a5c:	08013aab 	.word	0x08013aab
 8013a60:	080139fd 	.word	0x080139fd
 8013a64:	080139fd 	.word	0x080139fd
 8013a68:	08013b41 	.word	0x08013b41
 8013a6c:	6833      	ldr	r3, [r6, #0]
 8013a6e:	1d1a      	adds	r2, r3, #4
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	6032      	str	r2, [r6, #0]
 8013a74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013a78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8013a7c:	2301      	movs	r3, #1
 8013a7e:	e09c      	b.n	8013bba <_printf_i+0x1e6>
 8013a80:	6833      	ldr	r3, [r6, #0]
 8013a82:	6820      	ldr	r0, [r4, #0]
 8013a84:	1d19      	adds	r1, r3, #4
 8013a86:	6031      	str	r1, [r6, #0]
 8013a88:	0606      	lsls	r6, r0, #24
 8013a8a:	d501      	bpl.n	8013a90 <_printf_i+0xbc>
 8013a8c:	681d      	ldr	r5, [r3, #0]
 8013a8e:	e003      	b.n	8013a98 <_printf_i+0xc4>
 8013a90:	0645      	lsls	r5, r0, #25
 8013a92:	d5fb      	bpl.n	8013a8c <_printf_i+0xb8>
 8013a94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8013a98:	2d00      	cmp	r5, #0
 8013a9a:	da03      	bge.n	8013aa4 <_printf_i+0xd0>
 8013a9c:	232d      	movs	r3, #45	@ 0x2d
 8013a9e:	426d      	negs	r5, r5
 8013aa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013aa4:	4858      	ldr	r0, [pc, #352]	@ (8013c08 <_printf_i+0x234>)
 8013aa6:	230a      	movs	r3, #10
 8013aa8:	e011      	b.n	8013ace <_printf_i+0xfa>
 8013aaa:	6821      	ldr	r1, [r4, #0]
 8013aac:	6833      	ldr	r3, [r6, #0]
 8013aae:	0608      	lsls	r0, r1, #24
 8013ab0:	f853 5b04 	ldr.w	r5, [r3], #4
 8013ab4:	d402      	bmi.n	8013abc <_printf_i+0xe8>
 8013ab6:	0649      	lsls	r1, r1, #25
 8013ab8:	bf48      	it	mi
 8013aba:	b2ad      	uxthmi	r5, r5
 8013abc:	2f6f      	cmp	r7, #111	@ 0x6f
 8013abe:	4852      	ldr	r0, [pc, #328]	@ (8013c08 <_printf_i+0x234>)
 8013ac0:	6033      	str	r3, [r6, #0]
 8013ac2:	bf14      	ite	ne
 8013ac4:	230a      	movne	r3, #10
 8013ac6:	2308      	moveq	r3, #8
 8013ac8:	2100      	movs	r1, #0
 8013aca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8013ace:	6866      	ldr	r6, [r4, #4]
 8013ad0:	60a6      	str	r6, [r4, #8]
 8013ad2:	2e00      	cmp	r6, #0
 8013ad4:	db05      	blt.n	8013ae2 <_printf_i+0x10e>
 8013ad6:	6821      	ldr	r1, [r4, #0]
 8013ad8:	432e      	orrs	r6, r5
 8013ada:	f021 0104 	bic.w	r1, r1, #4
 8013ade:	6021      	str	r1, [r4, #0]
 8013ae0:	d04b      	beq.n	8013b7a <_printf_i+0x1a6>
 8013ae2:	4616      	mov	r6, r2
 8013ae4:	fbb5 f1f3 	udiv	r1, r5, r3
 8013ae8:	fb03 5711 	mls	r7, r3, r1, r5
 8013aec:	5dc7      	ldrb	r7, [r0, r7]
 8013aee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013af2:	462f      	mov	r7, r5
 8013af4:	42bb      	cmp	r3, r7
 8013af6:	460d      	mov	r5, r1
 8013af8:	d9f4      	bls.n	8013ae4 <_printf_i+0x110>
 8013afa:	2b08      	cmp	r3, #8
 8013afc:	d10b      	bne.n	8013b16 <_printf_i+0x142>
 8013afe:	6823      	ldr	r3, [r4, #0]
 8013b00:	07df      	lsls	r7, r3, #31
 8013b02:	d508      	bpl.n	8013b16 <_printf_i+0x142>
 8013b04:	6923      	ldr	r3, [r4, #16]
 8013b06:	6861      	ldr	r1, [r4, #4]
 8013b08:	4299      	cmp	r1, r3
 8013b0a:	bfde      	ittt	le
 8013b0c:	2330      	movle	r3, #48	@ 0x30
 8013b0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013b12:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8013b16:	1b92      	subs	r2, r2, r6
 8013b18:	6122      	str	r2, [r4, #16]
 8013b1a:	f8cd a000 	str.w	sl, [sp]
 8013b1e:	464b      	mov	r3, r9
 8013b20:	aa03      	add	r2, sp, #12
 8013b22:	4621      	mov	r1, r4
 8013b24:	4640      	mov	r0, r8
 8013b26:	f7ff fee7 	bl	80138f8 <_printf_common>
 8013b2a:	3001      	adds	r0, #1
 8013b2c:	d14a      	bne.n	8013bc4 <_printf_i+0x1f0>
 8013b2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013b32:	b004      	add	sp, #16
 8013b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b38:	6823      	ldr	r3, [r4, #0]
 8013b3a:	f043 0320 	orr.w	r3, r3, #32
 8013b3e:	6023      	str	r3, [r4, #0]
 8013b40:	4832      	ldr	r0, [pc, #200]	@ (8013c0c <_printf_i+0x238>)
 8013b42:	2778      	movs	r7, #120	@ 0x78
 8013b44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013b48:	6823      	ldr	r3, [r4, #0]
 8013b4a:	6831      	ldr	r1, [r6, #0]
 8013b4c:	061f      	lsls	r7, r3, #24
 8013b4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8013b52:	d402      	bmi.n	8013b5a <_printf_i+0x186>
 8013b54:	065f      	lsls	r7, r3, #25
 8013b56:	bf48      	it	mi
 8013b58:	b2ad      	uxthmi	r5, r5
 8013b5a:	6031      	str	r1, [r6, #0]
 8013b5c:	07d9      	lsls	r1, r3, #31
 8013b5e:	bf44      	itt	mi
 8013b60:	f043 0320 	orrmi.w	r3, r3, #32
 8013b64:	6023      	strmi	r3, [r4, #0]
 8013b66:	b11d      	cbz	r5, 8013b70 <_printf_i+0x19c>
 8013b68:	2310      	movs	r3, #16
 8013b6a:	e7ad      	b.n	8013ac8 <_printf_i+0xf4>
 8013b6c:	4826      	ldr	r0, [pc, #152]	@ (8013c08 <_printf_i+0x234>)
 8013b6e:	e7e9      	b.n	8013b44 <_printf_i+0x170>
 8013b70:	6823      	ldr	r3, [r4, #0]
 8013b72:	f023 0320 	bic.w	r3, r3, #32
 8013b76:	6023      	str	r3, [r4, #0]
 8013b78:	e7f6      	b.n	8013b68 <_printf_i+0x194>
 8013b7a:	4616      	mov	r6, r2
 8013b7c:	e7bd      	b.n	8013afa <_printf_i+0x126>
 8013b7e:	6833      	ldr	r3, [r6, #0]
 8013b80:	6825      	ldr	r5, [r4, #0]
 8013b82:	6961      	ldr	r1, [r4, #20]
 8013b84:	1d18      	adds	r0, r3, #4
 8013b86:	6030      	str	r0, [r6, #0]
 8013b88:	062e      	lsls	r6, r5, #24
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	d501      	bpl.n	8013b92 <_printf_i+0x1be>
 8013b8e:	6019      	str	r1, [r3, #0]
 8013b90:	e002      	b.n	8013b98 <_printf_i+0x1c4>
 8013b92:	0668      	lsls	r0, r5, #25
 8013b94:	d5fb      	bpl.n	8013b8e <_printf_i+0x1ba>
 8013b96:	8019      	strh	r1, [r3, #0]
 8013b98:	2300      	movs	r3, #0
 8013b9a:	6123      	str	r3, [r4, #16]
 8013b9c:	4616      	mov	r6, r2
 8013b9e:	e7bc      	b.n	8013b1a <_printf_i+0x146>
 8013ba0:	6833      	ldr	r3, [r6, #0]
 8013ba2:	1d1a      	adds	r2, r3, #4
 8013ba4:	6032      	str	r2, [r6, #0]
 8013ba6:	681e      	ldr	r6, [r3, #0]
 8013ba8:	6862      	ldr	r2, [r4, #4]
 8013baa:	2100      	movs	r1, #0
 8013bac:	4630      	mov	r0, r6
 8013bae:	f7f3 f97f 	bl	8006eb0 <memchr>
 8013bb2:	b108      	cbz	r0, 8013bb8 <_printf_i+0x1e4>
 8013bb4:	1b80      	subs	r0, r0, r6
 8013bb6:	6060      	str	r0, [r4, #4]
 8013bb8:	6863      	ldr	r3, [r4, #4]
 8013bba:	6123      	str	r3, [r4, #16]
 8013bbc:	2300      	movs	r3, #0
 8013bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013bc2:	e7aa      	b.n	8013b1a <_printf_i+0x146>
 8013bc4:	6923      	ldr	r3, [r4, #16]
 8013bc6:	4632      	mov	r2, r6
 8013bc8:	4649      	mov	r1, r9
 8013bca:	4640      	mov	r0, r8
 8013bcc:	47d0      	blx	sl
 8013bce:	3001      	adds	r0, #1
 8013bd0:	d0ad      	beq.n	8013b2e <_printf_i+0x15a>
 8013bd2:	6823      	ldr	r3, [r4, #0]
 8013bd4:	079b      	lsls	r3, r3, #30
 8013bd6:	d413      	bmi.n	8013c00 <_printf_i+0x22c>
 8013bd8:	68e0      	ldr	r0, [r4, #12]
 8013bda:	9b03      	ldr	r3, [sp, #12]
 8013bdc:	4298      	cmp	r0, r3
 8013bde:	bfb8      	it	lt
 8013be0:	4618      	movlt	r0, r3
 8013be2:	e7a6      	b.n	8013b32 <_printf_i+0x15e>
 8013be4:	2301      	movs	r3, #1
 8013be6:	4632      	mov	r2, r6
 8013be8:	4649      	mov	r1, r9
 8013bea:	4640      	mov	r0, r8
 8013bec:	47d0      	blx	sl
 8013bee:	3001      	adds	r0, #1
 8013bf0:	d09d      	beq.n	8013b2e <_printf_i+0x15a>
 8013bf2:	3501      	adds	r5, #1
 8013bf4:	68e3      	ldr	r3, [r4, #12]
 8013bf6:	9903      	ldr	r1, [sp, #12]
 8013bf8:	1a5b      	subs	r3, r3, r1
 8013bfa:	42ab      	cmp	r3, r5
 8013bfc:	dcf2      	bgt.n	8013be4 <_printf_i+0x210>
 8013bfe:	e7eb      	b.n	8013bd8 <_printf_i+0x204>
 8013c00:	2500      	movs	r5, #0
 8013c02:	f104 0619 	add.w	r6, r4, #25
 8013c06:	e7f5      	b.n	8013bf4 <_printf_i+0x220>
 8013c08:	08017abe 	.word	0x08017abe
 8013c0c:	08017acf 	.word	0x08017acf

08013c10 <sniprintf>:
 8013c10:	b40c      	push	{r2, r3}
 8013c12:	b530      	push	{r4, r5, lr}
 8013c14:	4b18      	ldr	r3, [pc, #96]	@ (8013c78 <sniprintf+0x68>)
 8013c16:	1e0c      	subs	r4, r1, #0
 8013c18:	681d      	ldr	r5, [r3, #0]
 8013c1a:	b09d      	sub	sp, #116	@ 0x74
 8013c1c:	da08      	bge.n	8013c30 <sniprintf+0x20>
 8013c1e:	238b      	movs	r3, #139	@ 0x8b
 8013c20:	602b      	str	r3, [r5, #0]
 8013c22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013c26:	b01d      	add	sp, #116	@ 0x74
 8013c28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013c2c:	b002      	add	sp, #8
 8013c2e:	4770      	bx	lr
 8013c30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013c34:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013c38:	f04f 0300 	mov.w	r3, #0
 8013c3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8013c3e:	bf14      	ite	ne
 8013c40:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8013c44:	4623      	moveq	r3, r4
 8013c46:	9304      	str	r3, [sp, #16]
 8013c48:	9307      	str	r3, [sp, #28]
 8013c4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013c4e:	9002      	str	r0, [sp, #8]
 8013c50:	9006      	str	r0, [sp, #24]
 8013c52:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013c56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013c58:	ab21      	add	r3, sp, #132	@ 0x84
 8013c5a:	a902      	add	r1, sp, #8
 8013c5c:	4628      	mov	r0, r5
 8013c5e:	9301      	str	r3, [sp, #4]
 8013c60:	f001 fc00 	bl	8015464 <_svfiprintf_r>
 8013c64:	1c43      	adds	r3, r0, #1
 8013c66:	bfbc      	itt	lt
 8013c68:	238b      	movlt	r3, #139	@ 0x8b
 8013c6a:	602b      	strlt	r3, [r5, #0]
 8013c6c:	2c00      	cmp	r4, #0
 8013c6e:	d0da      	beq.n	8013c26 <sniprintf+0x16>
 8013c70:	9b02      	ldr	r3, [sp, #8]
 8013c72:	2200      	movs	r2, #0
 8013c74:	701a      	strb	r2, [r3, #0]
 8013c76:	e7d6      	b.n	8013c26 <sniprintf+0x16>
 8013c78:	20000024 	.word	0x20000024

08013c7c <__malloc_lock>:
 8013c7c:	4801      	ldr	r0, [pc, #4]	@ (8013c84 <__malloc_lock+0x8>)
 8013c7e:	f000 bcc0 	b.w	8014602 <__retarget_lock_acquire_recursive>
 8013c82:	bf00      	nop
 8013c84:	20005aa9 	.word	0x20005aa9

08013c88 <__malloc_unlock>:
 8013c88:	4801      	ldr	r0, [pc, #4]	@ (8013c90 <__malloc_unlock+0x8>)
 8013c8a:	f000 bcbb 	b.w	8014604 <__retarget_lock_release_recursive>
 8013c8e:	bf00      	nop
 8013c90:	20005aa9 	.word	0x20005aa9

08013c94 <siprintf>:
 8013c94:	b40e      	push	{r1, r2, r3}
 8013c96:	b510      	push	{r4, lr}
 8013c98:	b09d      	sub	sp, #116	@ 0x74
 8013c9a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8013c9c:	9002      	str	r0, [sp, #8]
 8013c9e:	9006      	str	r0, [sp, #24]
 8013ca0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8013ca4:	480a      	ldr	r0, [pc, #40]	@ (8013cd0 <siprintf+0x3c>)
 8013ca6:	9107      	str	r1, [sp, #28]
 8013ca8:	9104      	str	r1, [sp, #16]
 8013caa:	490a      	ldr	r1, [pc, #40]	@ (8013cd4 <siprintf+0x40>)
 8013cac:	f853 2b04 	ldr.w	r2, [r3], #4
 8013cb0:	9105      	str	r1, [sp, #20]
 8013cb2:	2400      	movs	r4, #0
 8013cb4:	a902      	add	r1, sp, #8
 8013cb6:	6800      	ldr	r0, [r0, #0]
 8013cb8:	9301      	str	r3, [sp, #4]
 8013cba:	941b      	str	r4, [sp, #108]	@ 0x6c
 8013cbc:	f001 fbd2 	bl	8015464 <_svfiprintf_r>
 8013cc0:	9b02      	ldr	r3, [sp, #8]
 8013cc2:	701c      	strb	r4, [r3, #0]
 8013cc4:	b01d      	add	sp, #116	@ 0x74
 8013cc6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013cca:	b003      	add	sp, #12
 8013ccc:	4770      	bx	lr
 8013cce:	bf00      	nop
 8013cd0:	20000024 	.word	0x20000024
 8013cd4:	ffff0208 	.word	0xffff0208

08013cd8 <realloc>:
 8013cd8:	4b02      	ldr	r3, [pc, #8]	@ (8013ce4 <realloc+0xc>)
 8013cda:	460a      	mov	r2, r1
 8013cdc:	4601      	mov	r1, r0
 8013cde:	6818      	ldr	r0, [r3, #0]
 8013ce0:	f000 b966 	b.w	8013fb0 <_realloc_r>
 8013ce4:	20000024 	.word	0x20000024

08013ce8 <std>:
 8013ce8:	2300      	movs	r3, #0
 8013cea:	b510      	push	{r4, lr}
 8013cec:	4604      	mov	r4, r0
 8013cee:	e9c0 3300 	strd	r3, r3, [r0]
 8013cf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013cf6:	6083      	str	r3, [r0, #8]
 8013cf8:	8181      	strh	r1, [r0, #12]
 8013cfa:	6643      	str	r3, [r0, #100]	@ 0x64
 8013cfc:	81c2      	strh	r2, [r0, #14]
 8013cfe:	6183      	str	r3, [r0, #24]
 8013d00:	4619      	mov	r1, r3
 8013d02:	2208      	movs	r2, #8
 8013d04:	305c      	adds	r0, #92	@ 0x5c
 8013d06:	f000 fbc5 	bl	8014494 <memset>
 8013d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8013d40 <std+0x58>)
 8013d0c:	6263      	str	r3, [r4, #36]	@ 0x24
 8013d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8013d44 <std+0x5c>)
 8013d10:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013d12:	4b0d      	ldr	r3, [pc, #52]	@ (8013d48 <std+0x60>)
 8013d14:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8013d16:	4b0d      	ldr	r3, [pc, #52]	@ (8013d4c <std+0x64>)
 8013d18:	6323      	str	r3, [r4, #48]	@ 0x30
 8013d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8013d50 <std+0x68>)
 8013d1c:	6224      	str	r4, [r4, #32]
 8013d1e:	429c      	cmp	r4, r3
 8013d20:	d006      	beq.n	8013d30 <std+0x48>
 8013d22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013d26:	4294      	cmp	r4, r2
 8013d28:	d002      	beq.n	8013d30 <std+0x48>
 8013d2a:	33d0      	adds	r3, #208	@ 0xd0
 8013d2c:	429c      	cmp	r4, r3
 8013d2e:	d105      	bne.n	8013d3c <std+0x54>
 8013d30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d38:	f000 bc62 	b.w	8014600 <__retarget_lock_init_recursive>
 8013d3c:	bd10      	pop	{r4, pc}
 8013d3e:	bf00      	nop
 8013d40:	08015eb9 	.word	0x08015eb9
 8013d44:	08015edb 	.word	0x08015edb
 8013d48:	08015f13 	.word	0x08015f13
 8013d4c:	08015f37 	.word	0x08015f37
 8013d50:	2000596c 	.word	0x2000596c

08013d54 <stdio_exit_handler>:
 8013d54:	4a02      	ldr	r2, [pc, #8]	@ (8013d60 <stdio_exit_handler+0xc>)
 8013d56:	4903      	ldr	r1, [pc, #12]	@ (8013d64 <stdio_exit_handler+0x10>)
 8013d58:	4803      	ldr	r0, [pc, #12]	@ (8013d68 <stdio_exit_handler+0x14>)
 8013d5a:	f000 ba63 	b.w	8014224 <_fwalk_sglue>
 8013d5e:	bf00      	nop
 8013d60:	20000018 	.word	0x20000018
 8013d64:	08015765 	.word	0x08015765
 8013d68:	20000028 	.word	0x20000028

08013d6c <cleanup_stdio>:
 8013d6c:	6841      	ldr	r1, [r0, #4]
 8013d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8013da0 <cleanup_stdio+0x34>)
 8013d70:	4299      	cmp	r1, r3
 8013d72:	b510      	push	{r4, lr}
 8013d74:	4604      	mov	r4, r0
 8013d76:	d001      	beq.n	8013d7c <cleanup_stdio+0x10>
 8013d78:	f001 fcf4 	bl	8015764 <_fflush_r>
 8013d7c:	68a1      	ldr	r1, [r4, #8]
 8013d7e:	4b09      	ldr	r3, [pc, #36]	@ (8013da4 <cleanup_stdio+0x38>)
 8013d80:	4299      	cmp	r1, r3
 8013d82:	d002      	beq.n	8013d8a <cleanup_stdio+0x1e>
 8013d84:	4620      	mov	r0, r4
 8013d86:	f001 fced 	bl	8015764 <_fflush_r>
 8013d8a:	68e1      	ldr	r1, [r4, #12]
 8013d8c:	4b06      	ldr	r3, [pc, #24]	@ (8013da8 <cleanup_stdio+0x3c>)
 8013d8e:	4299      	cmp	r1, r3
 8013d90:	d004      	beq.n	8013d9c <cleanup_stdio+0x30>
 8013d92:	4620      	mov	r0, r4
 8013d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013d98:	f001 bce4 	b.w	8015764 <_fflush_r>
 8013d9c:	bd10      	pop	{r4, pc}
 8013d9e:	bf00      	nop
 8013da0:	2000596c 	.word	0x2000596c
 8013da4:	200059d4 	.word	0x200059d4
 8013da8:	20005a3c 	.word	0x20005a3c

08013dac <global_stdio_init.part.0>:
 8013dac:	b510      	push	{r4, lr}
 8013dae:	4b0b      	ldr	r3, [pc, #44]	@ (8013ddc <global_stdio_init.part.0+0x30>)
 8013db0:	4c0b      	ldr	r4, [pc, #44]	@ (8013de0 <global_stdio_init.part.0+0x34>)
 8013db2:	4a0c      	ldr	r2, [pc, #48]	@ (8013de4 <global_stdio_init.part.0+0x38>)
 8013db4:	601a      	str	r2, [r3, #0]
 8013db6:	4620      	mov	r0, r4
 8013db8:	2200      	movs	r2, #0
 8013dba:	2104      	movs	r1, #4
 8013dbc:	f7ff ff94 	bl	8013ce8 <std>
 8013dc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013dc4:	2201      	movs	r2, #1
 8013dc6:	2109      	movs	r1, #9
 8013dc8:	f7ff ff8e 	bl	8013ce8 <std>
 8013dcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013dd0:	2202      	movs	r2, #2
 8013dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013dd6:	2112      	movs	r1, #18
 8013dd8:	f7ff bf86 	b.w	8013ce8 <std>
 8013ddc:	20005aa4 	.word	0x20005aa4
 8013de0:	2000596c 	.word	0x2000596c
 8013de4:	08013d55 	.word	0x08013d55

08013de8 <__sfp_lock_acquire>:
 8013de8:	4801      	ldr	r0, [pc, #4]	@ (8013df0 <__sfp_lock_acquire+0x8>)
 8013dea:	f000 bc0a 	b.w	8014602 <__retarget_lock_acquire_recursive>
 8013dee:	bf00      	nop
 8013df0:	20005aaa 	.word	0x20005aaa

08013df4 <__sfp_lock_release>:
 8013df4:	4801      	ldr	r0, [pc, #4]	@ (8013dfc <__sfp_lock_release+0x8>)
 8013df6:	f000 bc05 	b.w	8014604 <__retarget_lock_release_recursive>
 8013dfa:	bf00      	nop
 8013dfc:	20005aaa 	.word	0x20005aaa

08013e00 <__sinit>:
 8013e00:	b510      	push	{r4, lr}
 8013e02:	4604      	mov	r4, r0
 8013e04:	f7ff fff0 	bl	8013de8 <__sfp_lock_acquire>
 8013e08:	6a23      	ldr	r3, [r4, #32]
 8013e0a:	b11b      	cbz	r3, 8013e14 <__sinit+0x14>
 8013e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e10:	f7ff bff0 	b.w	8013df4 <__sfp_lock_release>
 8013e14:	4b04      	ldr	r3, [pc, #16]	@ (8013e28 <__sinit+0x28>)
 8013e16:	6223      	str	r3, [r4, #32]
 8013e18:	4b04      	ldr	r3, [pc, #16]	@ (8013e2c <__sinit+0x2c>)
 8013e1a:	681b      	ldr	r3, [r3, #0]
 8013e1c:	2b00      	cmp	r3, #0
 8013e1e:	d1f5      	bne.n	8013e0c <__sinit+0xc>
 8013e20:	f7ff ffc4 	bl	8013dac <global_stdio_init.part.0>
 8013e24:	e7f2      	b.n	8013e0c <__sinit+0xc>
 8013e26:	bf00      	nop
 8013e28:	08013d6d 	.word	0x08013d6d
 8013e2c:	20005aa4 	.word	0x20005aa4

08013e30 <_fputc_r>:
 8013e30:	b570      	push	{r4, r5, r6, lr}
 8013e32:	460e      	mov	r6, r1
 8013e34:	4614      	mov	r4, r2
 8013e36:	4605      	mov	r5, r0
 8013e38:	b118      	cbz	r0, 8013e42 <_fputc_r+0x12>
 8013e3a:	6a03      	ldr	r3, [r0, #32]
 8013e3c:	b90b      	cbnz	r3, 8013e42 <_fputc_r+0x12>
 8013e3e:	f7ff ffdf 	bl	8013e00 <__sinit>
 8013e42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e44:	07d8      	lsls	r0, r3, #31
 8013e46:	d405      	bmi.n	8013e54 <_fputc_r+0x24>
 8013e48:	89a3      	ldrh	r3, [r4, #12]
 8013e4a:	0599      	lsls	r1, r3, #22
 8013e4c:	d402      	bmi.n	8013e54 <_fputc_r+0x24>
 8013e4e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e50:	f000 fbd7 	bl	8014602 <__retarget_lock_acquire_recursive>
 8013e54:	4622      	mov	r2, r4
 8013e56:	4628      	mov	r0, r5
 8013e58:	4631      	mov	r1, r6
 8013e5a:	f000 fabd 	bl	80143d8 <_putc_r>
 8013e5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e60:	07da      	lsls	r2, r3, #31
 8013e62:	4605      	mov	r5, r0
 8013e64:	d405      	bmi.n	8013e72 <_fputc_r+0x42>
 8013e66:	89a3      	ldrh	r3, [r4, #12]
 8013e68:	059b      	lsls	r3, r3, #22
 8013e6a:	d402      	bmi.n	8013e72 <_fputc_r+0x42>
 8013e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013e6e:	f000 fbc9 	bl	8014604 <__retarget_lock_release_recursive>
 8013e72:	4628      	mov	r0, r5
 8013e74:	bd70      	pop	{r4, r5, r6, pc}
	...

08013e78 <fputc>:
 8013e78:	4b02      	ldr	r3, [pc, #8]	@ (8013e84 <fputc+0xc>)
 8013e7a:	460a      	mov	r2, r1
 8013e7c:	4601      	mov	r1, r0
 8013e7e:	6818      	ldr	r0, [r3, #0]
 8013e80:	f7ff bfd6 	b.w	8013e30 <_fputc_r>
 8013e84:	20000024 	.word	0x20000024

08013e88 <_fputs_r>:
 8013e88:	b570      	push	{r4, r5, r6, lr}
 8013e8a:	460d      	mov	r5, r1
 8013e8c:	4614      	mov	r4, r2
 8013e8e:	4606      	mov	r6, r0
 8013e90:	b118      	cbz	r0, 8013e9a <_fputs_r+0x12>
 8013e92:	6a03      	ldr	r3, [r0, #32]
 8013e94:	b90b      	cbnz	r3, 8013e9a <_fputs_r+0x12>
 8013e96:	f7ff ffb3 	bl	8013e00 <__sinit>
 8013e9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013e9c:	07d9      	lsls	r1, r3, #31
 8013e9e:	d405      	bmi.n	8013eac <_fputs_r+0x24>
 8013ea0:	89a3      	ldrh	r3, [r4, #12]
 8013ea2:	059a      	lsls	r2, r3, #22
 8013ea4:	d402      	bmi.n	8013eac <_fputs_r+0x24>
 8013ea6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013ea8:	f000 fbab 	bl	8014602 <__retarget_lock_acquire_recursive>
 8013eac:	89a3      	ldrh	r3, [r4, #12]
 8013eae:	071b      	lsls	r3, r3, #28
 8013eb0:	d501      	bpl.n	8013eb6 <_fputs_r+0x2e>
 8013eb2:	6923      	ldr	r3, [r4, #16]
 8013eb4:	bb73      	cbnz	r3, 8013f14 <_fputs_r+0x8c>
 8013eb6:	4621      	mov	r1, r4
 8013eb8:	4630      	mov	r0, r6
 8013eba:	f000 f95d 	bl	8014178 <__swsetup_r>
 8013ebe:	b348      	cbz	r0, 8013f14 <_fputs_r+0x8c>
 8013ec0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013ec2:	07da      	lsls	r2, r3, #31
 8013ec4:	d402      	bmi.n	8013ecc <_fputs_r+0x44>
 8013ec6:	89a3      	ldrh	r3, [r4, #12]
 8013ec8:	059b      	lsls	r3, r3, #22
 8013eca:	d529      	bpl.n	8013f20 <_fputs_r+0x98>
 8013ecc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013ed0:	e018      	b.n	8013f04 <_fputs_r+0x7c>
 8013ed2:	68a3      	ldr	r3, [r4, #8]
 8013ed4:	3b01      	subs	r3, #1
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	60a3      	str	r3, [r4, #8]
 8013eda:	da04      	bge.n	8013ee6 <_fputs_r+0x5e>
 8013edc:	69a2      	ldr	r2, [r4, #24]
 8013ede:	4293      	cmp	r3, r2
 8013ee0:	db11      	blt.n	8013f06 <_fputs_r+0x7e>
 8013ee2:	290a      	cmp	r1, #10
 8013ee4:	d00f      	beq.n	8013f06 <_fputs_r+0x7e>
 8013ee6:	6823      	ldr	r3, [r4, #0]
 8013ee8:	1c5a      	adds	r2, r3, #1
 8013eea:	6022      	str	r2, [r4, #0]
 8013eec:	7019      	strb	r1, [r3, #0]
 8013eee:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8013ef2:	2900      	cmp	r1, #0
 8013ef4:	d1ed      	bne.n	8013ed2 <_fputs_r+0x4a>
 8013ef6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013ef8:	07d8      	lsls	r0, r3, #31
 8013efa:	d402      	bmi.n	8013f02 <_fputs_r+0x7a>
 8013efc:	89a3      	ldrh	r3, [r4, #12]
 8013efe:	0599      	lsls	r1, r3, #22
 8013f00:	d50a      	bpl.n	8013f18 <_fputs_r+0x90>
 8013f02:	2000      	movs	r0, #0
 8013f04:	bd70      	pop	{r4, r5, r6, pc}
 8013f06:	4622      	mov	r2, r4
 8013f08:	4630      	mov	r0, r6
 8013f0a:	f000 f87f 	bl	801400c <__swbuf_r>
 8013f0e:	3001      	adds	r0, #1
 8013f10:	d1ed      	bne.n	8013eee <_fputs_r+0x66>
 8013f12:	e7d5      	b.n	8013ec0 <_fputs_r+0x38>
 8013f14:	3d01      	subs	r5, #1
 8013f16:	e7ea      	b.n	8013eee <_fputs_r+0x66>
 8013f18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f1a:	f000 fb73 	bl	8014604 <__retarget_lock_release_recursive>
 8013f1e:	e7f0      	b.n	8013f02 <_fputs_r+0x7a>
 8013f20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f22:	f000 fb6f 	bl	8014604 <__retarget_lock_release_recursive>
 8013f26:	e7d1      	b.n	8013ecc <_fputs_r+0x44>

08013f28 <fputs>:
 8013f28:	4b02      	ldr	r3, [pc, #8]	@ (8013f34 <fputs+0xc>)
 8013f2a:	460a      	mov	r2, r1
 8013f2c:	4601      	mov	r1, r0
 8013f2e:	6818      	ldr	r0, [r3, #0]
 8013f30:	f7ff bfaa 	b.w	8013e88 <_fputs_r>
 8013f34:	20000024 	.word	0x20000024

08013f38 <_vsniprintf_r>:
 8013f38:	b530      	push	{r4, r5, lr}
 8013f3a:	4614      	mov	r4, r2
 8013f3c:	2c00      	cmp	r4, #0
 8013f3e:	b09b      	sub	sp, #108	@ 0x6c
 8013f40:	4605      	mov	r5, r0
 8013f42:	461a      	mov	r2, r3
 8013f44:	da05      	bge.n	8013f52 <_vsniprintf_r+0x1a>
 8013f46:	238b      	movs	r3, #139	@ 0x8b
 8013f48:	6003      	str	r3, [r0, #0]
 8013f4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013f4e:	b01b      	add	sp, #108	@ 0x6c
 8013f50:	bd30      	pop	{r4, r5, pc}
 8013f52:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013f56:	f8ad 300c 	strh.w	r3, [sp, #12]
 8013f5a:	f04f 0300 	mov.w	r3, #0
 8013f5e:	9319      	str	r3, [sp, #100]	@ 0x64
 8013f60:	bf14      	ite	ne
 8013f62:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8013f66:	4623      	moveq	r3, r4
 8013f68:	9302      	str	r3, [sp, #8]
 8013f6a:	9305      	str	r3, [sp, #20]
 8013f6c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013f70:	9100      	str	r1, [sp, #0]
 8013f72:	9104      	str	r1, [sp, #16]
 8013f74:	f8ad 300e 	strh.w	r3, [sp, #14]
 8013f78:	4669      	mov	r1, sp
 8013f7a:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8013f7c:	f001 fa72 	bl	8015464 <_svfiprintf_r>
 8013f80:	1c43      	adds	r3, r0, #1
 8013f82:	bfbc      	itt	lt
 8013f84:	238b      	movlt	r3, #139	@ 0x8b
 8013f86:	602b      	strlt	r3, [r5, #0]
 8013f88:	2c00      	cmp	r4, #0
 8013f8a:	d0e0      	beq.n	8013f4e <_vsniprintf_r+0x16>
 8013f8c:	9b00      	ldr	r3, [sp, #0]
 8013f8e:	2200      	movs	r2, #0
 8013f90:	701a      	strb	r2, [r3, #0]
 8013f92:	e7dc      	b.n	8013f4e <_vsniprintf_r+0x16>

08013f94 <vsniprintf>:
 8013f94:	b507      	push	{r0, r1, r2, lr}
 8013f96:	9300      	str	r3, [sp, #0]
 8013f98:	4613      	mov	r3, r2
 8013f9a:	460a      	mov	r2, r1
 8013f9c:	4601      	mov	r1, r0
 8013f9e:	4803      	ldr	r0, [pc, #12]	@ (8013fac <vsniprintf+0x18>)
 8013fa0:	6800      	ldr	r0, [r0, #0]
 8013fa2:	f7ff ffc9 	bl	8013f38 <_vsniprintf_r>
 8013fa6:	b003      	add	sp, #12
 8013fa8:	f85d fb04 	ldr.w	pc, [sp], #4
 8013fac:	20000024 	.word	0x20000024

08013fb0 <_realloc_r>:
 8013fb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013fb4:	4607      	mov	r7, r0
 8013fb6:	4614      	mov	r4, r2
 8013fb8:	460d      	mov	r5, r1
 8013fba:	b921      	cbnz	r1, 8013fc6 <_realloc_r+0x16>
 8013fbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013fc0:	4611      	mov	r1, r2
 8013fc2:	f7ff bc19 	b.w	80137f8 <_malloc_r>
 8013fc6:	b92a      	cbnz	r2, 8013fd4 <_realloc_r+0x24>
 8013fc8:	f001 f9a6 	bl	8015318 <_free_r>
 8013fcc:	4625      	mov	r5, r4
 8013fce:	4628      	mov	r0, r5
 8013fd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013fd4:	f001 ff68 	bl	8015ea8 <_malloc_usable_size_r>
 8013fd8:	4284      	cmp	r4, r0
 8013fda:	4606      	mov	r6, r0
 8013fdc:	d802      	bhi.n	8013fe4 <_realloc_r+0x34>
 8013fde:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013fe2:	d8f4      	bhi.n	8013fce <_realloc_r+0x1e>
 8013fe4:	4621      	mov	r1, r4
 8013fe6:	4638      	mov	r0, r7
 8013fe8:	f7ff fc06 	bl	80137f8 <_malloc_r>
 8013fec:	4680      	mov	r8, r0
 8013fee:	b908      	cbnz	r0, 8013ff4 <_realloc_r+0x44>
 8013ff0:	4645      	mov	r5, r8
 8013ff2:	e7ec      	b.n	8013fce <_realloc_r+0x1e>
 8013ff4:	42b4      	cmp	r4, r6
 8013ff6:	4622      	mov	r2, r4
 8013ff8:	4629      	mov	r1, r5
 8013ffa:	bf28      	it	cs
 8013ffc:	4632      	movcs	r2, r6
 8013ffe:	f000 fb19 	bl	8014634 <memcpy>
 8014002:	4629      	mov	r1, r5
 8014004:	4638      	mov	r0, r7
 8014006:	f001 f987 	bl	8015318 <_free_r>
 801400a:	e7f1      	b.n	8013ff0 <_realloc_r+0x40>

0801400c <__swbuf_r>:
 801400c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801400e:	460e      	mov	r6, r1
 8014010:	4614      	mov	r4, r2
 8014012:	4605      	mov	r5, r0
 8014014:	b118      	cbz	r0, 801401e <__swbuf_r+0x12>
 8014016:	6a03      	ldr	r3, [r0, #32]
 8014018:	b90b      	cbnz	r3, 801401e <__swbuf_r+0x12>
 801401a:	f7ff fef1 	bl	8013e00 <__sinit>
 801401e:	69a3      	ldr	r3, [r4, #24]
 8014020:	60a3      	str	r3, [r4, #8]
 8014022:	89a3      	ldrh	r3, [r4, #12]
 8014024:	071a      	lsls	r2, r3, #28
 8014026:	d501      	bpl.n	801402c <__swbuf_r+0x20>
 8014028:	6923      	ldr	r3, [r4, #16]
 801402a:	b943      	cbnz	r3, 801403e <__swbuf_r+0x32>
 801402c:	4621      	mov	r1, r4
 801402e:	4628      	mov	r0, r5
 8014030:	f000 f8a2 	bl	8014178 <__swsetup_r>
 8014034:	b118      	cbz	r0, 801403e <__swbuf_r+0x32>
 8014036:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801403a:	4638      	mov	r0, r7
 801403c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801403e:	6823      	ldr	r3, [r4, #0]
 8014040:	6922      	ldr	r2, [r4, #16]
 8014042:	1a98      	subs	r0, r3, r2
 8014044:	6963      	ldr	r3, [r4, #20]
 8014046:	b2f6      	uxtb	r6, r6
 8014048:	4283      	cmp	r3, r0
 801404a:	4637      	mov	r7, r6
 801404c:	dc05      	bgt.n	801405a <__swbuf_r+0x4e>
 801404e:	4621      	mov	r1, r4
 8014050:	4628      	mov	r0, r5
 8014052:	f001 fb87 	bl	8015764 <_fflush_r>
 8014056:	2800      	cmp	r0, #0
 8014058:	d1ed      	bne.n	8014036 <__swbuf_r+0x2a>
 801405a:	68a3      	ldr	r3, [r4, #8]
 801405c:	3b01      	subs	r3, #1
 801405e:	60a3      	str	r3, [r4, #8]
 8014060:	6823      	ldr	r3, [r4, #0]
 8014062:	1c5a      	adds	r2, r3, #1
 8014064:	6022      	str	r2, [r4, #0]
 8014066:	701e      	strb	r6, [r3, #0]
 8014068:	6962      	ldr	r2, [r4, #20]
 801406a:	1c43      	adds	r3, r0, #1
 801406c:	429a      	cmp	r2, r3
 801406e:	d004      	beq.n	801407a <__swbuf_r+0x6e>
 8014070:	89a3      	ldrh	r3, [r4, #12]
 8014072:	07db      	lsls	r3, r3, #31
 8014074:	d5e1      	bpl.n	801403a <__swbuf_r+0x2e>
 8014076:	2e0a      	cmp	r6, #10
 8014078:	d1df      	bne.n	801403a <__swbuf_r+0x2e>
 801407a:	4621      	mov	r1, r4
 801407c:	4628      	mov	r0, r5
 801407e:	f001 fb71 	bl	8015764 <_fflush_r>
 8014082:	2800      	cmp	r0, #0
 8014084:	d0d9      	beq.n	801403a <__swbuf_r+0x2e>
 8014086:	e7d6      	b.n	8014036 <__swbuf_r+0x2a>

08014088 <_strtoul_l.isra.0>:
 8014088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801408c:	4e34      	ldr	r6, [pc, #208]	@ (8014160 <_strtoul_l.isra.0+0xd8>)
 801408e:	4686      	mov	lr, r0
 8014090:	460d      	mov	r5, r1
 8014092:	4628      	mov	r0, r5
 8014094:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014098:	5d37      	ldrb	r7, [r6, r4]
 801409a:	f017 0708 	ands.w	r7, r7, #8
 801409e:	d1f8      	bne.n	8014092 <_strtoul_l.isra.0+0xa>
 80140a0:	2c2d      	cmp	r4, #45	@ 0x2d
 80140a2:	d110      	bne.n	80140c6 <_strtoul_l.isra.0+0x3e>
 80140a4:	782c      	ldrb	r4, [r5, #0]
 80140a6:	2701      	movs	r7, #1
 80140a8:	1c85      	adds	r5, r0, #2
 80140aa:	f033 0010 	bics.w	r0, r3, #16
 80140ae:	d115      	bne.n	80140dc <_strtoul_l.isra.0+0x54>
 80140b0:	2c30      	cmp	r4, #48	@ 0x30
 80140b2:	d10d      	bne.n	80140d0 <_strtoul_l.isra.0+0x48>
 80140b4:	7828      	ldrb	r0, [r5, #0]
 80140b6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80140ba:	2858      	cmp	r0, #88	@ 0x58
 80140bc:	d108      	bne.n	80140d0 <_strtoul_l.isra.0+0x48>
 80140be:	786c      	ldrb	r4, [r5, #1]
 80140c0:	3502      	adds	r5, #2
 80140c2:	2310      	movs	r3, #16
 80140c4:	e00a      	b.n	80140dc <_strtoul_l.isra.0+0x54>
 80140c6:	2c2b      	cmp	r4, #43	@ 0x2b
 80140c8:	bf04      	itt	eq
 80140ca:	782c      	ldrbeq	r4, [r5, #0]
 80140cc:	1c85      	addeq	r5, r0, #2
 80140ce:	e7ec      	b.n	80140aa <_strtoul_l.isra.0+0x22>
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	d1f6      	bne.n	80140c2 <_strtoul_l.isra.0+0x3a>
 80140d4:	2c30      	cmp	r4, #48	@ 0x30
 80140d6:	bf14      	ite	ne
 80140d8:	230a      	movne	r3, #10
 80140da:	2308      	moveq	r3, #8
 80140dc:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80140e0:	2600      	movs	r6, #0
 80140e2:	fbb8 f8f3 	udiv	r8, r8, r3
 80140e6:	fb03 f908 	mul.w	r9, r3, r8
 80140ea:	ea6f 0909 	mvn.w	r9, r9
 80140ee:	4630      	mov	r0, r6
 80140f0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80140f4:	f1bc 0f09 	cmp.w	ip, #9
 80140f8:	d810      	bhi.n	801411c <_strtoul_l.isra.0+0x94>
 80140fa:	4664      	mov	r4, ip
 80140fc:	42a3      	cmp	r3, r4
 80140fe:	dd1e      	ble.n	801413e <_strtoul_l.isra.0+0xb6>
 8014100:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 8014104:	d007      	beq.n	8014116 <_strtoul_l.isra.0+0x8e>
 8014106:	4580      	cmp	r8, r0
 8014108:	d316      	bcc.n	8014138 <_strtoul_l.isra.0+0xb0>
 801410a:	d101      	bne.n	8014110 <_strtoul_l.isra.0+0x88>
 801410c:	45a1      	cmp	r9, r4
 801410e:	db13      	blt.n	8014138 <_strtoul_l.isra.0+0xb0>
 8014110:	fb00 4003 	mla	r0, r0, r3, r4
 8014114:	2601      	movs	r6, #1
 8014116:	f815 4b01 	ldrb.w	r4, [r5], #1
 801411a:	e7e9      	b.n	80140f0 <_strtoul_l.isra.0+0x68>
 801411c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8014120:	f1bc 0f19 	cmp.w	ip, #25
 8014124:	d801      	bhi.n	801412a <_strtoul_l.isra.0+0xa2>
 8014126:	3c37      	subs	r4, #55	@ 0x37
 8014128:	e7e8      	b.n	80140fc <_strtoul_l.isra.0+0x74>
 801412a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801412e:	f1bc 0f19 	cmp.w	ip, #25
 8014132:	d804      	bhi.n	801413e <_strtoul_l.isra.0+0xb6>
 8014134:	3c57      	subs	r4, #87	@ 0x57
 8014136:	e7e1      	b.n	80140fc <_strtoul_l.isra.0+0x74>
 8014138:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801413c:	e7eb      	b.n	8014116 <_strtoul_l.isra.0+0x8e>
 801413e:	1c73      	adds	r3, r6, #1
 8014140:	d106      	bne.n	8014150 <_strtoul_l.isra.0+0xc8>
 8014142:	2322      	movs	r3, #34	@ 0x22
 8014144:	f8ce 3000 	str.w	r3, [lr]
 8014148:	4630      	mov	r0, r6
 801414a:	b932      	cbnz	r2, 801415a <_strtoul_l.isra.0+0xd2>
 801414c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014150:	b107      	cbz	r7, 8014154 <_strtoul_l.isra.0+0xcc>
 8014152:	4240      	negs	r0, r0
 8014154:	2a00      	cmp	r2, #0
 8014156:	d0f9      	beq.n	801414c <_strtoul_l.isra.0+0xc4>
 8014158:	b106      	cbz	r6, 801415c <_strtoul_l.isra.0+0xd4>
 801415a:	1e69      	subs	r1, r5, #1
 801415c:	6011      	str	r1, [r2, #0]
 801415e:	e7f5      	b.n	801414c <_strtoul_l.isra.0+0xc4>
 8014160:	08017c1e 	.word	0x08017c1e

08014164 <strtoul>:
 8014164:	4613      	mov	r3, r2
 8014166:	460a      	mov	r2, r1
 8014168:	4601      	mov	r1, r0
 801416a:	4802      	ldr	r0, [pc, #8]	@ (8014174 <strtoul+0x10>)
 801416c:	6800      	ldr	r0, [r0, #0]
 801416e:	f7ff bf8b 	b.w	8014088 <_strtoul_l.isra.0>
 8014172:	bf00      	nop
 8014174:	20000024 	.word	0x20000024

08014178 <__swsetup_r>:
 8014178:	b538      	push	{r3, r4, r5, lr}
 801417a:	4b29      	ldr	r3, [pc, #164]	@ (8014220 <__swsetup_r+0xa8>)
 801417c:	4605      	mov	r5, r0
 801417e:	6818      	ldr	r0, [r3, #0]
 8014180:	460c      	mov	r4, r1
 8014182:	b118      	cbz	r0, 801418c <__swsetup_r+0x14>
 8014184:	6a03      	ldr	r3, [r0, #32]
 8014186:	b90b      	cbnz	r3, 801418c <__swsetup_r+0x14>
 8014188:	f7ff fe3a 	bl	8013e00 <__sinit>
 801418c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014190:	0719      	lsls	r1, r3, #28
 8014192:	d422      	bmi.n	80141da <__swsetup_r+0x62>
 8014194:	06da      	lsls	r2, r3, #27
 8014196:	d407      	bmi.n	80141a8 <__swsetup_r+0x30>
 8014198:	2209      	movs	r2, #9
 801419a:	602a      	str	r2, [r5, #0]
 801419c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80141a0:	81a3      	strh	r3, [r4, #12]
 80141a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80141a6:	e033      	b.n	8014210 <__swsetup_r+0x98>
 80141a8:	0758      	lsls	r0, r3, #29
 80141aa:	d512      	bpl.n	80141d2 <__swsetup_r+0x5a>
 80141ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80141ae:	b141      	cbz	r1, 80141c2 <__swsetup_r+0x4a>
 80141b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80141b4:	4299      	cmp	r1, r3
 80141b6:	d002      	beq.n	80141be <__swsetup_r+0x46>
 80141b8:	4628      	mov	r0, r5
 80141ba:	f001 f8ad 	bl	8015318 <_free_r>
 80141be:	2300      	movs	r3, #0
 80141c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80141c2:	89a3      	ldrh	r3, [r4, #12]
 80141c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80141c8:	81a3      	strh	r3, [r4, #12]
 80141ca:	2300      	movs	r3, #0
 80141cc:	6063      	str	r3, [r4, #4]
 80141ce:	6923      	ldr	r3, [r4, #16]
 80141d0:	6023      	str	r3, [r4, #0]
 80141d2:	89a3      	ldrh	r3, [r4, #12]
 80141d4:	f043 0308 	orr.w	r3, r3, #8
 80141d8:	81a3      	strh	r3, [r4, #12]
 80141da:	6923      	ldr	r3, [r4, #16]
 80141dc:	b94b      	cbnz	r3, 80141f2 <__swsetup_r+0x7a>
 80141de:	89a3      	ldrh	r3, [r4, #12]
 80141e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80141e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80141e8:	d003      	beq.n	80141f2 <__swsetup_r+0x7a>
 80141ea:	4621      	mov	r1, r4
 80141ec:	4628      	mov	r0, r5
 80141ee:	f000 f8b7 	bl	8014360 <__smakebuf_r>
 80141f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80141f6:	f013 0201 	ands.w	r2, r3, #1
 80141fa:	d00a      	beq.n	8014212 <__swsetup_r+0x9a>
 80141fc:	2200      	movs	r2, #0
 80141fe:	60a2      	str	r2, [r4, #8]
 8014200:	6962      	ldr	r2, [r4, #20]
 8014202:	4252      	negs	r2, r2
 8014204:	61a2      	str	r2, [r4, #24]
 8014206:	6922      	ldr	r2, [r4, #16]
 8014208:	b942      	cbnz	r2, 801421c <__swsetup_r+0xa4>
 801420a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801420e:	d1c5      	bne.n	801419c <__swsetup_r+0x24>
 8014210:	bd38      	pop	{r3, r4, r5, pc}
 8014212:	0799      	lsls	r1, r3, #30
 8014214:	bf58      	it	pl
 8014216:	6962      	ldrpl	r2, [r4, #20]
 8014218:	60a2      	str	r2, [r4, #8]
 801421a:	e7f4      	b.n	8014206 <__swsetup_r+0x8e>
 801421c:	2000      	movs	r0, #0
 801421e:	e7f7      	b.n	8014210 <__swsetup_r+0x98>
 8014220:	20000024 	.word	0x20000024

08014224 <_fwalk_sglue>:
 8014224:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014228:	4607      	mov	r7, r0
 801422a:	4688      	mov	r8, r1
 801422c:	4614      	mov	r4, r2
 801422e:	2600      	movs	r6, #0
 8014230:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014234:	f1b9 0901 	subs.w	r9, r9, #1
 8014238:	d505      	bpl.n	8014246 <_fwalk_sglue+0x22>
 801423a:	6824      	ldr	r4, [r4, #0]
 801423c:	2c00      	cmp	r4, #0
 801423e:	d1f7      	bne.n	8014230 <_fwalk_sglue+0xc>
 8014240:	4630      	mov	r0, r6
 8014242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014246:	89ab      	ldrh	r3, [r5, #12]
 8014248:	2b01      	cmp	r3, #1
 801424a:	d907      	bls.n	801425c <_fwalk_sglue+0x38>
 801424c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014250:	3301      	adds	r3, #1
 8014252:	d003      	beq.n	801425c <_fwalk_sglue+0x38>
 8014254:	4629      	mov	r1, r5
 8014256:	4638      	mov	r0, r7
 8014258:	47c0      	blx	r8
 801425a:	4306      	orrs	r6, r0
 801425c:	3568      	adds	r5, #104	@ 0x68
 801425e:	e7e9      	b.n	8014234 <_fwalk_sglue+0x10>

08014260 <_fwrite_r>:
 8014260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014264:	9c08      	ldr	r4, [sp, #32]
 8014266:	468a      	mov	sl, r1
 8014268:	4690      	mov	r8, r2
 801426a:	fb02 f903 	mul.w	r9, r2, r3
 801426e:	4606      	mov	r6, r0
 8014270:	b118      	cbz	r0, 801427a <_fwrite_r+0x1a>
 8014272:	6a03      	ldr	r3, [r0, #32]
 8014274:	b90b      	cbnz	r3, 801427a <_fwrite_r+0x1a>
 8014276:	f7ff fdc3 	bl	8013e00 <__sinit>
 801427a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801427c:	07dd      	lsls	r5, r3, #31
 801427e:	d405      	bmi.n	801428c <_fwrite_r+0x2c>
 8014280:	89a3      	ldrh	r3, [r4, #12]
 8014282:	0598      	lsls	r0, r3, #22
 8014284:	d402      	bmi.n	801428c <_fwrite_r+0x2c>
 8014286:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014288:	f000 f9bb 	bl	8014602 <__retarget_lock_acquire_recursive>
 801428c:	89a3      	ldrh	r3, [r4, #12]
 801428e:	0719      	lsls	r1, r3, #28
 8014290:	d516      	bpl.n	80142c0 <_fwrite_r+0x60>
 8014292:	6923      	ldr	r3, [r4, #16]
 8014294:	b1a3      	cbz	r3, 80142c0 <_fwrite_r+0x60>
 8014296:	2500      	movs	r5, #0
 8014298:	454d      	cmp	r5, r9
 801429a:	d01f      	beq.n	80142dc <_fwrite_r+0x7c>
 801429c:	68a7      	ldr	r7, [r4, #8]
 801429e:	f81a 1005 	ldrb.w	r1, [sl, r5]
 80142a2:	3f01      	subs	r7, #1
 80142a4:	2f00      	cmp	r7, #0
 80142a6:	60a7      	str	r7, [r4, #8]
 80142a8:	da04      	bge.n	80142b4 <_fwrite_r+0x54>
 80142aa:	69a3      	ldr	r3, [r4, #24]
 80142ac:	429f      	cmp	r7, r3
 80142ae:	db0f      	blt.n	80142d0 <_fwrite_r+0x70>
 80142b0:	290a      	cmp	r1, #10
 80142b2:	d00d      	beq.n	80142d0 <_fwrite_r+0x70>
 80142b4:	6823      	ldr	r3, [r4, #0]
 80142b6:	1c5a      	adds	r2, r3, #1
 80142b8:	6022      	str	r2, [r4, #0]
 80142ba:	7019      	strb	r1, [r3, #0]
 80142bc:	3501      	adds	r5, #1
 80142be:	e7eb      	b.n	8014298 <_fwrite_r+0x38>
 80142c0:	4621      	mov	r1, r4
 80142c2:	4630      	mov	r0, r6
 80142c4:	f7ff ff58 	bl	8014178 <__swsetup_r>
 80142c8:	2800      	cmp	r0, #0
 80142ca:	d0e4      	beq.n	8014296 <_fwrite_r+0x36>
 80142cc:	2500      	movs	r5, #0
 80142ce:	e005      	b.n	80142dc <_fwrite_r+0x7c>
 80142d0:	4622      	mov	r2, r4
 80142d2:	4630      	mov	r0, r6
 80142d4:	f7ff fe9a 	bl	801400c <__swbuf_r>
 80142d8:	3001      	adds	r0, #1
 80142da:	d1ef      	bne.n	80142bc <_fwrite_r+0x5c>
 80142dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80142de:	07da      	lsls	r2, r3, #31
 80142e0:	d405      	bmi.n	80142ee <_fwrite_r+0x8e>
 80142e2:	89a3      	ldrh	r3, [r4, #12]
 80142e4:	059b      	lsls	r3, r3, #22
 80142e6:	d402      	bmi.n	80142ee <_fwrite_r+0x8e>
 80142e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80142ea:	f000 f98b 	bl	8014604 <__retarget_lock_release_recursive>
 80142ee:	fbb5 f0f8 	udiv	r0, r5, r8
 80142f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

080142f8 <fwrite>:
 80142f8:	b507      	push	{r0, r1, r2, lr}
 80142fa:	9300      	str	r3, [sp, #0]
 80142fc:	4613      	mov	r3, r2
 80142fe:	460a      	mov	r2, r1
 8014300:	4601      	mov	r1, r0
 8014302:	4803      	ldr	r0, [pc, #12]	@ (8014310 <fwrite+0x18>)
 8014304:	6800      	ldr	r0, [r0, #0]
 8014306:	f7ff ffab 	bl	8014260 <_fwrite_r>
 801430a:	b003      	add	sp, #12
 801430c:	f85d fb04 	ldr.w	pc, [sp], #4
 8014310:	20000024 	.word	0x20000024

08014314 <__swhatbuf_r>:
 8014314:	b570      	push	{r4, r5, r6, lr}
 8014316:	460c      	mov	r4, r1
 8014318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801431c:	2900      	cmp	r1, #0
 801431e:	b096      	sub	sp, #88	@ 0x58
 8014320:	4615      	mov	r5, r2
 8014322:	461e      	mov	r6, r3
 8014324:	da0d      	bge.n	8014342 <__swhatbuf_r+0x2e>
 8014326:	89a3      	ldrh	r3, [r4, #12]
 8014328:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801432c:	f04f 0100 	mov.w	r1, #0
 8014330:	bf14      	ite	ne
 8014332:	2340      	movne	r3, #64	@ 0x40
 8014334:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014338:	2000      	movs	r0, #0
 801433a:	6031      	str	r1, [r6, #0]
 801433c:	602b      	str	r3, [r5, #0]
 801433e:	b016      	add	sp, #88	@ 0x58
 8014340:	bd70      	pop	{r4, r5, r6, pc}
 8014342:	466a      	mov	r2, sp
 8014344:	f000 f964 	bl	8014610 <_fstat_r>
 8014348:	2800      	cmp	r0, #0
 801434a:	dbec      	blt.n	8014326 <__swhatbuf_r+0x12>
 801434c:	9901      	ldr	r1, [sp, #4]
 801434e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014352:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014356:	4259      	negs	r1, r3
 8014358:	4159      	adcs	r1, r3
 801435a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801435e:	e7eb      	b.n	8014338 <__swhatbuf_r+0x24>

08014360 <__smakebuf_r>:
 8014360:	898b      	ldrh	r3, [r1, #12]
 8014362:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014364:	079d      	lsls	r5, r3, #30
 8014366:	4606      	mov	r6, r0
 8014368:	460c      	mov	r4, r1
 801436a:	d507      	bpl.n	801437c <__smakebuf_r+0x1c>
 801436c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014370:	6023      	str	r3, [r4, #0]
 8014372:	6123      	str	r3, [r4, #16]
 8014374:	2301      	movs	r3, #1
 8014376:	6163      	str	r3, [r4, #20]
 8014378:	b003      	add	sp, #12
 801437a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801437c:	ab01      	add	r3, sp, #4
 801437e:	466a      	mov	r2, sp
 8014380:	f7ff ffc8 	bl	8014314 <__swhatbuf_r>
 8014384:	9f00      	ldr	r7, [sp, #0]
 8014386:	4605      	mov	r5, r0
 8014388:	4639      	mov	r1, r7
 801438a:	4630      	mov	r0, r6
 801438c:	f7ff fa34 	bl	80137f8 <_malloc_r>
 8014390:	b948      	cbnz	r0, 80143a6 <__smakebuf_r+0x46>
 8014392:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014396:	059a      	lsls	r2, r3, #22
 8014398:	d4ee      	bmi.n	8014378 <__smakebuf_r+0x18>
 801439a:	f023 0303 	bic.w	r3, r3, #3
 801439e:	f043 0302 	orr.w	r3, r3, #2
 80143a2:	81a3      	strh	r3, [r4, #12]
 80143a4:	e7e2      	b.n	801436c <__smakebuf_r+0xc>
 80143a6:	89a3      	ldrh	r3, [r4, #12]
 80143a8:	6020      	str	r0, [r4, #0]
 80143aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80143ae:	81a3      	strh	r3, [r4, #12]
 80143b0:	9b01      	ldr	r3, [sp, #4]
 80143b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80143b6:	b15b      	cbz	r3, 80143d0 <__smakebuf_r+0x70>
 80143b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80143bc:	4630      	mov	r0, r6
 80143be:	f000 f8c1 	bl	8014544 <_isatty_r>
 80143c2:	b128      	cbz	r0, 80143d0 <__smakebuf_r+0x70>
 80143c4:	89a3      	ldrh	r3, [r4, #12]
 80143c6:	f023 0303 	bic.w	r3, r3, #3
 80143ca:	f043 0301 	orr.w	r3, r3, #1
 80143ce:	81a3      	strh	r3, [r4, #12]
 80143d0:	89a3      	ldrh	r3, [r4, #12]
 80143d2:	431d      	orrs	r5, r3
 80143d4:	81a5      	strh	r5, [r4, #12]
 80143d6:	e7cf      	b.n	8014378 <__smakebuf_r+0x18>

080143d8 <_putc_r>:
 80143d8:	b570      	push	{r4, r5, r6, lr}
 80143da:	460d      	mov	r5, r1
 80143dc:	4614      	mov	r4, r2
 80143de:	4606      	mov	r6, r0
 80143e0:	b118      	cbz	r0, 80143ea <_putc_r+0x12>
 80143e2:	6a03      	ldr	r3, [r0, #32]
 80143e4:	b90b      	cbnz	r3, 80143ea <_putc_r+0x12>
 80143e6:	f7ff fd0b 	bl	8013e00 <__sinit>
 80143ea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80143ec:	07d8      	lsls	r0, r3, #31
 80143ee:	d405      	bmi.n	80143fc <_putc_r+0x24>
 80143f0:	89a3      	ldrh	r3, [r4, #12]
 80143f2:	0599      	lsls	r1, r3, #22
 80143f4:	d402      	bmi.n	80143fc <_putc_r+0x24>
 80143f6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80143f8:	f000 f903 	bl	8014602 <__retarget_lock_acquire_recursive>
 80143fc:	68a3      	ldr	r3, [r4, #8]
 80143fe:	3b01      	subs	r3, #1
 8014400:	2b00      	cmp	r3, #0
 8014402:	60a3      	str	r3, [r4, #8]
 8014404:	da05      	bge.n	8014412 <_putc_r+0x3a>
 8014406:	69a2      	ldr	r2, [r4, #24]
 8014408:	4293      	cmp	r3, r2
 801440a:	db12      	blt.n	8014432 <_putc_r+0x5a>
 801440c:	b2eb      	uxtb	r3, r5
 801440e:	2b0a      	cmp	r3, #10
 8014410:	d00f      	beq.n	8014432 <_putc_r+0x5a>
 8014412:	6823      	ldr	r3, [r4, #0]
 8014414:	1c5a      	adds	r2, r3, #1
 8014416:	6022      	str	r2, [r4, #0]
 8014418:	701d      	strb	r5, [r3, #0]
 801441a:	b2ed      	uxtb	r5, r5
 801441c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801441e:	07da      	lsls	r2, r3, #31
 8014420:	d405      	bmi.n	801442e <_putc_r+0x56>
 8014422:	89a3      	ldrh	r3, [r4, #12]
 8014424:	059b      	lsls	r3, r3, #22
 8014426:	d402      	bmi.n	801442e <_putc_r+0x56>
 8014428:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801442a:	f000 f8eb 	bl	8014604 <__retarget_lock_release_recursive>
 801442e:	4628      	mov	r0, r5
 8014430:	bd70      	pop	{r4, r5, r6, pc}
 8014432:	4629      	mov	r1, r5
 8014434:	4622      	mov	r2, r4
 8014436:	4630      	mov	r0, r6
 8014438:	f7ff fde8 	bl	801400c <__swbuf_r>
 801443c:	4605      	mov	r5, r0
 801443e:	e7ed      	b.n	801441c <_putc_r+0x44>

08014440 <memcmp>:
 8014440:	b510      	push	{r4, lr}
 8014442:	3901      	subs	r1, #1
 8014444:	4402      	add	r2, r0
 8014446:	4290      	cmp	r0, r2
 8014448:	d101      	bne.n	801444e <memcmp+0xe>
 801444a:	2000      	movs	r0, #0
 801444c:	e005      	b.n	801445a <memcmp+0x1a>
 801444e:	7803      	ldrb	r3, [r0, #0]
 8014450:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014454:	42a3      	cmp	r3, r4
 8014456:	d001      	beq.n	801445c <memcmp+0x1c>
 8014458:	1b18      	subs	r0, r3, r4
 801445a:	bd10      	pop	{r4, pc}
 801445c:	3001      	adds	r0, #1
 801445e:	e7f2      	b.n	8014446 <memcmp+0x6>

08014460 <memmove>:
 8014460:	4288      	cmp	r0, r1
 8014462:	b510      	push	{r4, lr}
 8014464:	eb01 0402 	add.w	r4, r1, r2
 8014468:	d902      	bls.n	8014470 <memmove+0x10>
 801446a:	4284      	cmp	r4, r0
 801446c:	4623      	mov	r3, r4
 801446e:	d807      	bhi.n	8014480 <memmove+0x20>
 8014470:	1e43      	subs	r3, r0, #1
 8014472:	42a1      	cmp	r1, r4
 8014474:	d008      	beq.n	8014488 <memmove+0x28>
 8014476:	f811 2b01 	ldrb.w	r2, [r1], #1
 801447a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801447e:	e7f8      	b.n	8014472 <memmove+0x12>
 8014480:	4402      	add	r2, r0
 8014482:	4601      	mov	r1, r0
 8014484:	428a      	cmp	r2, r1
 8014486:	d100      	bne.n	801448a <memmove+0x2a>
 8014488:	bd10      	pop	{r4, pc}
 801448a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801448e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014492:	e7f7      	b.n	8014484 <memmove+0x24>

08014494 <memset>:
 8014494:	4402      	add	r2, r0
 8014496:	4603      	mov	r3, r0
 8014498:	4293      	cmp	r3, r2
 801449a:	d100      	bne.n	801449e <memset+0xa>
 801449c:	4770      	bx	lr
 801449e:	f803 1b01 	strb.w	r1, [r3], #1
 80144a2:	e7f9      	b.n	8014498 <memset+0x4>

080144a4 <strchr>:
 80144a4:	b2c9      	uxtb	r1, r1
 80144a6:	4603      	mov	r3, r0
 80144a8:	4618      	mov	r0, r3
 80144aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80144ae:	b112      	cbz	r2, 80144b6 <strchr+0x12>
 80144b0:	428a      	cmp	r2, r1
 80144b2:	d1f9      	bne.n	80144a8 <strchr+0x4>
 80144b4:	4770      	bx	lr
 80144b6:	2900      	cmp	r1, #0
 80144b8:	bf18      	it	ne
 80144ba:	2000      	movne	r0, #0
 80144bc:	4770      	bx	lr

080144be <strncmp>:
 80144be:	b510      	push	{r4, lr}
 80144c0:	b16a      	cbz	r2, 80144de <strncmp+0x20>
 80144c2:	3901      	subs	r1, #1
 80144c4:	1884      	adds	r4, r0, r2
 80144c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80144ca:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80144ce:	429a      	cmp	r2, r3
 80144d0:	d103      	bne.n	80144da <strncmp+0x1c>
 80144d2:	42a0      	cmp	r0, r4
 80144d4:	d001      	beq.n	80144da <strncmp+0x1c>
 80144d6:	2a00      	cmp	r2, #0
 80144d8:	d1f5      	bne.n	80144c6 <strncmp+0x8>
 80144da:	1ad0      	subs	r0, r2, r3
 80144dc:	bd10      	pop	{r4, pc}
 80144de:	4610      	mov	r0, r2
 80144e0:	e7fc      	b.n	80144dc <strncmp+0x1e>

080144e2 <_raise_r>:
 80144e2:	291f      	cmp	r1, #31
 80144e4:	b538      	push	{r3, r4, r5, lr}
 80144e6:	4605      	mov	r5, r0
 80144e8:	460c      	mov	r4, r1
 80144ea:	d904      	bls.n	80144f6 <_raise_r+0x14>
 80144ec:	2316      	movs	r3, #22
 80144ee:	6003      	str	r3, [r0, #0]
 80144f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80144f4:	bd38      	pop	{r3, r4, r5, pc}
 80144f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80144f8:	b112      	cbz	r2, 8014500 <_raise_r+0x1e>
 80144fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80144fe:	b94b      	cbnz	r3, 8014514 <_raise_r+0x32>
 8014500:	4628      	mov	r0, r5
 8014502:	f000 f841 	bl	8014588 <_getpid_r>
 8014506:	4622      	mov	r2, r4
 8014508:	4601      	mov	r1, r0
 801450a:	4628      	mov	r0, r5
 801450c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014510:	f000 b828 	b.w	8014564 <_kill_r>
 8014514:	2b01      	cmp	r3, #1
 8014516:	d00a      	beq.n	801452e <_raise_r+0x4c>
 8014518:	1c59      	adds	r1, r3, #1
 801451a:	d103      	bne.n	8014524 <_raise_r+0x42>
 801451c:	2316      	movs	r3, #22
 801451e:	6003      	str	r3, [r0, #0]
 8014520:	2001      	movs	r0, #1
 8014522:	e7e7      	b.n	80144f4 <_raise_r+0x12>
 8014524:	2100      	movs	r1, #0
 8014526:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801452a:	4620      	mov	r0, r4
 801452c:	4798      	blx	r3
 801452e:	2000      	movs	r0, #0
 8014530:	e7e0      	b.n	80144f4 <_raise_r+0x12>
	...

08014534 <raise>:
 8014534:	4b02      	ldr	r3, [pc, #8]	@ (8014540 <raise+0xc>)
 8014536:	4601      	mov	r1, r0
 8014538:	6818      	ldr	r0, [r3, #0]
 801453a:	f7ff bfd2 	b.w	80144e2 <_raise_r>
 801453e:	bf00      	nop
 8014540:	20000024 	.word	0x20000024

08014544 <_isatty_r>:
 8014544:	b538      	push	{r3, r4, r5, lr}
 8014546:	4d06      	ldr	r5, [pc, #24]	@ (8014560 <_isatty_r+0x1c>)
 8014548:	2300      	movs	r3, #0
 801454a:	4604      	mov	r4, r0
 801454c:	4608      	mov	r0, r1
 801454e:	602b      	str	r3, [r5, #0]
 8014550:	f7f8 fbbe 	bl	800ccd0 <_isatty>
 8014554:	1c43      	adds	r3, r0, #1
 8014556:	d102      	bne.n	801455e <_isatty_r+0x1a>
 8014558:	682b      	ldr	r3, [r5, #0]
 801455a:	b103      	cbz	r3, 801455e <_isatty_r+0x1a>
 801455c:	6023      	str	r3, [r4, #0]
 801455e:	bd38      	pop	{r3, r4, r5, pc}
 8014560:	20005aac 	.word	0x20005aac

08014564 <_kill_r>:
 8014564:	b538      	push	{r3, r4, r5, lr}
 8014566:	4d07      	ldr	r5, [pc, #28]	@ (8014584 <_kill_r+0x20>)
 8014568:	2300      	movs	r3, #0
 801456a:	4604      	mov	r4, r0
 801456c:	4608      	mov	r0, r1
 801456e:	4611      	mov	r1, r2
 8014570:	602b      	str	r3, [r5, #0]
 8014572:	f7f8 fb3d 	bl	800cbf0 <_kill>
 8014576:	1c43      	adds	r3, r0, #1
 8014578:	d102      	bne.n	8014580 <_kill_r+0x1c>
 801457a:	682b      	ldr	r3, [r5, #0]
 801457c:	b103      	cbz	r3, 8014580 <_kill_r+0x1c>
 801457e:	6023      	str	r3, [r4, #0]
 8014580:	bd38      	pop	{r3, r4, r5, pc}
 8014582:	bf00      	nop
 8014584:	20005aac 	.word	0x20005aac

08014588 <_getpid_r>:
 8014588:	f7f8 bb2a 	b.w	800cbe0 <_getpid>

0801458c <_sbrk_r>:
 801458c:	b538      	push	{r3, r4, r5, lr}
 801458e:	4d06      	ldr	r5, [pc, #24]	@ (80145a8 <_sbrk_r+0x1c>)
 8014590:	2300      	movs	r3, #0
 8014592:	4604      	mov	r4, r0
 8014594:	4608      	mov	r0, r1
 8014596:	602b      	str	r3, [r5, #0]
 8014598:	f7f8 fbb2 	bl	800cd00 <_sbrk>
 801459c:	1c43      	adds	r3, r0, #1
 801459e:	d102      	bne.n	80145a6 <_sbrk_r+0x1a>
 80145a0:	682b      	ldr	r3, [r5, #0]
 80145a2:	b103      	cbz	r3, 80145a6 <_sbrk_r+0x1a>
 80145a4:	6023      	str	r3, [r4, #0]
 80145a6:	bd38      	pop	{r3, r4, r5, pc}
 80145a8:	20005aac 	.word	0x20005aac

080145ac <__errno>:
 80145ac:	4b01      	ldr	r3, [pc, #4]	@ (80145b4 <__errno+0x8>)
 80145ae:	6818      	ldr	r0, [r3, #0]
 80145b0:	4770      	bx	lr
 80145b2:	bf00      	nop
 80145b4:	20000024 	.word	0x20000024

080145b8 <__libc_init_array>:
 80145b8:	b570      	push	{r4, r5, r6, lr}
 80145ba:	4d0d      	ldr	r5, [pc, #52]	@ (80145f0 <__libc_init_array+0x38>)
 80145bc:	4c0d      	ldr	r4, [pc, #52]	@ (80145f4 <__libc_init_array+0x3c>)
 80145be:	1b64      	subs	r4, r4, r5
 80145c0:	10a4      	asrs	r4, r4, #2
 80145c2:	2600      	movs	r6, #0
 80145c4:	42a6      	cmp	r6, r4
 80145c6:	d109      	bne.n	80145dc <__libc_init_array+0x24>
 80145c8:	4d0b      	ldr	r5, [pc, #44]	@ (80145f8 <__libc_init_array+0x40>)
 80145ca:	4c0c      	ldr	r4, [pc, #48]	@ (80145fc <__libc_init_array+0x44>)
 80145cc:	f001 fea8 	bl	8016320 <_init>
 80145d0:	1b64      	subs	r4, r4, r5
 80145d2:	10a4      	asrs	r4, r4, #2
 80145d4:	2600      	movs	r6, #0
 80145d6:	42a6      	cmp	r6, r4
 80145d8:	d105      	bne.n	80145e6 <__libc_init_array+0x2e>
 80145da:	bd70      	pop	{r4, r5, r6, pc}
 80145dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80145e0:	4798      	blx	r3
 80145e2:	3601      	adds	r6, #1
 80145e4:	e7ee      	b.n	80145c4 <__libc_init_array+0xc>
 80145e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80145ea:	4798      	blx	r3
 80145ec:	3601      	adds	r6, #1
 80145ee:	e7f2      	b.n	80145d6 <__libc_init_array+0x1e>
 80145f0:	08018160 	.word	0x08018160
 80145f4:	08018160 	.word	0x08018160
 80145f8:	08018160 	.word	0x08018160
 80145fc:	08018170 	.word	0x08018170

08014600 <__retarget_lock_init_recursive>:
 8014600:	4770      	bx	lr

08014602 <__retarget_lock_acquire_recursive>:
 8014602:	4770      	bx	lr

08014604 <__retarget_lock_release_recursive>:
 8014604:	4770      	bx	lr
	...

08014608 <_localeconv_r>:
 8014608:	4800      	ldr	r0, [pc, #0]	@ (801460c <_localeconv_r+0x4>)
 801460a:	4770      	bx	lr
 801460c:	20000164 	.word	0x20000164

08014610 <_fstat_r>:
 8014610:	b538      	push	{r3, r4, r5, lr}
 8014612:	4d07      	ldr	r5, [pc, #28]	@ (8014630 <_fstat_r+0x20>)
 8014614:	2300      	movs	r3, #0
 8014616:	4604      	mov	r4, r0
 8014618:	4608      	mov	r0, r1
 801461a:	4611      	mov	r1, r2
 801461c:	602b      	str	r3, [r5, #0]
 801461e:	f7f8 fb47 	bl	800ccb0 <_fstat>
 8014622:	1c43      	adds	r3, r0, #1
 8014624:	d102      	bne.n	801462c <_fstat_r+0x1c>
 8014626:	682b      	ldr	r3, [r5, #0]
 8014628:	b103      	cbz	r3, 801462c <_fstat_r+0x1c>
 801462a:	6023      	str	r3, [r4, #0]
 801462c:	bd38      	pop	{r3, r4, r5, pc}
 801462e:	bf00      	nop
 8014630:	20005aac 	.word	0x20005aac

08014634 <memcpy>:
 8014634:	440a      	add	r2, r1
 8014636:	4291      	cmp	r1, r2
 8014638:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801463c:	d100      	bne.n	8014640 <memcpy+0xc>
 801463e:	4770      	bx	lr
 8014640:	b510      	push	{r4, lr}
 8014642:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014646:	f803 4f01 	strb.w	r4, [r3, #1]!
 801464a:	4291      	cmp	r1, r2
 801464c:	d1f9      	bne.n	8014642 <memcpy+0xe>
 801464e:	bd10      	pop	{r4, pc}

08014650 <quorem>:
 8014650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014654:	6903      	ldr	r3, [r0, #16]
 8014656:	690c      	ldr	r4, [r1, #16]
 8014658:	42a3      	cmp	r3, r4
 801465a:	4607      	mov	r7, r0
 801465c:	db7e      	blt.n	801475c <quorem+0x10c>
 801465e:	3c01      	subs	r4, #1
 8014660:	f101 0814 	add.w	r8, r1, #20
 8014664:	00a3      	lsls	r3, r4, #2
 8014666:	f100 0514 	add.w	r5, r0, #20
 801466a:	9300      	str	r3, [sp, #0]
 801466c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014670:	9301      	str	r3, [sp, #4]
 8014672:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014676:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801467a:	3301      	adds	r3, #1
 801467c:	429a      	cmp	r2, r3
 801467e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014682:	fbb2 f6f3 	udiv	r6, r2, r3
 8014686:	d32e      	bcc.n	80146e6 <quorem+0x96>
 8014688:	f04f 0a00 	mov.w	sl, #0
 801468c:	46c4      	mov	ip, r8
 801468e:	46ae      	mov	lr, r5
 8014690:	46d3      	mov	fp, sl
 8014692:	f85c 3b04 	ldr.w	r3, [ip], #4
 8014696:	b298      	uxth	r0, r3
 8014698:	fb06 a000 	mla	r0, r6, r0, sl
 801469c:	0c02      	lsrs	r2, r0, #16
 801469e:	0c1b      	lsrs	r3, r3, #16
 80146a0:	fb06 2303 	mla	r3, r6, r3, r2
 80146a4:	f8de 2000 	ldr.w	r2, [lr]
 80146a8:	b280      	uxth	r0, r0
 80146aa:	b292      	uxth	r2, r2
 80146ac:	1a12      	subs	r2, r2, r0
 80146ae:	445a      	add	r2, fp
 80146b0:	f8de 0000 	ldr.w	r0, [lr]
 80146b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80146b8:	b29b      	uxth	r3, r3
 80146ba:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80146be:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80146c2:	b292      	uxth	r2, r2
 80146c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80146c8:	45e1      	cmp	r9, ip
 80146ca:	f84e 2b04 	str.w	r2, [lr], #4
 80146ce:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80146d2:	d2de      	bcs.n	8014692 <quorem+0x42>
 80146d4:	9b00      	ldr	r3, [sp, #0]
 80146d6:	58eb      	ldr	r3, [r5, r3]
 80146d8:	b92b      	cbnz	r3, 80146e6 <quorem+0x96>
 80146da:	9b01      	ldr	r3, [sp, #4]
 80146dc:	3b04      	subs	r3, #4
 80146de:	429d      	cmp	r5, r3
 80146e0:	461a      	mov	r2, r3
 80146e2:	d32f      	bcc.n	8014744 <quorem+0xf4>
 80146e4:	613c      	str	r4, [r7, #16]
 80146e6:	4638      	mov	r0, r7
 80146e8:	f001 fad6 	bl	8015c98 <__mcmp>
 80146ec:	2800      	cmp	r0, #0
 80146ee:	db25      	blt.n	801473c <quorem+0xec>
 80146f0:	4629      	mov	r1, r5
 80146f2:	2000      	movs	r0, #0
 80146f4:	f858 2b04 	ldr.w	r2, [r8], #4
 80146f8:	f8d1 c000 	ldr.w	ip, [r1]
 80146fc:	fa1f fe82 	uxth.w	lr, r2
 8014700:	fa1f f38c 	uxth.w	r3, ip
 8014704:	eba3 030e 	sub.w	r3, r3, lr
 8014708:	4403      	add	r3, r0
 801470a:	0c12      	lsrs	r2, r2, #16
 801470c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014710:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014714:	b29b      	uxth	r3, r3
 8014716:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801471a:	45c1      	cmp	r9, r8
 801471c:	f841 3b04 	str.w	r3, [r1], #4
 8014720:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014724:	d2e6      	bcs.n	80146f4 <quorem+0xa4>
 8014726:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801472a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801472e:	b922      	cbnz	r2, 801473a <quorem+0xea>
 8014730:	3b04      	subs	r3, #4
 8014732:	429d      	cmp	r5, r3
 8014734:	461a      	mov	r2, r3
 8014736:	d30b      	bcc.n	8014750 <quorem+0x100>
 8014738:	613c      	str	r4, [r7, #16]
 801473a:	3601      	adds	r6, #1
 801473c:	4630      	mov	r0, r6
 801473e:	b003      	add	sp, #12
 8014740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014744:	6812      	ldr	r2, [r2, #0]
 8014746:	3b04      	subs	r3, #4
 8014748:	2a00      	cmp	r2, #0
 801474a:	d1cb      	bne.n	80146e4 <quorem+0x94>
 801474c:	3c01      	subs	r4, #1
 801474e:	e7c6      	b.n	80146de <quorem+0x8e>
 8014750:	6812      	ldr	r2, [r2, #0]
 8014752:	3b04      	subs	r3, #4
 8014754:	2a00      	cmp	r2, #0
 8014756:	d1ef      	bne.n	8014738 <quorem+0xe8>
 8014758:	3c01      	subs	r4, #1
 801475a:	e7ea      	b.n	8014732 <quorem+0xe2>
 801475c:	2000      	movs	r0, #0
 801475e:	e7ee      	b.n	801473e <quorem+0xee>

08014760 <_dtoa_r>:
 8014760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014764:	69c7      	ldr	r7, [r0, #28]
 8014766:	b097      	sub	sp, #92	@ 0x5c
 8014768:	ed8d 0b04 	vstr	d0, [sp, #16]
 801476c:	ec55 4b10 	vmov	r4, r5, d0
 8014770:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8014772:	9107      	str	r1, [sp, #28]
 8014774:	4681      	mov	r9, r0
 8014776:	920c      	str	r2, [sp, #48]	@ 0x30
 8014778:	9311      	str	r3, [sp, #68]	@ 0x44
 801477a:	b97f      	cbnz	r7, 801479c <_dtoa_r+0x3c>
 801477c:	2010      	movs	r0, #16
 801477e:	f7ff f809 	bl	8013794 <malloc>
 8014782:	4602      	mov	r2, r0
 8014784:	f8c9 001c 	str.w	r0, [r9, #28]
 8014788:	b920      	cbnz	r0, 8014794 <_dtoa_r+0x34>
 801478a:	4ba9      	ldr	r3, [pc, #676]	@ (8014a30 <_dtoa_r+0x2d0>)
 801478c:	21ef      	movs	r1, #239	@ 0xef
 801478e:	48a9      	ldr	r0, [pc, #676]	@ (8014a34 <_dtoa_r+0x2d4>)
 8014790:	f001 fc1c 	bl	8015fcc <__assert_func>
 8014794:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014798:	6007      	str	r7, [r0, #0]
 801479a:	60c7      	str	r7, [r0, #12]
 801479c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80147a0:	6819      	ldr	r1, [r3, #0]
 80147a2:	b159      	cbz	r1, 80147bc <_dtoa_r+0x5c>
 80147a4:	685a      	ldr	r2, [r3, #4]
 80147a6:	604a      	str	r2, [r1, #4]
 80147a8:	2301      	movs	r3, #1
 80147aa:	4093      	lsls	r3, r2
 80147ac:	608b      	str	r3, [r1, #8]
 80147ae:	4648      	mov	r0, r9
 80147b0:	f001 f840 	bl	8015834 <_Bfree>
 80147b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80147b8:	2200      	movs	r2, #0
 80147ba:	601a      	str	r2, [r3, #0]
 80147bc:	1e2b      	subs	r3, r5, #0
 80147be:	bfb9      	ittee	lt
 80147c0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80147c4:	9305      	strlt	r3, [sp, #20]
 80147c6:	2300      	movge	r3, #0
 80147c8:	6033      	strge	r3, [r6, #0]
 80147ca:	9f05      	ldr	r7, [sp, #20]
 80147cc:	4b9a      	ldr	r3, [pc, #616]	@ (8014a38 <_dtoa_r+0x2d8>)
 80147ce:	bfbc      	itt	lt
 80147d0:	2201      	movlt	r2, #1
 80147d2:	6032      	strlt	r2, [r6, #0]
 80147d4:	43bb      	bics	r3, r7
 80147d6:	d112      	bne.n	80147fe <_dtoa_r+0x9e>
 80147d8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80147da:	f242 730f 	movw	r3, #9999	@ 0x270f
 80147de:	6013      	str	r3, [r2, #0]
 80147e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80147e4:	4323      	orrs	r3, r4
 80147e6:	f000 855a 	beq.w	801529e <_dtoa_r+0xb3e>
 80147ea:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80147ec:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8014a4c <_dtoa_r+0x2ec>
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	f000 855c 	beq.w	80152ae <_dtoa_r+0xb4e>
 80147f6:	f10a 0303 	add.w	r3, sl, #3
 80147fa:	f000 bd56 	b.w	80152aa <_dtoa_r+0xb4a>
 80147fe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8014802:	2200      	movs	r2, #0
 8014804:	ec51 0b17 	vmov	r0, r1, d7
 8014808:	2300      	movs	r3, #0
 801480a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801480e:	f7f2 ffcb 	bl	80077a8 <__aeabi_dcmpeq>
 8014812:	4680      	mov	r8, r0
 8014814:	b158      	cbz	r0, 801482e <_dtoa_r+0xce>
 8014816:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014818:	2301      	movs	r3, #1
 801481a:	6013      	str	r3, [r2, #0]
 801481c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801481e:	b113      	cbz	r3, 8014826 <_dtoa_r+0xc6>
 8014820:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014822:	4b86      	ldr	r3, [pc, #536]	@ (8014a3c <_dtoa_r+0x2dc>)
 8014824:	6013      	str	r3, [r2, #0]
 8014826:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8014a50 <_dtoa_r+0x2f0>
 801482a:	f000 bd40 	b.w	80152ae <_dtoa_r+0xb4e>
 801482e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8014832:	aa14      	add	r2, sp, #80	@ 0x50
 8014834:	a915      	add	r1, sp, #84	@ 0x54
 8014836:	4648      	mov	r0, r9
 8014838:	f001 fade 	bl	8015df8 <__d2b>
 801483c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014840:	9002      	str	r0, [sp, #8]
 8014842:	2e00      	cmp	r6, #0
 8014844:	d078      	beq.n	8014938 <_dtoa_r+0x1d8>
 8014846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014848:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801484c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014850:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014854:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014858:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801485c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014860:	4619      	mov	r1, r3
 8014862:	2200      	movs	r2, #0
 8014864:	4b76      	ldr	r3, [pc, #472]	@ (8014a40 <_dtoa_r+0x2e0>)
 8014866:	f7f2 fb7f 	bl	8006f68 <__aeabi_dsub>
 801486a:	a36b      	add	r3, pc, #428	@ (adr r3, 8014a18 <_dtoa_r+0x2b8>)
 801486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014870:	f7f2 fd32 	bl	80072d8 <__aeabi_dmul>
 8014874:	a36a      	add	r3, pc, #424	@ (adr r3, 8014a20 <_dtoa_r+0x2c0>)
 8014876:	e9d3 2300 	ldrd	r2, r3, [r3]
 801487a:	f7f2 fb77 	bl	8006f6c <__adddf3>
 801487e:	4604      	mov	r4, r0
 8014880:	4630      	mov	r0, r6
 8014882:	460d      	mov	r5, r1
 8014884:	f7f2 fcbe 	bl	8007204 <__aeabi_i2d>
 8014888:	a367      	add	r3, pc, #412	@ (adr r3, 8014a28 <_dtoa_r+0x2c8>)
 801488a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801488e:	f7f2 fd23 	bl	80072d8 <__aeabi_dmul>
 8014892:	4602      	mov	r2, r0
 8014894:	460b      	mov	r3, r1
 8014896:	4620      	mov	r0, r4
 8014898:	4629      	mov	r1, r5
 801489a:	f7f2 fb67 	bl	8006f6c <__adddf3>
 801489e:	4604      	mov	r4, r0
 80148a0:	460d      	mov	r5, r1
 80148a2:	f7f2 ffc9 	bl	8007838 <__aeabi_d2iz>
 80148a6:	2200      	movs	r2, #0
 80148a8:	4607      	mov	r7, r0
 80148aa:	2300      	movs	r3, #0
 80148ac:	4620      	mov	r0, r4
 80148ae:	4629      	mov	r1, r5
 80148b0:	f7f2 ff84 	bl	80077bc <__aeabi_dcmplt>
 80148b4:	b140      	cbz	r0, 80148c8 <_dtoa_r+0x168>
 80148b6:	4638      	mov	r0, r7
 80148b8:	f7f2 fca4 	bl	8007204 <__aeabi_i2d>
 80148bc:	4622      	mov	r2, r4
 80148be:	462b      	mov	r3, r5
 80148c0:	f7f2 ff72 	bl	80077a8 <__aeabi_dcmpeq>
 80148c4:	b900      	cbnz	r0, 80148c8 <_dtoa_r+0x168>
 80148c6:	3f01      	subs	r7, #1
 80148c8:	2f16      	cmp	r7, #22
 80148ca:	d852      	bhi.n	8014972 <_dtoa_r+0x212>
 80148cc:	4b5d      	ldr	r3, [pc, #372]	@ (8014a44 <_dtoa_r+0x2e4>)
 80148ce:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80148d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80148da:	f7f2 ff6f 	bl	80077bc <__aeabi_dcmplt>
 80148de:	2800      	cmp	r0, #0
 80148e0:	d049      	beq.n	8014976 <_dtoa_r+0x216>
 80148e2:	3f01      	subs	r7, #1
 80148e4:	2300      	movs	r3, #0
 80148e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80148e8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80148ea:	1b9b      	subs	r3, r3, r6
 80148ec:	1e5a      	subs	r2, r3, #1
 80148ee:	bf45      	ittet	mi
 80148f0:	f1c3 0301 	rsbmi	r3, r3, #1
 80148f4:	9300      	strmi	r3, [sp, #0]
 80148f6:	2300      	movpl	r3, #0
 80148f8:	2300      	movmi	r3, #0
 80148fa:	9206      	str	r2, [sp, #24]
 80148fc:	bf54      	ite	pl
 80148fe:	9300      	strpl	r3, [sp, #0]
 8014900:	9306      	strmi	r3, [sp, #24]
 8014902:	2f00      	cmp	r7, #0
 8014904:	db39      	blt.n	801497a <_dtoa_r+0x21a>
 8014906:	9b06      	ldr	r3, [sp, #24]
 8014908:	970d      	str	r7, [sp, #52]	@ 0x34
 801490a:	443b      	add	r3, r7
 801490c:	9306      	str	r3, [sp, #24]
 801490e:	2300      	movs	r3, #0
 8014910:	9308      	str	r3, [sp, #32]
 8014912:	9b07      	ldr	r3, [sp, #28]
 8014914:	2b09      	cmp	r3, #9
 8014916:	d863      	bhi.n	80149e0 <_dtoa_r+0x280>
 8014918:	2b05      	cmp	r3, #5
 801491a:	bfc4      	itt	gt
 801491c:	3b04      	subgt	r3, #4
 801491e:	9307      	strgt	r3, [sp, #28]
 8014920:	9b07      	ldr	r3, [sp, #28]
 8014922:	f1a3 0302 	sub.w	r3, r3, #2
 8014926:	bfcc      	ite	gt
 8014928:	2400      	movgt	r4, #0
 801492a:	2401      	movle	r4, #1
 801492c:	2b03      	cmp	r3, #3
 801492e:	d863      	bhi.n	80149f8 <_dtoa_r+0x298>
 8014930:	e8df f003 	tbb	[pc, r3]
 8014934:	2b375452 	.word	0x2b375452
 8014938:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801493c:	441e      	add	r6, r3
 801493e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014942:	2b20      	cmp	r3, #32
 8014944:	bfc1      	itttt	gt
 8014946:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801494a:	409f      	lslgt	r7, r3
 801494c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014950:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014954:	bfd6      	itet	le
 8014956:	f1c3 0320 	rsble	r3, r3, #32
 801495a:	ea47 0003 	orrgt.w	r0, r7, r3
 801495e:	fa04 f003 	lslle.w	r0, r4, r3
 8014962:	f7f2 fc3f 	bl	80071e4 <__aeabi_ui2d>
 8014966:	2201      	movs	r2, #1
 8014968:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801496c:	3e01      	subs	r6, #1
 801496e:	9212      	str	r2, [sp, #72]	@ 0x48
 8014970:	e776      	b.n	8014860 <_dtoa_r+0x100>
 8014972:	2301      	movs	r3, #1
 8014974:	e7b7      	b.n	80148e6 <_dtoa_r+0x186>
 8014976:	9010      	str	r0, [sp, #64]	@ 0x40
 8014978:	e7b6      	b.n	80148e8 <_dtoa_r+0x188>
 801497a:	9b00      	ldr	r3, [sp, #0]
 801497c:	1bdb      	subs	r3, r3, r7
 801497e:	9300      	str	r3, [sp, #0]
 8014980:	427b      	negs	r3, r7
 8014982:	9308      	str	r3, [sp, #32]
 8014984:	2300      	movs	r3, #0
 8014986:	930d      	str	r3, [sp, #52]	@ 0x34
 8014988:	e7c3      	b.n	8014912 <_dtoa_r+0x1b2>
 801498a:	2301      	movs	r3, #1
 801498c:	9309      	str	r3, [sp, #36]	@ 0x24
 801498e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014990:	eb07 0b03 	add.w	fp, r7, r3
 8014994:	f10b 0301 	add.w	r3, fp, #1
 8014998:	2b01      	cmp	r3, #1
 801499a:	9303      	str	r3, [sp, #12]
 801499c:	bfb8      	it	lt
 801499e:	2301      	movlt	r3, #1
 80149a0:	e006      	b.n	80149b0 <_dtoa_r+0x250>
 80149a2:	2301      	movs	r3, #1
 80149a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80149a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	dd28      	ble.n	80149fe <_dtoa_r+0x29e>
 80149ac:	469b      	mov	fp, r3
 80149ae:	9303      	str	r3, [sp, #12]
 80149b0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80149b4:	2100      	movs	r1, #0
 80149b6:	2204      	movs	r2, #4
 80149b8:	f102 0514 	add.w	r5, r2, #20
 80149bc:	429d      	cmp	r5, r3
 80149be:	d926      	bls.n	8014a0e <_dtoa_r+0x2ae>
 80149c0:	6041      	str	r1, [r0, #4]
 80149c2:	4648      	mov	r0, r9
 80149c4:	f000 fef6 	bl	80157b4 <_Balloc>
 80149c8:	4682      	mov	sl, r0
 80149ca:	2800      	cmp	r0, #0
 80149cc:	d142      	bne.n	8014a54 <_dtoa_r+0x2f4>
 80149ce:	4b1e      	ldr	r3, [pc, #120]	@ (8014a48 <_dtoa_r+0x2e8>)
 80149d0:	4602      	mov	r2, r0
 80149d2:	f240 11af 	movw	r1, #431	@ 0x1af
 80149d6:	e6da      	b.n	801478e <_dtoa_r+0x2e>
 80149d8:	2300      	movs	r3, #0
 80149da:	e7e3      	b.n	80149a4 <_dtoa_r+0x244>
 80149dc:	2300      	movs	r3, #0
 80149de:	e7d5      	b.n	801498c <_dtoa_r+0x22c>
 80149e0:	2401      	movs	r4, #1
 80149e2:	2300      	movs	r3, #0
 80149e4:	9307      	str	r3, [sp, #28]
 80149e6:	9409      	str	r4, [sp, #36]	@ 0x24
 80149e8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80149ec:	2200      	movs	r2, #0
 80149ee:	f8cd b00c 	str.w	fp, [sp, #12]
 80149f2:	2312      	movs	r3, #18
 80149f4:	920c      	str	r2, [sp, #48]	@ 0x30
 80149f6:	e7db      	b.n	80149b0 <_dtoa_r+0x250>
 80149f8:	2301      	movs	r3, #1
 80149fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80149fc:	e7f4      	b.n	80149e8 <_dtoa_r+0x288>
 80149fe:	f04f 0b01 	mov.w	fp, #1
 8014a02:	f8cd b00c 	str.w	fp, [sp, #12]
 8014a06:	465b      	mov	r3, fp
 8014a08:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8014a0c:	e7d0      	b.n	80149b0 <_dtoa_r+0x250>
 8014a0e:	3101      	adds	r1, #1
 8014a10:	0052      	lsls	r2, r2, #1
 8014a12:	e7d1      	b.n	80149b8 <_dtoa_r+0x258>
 8014a14:	f3af 8000 	nop.w
 8014a18:	636f4361 	.word	0x636f4361
 8014a1c:	3fd287a7 	.word	0x3fd287a7
 8014a20:	8b60c8b3 	.word	0x8b60c8b3
 8014a24:	3fc68a28 	.word	0x3fc68a28
 8014a28:	509f79fb 	.word	0x509f79fb
 8014a2c:	3fd34413 	.word	0x3fd34413
 8014a30:	08017aed 	.word	0x08017aed
 8014a34:	08017b04 	.word	0x08017b04
 8014a38:	7ff00000 	.word	0x7ff00000
 8014a3c:	08017abd 	.word	0x08017abd
 8014a40:	3ff80000 	.word	0x3ff80000
 8014a44:	08017d58 	.word	0x08017d58
 8014a48:	08017b5c 	.word	0x08017b5c
 8014a4c:	08017ae9 	.word	0x08017ae9
 8014a50:	08017abc 	.word	0x08017abc
 8014a54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014a58:	6018      	str	r0, [r3, #0]
 8014a5a:	9b03      	ldr	r3, [sp, #12]
 8014a5c:	2b0e      	cmp	r3, #14
 8014a5e:	f200 80a1 	bhi.w	8014ba4 <_dtoa_r+0x444>
 8014a62:	2c00      	cmp	r4, #0
 8014a64:	f000 809e 	beq.w	8014ba4 <_dtoa_r+0x444>
 8014a68:	2f00      	cmp	r7, #0
 8014a6a:	dd33      	ble.n	8014ad4 <_dtoa_r+0x374>
 8014a6c:	4b9c      	ldr	r3, [pc, #624]	@ (8014ce0 <_dtoa_r+0x580>)
 8014a6e:	f007 020f 	and.w	r2, r7, #15
 8014a72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014a76:	ed93 7b00 	vldr	d7, [r3]
 8014a7a:	05f8      	lsls	r0, r7, #23
 8014a7c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8014a80:	ea4f 1427 	mov.w	r4, r7, asr #4
 8014a84:	d516      	bpl.n	8014ab4 <_dtoa_r+0x354>
 8014a86:	4b97      	ldr	r3, [pc, #604]	@ (8014ce4 <_dtoa_r+0x584>)
 8014a88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014a8c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014a90:	f7f2 fd4c 	bl	800752c <__aeabi_ddiv>
 8014a94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014a98:	f004 040f 	and.w	r4, r4, #15
 8014a9c:	2603      	movs	r6, #3
 8014a9e:	4d91      	ldr	r5, [pc, #580]	@ (8014ce4 <_dtoa_r+0x584>)
 8014aa0:	b954      	cbnz	r4, 8014ab8 <_dtoa_r+0x358>
 8014aa2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014aaa:	f7f2 fd3f 	bl	800752c <__aeabi_ddiv>
 8014aae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014ab2:	e028      	b.n	8014b06 <_dtoa_r+0x3a6>
 8014ab4:	2602      	movs	r6, #2
 8014ab6:	e7f2      	b.n	8014a9e <_dtoa_r+0x33e>
 8014ab8:	07e1      	lsls	r1, r4, #31
 8014aba:	d508      	bpl.n	8014ace <_dtoa_r+0x36e>
 8014abc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014ac0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ac4:	f7f2 fc08 	bl	80072d8 <__aeabi_dmul>
 8014ac8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014acc:	3601      	adds	r6, #1
 8014ace:	1064      	asrs	r4, r4, #1
 8014ad0:	3508      	adds	r5, #8
 8014ad2:	e7e5      	b.n	8014aa0 <_dtoa_r+0x340>
 8014ad4:	f000 80af 	beq.w	8014c36 <_dtoa_r+0x4d6>
 8014ad8:	427c      	negs	r4, r7
 8014ada:	4b81      	ldr	r3, [pc, #516]	@ (8014ce0 <_dtoa_r+0x580>)
 8014adc:	4d81      	ldr	r5, [pc, #516]	@ (8014ce4 <_dtoa_r+0x584>)
 8014ade:	f004 020f 	and.w	r2, r4, #15
 8014ae2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014aee:	f7f2 fbf3 	bl	80072d8 <__aeabi_dmul>
 8014af2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014af6:	1124      	asrs	r4, r4, #4
 8014af8:	2300      	movs	r3, #0
 8014afa:	2602      	movs	r6, #2
 8014afc:	2c00      	cmp	r4, #0
 8014afe:	f040 808f 	bne.w	8014c20 <_dtoa_r+0x4c0>
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d1d3      	bne.n	8014aae <_dtoa_r+0x34e>
 8014b06:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014b08:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014b0c:	2b00      	cmp	r3, #0
 8014b0e:	f000 8094 	beq.w	8014c3a <_dtoa_r+0x4da>
 8014b12:	4b75      	ldr	r3, [pc, #468]	@ (8014ce8 <_dtoa_r+0x588>)
 8014b14:	2200      	movs	r2, #0
 8014b16:	4620      	mov	r0, r4
 8014b18:	4629      	mov	r1, r5
 8014b1a:	f7f2 fe4f 	bl	80077bc <__aeabi_dcmplt>
 8014b1e:	2800      	cmp	r0, #0
 8014b20:	f000 808b 	beq.w	8014c3a <_dtoa_r+0x4da>
 8014b24:	9b03      	ldr	r3, [sp, #12]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	f000 8087 	beq.w	8014c3a <_dtoa_r+0x4da>
 8014b2c:	f1bb 0f00 	cmp.w	fp, #0
 8014b30:	dd34      	ble.n	8014b9c <_dtoa_r+0x43c>
 8014b32:	4620      	mov	r0, r4
 8014b34:	4b6d      	ldr	r3, [pc, #436]	@ (8014cec <_dtoa_r+0x58c>)
 8014b36:	2200      	movs	r2, #0
 8014b38:	4629      	mov	r1, r5
 8014b3a:	f7f2 fbcd 	bl	80072d8 <__aeabi_dmul>
 8014b3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014b42:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8014b46:	3601      	adds	r6, #1
 8014b48:	465c      	mov	r4, fp
 8014b4a:	4630      	mov	r0, r6
 8014b4c:	f7f2 fb5a 	bl	8007204 <__aeabi_i2d>
 8014b50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014b54:	f7f2 fbc0 	bl	80072d8 <__aeabi_dmul>
 8014b58:	4b65      	ldr	r3, [pc, #404]	@ (8014cf0 <_dtoa_r+0x590>)
 8014b5a:	2200      	movs	r2, #0
 8014b5c:	f7f2 fa06 	bl	8006f6c <__adddf3>
 8014b60:	4605      	mov	r5, r0
 8014b62:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014b66:	2c00      	cmp	r4, #0
 8014b68:	d16a      	bne.n	8014c40 <_dtoa_r+0x4e0>
 8014b6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014b6e:	4b61      	ldr	r3, [pc, #388]	@ (8014cf4 <_dtoa_r+0x594>)
 8014b70:	2200      	movs	r2, #0
 8014b72:	f7f2 f9f9 	bl	8006f68 <__aeabi_dsub>
 8014b76:	4602      	mov	r2, r0
 8014b78:	460b      	mov	r3, r1
 8014b7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014b7e:	462a      	mov	r2, r5
 8014b80:	4633      	mov	r3, r6
 8014b82:	f7f2 fe39 	bl	80077f8 <__aeabi_dcmpgt>
 8014b86:	2800      	cmp	r0, #0
 8014b88:	f040 8298 	bne.w	80150bc <_dtoa_r+0x95c>
 8014b8c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014b90:	462a      	mov	r2, r5
 8014b92:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014b96:	f7f2 fe11 	bl	80077bc <__aeabi_dcmplt>
 8014b9a:	bb38      	cbnz	r0, 8014bec <_dtoa_r+0x48c>
 8014b9c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8014ba0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8014ba4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8014ba6:	2b00      	cmp	r3, #0
 8014ba8:	f2c0 8157 	blt.w	8014e5a <_dtoa_r+0x6fa>
 8014bac:	2f0e      	cmp	r7, #14
 8014bae:	f300 8154 	bgt.w	8014e5a <_dtoa_r+0x6fa>
 8014bb2:	4b4b      	ldr	r3, [pc, #300]	@ (8014ce0 <_dtoa_r+0x580>)
 8014bb4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014bb8:	ed93 7b00 	vldr	d7, [r3]
 8014bbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	ed8d 7b00 	vstr	d7, [sp]
 8014bc4:	f280 80e5 	bge.w	8014d92 <_dtoa_r+0x632>
 8014bc8:	9b03      	ldr	r3, [sp, #12]
 8014bca:	2b00      	cmp	r3, #0
 8014bcc:	f300 80e1 	bgt.w	8014d92 <_dtoa_r+0x632>
 8014bd0:	d10c      	bne.n	8014bec <_dtoa_r+0x48c>
 8014bd2:	4b48      	ldr	r3, [pc, #288]	@ (8014cf4 <_dtoa_r+0x594>)
 8014bd4:	2200      	movs	r2, #0
 8014bd6:	ec51 0b17 	vmov	r0, r1, d7
 8014bda:	f7f2 fb7d 	bl	80072d8 <__aeabi_dmul>
 8014bde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014be2:	f7f2 fdff 	bl	80077e4 <__aeabi_dcmpge>
 8014be6:	2800      	cmp	r0, #0
 8014be8:	f000 8266 	beq.w	80150b8 <_dtoa_r+0x958>
 8014bec:	2400      	movs	r4, #0
 8014bee:	4625      	mov	r5, r4
 8014bf0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014bf2:	4656      	mov	r6, sl
 8014bf4:	ea6f 0803 	mvn.w	r8, r3
 8014bf8:	2700      	movs	r7, #0
 8014bfa:	4621      	mov	r1, r4
 8014bfc:	4648      	mov	r0, r9
 8014bfe:	f000 fe19 	bl	8015834 <_Bfree>
 8014c02:	2d00      	cmp	r5, #0
 8014c04:	f000 80bd 	beq.w	8014d82 <_dtoa_r+0x622>
 8014c08:	b12f      	cbz	r7, 8014c16 <_dtoa_r+0x4b6>
 8014c0a:	42af      	cmp	r7, r5
 8014c0c:	d003      	beq.n	8014c16 <_dtoa_r+0x4b6>
 8014c0e:	4639      	mov	r1, r7
 8014c10:	4648      	mov	r0, r9
 8014c12:	f000 fe0f 	bl	8015834 <_Bfree>
 8014c16:	4629      	mov	r1, r5
 8014c18:	4648      	mov	r0, r9
 8014c1a:	f000 fe0b 	bl	8015834 <_Bfree>
 8014c1e:	e0b0      	b.n	8014d82 <_dtoa_r+0x622>
 8014c20:	07e2      	lsls	r2, r4, #31
 8014c22:	d505      	bpl.n	8014c30 <_dtoa_r+0x4d0>
 8014c24:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014c28:	f7f2 fb56 	bl	80072d8 <__aeabi_dmul>
 8014c2c:	3601      	adds	r6, #1
 8014c2e:	2301      	movs	r3, #1
 8014c30:	1064      	asrs	r4, r4, #1
 8014c32:	3508      	adds	r5, #8
 8014c34:	e762      	b.n	8014afc <_dtoa_r+0x39c>
 8014c36:	2602      	movs	r6, #2
 8014c38:	e765      	b.n	8014b06 <_dtoa_r+0x3a6>
 8014c3a:	9c03      	ldr	r4, [sp, #12]
 8014c3c:	46b8      	mov	r8, r7
 8014c3e:	e784      	b.n	8014b4a <_dtoa_r+0x3ea>
 8014c40:	4b27      	ldr	r3, [pc, #156]	@ (8014ce0 <_dtoa_r+0x580>)
 8014c42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014c44:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014c48:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014c4c:	4454      	add	r4, sl
 8014c4e:	2900      	cmp	r1, #0
 8014c50:	d054      	beq.n	8014cfc <_dtoa_r+0x59c>
 8014c52:	4929      	ldr	r1, [pc, #164]	@ (8014cf8 <_dtoa_r+0x598>)
 8014c54:	2000      	movs	r0, #0
 8014c56:	f7f2 fc69 	bl	800752c <__aeabi_ddiv>
 8014c5a:	4633      	mov	r3, r6
 8014c5c:	462a      	mov	r2, r5
 8014c5e:	f7f2 f983 	bl	8006f68 <__aeabi_dsub>
 8014c62:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014c66:	4656      	mov	r6, sl
 8014c68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c6c:	f7f2 fde4 	bl	8007838 <__aeabi_d2iz>
 8014c70:	4605      	mov	r5, r0
 8014c72:	f7f2 fac7 	bl	8007204 <__aeabi_i2d>
 8014c76:	4602      	mov	r2, r0
 8014c78:	460b      	mov	r3, r1
 8014c7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014c7e:	f7f2 f973 	bl	8006f68 <__aeabi_dsub>
 8014c82:	3530      	adds	r5, #48	@ 0x30
 8014c84:	4602      	mov	r2, r0
 8014c86:	460b      	mov	r3, r1
 8014c88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014c8c:	f806 5b01 	strb.w	r5, [r6], #1
 8014c90:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014c94:	f7f2 fd92 	bl	80077bc <__aeabi_dcmplt>
 8014c98:	2800      	cmp	r0, #0
 8014c9a:	d172      	bne.n	8014d82 <_dtoa_r+0x622>
 8014c9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014ca0:	4911      	ldr	r1, [pc, #68]	@ (8014ce8 <_dtoa_r+0x588>)
 8014ca2:	2000      	movs	r0, #0
 8014ca4:	f7f2 f960 	bl	8006f68 <__aeabi_dsub>
 8014ca8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014cac:	f7f2 fd86 	bl	80077bc <__aeabi_dcmplt>
 8014cb0:	2800      	cmp	r0, #0
 8014cb2:	f040 80b4 	bne.w	8014e1e <_dtoa_r+0x6be>
 8014cb6:	42a6      	cmp	r6, r4
 8014cb8:	f43f af70 	beq.w	8014b9c <_dtoa_r+0x43c>
 8014cbc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8014cec <_dtoa_r+0x58c>)
 8014cc2:	2200      	movs	r2, #0
 8014cc4:	f7f2 fb08 	bl	80072d8 <__aeabi_dmul>
 8014cc8:	4b08      	ldr	r3, [pc, #32]	@ (8014cec <_dtoa_r+0x58c>)
 8014cca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014cce:	2200      	movs	r2, #0
 8014cd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014cd4:	f7f2 fb00 	bl	80072d8 <__aeabi_dmul>
 8014cd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014cdc:	e7c4      	b.n	8014c68 <_dtoa_r+0x508>
 8014cde:	bf00      	nop
 8014ce0:	08017d58 	.word	0x08017d58
 8014ce4:	08017d30 	.word	0x08017d30
 8014ce8:	3ff00000 	.word	0x3ff00000
 8014cec:	40240000 	.word	0x40240000
 8014cf0:	401c0000 	.word	0x401c0000
 8014cf4:	40140000 	.word	0x40140000
 8014cf8:	3fe00000 	.word	0x3fe00000
 8014cfc:	4631      	mov	r1, r6
 8014cfe:	4628      	mov	r0, r5
 8014d00:	f7f2 faea 	bl	80072d8 <__aeabi_dmul>
 8014d04:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014d08:	9413      	str	r4, [sp, #76]	@ 0x4c
 8014d0a:	4656      	mov	r6, sl
 8014d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d10:	f7f2 fd92 	bl	8007838 <__aeabi_d2iz>
 8014d14:	4605      	mov	r5, r0
 8014d16:	f7f2 fa75 	bl	8007204 <__aeabi_i2d>
 8014d1a:	4602      	mov	r2, r0
 8014d1c:	460b      	mov	r3, r1
 8014d1e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d22:	f7f2 f921 	bl	8006f68 <__aeabi_dsub>
 8014d26:	3530      	adds	r5, #48	@ 0x30
 8014d28:	f806 5b01 	strb.w	r5, [r6], #1
 8014d2c:	4602      	mov	r2, r0
 8014d2e:	460b      	mov	r3, r1
 8014d30:	42a6      	cmp	r6, r4
 8014d32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014d36:	f04f 0200 	mov.w	r2, #0
 8014d3a:	d124      	bne.n	8014d86 <_dtoa_r+0x626>
 8014d3c:	4baf      	ldr	r3, [pc, #700]	@ (8014ffc <_dtoa_r+0x89c>)
 8014d3e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014d42:	f7f2 f913 	bl	8006f6c <__adddf3>
 8014d46:	4602      	mov	r2, r0
 8014d48:	460b      	mov	r3, r1
 8014d4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d4e:	f7f2 fd53 	bl	80077f8 <__aeabi_dcmpgt>
 8014d52:	2800      	cmp	r0, #0
 8014d54:	d163      	bne.n	8014e1e <_dtoa_r+0x6be>
 8014d56:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014d5a:	49a8      	ldr	r1, [pc, #672]	@ (8014ffc <_dtoa_r+0x89c>)
 8014d5c:	2000      	movs	r0, #0
 8014d5e:	f7f2 f903 	bl	8006f68 <__aeabi_dsub>
 8014d62:	4602      	mov	r2, r0
 8014d64:	460b      	mov	r3, r1
 8014d66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d6a:	f7f2 fd27 	bl	80077bc <__aeabi_dcmplt>
 8014d6e:	2800      	cmp	r0, #0
 8014d70:	f43f af14 	beq.w	8014b9c <_dtoa_r+0x43c>
 8014d74:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8014d76:	1e73      	subs	r3, r6, #1
 8014d78:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014d7a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014d7e:	2b30      	cmp	r3, #48	@ 0x30
 8014d80:	d0f8      	beq.n	8014d74 <_dtoa_r+0x614>
 8014d82:	4647      	mov	r7, r8
 8014d84:	e03b      	b.n	8014dfe <_dtoa_r+0x69e>
 8014d86:	4b9e      	ldr	r3, [pc, #632]	@ (8015000 <_dtoa_r+0x8a0>)
 8014d88:	f7f2 faa6 	bl	80072d8 <__aeabi_dmul>
 8014d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014d90:	e7bc      	b.n	8014d0c <_dtoa_r+0x5ac>
 8014d92:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8014d96:	4656      	mov	r6, sl
 8014d98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014d9c:	4620      	mov	r0, r4
 8014d9e:	4629      	mov	r1, r5
 8014da0:	f7f2 fbc4 	bl	800752c <__aeabi_ddiv>
 8014da4:	f7f2 fd48 	bl	8007838 <__aeabi_d2iz>
 8014da8:	4680      	mov	r8, r0
 8014daa:	f7f2 fa2b 	bl	8007204 <__aeabi_i2d>
 8014dae:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014db2:	f7f2 fa91 	bl	80072d8 <__aeabi_dmul>
 8014db6:	4602      	mov	r2, r0
 8014db8:	460b      	mov	r3, r1
 8014dba:	4620      	mov	r0, r4
 8014dbc:	4629      	mov	r1, r5
 8014dbe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014dc2:	f7f2 f8d1 	bl	8006f68 <__aeabi_dsub>
 8014dc6:	f806 4b01 	strb.w	r4, [r6], #1
 8014dca:	9d03      	ldr	r5, [sp, #12]
 8014dcc:	eba6 040a 	sub.w	r4, r6, sl
 8014dd0:	42a5      	cmp	r5, r4
 8014dd2:	4602      	mov	r2, r0
 8014dd4:	460b      	mov	r3, r1
 8014dd6:	d133      	bne.n	8014e40 <_dtoa_r+0x6e0>
 8014dd8:	f7f2 f8c8 	bl	8006f6c <__adddf3>
 8014ddc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014de0:	4604      	mov	r4, r0
 8014de2:	460d      	mov	r5, r1
 8014de4:	f7f2 fd08 	bl	80077f8 <__aeabi_dcmpgt>
 8014de8:	b9c0      	cbnz	r0, 8014e1c <_dtoa_r+0x6bc>
 8014dea:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014dee:	4620      	mov	r0, r4
 8014df0:	4629      	mov	r1, r5
 8014df2:	f7f2 fcd9 	bl	80077a8 <__aeabi_dcmpeq>
 8014df6:	b110      	cbz	r0, 8014dfe <_dtoa_r+0x69e>
 8014df8:	f018 0f01 	tst.w	r8, #1
 8014dfc:	d10e      	bne.n	8014e1c <_dtoa_r+0x6bc>
 8014dfe:	9902      	ldr	r1, [sp, #8]
 8014e00:	4648      	mov	r0, r9
 8014e02:	f000 fd17 	bl	8015834 <_Bfree>
 8014e06:	2300      	movs	r3, #0
 8014e08:	7033      	strb	r3, [r6, #0]
 8014e0a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e0c:	3701      	adds	r7, #1
 8014e0e:	601f      	str	r7, [r3, #0]
 8014e10:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014e12:	2b00      	cmp	r3, #0
 8014e14:	f000 824b 	beq.w	80152ae <_dtoa_r+0xb4e>
 8014e18:	601e      	str	r6, [r3, #0]
 8014e1a:	e248      	b.n	80152ae <_dtoa_r+0xb4e>
 8014e1c:	46b8      	mov	r8, r7
 8014e1e:	4633      	mov	r3, r6
 8014e20:	461e      	mov	r6, r3
 8014e22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e26:	2a39      	cmp	r2, #57	@ 0x39
 8014e28:	d106      	bne.n	8014e38 <_dtoa_r+0x6d8>
 8014e2a:	459a      	cmp	sl, r3
 8014e2c:	d1f8      	bne.n	8014e20 <_dtoa_r+0x6c0>
 8014e2e:	2230      	movs	r2, #48	@ 0x30
 8014e30:	f108 0801 	add.w	r8, r8, #1
 8014e34:	f88a 2000 	strb.w	r2, [sl]
 8014e38:	781a      	ldrb	r2, [r3, #0]
 8014e3a:	3201      	adds	r2, #1
 8014e3c:	701a      	strb	r2, [r3, #0]
 8014e3e:	e7a0      	b.n	8014d82 <_dtoa_r+0x622>
 8014e40:	4b6f      	ldr	r3, [pc, #444]	@ (8015000 <_dtoa_r+0x8a0>)
 8014e42:	2200      	movs	r2, #0
 8014e44:	f7f2 fa48 	bl	80072d8 <__aeabi_dmul>
 8014e48:	2200      	movs	r2, #0
 8014e4a:	2300      	movs	r3, #0
 8014e4c:	4604      	mov	r4, r0
 8014e4e:	460d      	mov	r5, r1
 8014e50:	f7f2 fcaa 	bl	80077a8 <__aeabi_dcmpeq>
 8014e54:	2800      	cmp	r0, #0
 8014e56:	d09f      	beq.n	8014d98 <_dtoa_r+0x638>
 8014e58:	e7d1      	b.n	8014dfe <_dtoa_r+0x69e>
 8014e5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014e5c:	2a00      	cmp	r2, #0
 8014e5e:	f000 80ea 	beq.w	8015036 <_dtoa_r+0x8d6>
 8014e62:	9a07      	ldr	r2, [sp, #28]
 8014e64:	2a01      	cmp	r2, #1
 8014e66:	f300 80cd 	bgt.w	8015004 <_dtoa_r+0x8a4>
 8014e6a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014e6c:	2a00      	cmp	r2, #0
 8014e6e:	f000 80c1 	beq.w	8014ff4 <_dtoa_r+0x894>
 8014e72:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8014e76:	9c08      	ldr	r4, [sp, #32]
 8014e78:	9e00      	ldr	r6, [sp, #0]
 8014e7a:	9a00      	ldr	r2, [sp, #0]
 8014e7c:	441a      	add	r2, r3
 8014e7e:	9200      	str	r2, [sp, #0]
 8014e80:	9a06      	ldr	r2, [sp, #24]
 8014e82:	2101      	movs	r1, #1
 8014e84:	441a      	add	r2, r3
 8014e86:	4648      	mov	r0, r9
 8014e88:	9206      	str	r2, [sp, #24]
 8014e8a:	f000 fd87 	bl	801599c <__i2b>
 8014e8e:	4605      	mov	r5, r0
 8014e90:	b166      	cbz	r6, 8014eac <_dtoa_r+0x74c>
 8014e92:	9b06      	ldr	r3, [sp, #24]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	dd09      	ble.n	8014eac <_dtoa_r+0x74c>
 8014e98:	42b3      	cmp	r3, r6
 8014e9a:	9a00      	ldr	r2, [sp, #0]
 8014e9c:	bfa8      	it	ge
 8014e9e:	4633      	movge	r3, r6
 8014ea0:	1ad2      	subs	r2, r2, r3
 8014ea2:	9200      	str	r2, [sp, #0]
 8014ea4:	9a06      	ldr	r2, [sp, #24]
 8014ea6:	1af6      	subs	r6, r6, r3
 8014ea8:	1ad3      	subs	r3, r2, r3
 8014eaa:	9306      	str	r3, [sp, #24]
 8014eac:	9b08      	ldr	r3, [sp, #32]
 8014eae:	b30b      	cbz	r3, 8014ef4 <_dtoa_r+0x794>
 8014eb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	f000 80c6 	beq.w	8015044 <_dtoa_r+0x8e4>
 8014eb8:	2c00      	cmp	r4, #0
 8014eba:	f000 80c0 	beq.w	801503e <_dtoa_r+0x8de>
 8014ebe:	4629      	mov	r1, r5
 8014ec0:	4622      	mov	r2, r4
 8014ec2:	4648      	mov	r0, r9
 8014ec4:	f000 fe22 	bl	8015b0c <__pow5mult>
 8014ec8:	9a02      	ldr	r2, [sp, #8]
 8014eca:	4601      	mov	r1, r0
 8014ecc:	4605      	mov	r5, r0
 8014ece:	4648      	mov	r0, r9
 8014ed0:	f000 fd7a 	bl	80159c8 <__multiply>
 8014ed4:	9902      	ldr	r1, [sp, #8]
 8014ed6:	4680      	mov	r8, r0
 8014ed8:	4648      	mov	r0, r9
 8014eda:	f000 fcab 	bl	8015834 <_Bfree>
 8014ede:	9b08      	ldr	r3, [sp, #32]
 8014ee0:	1b1b      	subs	r3, r3, r4
 8014ee2:	9308      	str	r3, [sp, #32]
 8014ee4:	f000 80b1 	beq.w	801504a <_dtoa_r+0x8ea>
 8014ee8:	9a08      	ldr	r2, [sp, #32]
 8014eea:	4641      	mov	r1, r8
 8014eec:	4648      	mov	r0, r9
 8014eee:	f000 fe0d 	bl	8015b0c <__pow5mult>
 8014ef2:	9002      	str	r0, [sp, #8]
 8014ef4:	2101      	movs	r1, #1
 8014ef6:	4648      	mov	r0, r9
 8014ef8:	f000 fd50 	bl	801599c <__i2b>
 8014efc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014efe:	4604      	mov	r4, r0
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	f000 81d8 	beq.w	80152b6 <_dtoa_r+0xb56>
 8014f06:	461a      	mov	r2, r3
 8014f08:	4601      	mov	r1, r0
 8014f0a:	4648      	mov	r0, r9
 8014f0c:	f000 fdfe 	bl	8015b0c <__pow5mult>
 8014f10:	9b07      	ldr	r3, [sp, #28]
 8014f12:	2b01      	cmp	r3, #1
 8014f14:	4604      	mov	r4, r0
 8014f16:	f300 809f 	bgt.w	8015058 <_dtoa_r+0x8f8>
 8014f1a:	9b04      	ldr	r3, [sp, #16]
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	f040 8097 	bne.w	8015050 <_dtoa_r+0x8f0>
 8014f22:	9b05      	ldr	r3, [sp, #20]
 8014f24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	f040 8093 	bne.w	8015054 <_dtoa_r+0x8f4>
 8014f2e:	9b05      	ldr	r3, [sp, #20]
 8014f30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014f34:	0d1b      	lsrs	r3, r3, #20
 8014f36:	051b      	lsls	r3, r3, #20
 8014f38:	b133      	cbz	r3, 8014f48 <_dtoa_r+0x7e8>
 8014f3a:	9b00      	ldr	r3, [sp, #0]
 8014f3c:	3301      	adds	r3, #1
 8014f3e:	9300      	str	r3, [sp, #0]
 8014f40:	9b06      	ldr	r3, [sp, #24]
 8014f42:	3301      	adds	r3, #1
 8014f44:	9306      	str	r3, [sp, #24]
 8014f46:	2301      	movs	r3, #1
 8014f48:	9308      	str	r3, [sp, #32]
 8014f4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	f000 81b8 	beq.w	80152c2 <_dtoa_r+0xb62>
 8014f52:	6923      	ldr	r3, [r4, #16]
 8014f54:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014f58:	6918      	ldr	r0, [r3, #16]
 8014f5a:	f000 fcd3 	bl	8015904 <__hi0bits>
 8014f5e:	f1c0 0020 	rsb	r0, r0, #32
 8014f62:	9b06      	ldr	r3, [sp, #24]
 8014f64:	4418      	add	r0, r3
 8014f66:	f010 001f 	ands.w	r0, r0, #31
 8014f6a:	f000 8082 	beq.w	8015072 <_dtoa_r+0x912>
 8014f6e:	f1c0 0320 	rsb	r3, r0, #32
 8014f72:	2b04      	cmp	r3, #4
 8014f74:	dd73      	ble.n	801505e <_dtoa_r+0x8fe>
 8014f76:	9b00      	ldr	r3, [sp, #0]
 8014f78:	f1c0 001c 	rsb	r0, r0, #28
 8014f7c:	4403      	add	r3, r0
 8014f7e:	9300      	str	r3, [sp, #0]
 8014f80:	9b06      	ldr	r3, [sp, #24]
 8014f82:	4403      	add	r3, r0
 8014f84:	4406      	add	r6, r0
 8014f86:	9306      	str	r3, [sp, #24]
 8014f88:	9b00      	ldr	r3, [sp, #0]
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	dd05      	ble.n	8014f9a <_dtoa_r+0x83a>
 8014f8e:	9902      	ldr	r1, [sp, #8]
 8014f90:	461a      	mov	r2, r3
 8014f92:	4648      	mov	r0, r9
 8014f94:	f000 fe14 	bl	8015bc0 <__lshift>
 8014f98:	9002      	str	r0, [sp, #8]
 8014f9a:	9b06      	ldr	r3, [sp, #24]
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	dd05      	ble.n	8014fac <_dtoa_r+0x84c>
 8014fa0:	4621      	mov	r1, r4
 8014fa2:	461a      	mov	r2, r3
 8014fa4:	4648      	mov	r0, r9
 8014fa6:	f000 fe0b 	bl	8015bc0 <__lshift>
 8014faa:	4604      	mov	r4, r0
 8014fac:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014fae:	2b00      	cmp	r3, #0
 8014fb0:	d061      	beq.n	8015076 <_dtoa_r+0x916>
 8014fb2:	9802      	ldr	r0, [sp, #8]
 8014fb4:	4621      	mov	r1, r4
 8014fb6:	f000 fe6f 	bl	8015c98 <__mcmp>
 8014fba:	2800      	cmp	r0, #0
 8014fbc:	da5b      	bge.n	8015076 <_dtoa_r+0x916>
 8014fbe:	2300      	movs	r3, #0
 8014fc0:	9902      	ldr	r1, [sp, #8]
 8014fc2:	220a      	movs	r2, #10
 8014fc4:	4648      	mov	r0, r9
 8014fc6:	f000 fc57 	bl	8015878 <__multadd>
 8014fca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fcc:	9002      	str	r0, [sp, #8]
 8014fce:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	f000 8177 	beq.w	80152c6 <_dtoa_r+0xb66>
 8014fd8:	4629      	mov	r1, r5
 8014fda:	2300      	movs	r3, #0
 8014fdc:	220a      	movs	r2, #10
 8014fde:	4648      	mov	r0, r9
 8014fe0:	f000 fc4a 	bl	8015878 <__multadd>
 8014fe4:	f1bb 0f00 	cmp.w	fp, #0
 8014fe8:	4605      	mov	r5, r0
 8014fea:	dc6f      	bgt.n	80150cc <_dtoa_r+0x96c>
 8014fec:	9b07      	ldr	r3, [sp, #28]
 8014fee:	2b02      	cmp	r3, #2
 8014ff0:	dc49      	bgt.n	8015086 <_dtoa_r+0x926>
 8014ff2:	e06b      	b.n	80150cc <_dtoa_r+0x96c>
 8014ff4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8014ff6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8014ffa:	e73c      	b.n	8014e76 <_dtoa_r+0x716>
 8014ffc:	3fe00000 	.word	0x3fe00000
 8015000:	40240000 	.word	0x40240000
 8015004:	9b03      	ldr	r3, [sp, #12]
 8015006:	1e5c      	subs	r4, r3, #1
 8015008:	9b08      	ldr	r3, [sp, #32]
 801500a:	42a3      	cmp	r3, r4
 801500c:	db09      	blt.n	8015022 <_dtoa_r+0x8c2>
 801500e:	1b1c      	subs	r4, r3, r4
 8015010:	9b03      	ldr	r3, [sp, #12]
 8015012:	2b00      	cmp	r3, #0
 8015014:	f6bf af30 	bge.w	8014e78 <_dtoa_r+0x718>
 8015018:	9b00      	ldr	r3, [sp, #0]
 801501a:	9a03      	ldr	r2, [sp, #12]
 801501c:	1a9e      	subs	r6, r3, r2
 801501e:	2300      	movs	r3, #0
 8015020:	e72b      	b.n	8014e7a <_dtoa_r+0x71a>
 8015022:	9b08      	ldr	r3, [sp, #32]
 8015024:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8015026:	9408      	str	r4, [sp, #32]
 8015028:	1ae3      	subs	r3, r4, r3
 801502a:	441a      	add	r2, r3
 801502c:	9e00      	ldr	r6, [sp, #0]
 801502e:	9b03      	ldr	r3, [sp, #12]
 8015030:	920d      	str	r2, [sp, #52]	@ 0x34
 8015032:	2400      	movs	r4, #0
 8015034:	e721      	b.n	8014e7a <_dtoa_r+0x71a>
 8015036:	9c08      	ldr	r4, [sp, #32]
 8015038:	9e00      	ldr	r6, [sp, #0]
 801503a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801503c:	e728      	b.n	8014e90 <_dtoa_r+0x730>
 801503e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015042:	e751      	b.n	8014ee8 <_dtoa_r+0x788>
 8015044:	9a08      	ldr	r2, [sp, #32]
 8015046:	9902      	ldr	r1, [sp, #8]
 8015048:	e750      	b.n	8014eec <_dtoa_r+0x78c>
 801504a:	f8cd 8008 	str.w	r8, [sp, #8]
 801504e:	e751      	b.n	8014ef4 <_dtoa_r+0x794>
 8015050:	2300      	movs	r3, #0
 8015052:	e779      	b.n	8014f48 <_dtoa_r+0x7e8>
 8015054:	9b04      	ldr	r3, [sp, #16]
 8015056:	e777      	b.n	8014f48 <_dtoa_r+0x7e8>
 8015058:	2300      	movs	r3, #0
 801505a:	9308      	str	r3, [sp, #32]
 801505c:	e779      	b.n	8014f52 <_dtoa_r+0x7f2>
 801505e:	d093      	beq.n	8014f88 <_dtoa_r+0x828>
 8015060:	9a00      	ldr	r2, [sp, #0]
 8015062:	331c      	adds	r3, #28
 8015064:	441a      	add	r2, r3
 8015066:	9200      	str	r2, [sp, #0]
 8015068:	9a06      	ldr	r2, [sp, #24]
 801506a:	441a      	add	r2, r3
 801506c:	441e      	add	r6, r3
 801506e:	9206      	str	r2, [sp, #24]
 8015070:	e78a      	b.n	8014f88 <_dtoa_r+0x828>
 8015072:	4603      	mov	r3, r0
 8015074:	e7f4      	b.n	8015060 <_dtoa_r+0x900>
 8015076:	9b03      	ldr	r3, [sp, #12]
 8015078:	2b00      	cmp	r3, #0
 801507a:	46b8      	mov	r8, r7
 801507c:	dc20      	bgt.n	80150c0 <_dtoa_r+0x960>
 801507e:	469b      	mov	fp, r3
 8015080:	9b07      	ldr	r3, [sp, #28]
 8015082:	2b02      	cmp	r3, #2
 8015084:	dd1e      	ble.n	80150c4 <_dtoa_r+0x964>
 8015086:	f1bb 0f00 	cmp.w	fp, #0
 801508a:	f47f adb1 	bne.w	8014bf0 <_dtoa_r+0x490>
 801508e:	4621      	mov	r1, r4
 8015090:	465b      	mov	r3, fp
 8015092:	2205      	movs	r2, #5
 8015094:	4648      	mov	r0, r9
 8015096:	f000 fbef 	bl	8015878 <__multadd>
 801509a:	4601      	mov	r1, r0
 801509c:	4604      	mov	r4, r0
 801509e:	9802      	ldr	r0, [sp, #8]
 80150a0:	f000 fdfa 	bl	8015c98 <__mcmp>
 80150a4:	2800      	cmp	r0, #0
 80150a6:	f77f ada3 	ble.w	8014bf0 <_dtoa_r+0x490>
 80150aa:	4656      	mov	r6, sl
 80150ac:	2331      	movs	r3, #49	@ 0x31
 80150ae:	f806 3b01 	strb.w	r3, [r6], #1
 80150b2:	f108 0801 	add.w	r8, r8, #1
 80150b6:	e59f      	b.n	8014bf8 <_dtoa_r+0x498>
 80150b8:	9c03      	ldr	r4, [sp, #12]
 80150ba:	46b8      	mov	r8, r7
 80150bc:	4625      	mov	r5, r4
 80150be:	e7f4      	b.n	80150aa <_dtoa_r+0x94a>
 80150c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80150c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	f000 8101 	beq.w	80152ce <_dtoa_r+0xb6e>
 80150cc:	2e00      	cmp	r6, #0
 80150ce:	dd05      	ble.n	80150dc <_dtoa_r+0x97c>
 80150d0:	4629      	mov	r1, r5
 80150d2:	4632      	mov	r2, r6
 80150d4:	4648      	mov	r0, r9
 80150d6:	f000 fd73 	bl	8015bc0 <__lshift>
 80150da:	4605      	mov	r5, r0
 80150dc:	9b08      	ldr	r3, [sp, #32]
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d05c      	beq.n	801519c <_dtoa_r+0xa3c>
 80150e2:	6869      	ldr	r1, [r5, #4]
 80150e4:	4648      	mov	r0, r9
 80150e6:	f000 fb65 	bl	80157b4 <_Balloc>
 80150ea:	4606      	mov	r6, r0
 80150ec:	b928      	cbnz	r0, 80150fa <_dtoa_r+0x99a>
 80150ee:	4b82      	ldr	r3, [pc, #520]	@ (80152f8 <_dtoa_r+0xb98>)
 80150f0:	4602      	mov	r2, r0
 80150f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80150f6:	f7ff bb4a 	b.w	801478e <_dtoa_r+0x2e>
 80150fa:	692a      	ldr	r2, [r5, #16]
 80150fc:	3202      	adds	r2, #2
 80150fe:	0092      	lsls	r2, r2, #2
 8015100:	f105 010c 	add.w	r1, r5, #12
 8015104:	300c      	adds	r0, #12
 8015106:	f7ff fa95 	bl	8014634 <memcpy>
 801510a:	2201      	movs	r2, #1
 801510c:	4631      	mov	r1, r6
 801510e:	4648      	mov	r0, r9
 8015110:	f000 fd56 	bl	8015bc0 <__lshift>
 8015114:	f10a 0301 	add.w	r3, sl, #1
 8015118:	9300      	str	r3, [sp, #0]
 801511a:	eb0a 030b 	add.w	r3, sl, fp
 801511e:	9308      	str	r3, [sp, #32]
 8015120:	9b04      	ldr	r3, [sp, #16]
 8015122:	f003 0301 	and.w	r3, r3, #1
 8015126:	462f      	mov	r7, r5
 8015128:	9306      	str	r3, [sp, #24]
 801512a:	4605      	mov	r5, r0
 801512c:	9b00      	ldr	r3, [sp, #0]
 801512e:	9802      	ldr	r0, [sp, #8]
 8015130:	4621      	mov	r1, r4
 8015132:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8015136:	f7ff fa8b 	bl	8014650 <quorem>
 801513a:	4603      	mov	r3, r0
 801513c:	3330      	adds	r3, #48	@ 0x30
 801513e:	9003      	str	r0, [sp, #12]
 8015140:	4639      	mov	r1, r7
 8015142:	9802      	ldr	r0, [sp, #8]
 8015144:	9309      	str	r3, [sp, #36]	@ 0x24
 8015146:	f000 fda7 	bl	8015c98 <__mcmp>
 801514a:	462a      	mov	r2, r5
 801514c:	9004      	str	r0, [sp, #16]
 801514e:	4621      	mov	r1, r4
 8015150:	4648      	mov	r0, r9
 8015152:	f000 fdbd 	bl	8015cd0 <__mdiff>
 8015156:	68c2      	ldr	r2, [r0, #12]
 8015158:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801515a:	4606      	mov	r6, r0
 801515c:	bb02      	cbnz	r2, 80151a0 <_dtoa_r+0xa40>
 801515e:	4601      	mov	r1, r0
 8015160:	9802      	ldr	r0, [sp, #8]
 8015162:	f000 fd99 	bl	8015c98 <__mcmp>
 8015166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015168:	4602      	mov	r2, r0
 801516a:	4631      	mov	r1, r6
 801516c:	4648      	mov	r0, r9
 801516e:	920c      	str	r2, [sp, #48]	@ 0x30
 8015170:	9309      	str	r3, [sp, #36]	@ 0x24
 8015172:	f000 fb5f 	bl	8015834 <_Bfree>
 8015176:	9b07      	ldr	r3, [sp, #28]
 8015178:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801517a:	9e00      	ldr	r6, [sp, #0]
 801517c:	ea42 0103 	orr.w	r1, r2, r3
 8015180:	9b06      	ldr	r3, [sp, #24]
 8015182:	4319      	orrs	r1, r3
 8015184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015186:	d10d      	bne.n	80151a4 <_dtoa_r+0xa44>
 8015188:	2b39      	cmp	r3, #57	@ 0x39
 801518a:	d027      	beq.n	80151dc <_dtoa_r+0xa7c>
 801518c:	9a04      	ldr	r2, [sp, #16]
 801518e:	2a00      	cmp	r2, #0
 8015190:	dd01      	ble.n	8015196 <_dtoa_r+0xa36>
 8015192:	9b03      	ldr	r3, [sp, #12]
 8015194:	3331      	adds	r3, #49	@ 0x31
 8015196:	f88b 3000 	strb.w	r3, [fp]
 801519a:	e52e      	b.n	8014bfa <_dtoa_r+0x49a>
 801519c:	4628      	mov	r0, r5
 801519e:	e7b9      	b.n	8015114 <_dtoa_r+0x9b4>
 80151a0:	2201      	movs	r2, #1
 80151a2:	e7e2      	b.n	801516a <_dtoa_r+0xa0a>
 80151a4:	9904      	ldr	r1, [sp, #16]
 80151a6:	2900      	cmp	r1, #0
 80151a8:	db04      	blt.n	80151b4 <_dtoa_r+0xa54>
 80151aa:	9807      	ldr	r0, [sp, #28]
 80151ac:	4301      	orrs	r1, r0
 80151ae:	9806      	ldr	r0, [sp, #24]
 80151b0:	4301      	orrs	r1, r0
 80151b2:	d120      	bne.n	80151f6 <_dtoa_r+0xa96>
 80151b4:	2a00      	cmp	r2, #0
 80151b6:	ddee      	ble.n	8015196 <_dtoa_r+0xa36>
 80151b8:	9902      	ldr	r1, [sp, #8]
 80151ba:	9300      	str	r3, [sp, #0]
 80151bc:	2201      	movs	r2, #1
 80151be:	4648      	mov	r0, r9
 80151c0:	f000 fcfe 	bl	8015bc0 <__lshift>
 80151c4:	4621      	mov	r1, r4
 80151c6:	9002      	str	r0, [sp, #8]
 80151c8:	f000 fd66 	bl	8015c98 <__mcmp>
 80151cc:	2800      	cmp	r0, #0
 80151ce:	9b00      	ldr	r3, [sp, #0]
 80151d0:	dc02      	bgt.n	80151d8 <_dtoa_r+0xa78>
 80151d2:	d1e0      	bne.n	8015196 <_dtoa_r+0xa36>
 80151d4:	07da      	lsls	r2, r3, #31
 80151d6:	d5de      	bpl.n	8015196 <_dtoa_r+0xa36>
 80151d8:	2b39      	cmp	r3, #57	@ 0x39
 80151da:	d1da      	bne.n	8015192 <_dtoa_r+0xa32>
 80151dc:	2339      	movs	r3, #57	@ 0x39
 80151de:	f88b 3000 	strb.w	r3, [fp]
 80151e2:	4633      	mov	r3, r6
 80151e4:	461e      	mov	r6, r3
 80151e6:	3b01      	subs	r3, #1
 80151e8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80151ec:	2a39      	cmp	r2, #57	@ 0x39
 80151ee:	d04e      	beq.n	801528e <_dtoa_r+0xb2e>
 80151f0:	3201      	adds	r2, #1
 80151f2:	701a      	strb	r2, [r3, #0]
 80151f4:	e501      	b.n	8014bfa <_dtoa_r+0x49a>
 80151f6:	2a00      	cmp	r2, #0
 80151f8:	dd03      	ble.n	8015202 <_dtoa_r+0xaa2>
 80151fa:	2b39      	cmp	r3, #57	@ 0x39
 80151fc:	d0ee      	beq.n	80151dc <_dtoa_r+0xa7c>
 80151fe:	3301      	adds	r3, #1
 8015200:	e7c9      	b.n	8015196 <_dtoa_r+0xa36>
 8015202:	9a00      	ldr	r2, [sp, #0]
 8015204:	9908      	ldr	r1, [sp, #32]
 8015206:	f802 3c01 	strb.w	r3, [r2, #-1]
 801520a:	428a      	cmp	r2, r1
 801520c:	d028      	beq.n	8015260 <_dtoa_r+0xb00>
 801520e:	9902      	ldr	r1, [sp, #8]
 8015210:	2300      	movs	r3, #0
 8015212:	220a      	movs	r2, #10
 8015214:	4648      	mov	r0, r9
 8015216:	f000 fb2f 	bl	8015878 <__multadd>
 801521a:	42af      	cmp	r7, r5
 801521c:	9002      	str	r0, [sp, #8]
 801521e:	f04f 0300 	mov.w	r3, #0
 8015222:	f04f 020a 	mov.w	r2, #10
 8015226:	4639      	mov	r1, r7
 8015228:	4648      	mov	r0, r9
 801522a:	d107      	bne.n	801523c <_dtoa_r+0xadc>
 801522c:	f000 fb24 	bl	8015878 <__multadd>
 8015230:	4607      	mov	r7, r0
 8015232:	4605      	mov	r5, r0
 8015234:	9b00      	ldr	r3, [sp, #0]
 8015236:	3301      	adds	r3, #1
 8015238:	9300      	str	r3, [sp, #0]
 801523a:	e777      	b.n	801512c <_dtoa_r+0x9cc>
 801523c:	f000 fb1c 	bl	8015878 <__multadd>
 8015240:	4629      	mov	r1, r5
 8015242:	4607      	mov	r7, r0
 8015244:	2300      	movs	r3, #0
 8015246:	220a      	movs	r2, #10
 8015248:	4648      	mov	r0, r9
 801524a:	f000 fb15 	bl	8015878 <__multadd>
 801524e:	4605      	mov	r5, r0
 8015250:	e7f0      	b.n	8015234 <_dtoa_r+0xad4>
 8015252:	f1bb 0f00 	cmp.w	fp, #0
 8015256:	bfcc      	ite	gt
 8015258:	465e      	movgt	r6, fp
 801525a:	2601      	movle	r6, #1
 801525c:	4456      	add	r6, sl
 801525e:	2700      	movs	r7, #0
 8015260:	9902      	ldr	r1, [sp, #8]
 8015262:	9300      	str	r3, [sp, #0]
 8015264:	2201      	movs	r2, #1
 8015266:	4648      	mov	r0, r9
 8015268:	f000 fcaa 	bl	8015bc0 <__lshift>
 801526c:	4621      	mov	r1, r4
 801526e:	9002      	str	r0, [sp, #8]
 8015270:	f000 fd12 	bl	8015c98 <__mcmp>
 8015274:	2800      	cmp	r0, #0
 8015276:	dcb4      	bgt.n	80151e2 <_dtoa_r+0xa82>
 8015278:	d102      	bne.n	8015280 <_dtoa_r+0xb20>
 801527a:	9b00      	ldr	r3, [sp, #0]
 801527c:	07db      	lsls	r3, r3, #31
 801527e:	d4b0      	bmi.n	80151e2 <_dtoa_r+0xa82>
 8015280:	4633      	mov	r3, r6
 8015282:	461e      	mov	r6, r3
 8015284:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015288:	2a30      	cmp	r2, #48	@ 0x30
 801528a:	d0fa      	beq.n	8015282 <_dtoa_r+0xb22>
 801528c:	e4b5      	b.n	8014bfa <_dtoa_r+0x49a>
 801528e:	459a      	cmp	sl, r3
 8015290:	d1a8      	bne.n	80151e4 <_dtoa_r+0xa84>
 8015292:	2331      	movs	r3, #49	@ 0x31
 8015294:	f108 0801 	add.w	r8, r8, #1
 8015298:	f88a 3000 	strb.w	r3, [sl]
 801529c:	e4ad      	b.n	8014bfa <_dtoa_r+0x49a>
 801529e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80152a0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80152fc <_dtoa_r+0xb9c>
 80152a4:	b11b      	cbz	r3, 80152ae <_dtoa_r+0xb4e>
 80152a6:	f10a 0308 	add.w	r3, sl, #8
 80152aa:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80152ac:	6013      	str	r3, [r2, #0]
 80152ae:	4650      	mov	r0, sl
 80152b0:	b017      	add	sp, #92	@ 0x5c
 80152b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152b6:	9b07      	ldr	r3, [sp, #28]
 80152b8:	2b01      	cmp	r3, #1
 80152ba:	f77f ae2e 	ble.w	8014f1a <_dtoa_r+0x7ba>
 80152be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80152c0:	9308      	str	r3, [sp, #32]
 80152c2:	2001      	movs	r0, #1
 80152c4:	e64d      	b.n	8014f62 <_dtoa_r+0x802>
 80152c6:	f1bb 0f00 	cmp.w	fp, #0
 80152ca:	f77f aed9 	ble.w	8015080 <_dtoa_r+0x920>
 80152ce:	4656      	mov	r6, sl
 80152d0:	9802      	ldr	r0, [sp, #8]
 80152d2:	4621      	mov	r1, r4
 80152d4:	f7ff f9bc 	bl	8014650 <quorem>
 80152d8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80152dc:	f806 3b01 	strb.w	r3, [r6], #1
 80152e0:	eba6 020a 	sub.w	r2, r6, sl
 80152e4:	4593      	cmp	fp, r2
 80152e6:	ddb4      	ble.n	8015252 <_dtoa_r+0xaf2>
 80152e8:	9902      	ldr	r1, [sp, #8]
 80152ea:	2300      	movs	r3, #0
 80152ec:	220a      	movs	r2, #10
 80152ee:	4648      	mov	r0, r9
 80152f0:	f000 fac2 	bl	8015878 <__multadd>
 80152f4:	9002      	str	r0, [sp, #8]
 80152f6:	e7eb      	b.n	80152d0 <_dtoa_r+0xb70>
 80152f8:	08017b5c 	.word	0x08017b5c
 80152fc:	08017ae0 	.word	0x08017ae0

08015300 <__env_lock>:
 8015300:	4801      	ldr	r0, [pc, #4]	@ (8015308 <__env_lock+0x8>)
 8015302:	f7ff b97e 	b.w	8014602 <__retarget_lock_acquire_recursive>
 8015306:	bf00      	nop
 8015308:	20005aa8 	.word	0x20005aa8

0801530c <__env_unlock>:
 801530c:	4801      	ldr	r0, [pc, #4]	@ (8015314 <__env_unlock+0x8>)
 801530e:	f7ff b979 	b.w	8014604 <__retarget_lock_release_recursive>
 8015312:	bf00      	nop
 8015314:	20005aa8 	.word	0x20005aa8

08015318 <_free_r>:
 8015318:	b538      	push	{r3, r4, r5, lr}
 801531a:	4605      	mov	r5, r0
 801531c:	2900      	cmp	r1, #0
 801531e:	d041      	beq.n	80153a4 <_free_r+0x8c>
 8015320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015324:	1f0c      	subs	r4, r1, #4
 8015326:	2b00      	cmp	r3, #0
 8015328:	bfb8      	it	lt
 801532a:	18e4      	addlt	r4, r4, r3
 801532c:	f7fe fca6 	bl	8013c7c <__malloc_lock>
 8015330:	4a1d      	ldr	r2, [pc, #116]	@ (80153a8 <_free_r+0x90>)
 8015332:	6813      	ldr	r3, [r2, #0]
 8015334:	b933      	cbnz	r3, 8015344 <_free_r+0x2c>
 8015336:	6063      	str	r3, [r4, #4]
 8015338:	6014      	str	r4, [r2, #0]
 801533a:	4628      	mov	r0, r5
 801533c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015340:	f7fe bca2 	b.w	8013c88 <__malloc_unlock>
 8015344:	42a3      	cmp	r3, r4
 8015346:	d908      	bls.n	801535a <_free_r+0x42>
 8015348:	6820      	ldr	r0, [r4, #0]
 801534a:	1821      	adds	r1, r4, r0
 801534c:	428b      	cmp	r3, r1
 801534e:	bf01      	itttt	eq
 8015350:	6819      	ldreq	r1, [r3, #0]
 8015352:	685b      	ldreq	r3, [r3, #4]
 8015354:	1809      	addeq	r1, r1, r0
 8015356:	6021      	streq	r1, [r4, #0]
 8015358:	e7ed      	b.n	8015336 <_free_r+0x1e>
 801535a:	461a      	mov	r2, r3
 801535c:	685b      	ldr	r3, [r3, #4]
 801535e:	b10b      	cbz	r3, 8015364 <_free_r+0x4c>
 8015360:	42a3      	cmp	r3, r4
 8015362:	d9fa      	bls.n	801535a <_free_r+0x42>
 8015364:	6811      	ldr	r1, [r2, #0]
 8015366:	1850      	adds	r0, r2, r1
 8015368:	42a0      	cmp	r0, r4
 801536a:	d10b      	bne.n	8015384 <_free_r+0x6c>
 801536c:	6820      	ldr	r0, [r4, #0]
 801536e:	4401      	add	r1, r0
 8015370:	1850      	adds	r0, r2, r1
 8015372:	4283      	cmp	r3, r0
 8015374:	6011      	str	r1, [r2, #0]
 8015376:	d1e0      	bne.n	801533a <_free_r+0x22>
 8015378:	6818      	ldr	r0, [r3, #0]
 801537a:	685b      	ldr	r3, [r3, #4]
 801537c:	6053      	str	r3, [r2, #4]
 801537e:	4408      	add	r0, r1
 8015380:	6010      	str	r0, [r2, #0]
 8015382:	e7da      	b.n	801533a <_free_r+0x22>
 8015384:	d902      	bls.n	801538c <_free_r+0x74>
 8015386:	230c      	movs	r3, #12
 8015388:	602b      	str	r3, [r5, #0]
 801538a:	e7d6      	b.n	801533a <_free_r+0x22>
 801538c:	6820      	ldr	r0, [r4, #0]
 801538e:	1821      	adds	r1, r4, r0
 8015390:	428b      	cmp	r3, r1
 8015392:	bf04      	itt	eq
 8015394:	6819      	ldreq	r1, [r3, #0]
 8015396:	685b      	ldreq	r3, [r3, #4]
 8015398:	6063      	str	r3, [r4, #4]
 801539a:	bf04      	itt	eq
 801539c:	1809      	addeq	r1, r1, r0
 801539e:	6021      	streq	r1, [r4, #0]
 80153a0:	6054      	str	r4, [r2, #4]
 80153a2:	e7ca      	b.n	801533a <_free_r+0x22>
 80153a4:	bd38      	pop	{r3, r4, r5, pc}
 80153a6:	bf00      	nop
 80153a8:	20005968 	.word	0x20005968

080153ac <__ssputs_r>:
 80153ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80153b0:	688e      	ldr	r6, [r1, #8]
 80153b2:	461f      	mov	r7, r3
 80153b4:	42be      	cmp	r6, r7
 80153b6:	680b      	ldr	r3, [r1, #0]
 80153b8:	4682      	mov	sl, r0
 80153ba:	460c      	mov	r4, r1
 80153bc:	4690      	mov	r8, r2
 80153be:	d82d      	bhi.n	801541c <__ssputs_r+0x70>
 80153c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80153c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80153c8:	d026      	beq.n	8015418 <__ssputs_r+0x6c>
 80153ca:	6965      	ldr	r5, [r4, #20]
 80153cc:	6909      	ldr	r1, [r1, #16]
 80153ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80153d2:	eba3 0901 	sub.w	r9, r3, r1
 80153d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80153da:	1c7b      	adds	r3, r7, #1
 80153dc:	444b      	add	r3, r9
 80153de:	106d      	asrs	r5, r5, #1
 80153e0:	429d      	cmp	r5, r3
 80153e2:	bf38      	it	cc
 80153e4:	461d      	movcc	r5, r3
 80153e6:	0553      	lsls	r3, r2, #21
 80153e8:	d527      	bpl.n	801543a <__ssputs_r+0x8e>
 80153ea:	4629      	mov	r1, r5
 80153ec:	f7fe fa04 	bl	80137f8 <_malloc_r>
 80153f0:	4606      	mov	r6, r0
 80153f2:	b360      	cbz	r0, 801544e <__ssputs_r+0xa2>
 80153f4:	6921      	ldr	r1, [r4, #16]
 80153f6:	464a      	mov	r2, r9
 80153f8:	f7ff f91c 	bl	8014634 <memcpy>
 80153fc:	89a3      	ldrh	r3, [r4, #12]
 80153fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015402:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015406:	81a3      	strh	r3, [r4, #12]
 8015408:	6126      	str	r6, [r4, #16]
 801540a:	6165      	str	r5, [r4, #20]
 801540c:	444e      	add	r6, r9
 801540e:	eba5 0509 	sub.w	r5, r5, r9
 8015412:	6026      	str	r6, [r4, #0]
 8015414:	60a5      	str	r5, [r4, #8]
 8015416:	463e      	mov	r6, r7
 8015418:	42be      	cmp	r6, r7
 801541a:	d900      	bls.n	801541e <__ssputs_r+0x72>
 801541c:	463e      	mov	r6, r7
 801541e:	6820      	ldr	r0, [r4, #0]
 8015420:	4632      	mov	r2, r6
 8015422:	4641      	mov	r1, r8
 8015424:	f7ff f81c 	bl	8014460 <memmove>
 8015428:	68a3      	ldr	r3, [r4, #8]
 801542a:	1b9b      	subs	r3, r3, r6
 801542c:	60a3      	str	r3, [r4, #8]
 801542e:	6823      	ldr	r3, [r4, #0]
 8015430:	4433      	add	r3, r6
 8015432:	6023      	str	r3, [r4, #0]
 8015434:	2000      	movs	r0, #0
 8015436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801543a:	462a      	mov	r2, r5
 801543c:	f7fe fdb8 	bl	8013fb0 <_realloc_r>
 8015440:	4606      	mov	r6, r0
 8015442:	2800      	cmp	r0, #0
 8015444:	d1e0      	bne.n	8015408 <__ssputs_r+0x5c>
 8015446:	6921      	ldr	r1, [r4, #16]
 8015448:	4650      	mov	r0, sl
 801544a:	f7ff ff65 	bl	8015318 <_free_r>
 801544e:	230c      	movs	r3, #12
 8015450:	f8ca 3000 	str.w	r3, [sl]
 8015454:	89a3      	ldrh	r3, [r4, #12]
 8015456:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801545a:	81a3      	strh	r3, [r4, #12]
 801545c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015460:	e7e9      	b.n	8015436 <__ssputs_r+0x8a>
	...

08015464 <_svfiprintf_r>:
 8015464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015468:	4698      	mov	r8, r3
 801546a:	898b      	ldrh	r3, [r1, #12]
 801546c:	061b      	lsls	r3, r3, #24
 801546e:	b09d      	sub	sp, #116	@ 0x74
 8015470:	4607      	mov	r7, r0
 8015472:	460d      	mov	r5, r1
 8015474:	4614      	mov	r4, r2
 8015476:	d510      	bpl.n	801549a <_svfiprintf_r+0x36>
 8015478:	690b      	ldr	r3, [r1, #16]
 801547a:	b973      	cbnz	r3, 801549a <_svfiprintf_r+0x36>
 801547c:	2140      	movs	r1, #64	@ 0x40
 801547e:	f7fe f9bb 	bl	80137f8 <_malloc_r>
 8015482:	6028      	str	r0, [r5, #0]
 8015484:	6128      	str	r0, [r5, #16]
 8015486:	b930      	cbnz	r0, 8015496 <_svfiprintf_r+0x32>
 8015488:	230c      	movs	r3, #12
 801548a:	603b      	str	r3, [r7, #0]
 801548c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015490:	b01d      	add	sp, #116	@ 0x74
 8015492:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015496:	2340      	movs	r3, #64	@ 0x40
 8015498:	616b      	str	r3, [r5, #20]
 801549a:	2300      	movs	r3, #0
 801549c:	9309      	str	r3, [sp, #36]	@ 0x24
 801549e:	2320      	movs	r3, #32
 80154a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80154a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80154a8:	2330      	movs	r3, #48	@ 0x30
 80154aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015648 <_svfiprintf_r+0x1e4>
 80154ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80154b2:	f04f 0901 	mov.w	r9, #1
 80154b6:	4623      	mov	r3, r4
 80154b8:	469a      	mov	sl, r3
 80154ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154be:	b10a      	cbz	r2, 80154c4 <_svfiprintf_r+0x60>
 80154c0:	2a25      	cmp	r2, #37	@ 0x25
 80154c2:	d1f9      	bne.n	80154b8 <_svfiprintf_r+0x54>
 80154c4:	ebba 0b04 	subs.w	fp, sl, r4
 80154c8:	d00b      	beq.n	80154e2 <_svfiprintf_r+0x7e>
 80154ca:	465b      	mov	r3, fp
 80154cc:	4622      	mov	r2, r4
 80154ce:	4629      	mov	r1, r5
 80154d0:	4638      	mov	r0, r7
 80154d2:	f7ff ff6b 	bl	80153ac <__ssputs_r>
 80154d6:	3001      	adds	r0, #1
 80154d8:	f000 80a7 	beq.w	801562a <_svfiprintf_r+0x1c6>
 80154dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80154de:	445a      	add	r2, fp
 80154e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80154e2:	f89a 3000 	ldrb.w	r3, [sl]
 80154e6:	2b00      	cmp	r3, #0
 80154e8:	f000 809f 	beq.w	801562a <_svfiprintf_r+0x1c6>
 80154ec:	2300      	movs	r3, #0
 80154ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80154f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80154f6:	f10a 0a01 	add.w	sl, sl, #1
 80154fa:	9304      	str	r3, [sp, #16]
 80154fc:	9307      	str	r3, [sp, #28]
 80154fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015502:	931a      	str	r3, [sp, #104]	@ 0x68
 8015504:	4654      	mov	r4, sl
 8015506:	2205      	movs	r2, #5
 8015508:	f814 1b01 	ldrb.w	r1, [r4], #1
 801550c:	484e      	ldr	r0, [pc, #312]	@ (8015648 <_svfiprintf_r+0x1e4>)
 801550e:	f7f1 fccf 	bl	8006eb0 <memchr>
 8015512:	9a04      	ldr	r2, [sp, #16]
 8015514:	b9d8      	cbnz	r0, 801554e <_svfiprintf_r+0xea>
 8015516:	06d0      	lsls	r0, r2, #27
 8015518:	bf44      	itt	mi
 801551a:	2320      	movmi	r3, #32
 801551c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015520:	0711      	lsls	r1, r2, #28
 8015522:	bf44      	itt	mi
 8015524:	232b      	movmi	r3, #43	@ 0x2b
 8015526:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801552a:	f89a 3000 	ldrb.w	r3, [sl]
 801552e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015530:	d015      	beq.n	801555e <_svfiprintf_r+0xfa>
 8015532:	9a07      	ldr	r2, [sp, #28]
 8015534:	4654      	mov	r4, sl
 8015536:	2000      	movs	r0, #0
 8015538:	f04f 0c0a 	mov.w	ip, #10
 801553c:	4621      	mov	r1, r4
 801553e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015542:	3b30      	subs	r3, #48	@ 0x30
 8015544:	2b09      	cmp	r3, #9
 8015546:	d94b      	bls.n	80155e0 <_svfiprintf_r+0x17c>
 8015548:	b1b0      	cbz	r0, 8015578 <_svfiprintf_r+0x114>
 801554a:	9207      	str	r2, [sp, #28]
 801554c:	e014      	b.n	8015578 <_svfiprintf_r+0x114>
 801554e:	eba0 0308 	sub.w	r3, r0, r8
 8015552:	fa09 f303 	lsl.w	r3, r9, r3
 8015556:	4313      	orrs	r3, r2
 8015558:	9304      	str	r3, [sp, #16]
 801555a:	46a2      	mov	sl, r4
 801555c:	e7d2      	b.n	8015504 <_svfiprintf_r+0xa0>
 801555e:	9b03      	ldr	r3, [sp, #12]
 8015560:	1d19      	adds	r1, r3, #4
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	9103      	str	r1, [sp, #12]
 8015566:	2b00      	cmp	r3, #0
 8015568:	bfbb      	ittet	lt
 801556a:	425b      	neglt	r3, r3
 801556c:	f042 0202 	orrlt.w	r2, r2, #2
 8015570:	9307      	strge	r3, [sp, #28]
 8015572:	9307      	strlt	r3, [sp, #28]
 8015574:	bfb8      	it	lt
 8015576:	9204      	strlt	r2, [sp, #16]
 8015578:	7823      	ldrb	r3, [r4, #0]
 801557a:	2b2e      	cmp	r3, #46	@ 0x2e
 801557c:	d10a      	bne.n	8015594 <_svfiprintf_r+0x130>
 801557e:	7863      	ldrb	r3, [r4, #1]
 8015580:	2b2a      	cmp	r3, #42	@ 0x2a
 8015582:	d132      	bne.n	80155ea <_svfiprintf_r+0x186>
 8015584:	9b03      	ldr	r3, [sp, #12]
 8015586:	1d1a      	adds	r2, r3, #4
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	9203      	str	r2, [sp, #12]
 801558c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015590:	3402      	adds	r4, #2
 8015592:	9305      	str	r3, [sp, #20]
 8015594:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015658 <_svfiprintf_r+0x1f4>
 8015598:	7821      	ldrb	r1, [r4, #0]
 801559a:	2203      	movs	r2, #3
 801559c:	4650      	mov	r0, sl
 801559e:	f7f1 fc87 	bl	8006eb0 <memchr>
 80155a2:	b138      	cbz	r0, 80155b4 <_svfiprintf_r+0x150>
 80155a4:	9b04      	ldr	r3, [sp, #16]
 80155a6:	eba0 000a 	sub.w	r0, r0, sl
 80155aa:	2240      	movs	r2, #64	@ 0x40
 80155ac:	4082      	lsls	r2, r0
 80155ae:	4313      	orrs	r3, r2
 80155b0:	3401      	adds	r4, #1
 80155b2:	9304      	str	r3, [sp, #16]
 80155b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155b8:	4824      	ldr	r0, [pc, #144]	@ (801564c <_svfiprintf_r+0x1e8>)
 80155ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80155be:	2206      	movs	r2, #6
 80155c0:	f7f1 fc76 	bl	8006eb0 <memchr>
 80155c4:	2800      	cmp	r0, #0
 80155c6:	d036      	beq.n	8015636 <_svfiprintf_r+0x1d2>
 80155c8:	4b21      	ldr	r3, [pc, #132]	@ (8015650 <_svfiprintf_r+0x1ec>)
 80155ca:	bb1b      	cbnz	r3, 8015614 <_svfiprintf_r+0x1b0>
 80155cc:	9b03      	ldr	r3, [sp, #12]
 80155ce:	3307      	adds	r3, #7
 80155d0:	f023 0307 	bic.w	r3, r3, #7
 80155d4:	3308      	adds	r3, #8
 80155d6:	9303      	str	r3, [sp, #12]
 80155d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155da:	4433      	add	r3, r6
 80155dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80155de:	e76a      	b.n	80154b6 <_svfiprintf_r+0x52>
 80155e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80155e4:	460c      	mov	r4, r1
 80155e6:	2001      	movs	r0, #1
 80155e8:	e7a8      	b.n	801553c <_svfiprintf_r+0xd8>
 80155ea:	2300      	movs	r3, #0
 80155ec:	3401      	adds	r4, #1
 80155ee:	9305      	str	r3, [sp, #20]
 80155f0:	4619      	mov	r1, r3
 80155f2:	f04f 0c0a 	mov.w	ip, #10
 80155f6:	4620      	mov	r0, r4
 80155f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80155fc:	3a30      	subs	r2, #48	@ 0x30
 80155fe:	2a09      	cmp	r2, #9
 8015600:	d903      	bls.n	801560a <_svfiprintf_r+0x1a6>
 8015602:	2b00      	cmp	r3, #0
 8015604:	d0c6      	beq.n	8015594 <_svfiprintf_r+0x130>
 8015606:	9105      	str	r1, [sp, #20]
 8015608:	e7c4      	b.n	8015594 <_svfiprintf_r+0x130>
 801560a:	fb0c 2101 	mla	r1, ip, r1, r2
 801560e:	4604      	mov	r4, r0
 8015610:	2301      	movs	r3, #1
 8015612:	e7f0      	b.n	80155f6 <_svfiprintf_r+0x192>
 8015614:	ab03      	add	r3, sp, #12
 8015616:	9300      	str	r3, [sp, #0]
 8015618:	462a      	mov	r2, r5
 801561a:	4b0e      	ldr	r3, [pc, #56]	@ (8015654 <_svfiprintf_r+0x1f0>)
 801561c:	a904      	add	r1, sp, #16
 801561e:	4638      	mov	r0, r7
 8015620:	f7fd fe8e 	bl	8013340 <_printf_float>
 8015624:	1c42      	adds	r2, r0, #1
 8015626:	4606      	mov	r6, r0
 8015628:	d1d6      	bne.n	80155d8 <_svfiprintf_r+0x174>
 801562a:	89ab      	ldrh	r3, [r5, #12]
 801562c:	065b      	lsls	r3, r3, #25
 801562e:	f53f af2d 	bmi.w	801548c <_svfiprintf_r+0x28>
 8015632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015634:	e72c      	b.n	8015490 <_svfiprintf_r+0x2c>
 8015636:	ab03      	add	r3, sp, #12
 8015638:	9300      	str	r3, [sp, #0]
 801563a:	462a      	mov	r2, r5
 801563c:	4b05      	ldr	r3, [pc, #20]	@ (8015654 <_svfiprintf_r+0x1f0>)
 801563e:	a904      	add	r1, sp, #16
 8015640:	4638      	mov	r0, r7
 8015642:	f7fe f9c7 	bl	80139d4 <_printf_i>
 8015646:	e7ed      	b.n	8015624 <_svfiprintf_r+0x1c0>
 8015648:	08017b6d 	.word	0x08017b6d
 801564c:	08017b77 	.word	0x08017b77
 8015650:	08013341 	.word	0x08013341
 8015654:	080153ad 	.word	0x080153ad
 8015658:	08017b73 	.word	0x08017b73

0801565c <__sflush_r>:
 801565c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015664:	0716      	lsls	r6, r2, #28
 8015666:	4605      	mov	r5, r0
 8015668:	460c      	mov	r4, r1
 801566a:	d454      	bmi.n	8015716 <__sflush_r+0xba>
 801566c:	684b      	ldr	r3, [r1, #4]
 801566e:	2b00      	cmp	r3, #0
 8015670:	dc02      	bgt.n	8015678 <__sflush_r+0x1c>
 8015672:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015674:	2b00      	cmp	r3, #0
 8015676:	dd48      	ble.n	801570a <__sflush_r+0xae>
 8015678:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801567a:	2e00      	cmp	r6, #0
 801567c:	d045      	beq.n	801570a <__sflush_r+0xae>
 801567e:	2300      	movs	r3, #0
 8015680:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015684:	682f      	ldr	r7, [r5, #0]
 8015686:	6a21      	ldr	r1, [r4, #32]
 8015688:	602b      	str	r3, [r5, #0]
 801568a:	d030      	beq.n	80156ee <__sflush_r+0x92>
 801568c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801568e:	89a3      	ldrh	r3, [r4, #12]
 8015690:	0759      	lsls	r1, r3, #29
 8015692:	d505      	bpl.n	80156a0 <__sflush_r+0x44>
 8015694:	6863      	ldr	r3, [r4, #4]
 8015696:	1ad2      	subs	r2, r2, r3
 8015698:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801569a:	b10b      	cbz	r3, 80156a0 <__sflush_r+0x44>
 801569c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801569e:	1ad2      	subs	r2, r2, r3
 80156a0:	2300      	movs	r3, #0
 80156a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80156a4:	6a21      	ldr	r1, [r4, #32]
 80156a6:	4628      	mov	r0, r5
 80156a8:	47b0      	blx	r6
 80156aa:	1c43      	adds	r3, r0, #1
 80156ac:	89a3      	ldrh	r3, [r4, #12]
 80156ae:	d106      	bne.n	80156be <__sflush_r+0x62>
 80156b0:	6829      	ldr	r1, [r5, #0]
 80156b2:	291d      	cmp	r1, #29
 80156b4:	d82b      	bhi.n	801570e <__sflush_r+0xb2>
 80156b6:	4a2a      	ldr	r2, [pc, #168]	@ (8015760 <__sflush_r+0x104>)
 80156b8:	40ca      	lsrs	r2, r1
 80156ba:	07d6      	lsls	r6, r2, #31
 80156bc:	d527      	bpl.n	801570e <__sflush_r+0xb2>
 80156be:	2200      	movs	r2, #0
 80156c0:	6062      	str	r2, [r4, #4]
 80156c2:	04d9      	lsls	r1, r3, #19
 80156c4:	6922      	ldr	r2, [r4, #16]
 80156c6:	6022      	str	r2, [r4, #0]
 80156c8:	d504      	bpl.n	80156d4 <__sflush_r+0x78>
 80156ca:	1c42      	adds	r2, r0, #1
 80156cc:	d101      	bne.n	80156d2 <__sflush_r+0x76>
 80156ce:	682b      	ldr	r3, [r5, #0]
 80156d0:	b903      	cbnz	r3, 80156d4 <__sflush_r+0x78>
 80156d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80156d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80156d6:	602f      	str	r7, [r5, #0]
 80156d8:	b1b9      	cbz	r1, 801570a <__sflush_r+0xae>
 80156da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80156de:	4299      	cmp	r1, r3
 80156e0:	d002      	beq.n	80156e8 <__sflush_r+0x8c>
 80156e2:	4628      	mov	r0, r5
 80156e4:	f7ff fe18 	bl	8015318 <_free_r>
 80156e8:	2300      	movs	r3, #0
 80156ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80156ec:	e00d      	b.n	801570a <__sflush_r+0xae>
 80156ee:	2301      	movs	r3, #1
 80156f0:	4628      	mov	r0, r5
 80156f2:	47b0      	blx	r6
 80156f4:	4602      	mov	r2, r0
 80156f6:	1c50      	adds	r0, r2, #1
 80156f8:	d1c9      	bne.n	801568e <__sflush_r+0x32>
 80156fa:	682b      	ldr	r3, [r5, #0]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d0c6      	beq.n	801568e <__sflush_r+0x32>
 8015700:	2b1d      	cmp	r3, #29
 8015702:	d001      	beq.n	8015708 <__sflush_r+0xac>
 8015704:	2b16      	cmp	r3, #22
 8015706:	d11e      	bne.n	8015746 <__sflush_r+0xea>
 8015708:	602f      	str	r7, [r5, #0]
 801570a:	2000      	movs	r0, #0
 801570c:	e022      	b.n	8015754 <__sflush_r+0xf8>
 801570e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015712:	b21b      	sxth	r3, r3
 8015714:	e01b      	b.n	801574e <__sflush_r+0xf2>
 8015716:	690f      	ldr	r7, [r1, #16]
 8015718:	2f00      	cmp	r7, #0
 801571a:	d0f6      	beq.n	801570a <__sflush_r+0xae>
 801571c:	0793      	lsls	r3, r2, #30
 801571e:	680e      	ldr	r6, [r1, #0]
 8015720:	bf08      	it	eq
 8015722:	694b      	ldreq	r3, [r1, #20]
 8015724:	600f      	str	r7, [r1, #0]
 8015726:	bf18      	it	ne
 8015728:	2300      	movne	r3, #0
 801572a:	eba6 0807 	sub.w	r8, r6, r7
 801572e:	608b      	str	r3, [r1, #8]
 8015730:	f1b8 0f00 	cmp.w	r8, #0
 8015734:	dde9      	ble.n	801570a <__sflush_r+0xae>
 8015736:	6a21      	ldr	r1, [r4, #32]
 8015738:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801573a:	4643      	mov	r3, r8
 801573c:	463a      	mov	r2, r7
 801573e:	4628      	mov	r0, r5
 8015740:	47b0      	blx	r6
 8015742:	2800      	cmp	r0, #0
 8015744:	dc08      	bgt.n	8015758 <__sflush_r+0xfc>
 8015746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801574a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801574e:	81a3      	strh	r3, [r4, #12]
 8015750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015758:	4407      	add	r7, r0
 801575a:	eba8 0800 	sub.w	r8, r8, r0
 801575e:	e7e7      	b.n	8015730 <__sflush_r+0xd4>
 8015760:	20400001 	.word	0x20400001

08015764 <_fflush_r>:
 8015764:	b538      	push	{r3, r4, r5, lr}
 8015766:	690b      	ldr	r3, [r1, #16]
 8015768:	4605      	mov	r5, r0
 801576a:	460c      	mov	r4, r1
 801576c:	b913      	cbnz	r3, 8015774 <_fflush_r+0x10>
 801576e:	2500      	movs	r5, #0
 8015770:	4628      	mov	r0, r5
 8015772:	bd38      	pop	{r3, r4, r5, pc}
 8015774:	b118      	cbz	r0, 801577e <_fflush_r+0x1a>
 8015776:	6a03      	ldr	r3, [r0, #32]
 8015778:	b90b      	cbnz	r3, 801577e <_fflush_r+0x1a>
 801577a:	f7fe fb41 	bl	8013e00 <__sinit>
 801577e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d0f3      	beq.n	801576e <_fflush_r+0xa>
 8015786:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015788:	07d0      	lsls	r0, r2, #31
 801578a:	d404      	bmi.n	8015796 <_fflush_r+0x32>
 801578c:	0599      	lsls	r1, r3, #22
 801578e:	d402      	bmi.n	8015796 <_fflush_r+0x32>
 8015790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015792:	f7fe ff36 	bl	8014602 <__retarget_lock_acquire_recursive>
 8015796:	4628      	mov	r0, r5
 8015798:	4621      	mov	r1, r4
 801579a:	f7ff ff5f 	bl	801565c <__sflush_r>
 801579e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80157a0:	07da      	lsls	r2, r3, #31
 80157a2:	4605      	mov	r5, r0
 80157a4:	d4e4      	bmi.n	8015770 <_fflush_r+0xc>
 80157a6:	89a3      	ldrh	r3, [r4, #12]
 80157a8:	059b      	lsls	r3, r3, #22
 80157aa:	d4e1      	bmi.n	8015770 <_fflush_r+0xc>
 80157ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80157ae:	f7fe ff29 	bl	8014604 <__retarget_lock_release_recursive>
 80157b2:	e7dd      	b.n	8015770 <_fflush_r+0xc>

080157b4 <_Balloc>:
 80157b4:	b570      	push	{r4, r5, r6, lr}
 80157b6:	69c6      	ldr	r6, [r0, #28]
 80157b8:	4604      	mov	r4, r0
 80157ba:	460d      	mov	r5, r1
 80157bc:	b976      	cbnz	r6, 80157dc <_Balloc+0x28>
 80157be:	2010      	movs	r0, #16
 80157c0:	f7fd ffe8 	bl	8013794 <malloc>
 80157c4:	4602      	mov	r2, r0
 80157c6:	61e0      	str	r0, [r4, #28]
 80157c8:	b920      	cbnz	r0, 80157d4 <_Balloc+0x20>
 80157ca:	4b18      	ldr	r3, [pc, #96]	@ (801582c <_Balloc+0x78>)
 80157cc:	4818      	ldr	r0, [pc, #96]	@ (8015830 <_Balloc+0x7c>)
 80157ce:	216b      	movs	r1, #107	@ 0x6b
 80157d0:	f000 fbfc 	bl	8015fcc <__assert_func>
 80157d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80157d8:	6006      	str	r6, [r0, #0]
 80157da:	60c6      	str	r6, [r0, #12]
 80157dc:	69e6      	ldr	r6, [r4, #28]
 80157de:	68f3      	ldr	r3, [r6, #12]
 80157e0:	b183      	cbz	r3, 8015804 <_Balloc+0x50>
 80157e2:	69e3      	ldr	r3, [r4, #28]
 80157e4:	68db      	ldr	r3, [r3, #12]
 80157e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80157ea:	b9b8      	cbnz	r0, 801581c <_Balloc+0x68>
 80157ec:	2101      	movs	r1, #1
 80157ee:	fa01 f605 	lsl.w	r6, r1, r5
 80157f2:	1d72      	adds	r2, r6, #5
 80157f4:	0092      	lsls	r2, r2, #2
 80157f6:	4620      	mov	r0, r4
 80157f8:	f000 fc06 	bl	8016008 <_calloc_r>
 80157fc:	b160      	cbz	r0, 8015818 <_Balloc+0x64>
 80157fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015802:	e00e      	b.n	8015822 <_Balloc+0x6e>
 8015804:	2221      	movs	r2, #33	@ 0x21
 8015806:	2104      	movs	r1, #4
 8015808:	4620      	mov	r0, r4
 801580a:	f000 fbfd 	bl	8016008 <_calloc_r>
 801580e:	69e3      	ldr	r3, [r4, #28]
 8015810:	60f0      	str	r0, [r6, #12]
 8015812:	68db      	ldr	r3, [r3, #12]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d1e4      	bne.n	80157e2 <_Balloc+0x2e>
 8015818:	2000      	movs	r0, #0
 801581a:	bd70      	pop	{r4, r5, r6, pc}
 801581c:	6802      	ldr	r2, [r0, #0]
 801581e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015822:	2300      	movs	r3, #0
 8015824:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015828:	e7f7      	b.n	801581a <_Balloc+0x66>
 801582a:	bf00      	nop
 801582c:	08017aed 	.word	0x08017aed
 8015830:	08017b7e 	.word	0x08017b7e

08015834 <_Bfree>:
 8015834:	b570      	push	{r4, r5, r6, lr}
 8015836:	69c6      	ldr	r6, [r0, #28]
 8015838:	4605      	mov	r5, r0
 801583a:	460c      	mov	r4, r1
 801583c:	b976      	cbnz	r6, 801585c <_Bfree+0x28>
 801583e:	2010      	movs	r0, #16
 8015840:	f7fd ffa8 	bl	8013794 <malloc>
 8015844:	4602      	mov	r2, r0
 8015846:	61e8      	str	r0, [r5, #28]
 8015848:	b920      	cbnz	r0, 8015854 <_Bfree+0x20>
 801584a:	4b09      	ldr	r3, [pc, #36]	@ (8015870 <_Bfree+0x3c>)
 801584c:	4809      	ldr	r0, [pc, #36]	@ (8015874 <_Bfree+0x40>)
 801584e:	218f      	movs	r1, #143	@ 0x8f
 8015850:	f000 fbbc 	bl	8015fcc <__assert_func>
 8015854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015858:	6006      	str	r6, [r0, #0]
 801585a:	60c6      	str	r6, [r0, #12]
 801585c:	b13c      	cbz	r4, 801586e <_Bfree+0x3a>
 801585e:	69eb      	ldr	r3, [r5, #28]
 8015860:	6862      	ldr	r2, [r4, #4]
 8015862:	68db      	ldr	r3, [r3, #12]
 8015864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015868:	6021      	str	r1, [r4, #0]
 801586a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801586e:	bd70      	pop	{r4, r5, r6, pc}
 8015870:	08017aed 	.word	0x08017aed
 8015874:	08017b7e 	.word	0x08017b7e

08015878 <__multadd>:
 8015878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801587c:	690d      	ldr	r5, [r1, #16]
 801587e:	4607      	mov	r7, r0
 8015880:	460c      	mov	r4, r1
 8015882:	461e      	mov	r6, r3
 8015884:	f101 0c14 	add.w	ip, r1, #20
 8015888:	2000      	movs	r0, #0
 801588a:	f8dc 3000 	ldr.w	r3, [ip]
 801588e:	b299      	uxth	r1, r3
 8015890:	fb02 6101 	mla	r1, r2, r1, r6
 8015894:	0c1e      	lsrs	r6, r3, #16
 8015896:	0c0b      	lsrs	r3, r1, #16
 8015898:	fb02 3306 	mla	r3, r2, r6, r3
 801589c:	b289      	uxth	r1, r1
 801589e:	3001      	adds	r0, #1
 80158a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80158a4:	4285      	cmp	r5, r0
 80158a6:	f84c 1b04 	str.w	r1, [ip], #4
 80158aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80158ae:	dcec      	bgt.n	801588a <__multadd+0x12>
 80158b0:	b30e      	cbz	r6, 80158f6 <__multadd+0x7e>
 80158b2:	68a3      	ldr	r3, [r4, #8]
 80158b4:	42ab      	cmp	r3, r5
 80158b6:	dc19      	bgt.n	80158ec <__multadd+0x74>
 80158b8:	6861      	ldr	r1, [r4, #4]
 80158ba:	4638      	mov	r0, r7
 80158bc:	3101      	adds	r1, #1
 80158be:	f7ff ff79 	bl	80157b4 <_Balloc>
 80158c2:	4680      	mov	r8, r0
 80158c4:	b928      	cbnz	r0, 80158d2 <__multadd+0x5a>
 80158c6:	4602      	mov	r2, r0
 80158c8:	4b0c      	ldr	r3, [pc, #48]	@ (80158fc <__multadd+0x84>)
 80158ca:	480d      	ldr	r0, [pc, #52]	@ (8015900 <__multadd+0x88>)
 80158cc:	21ba      	movs	r1, #186	@ 0xba
 80158ce:	f000 fb7d 	bl	8015fcc <__assert_func>
 80158d2:	6922      	ldr	r2, [r4, #16]
 80158d4:	3202      	adds	r2, #2
 80158d6:	f104 010c 	add.w	r1, r4, #12
 80158da:	0092      	lsls	r2, r2, #2
 80158dc:	300c      	adds	r0, #12
 80158de:	f7fe fea9 	bl	8014634 <memcpy>
 80158e2:	4621      	mov	r1, r4
 80158e4:	4638      	mov	r0, r7
 80158e6:	f7ff ffa5 	bl	8015834 <_Bfree>
 80158ea:	4644      	mov	r4, r8
 80158ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80158f0:	3501      	adds	r5, #1
 80158f2:	615e      	str	r6, [r3, #20]
 80158f4:	6125      	str	r5, [r4, #16]
 80158f6:	4620      	mov	r0, r4
 80158f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158fc:	08017b5c 	.word	0x08017b5c
 8015900:	08017b7e 	.word	0x08017b7e

08015904 <__hi0bits>:
 8015904:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015908:	4603      	mov	r3, r0
 801590a:	bf36      	itet	cc
 801590c:	0403      	lslcc	r3, r0, #16
 801590e:	2000      	movcs	r0, #0
 8015910:	2010      	movcc	r0, #16
 8015912:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015916:	bf3c      	itt	cc
 8015918:	021b      	lslcc	r3, r3, #8
 801591a:	3008      	addcc	r0, #8
 801591c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015920:	bf3c      	itt	cc
 8015922:	011b      	lslcc	r3, r3, #4
 8015924:	3004      	addcc	r0, #4
 8015926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801592a:	bf3c      	itt	cc
 801592c:	009b      	lslcc	r3, r3, #2
 801592e:	3002      	addcc	r0, #2
 8015930:	2b00      	cmp	r3, #0
 8015932:	db05      	blt.n	8015940 <__hi0bits+0x3c>
 8015934:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015938:	f100 0001 	add.w	r0, r0, #1
 801593c:	bf08      	it	eq
 801593e:	2020      	moveq	r0, #32
 8015940:	4770      	bx	lr

08015942 <__lo0bits>:
 8015942:	6803      	ldr	r3, [r0, #0]
 8015944:	4602      	mov	r2, r0
 8015946:	f013 0007 	ands.w	r0, r3, #7
 801594a:	d00b      	beq.n	8015964 <__lo0bits+0x22>
 801594c:	07d9      	lsls	r1, r3, #31
 801594e:	d421      	bmi.n	8015994 <__lo0bits+0x52>
 8015950:	0798      	lsls	r0, r3, #30
 8015952:	bf49      	itett	mi
 8015954:	085b      	lsrmi	r3, r3, #1
 8015956:	089b      	lsrpl	r3, r3, #2
 8015958:	2001      	movmi	r0, #1
 801595a:	6013      	strmi	r3, [r2, #0]
 801595c:	bf5c      	itt	pl
 801595e:	6013      	strpl	r3, [r2, #0]
 8015960:	2002      	movpl	r0, #2
 8015962:	4770      	bx	lr
 8015964:	b299      	uxth	r1, r3
 8015966:	b909      	cbnz	r1, 801596c <__lo0bits+0x2a>
 8015968:	0c1b      	lsrs	r3, r3, #16
 801596a:	2010      	movs	r0, #16
 801596c:	b2d9      	uxtb	r1, r3
 801596e:	b909      	cbnz	r1, 8015974 <__lo0bits+0x32>
 8015970:	3008      	adds	r0, #8
 8015972:	0a1b      	lsrs	r3, r3, #8
 8015974:	0719      	lsls	r1, r3, #28
 8015976:	bf04      	itt	eq
 8015978:	091b      	lsreq	r3, r3, #4
 801597a:	3004      	addeq	r0, #4
 801597c:	0799      	lsls	r1, r3, #30
 801597e:	bf04      	itt	eq
 8015980:	089b      	lsreq	r3, r3, #2
 8015982:	3002      	addeq	r0, #2
 8015984:	07d9      	lsls	r1, r3, #31
 8015986:	d403      	bmi.n	8015990 <__lo0bits+0x4e>
 8015988:	085b      	lsrs	r3, r3, #1
 801598a:	f100 0001 	add.w	r0, r0, #1
 801598e:	d003      	beq.n	8015998 <__lo0bits+0x56>
 8015990:	6013      	str	r3, [r2, #0]
 8015992:	4770      	bx	lr
 8015994:	2000      	movs	r0, #0
 8015996:	4770      	bx	lr
 8015998:	2020      	movs	r0, #32
 801599a:	4770      	bx	lr

0801599c <__i2b>:
 801599c:	b510      	push	{r4, lr}
 801599e:	460c      	mov	r4, r1
 80159a0:	2101      	movs	r1, #1
 80159a2:	f7ff ff07 	bl	80157b4 <_Balloc>
 80159a6:	4602      	mov	r2, r0
 80159a8:	b928      	cbnz	r0, 80159b6 <__i2b+0x1a>
 80159aa:	4b05      	ldr	r3, [pc, #20]	@ (80159c0 <__i2b+0x24>)
 80159ac:	4805      	ldr	r0, [pc, #20]	@ (80159c4 <__i2b+0x28>)
 80159ae:	f240 1145 	movw	r1, #325	@ 0x145
 80159b2:	f000 fb0b 	bl	8015fcc <__assert_func>
 80159b6:	2301      	movs	r3, #1
 80159b8:	6144      	str	r4, [r0, #20]
 80159ba:	6103      	str	r3, [r0, #16]
 80159bc:	bd10      	pop	{r4, pc}
 80159be:	bf00      	nop
 80159c0:	08017b5c 	.word	0x08017b5c
 80159c4:	08017b7e 	.word	0x08017b7e

080159c8 <__multiply>:
 80159c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159cc:	4617      	mov	r7, r2
 80159ce:	690a      	ldr	r2, [r1, #16]
 80159d0:	693b      	ldr	r3, [r7, #16]
 80159d2:	429a      	cmp	r2, r3
 80159d4:	bfa8      	it	ge
 80159d6:	463b      	movge	r3, r7
 80159d8:	4689      	mov	r9, r1
 80159da:	bfa4      	itt	ge
 80159dc:	460f      	movge	r7, r1
 80159de:	4699      	movge	r9, r3
 80159e0:	693d      	ldr	r5, [r7, #16]
 80159e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	6879      	ldr	r1, [r7, #4]
 80159ea:	eb05 060a 	add.w	r6, r5, sl
 80159ee:	42b3      	cmp	r3, r6
 80159f0:	b085      	sub	sp, #20
 80159f2:	bfb8      	it	lt
 80159f4:	3101      	addlt	r1, #1
 80159f6:	f7ff fedd 	bl	80157b4 <_Balloc>
 80159fa:	b930      	cbnz	r0, 8015a0a <__multiply+0x42>
 80159fc:	4602      	mov	r2, r0
 80159fe:	4b41      	ldr	r3, [pc, #260]	@ (8015b04 <__multiply+0x13c>)
 8015a00:	4841      	ldr	r0, [pc, #260]	@ (8015b08 <__multiply+0x140>)
 8015a02:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015a06:	f000 fae1 	bl	8015fcc <__assert_func>
 8015a0a:	f100 0414 	add.w	r4, r0, #20
 8015a0e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015a12:	4623      	mov	r3, r4
 8015a14:	2200      	movs	r2, #0
 8015a16:	4573      	cmp	r3, lr
 8015a18:	d320      	bcc.n	8015a5c <__multiply+0x94>
 8015a1a:	f107 0814 	add.w	r8, r7, #20
 8015a1e:	f109 0114 	add.w	r1, r9, #20
 8015a22:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015a26:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015a2a:	9302      	str	r3, [sp, #8]
 8015a2c:	1beb      	subs	r3, r5, r7
 8015a2e:	3b15      	subs	r3, #21
 8015a30:	f023 0303 	bic.w	r3, r3, #3
 8015a34:	3304      	adds	r3, #4
 8015a36:	3715      	adds	r7, #21
 8015a38:	42bd      	cmp	r5, r7
 8015a3a:	bf38      	it	cc
 8015a3c:	2304      	movcc	r3, #4
 8015a3e:	9301      	str	r3, [sp, #4]
 8015a40:	9b02      	ldr	r3, [sp, #8]
 8015a42:	9103      	str	r1, [sp, #12]
 8015a44:	428b      	cmp	r3, r1
 8015a46:	d80c      	bhi.n	8015a62 <__multiply+0x9a>
 8015a48:	2e00      	cmp	r6, #0
 8015a4a:	dd03      	ble.n	8015a54 <__multiply+0x8c>
 8015a4c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d055      	beq.n	8015b00 <__multiply+0x138>
 8015a54:	6106      	str	r6, [r0, #16]
 8015a56:	b005      	add	sp, #20
 8015a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a5c:	f843 2b04 	str.w	r2, [r3], #4
 8015a60:	e7d9      	b.n	8015a16 <__multiply+0x4e>
 8015a62:	f8b1 a000 	ldrh.w	sl, [r1]
 8015a66:	f1ba 0f00 	cmp.w	sl, #0
 8015a6a:	d01f      	beq.n	8015aac <__multiply+0xe4>
 8015a6c:	46c4      	mov	ip, r8
 8015a6e:	46a1      	mov	r9, r4
 8015a70:	2700      	movs	r7, #0
 8015a72:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015a76:	f8d9 3000 	ldr.w	r3, [r9]
 8015a7a:	fa1f fb82 	uxth.w	fp, r2
 8015a7e:	b29b      	uxth	r3, r3
 8015a80:	fb0a 330b 	mla	r3, sl, fp, r3
 8015a84:	443b      	add	r3, r7
 8015a86:	f8d9 7000 	ldr.w	r7, [r9]
 8015a8a:	0c12      	lsrs	r2, r2, #16
 8015a8c:	0c3f      	lsrs	r7, r7, #16
 8015a8e:	fb0a 7202 	mla	r2, sl, r2, r7
 8015a92:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015a96:	b29b      	uxth	r3, r3
 8015a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a9c:	4565      	cmp	r5, ip
 8015a9e:	f849 3b04 	str.w	r3, [r9], #4
 8015aa2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015aa6:	d8e4      	bhi.n	8015a72 <__multiply+0xaa>
 8015aa8:	9b01      	ldr	r3, [sp, #4]
 8015aaa:	50e7      	str	r7, [r4, r3]
 8015aac:	9b03      	ldr	r3, [sp, #12]
 8015aae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015ab2:	3104      	adds	r1, #4
 8015ab4:	f1b9 0f00 	cmp.w	r9, #0
 8015ab8:	d020      	beq.n	8015afc <__multiply+0x134>
 8015aba:	6823      	ldr	r3, [r4, #0]
 8015abc:	4647      	mov	r7, r8
 8015abe:	46a4      	mov	ip, r4
 8015ac0:	f04f 0a00 	mov.w	sl, #0
 8015ac4:	f8b7 b000 	ldrh.w	fp, [r7]
 8015ac8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015acc:	fb09 220b 	mla	r2, r9, fp, r2
 8015ad0:	4452      	add	r2, sl
 8015ad2:	b29b      	uxth	r3, r3
 8015ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015ad8:	f84c 3b04 	str.w	r3, [ip], #4
 8015adc:	f857 3b04 	ldr.w	r3, [r7], #4
 8015ae0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015ae4:	f8bc 3000 	ldrh.w	r3, [ip]
 8015ae8:	fb09 330a 	mla	r3, r9, sl, r3
 8015aec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015af0:	42bd      	cmp	r5, r7
 8015af2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015af6:	d8e5      	bhi.n	8015ac4 <__multiply+0xfc>
 8015af8:	9a01      	ldr	r2, [sp, #4]
 8015afa:	50a3      	str	r3, [r4, r2]
 8015afc:	3404      	adds	r4, #4
 8015afe:	e79f      	b.n	8015a40 <__multiply+0x78>
 8015b00:	3e01      	subs	r6, #1
 8015b02:	e7a1      	b.n	8015a48 <__multiply+0x80>
 8015b04:	08017b5c 	.word	0x08017b5c
 8015b08:	08017b7e 	.word	0x08017b7e

08015b0c <__pow5mult>:
 8015b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b10:	4615      	mov	r5, r2
 8015b12:	f012 0203 	ands.w	r2, r2, #3
 8015b16:	4607      	mov	r7, r0
 8015b18:	460e      	mov	r6, r1
 8015b1a:	d007      	beq.n	8015b2c <__pow5mult+0x20>
 8015b1c:	4c25      	ldr	r4, [pc, #148]	@ (8015bb4 <__pow5mult+0xa8>)
 8015b1e:	3a01      	subs	r2, #1
 8015b20:	2300      	movs	r3, #0
 8015b22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015b26:	f7ff fea7 	bl	8015878 <__multadd>
 8015b2a:	4606      	mov	r6, r0
 8015b2c:	10ad      	asrs	r5, r5, #2
 8015b2e:	d03d      	beq.n	8015bac <__pow5mult+0xa0>
 8015b30:	69fc      	ldr	r4, [r7, #28]
 8015b32:	b97c      	cbnz	r4, 8015b54 <__pow5mult+0x48>
 8015b34:	2010      	movs	r0, #16
 8015b36:	f7fd fe2d 	bl	8013794 <malloc>
 8015b3a:	4602      	mov	r2, r0
 8015b3c:	61f8      	str	r0, [r7, #28]
 8015b3e:	b928      	cbnz	r0, 8015b4c <__pow5mult+0x40>
 8015b40:	4b1d      	ldr	r3, [pc, #116]	@ (8015bb8 <__pow5mult+0xac>)
 8015b42:	481e      	ldr	r0, [pc, #120]	@ (8015bbc <__pow5mult+0xb0>)
 8015b44:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015b48:	f000 fa40 	bl	8015fcc <__assert_func>
 8015b4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015b50:	6004      	str	r4, [r0, #0]
 8015b52:	60c4      	str	r4, [r0, #12]
 8015b54:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015b58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015b5c:	b94c      	cbnz	r4, 8015b72 <__pow5mult+0x66>
 8015b5e:	f240 2171 	movw	r1, #625	@ 0x271
 8015b62:	4638      	mov	r0, r7
 8015b64:	f7ff ff1a 	bl	801599c <__i2b>
 8015b68:	2300      	movs	r3, #0
 8015b6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8015b6e:	4604      	mov	r4, r0
 8015b70:	6003      	str	r3, [r0, #0]
 8015b72:	f04f 0900 	mov.w	r9, #0
 8015b76:	07eb      	lsls	r3, r5, #31
 8015b78:	d50a      	bpl.n	8015b90 <__pow5mult+0x84>
 8015b7a:	4631      	mov	r1, r6
 8015b7c:	4622      	mov	r2, r4
 8015b7e:	4638      	mov	r0, r7
 8015b80:	f7ff ff22 	bl	80159c8 <__multiply>
 8015b84:	4631      	mov	r1, r6
 8015b86:	4680      	mov	r8, r0
 8015b88:	4638      	mov	r0, r7
 8015b8a:	f7ff fe53 	bl	8015834 <_Bfree>
 8015b8e:	4646      	mov	r6, r8
 8015b90:	106d      	asrs	r5, r5, #1
 8015b92:	d00b      	beq.n	8015bac <__pow5mult+0xa0>
 8015b94:	6820      	ldr	r0, [r4, #0]
 8015b96:	b938      	cbnz	r0, 8015ba8 <__pow5mult+0x9c>
 8015b98:	4622      	mov	r2, r4
 8015b9a:	4621      	mov	r1, r4
 8015b9c:	4638      	mov	r0, r7
 8015b9e:	f7ff ff13 	bl	80159c8 <__multiply>
 8015ba2:	6020      	str	r0, [r4, #0]
 8015ba4:	f8c0 9000 	str.w	r9, [r0]
 8015ba8:	4604      	mov	r4, r0
 8015baa:	e7e4      	b.n	8015b76 <__pow5mult+0x6a>
 8015bac:	4630      	mov	r0, r6
 8015bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bb2:	bf00      	nop
 8015bb4:	08017d20 	.word	0x08017d20
 8015bb8:	08017aed 	.word	0x08017aed
 8015bbc:	08017b7e 	.word	0x08017b7e

08015bc0 <__lshift>:
 8015bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015bc4:	460c      	mov	r4, r1
 8015bc6:	6849      	ldr	r1, [r1, #4]
 8015bc8:	6923      	ldr	r3, [r4, #16]
 8015bca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015bce:	68a3      	ldr	r3, [r4, #8]
 8015bd0:	4607      	mov	r7, r0
 8015bd2:	4691      	mov	r9, r2
 8015bd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015bd8:	f108 0601 	add.w	r6, r8, #1
 8015bdc:	42b3      	cmp	r3, r6
 8015bde:	db0b      	blt.n	8015bf8 <__lshift+0x38>
 8015be0:	4638      	mov	r0, r7
 8015be2:	f7ff fde7 	bl	80157b4 <_Balloc>
 8015be6:	4605      	mov	r5, r0
 8015be8:	b948      	cbnz	r0, 8015bfe <__lshift+0x3e>
 8015bea:	4602      	mov	r2, r0
 8015bec:	4b28      	ldr	r3, [pc, #160]	@ (8015c90 <__lshift+0xd0>)
 8015bee:	4829      	ldr	r0, [pc, #164]	@ (8015c94 <__lshift+0xd4>)
 8015bf0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015bf4:	f000 f9ea 	bl	8015fcc <__assert_func>
 8015bf8:	3101      	adds	r1, #1
 8015bfa:	005b      	lsls	r3, r3, #1
 8015bfc:	e7ee      	b.n	8015bdc <__lshift+0x1c>
 8015bfe:	2300      	movs	r3, #0
 8015c00:	f100 0114 	add.w	r1, r0, #20
 8015c04:	f100 0210 	add.w	r2, r0, #16
 8015c08:	4618      	mov	r0, r3
 8015c0a:	4553      	cmp	r3, sl
 8015c0c:	db33      	blt.n	8015c76 <__lshift+0xb6>
 8015c0e:	6920      	ldr	r0, [r4, #16]
 8015c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015c14:	f104 0314 	add.w	r3, r4, #20
 8015c18:	f019 091f 	ands.w	r9, r9, #31
 8015c1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015c20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015c24:	d02b      	beq.n	8015c7e <__lshift+0xbe>
 8015c26:	f1c9 0e20 	rsb	lr, r9, #32
 8015c2a:	468a      	mov	sl, r1
 8015c2c:	2200      	movs	r2, #0
 8015c2e:	6818      	ldr	r0, [r3, #0]
 8015c30:	fa00 f009 	lsl.w	r0, r0, r9
 8015c34:	4310      	orrs	r0, r2
 8015c36:	f84a 0b04 	str.w	r0, [sl], #4
 8015c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c3e:	459c      	cmp	ip, r3
 8015c40:	fa22 f20e 	lsr.w	r2, r2, lr
 8015c44:	d8f3      	bhi.n	8015c2e <__lshift+0x6e>
 8015c46:	ebac 0304 	sub.w	r3, ip, r4
 8015c4a:	3b15      	subs	r3, #21
 8015c4c:	f023 0303 	bic.w	r3, r3, #3
 8015c50:	3304      	adds	r3, #4
 8015c52:	f104 0015 	add.w	r0, r4, #21
 8015c56:	4560      	cmp	r0, ip
 8015c58:	bf88      	it	hi
 8015c5a:	2304      	movhi	r3, #4
 8015c5c:	50ca      	str	r2, [r1, r3]
 8015c5e:	b10a      	cbz	r2, 8015c64 <__lshift+0xa4>
 8015c60:	f108 0602 	add.w	r6, r8, #2
 8015c64:	3e01      	subs	r6, #1
 8015c66:	4638      	mov	r0, r7
 8015c68:	612e      	str	r6, [r5, #16]
 8015c6a:	4621      	mov	r1, r4
 8015c6c:	f7ff fde2 	bl	8015834 <_Bfree>
 8015c70:	4628      	mov	r0, r5
 8015c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8015c7a:	3301      	adds	r3, #1
 8015c7c:	e7c5      	b.n	8015c0a <__lshift+0x4a>
 8015c7e:	3904      	subs	r1, #4
 8015c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c84:	f841 2f04 	str.w	r2, [r1, #4]!
 8015c88:	459c      	cmp	ip, r3
 8015c8a:	d8f9      	bhi.n	8015c80 <__lshift+0xc0>
 8015c8c:	e7ea      	b.n	8015c64 <__lshift+0xa4>
 8015c8e:	bf00      	nop
 8015c90:	08017b5c 	.word	0x08017b5c
 8015c94:	08017b7e 	.word	0x08017b7e

08015c98 <__mcmp>:
 8015c98:	690a      	ldr	r2, [r1, #16]
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	6900      	ldr	r0, [r0, #16]
 8015c9e:	1a80      	subs	r0, r0, r2
 8015ca0:	b530      	push	{r4, r5, lr}
 8015ca2:	d10e      	bne.n	8015cc2 <__mcmp+0x2a>
 8015ca4:	3314      	adds	r3, #20
 8015ca6:	3114      	adds	r1, #20
 8015ca8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015cac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015cb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015cb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015cb8:	4295      	cmp	r5, r2
 8015cba:	d003      	beq.n	8015cc4 <__mcmp+0x2c>
 8015cbc:	d205      	bcs.n	8015cca <__mcmp+0x32>
 8015cbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015cc2:	bd30      	pop	{r4, r5, pc}
 8015cc4:	42a3      	cmp	r3, r4
 8015cc6:	d3f3      	bcc.n	8015cb0 <__mcmp+0x18>
 8015cc8:	e7fb      	b.n	8015cc2 <__mcmp+0x2a>
 8015cca:	2001      	movs	r0, #1
 8015ccc:	e7f9      	b.n	8015cc2 <__mcmp+0x2a>
	...

08015cd0 <__mdiff>:
 8015cd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cd4:	4689      	mov	r9, r1
 8015cd6:	4606      	mov	r6, r0
 8015cd8:	4611      	mov	r1, r2
 8015cda:	4648      	mov	r0, r9
 8015cdc:	4614      	mov	r4, r2
 8015cde:	f7ff ffdb 	bl	8015c98 <__mcmp>
 8015ce2:	1e05      	subs	r5, r0, #0
 8015ce4:	d112      	bne.n	8015d0c <__mdiff+0x3c>
 8015ce6:	4629      	mov	r1, r5
 8015ce8:	4630      	mov	r0, r6
 8015cea:	f7ff fd63 	bl	80157b4 <_Balloc>
 8015cee:	4602      	mov	r2, r0
 8015cf0:	b928      	cbnz	r0, 8015cfe <__mdiff+0x2e>
 8015cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8015df0 <__mdiff+0x120>)
 8015cf4:	f240 2137 	movw	r1, #567	@ 0x237
 8015cf8:	483e      	ldr	r0, [pc, #248]	@ (8015df4 <__mdiff+0x124>)
 8015cfa:	f000 f967 	bl	8015fcc <__assert_func>
 8015cfe:	2301      	movs	r3, #1
 8015d00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015d04:	4610      	mov	r0, r2
 8015d06:	b003      	add	sp, #12
 8015d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d0c:	bfbc      	itt	lt
 8015d0e:	464b      	movlt	r3, r9
 8015d10:	46a1      	movlt	r9, r4
 8015d12:	4630      	mov	r0, r6
 8015d14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015d18:	bfba      	itte	lt
 8015d1a:	461c      	movlt	r4, r3
 8015d1c:	2501      	movlt	r5, #1
 8015d1e:	2500      	movge	r5, #0
 8015d20:	f7ff fd48 	bl	80157b4 <_Balloc>
 8015d24:	4602      	mov	r2, r0
 8015d26:	b918      	cbnz	r0, 8015d30 <__mdiff+0x60>
 8015d28:	4b31      	ldr	r3, [pc, #196]	@ (8015df0 <__mdiff+0x120>)
 8015d2a:	f240 2145 	movw	r1, #581	@ 0x245
 8015d2e:	e7e3      	b.n	8015cf8 <__mdiff+0x28>
 8015d30:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015d34:	6926      	ldr	r6, [r4, #16]
 8015d36:	60c5      	str	r5, [r0, #12]
 8015d38:	f109 0310 	add.w	r3, r9, #16
 8015d3c:	f109 0514 	add.w	r5, r9, #20
 8015d40:	f104 0e14 	add.w	lr, r4, #20
 8015d44:	f100 0b14 	add.w	fp, r0, #20
 8015d48:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015d4c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015d50:	9301      	str	r3, [sp, #4]
 8015d52:	46d9      	mov	r9, fp
 8015d54:	f04f 0c00 	mov.w	ip, #0
 8015d58:	9b01      	ldr	r3, [sp, #4]
 8015d5a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015d5e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015d62:	9301      	str	r3, [sp, #4]
 8015d64:	fa1f f38a 	uxth.w	r3, sl
 8015d68:	4619      	mov	r1, r3
 8015d6a:	b283      	uxth	r3, r0
 8015d6c:	1acb      	subs	r3, r1, r3
 8015d6e:	0c00      	lsrs	r0, r0, #16
 8015d70:	4463      	add	r3, ip
 8015d72:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015d76:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015d7a:	b29b      	uxth	r3, r3
 8015d7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015d80:	4576      	cmp	r6, lr
 8015d82:	f849 3b04 	str.w	r3, [r9], #4
 8015d86:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015d8a:	d8e5      	bhi.n	8015d58 <__mdiff+0x88>
 8015d8c:	1b33      	subs	r3, r6, r4
 8015d8e:	3b15      	subs	r3, #21
 8015d90:	f023 0303 	bic.w	r3, r3, #3
 8015d94:	3415      	adds	r4, #21
 8015d96:	3304      	adds	r3, #4
 8015d98:	42a6      	cmp	r6, r4
 8015d9a:	bf38      	it	cc
 8015d9c:	2304      	movcc	r3, #4
 8015d9e:	441d      	add	r5, r3
 8015da0:	445b      	add	r3, fp
 8015da2:	461e      	mov	r6, r3
 8015da4:	462c      	mov	r4, r5
 8015da6:	4544      	cmp	r4, r8
 8015da8:	d30e      	bcc.n	8015dc8 <__mdiff+0xf8>
 8015daa:	f108 0103 	add.w	r1, r8, #3
 8015dae:	1b49      	subs	r1, r1, r5
 8015db0:	f021 0103 	bic.w	r1, r1, #3
 8015db4:	3d03      	subs	r5, #3
 8015db6:	45a8      	cmp	r8, r5
 8015db8:	bf38      	it	cc
 8015dba:	2100      	movcc	r1, #0
 8015dbc:	440b      	add	r3, r1
 8015dbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015dc2:	b191      	cbz	r1, 8015dea <__mdiff+0x11a>
 8015dc4:	6117      	str	r7, [r2, #16]
 8015dc6:	e79d      	b.n	8015d04 <__mdiff+0x34>
 8015dc8:	f854 1b04 	ldr.w	r1, [r4], #4
 8015dcc:	46e6      	mov	lr, ip
 8015dce:	0c08      	lsrs	r0, r1, #16
 8015dd0:	fa1c fc81 	uxtah	ip, ip, r1
 8015dd4:	4471      	add	r1, lr
 8015dd6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015dda:	b289      	uxth	r1, r1
 8015ddc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015de0:	f846 1b04 	str.w	r1, [r6], #4
 8015de4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015de8:	e7dd      	b.n	8015da6 <__mdiff+0xd6>
 8015dea:	3f01      	subs	r7, #1
 8015dec:	e7e7      	b.n	8015dbe <__mdiff+0xee>
 8015dee:	bf00      	nop
 8015df0:	08017b5c 	.word	0x08017b5c
 8015df4:	08017b7e 	.word	0x08017b7e

08015df8 <__d2b>:
 8015df8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015dfc:	460f      	mov	r7, r1
 8015dfe:	2101      	movs	r1, #1
 8015e00:	ec59 8b10 	vmov	r8, r9, d0
 8015e04:	4616      	mov	r6, r2
 8015e06:	f7ff fcd5 	bl	80157b4 <_Balloc>
 8015e0a:	4604      	mov	r4, r0
 8015e0c:	b930      	cbnz	r0, 8015e1c <__d2b+0x24>
 8015e0e:	4602      	mov	r2, r0
 8015e10:	4b23      	ldr	r3, [pc, #140]	@ (8015ea0 <__d2b+0xa8>)
 8015e12:	4824      	ldr	r0, [pc, #144]	@ (8015ea4 <__d2b+0xac>)
 8015e14:	f240 310f 	movw	r1, #783	@ 0x30f
 8015e18:	f000 f8d8 	bl	8015fcc <__assert_func>
 8015e1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015e20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015e24:	b10d      	cbz	r5, 8015e2a <__d2b+0x32>
 8015e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015e2a:	9301      	str	r3, [sp, #4]
 8015e2c:	f1b8 0300 	subs.w	r3, r8, #0
 8015e30:	d023      	beq.n	8015e7a <__d2b+0x82>
 8015e32:	4668      	mov	r0, sp
 8015e34:	9300      	str	r3, [sp, #0]
 8015e36:	f7ff fd84 	bl	8015942 <__lo0bits>
 8015e3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015e3e:	b1d0      	cbz	r0, 8015e76 <__d2b+0x7e>
 8015e40:	f1c0 0320 	rsb	r3, r0, #32
 8015e44:	fa02 f303 	lsl.w	r3, r2, r3
 8015e48:	430b      	orrs	r3, r1
 8015e4a:	40c2      	lsrs	r2, r0
 8015e4c:	6163      	str	r3, [r4, #20]
 8015e4e:	9201      	str	r2, [sp, #4]
 8015e50:	9b01      	ldr	r3, [sp, #4]
 8015e52:	61a3      	str	r3, [r4, #24]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	bf0c      	ite	eq
 8015e58:	2201      	moveq	r2, #1
 8015e5a:	2202      	movne	r2, #2
 8015e5c:	6122      	str	r2, [r4, #16]
 8015e5e:	b1a5      	cbz	r5, 8015e8a <__d2b+0x92>
 8015e60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015e64:	4405      	add	r5, r0
 8015e66:	603d      	str	r5, [r7, #0]
 8015e68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015e6c:	6030      	str	r0, [r6, #0]
 8015e6e:	4620      	mov	r0, r4
 8015e70:	b003      	add	sp, #12
 8015e72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e76:	6161      	str	r1, [r4, #20]
 8015e78:	e7ea      	b.n	8015e50 <__d2b+0x58>
 8015e7a:	a801      	add	r0, sp, #4
 8015e7c:	f7ff fd61 	bl	8015942 <__lo0bits>
 8015e80:	9b01      	ldr	r3, [sp, #4]
 8015e82:	6163      	str	r3, [r4, #20]
 8015e84:	3020      	adds	r0, #32
 8015e86:	2201      	movs	r2, #1
 8015e88:	e7e8      	b.n	8015e5c <__d2b+0x64>
 8015e8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015e8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015e92:	6038      	str	r0, [r7, #0]
 8015e94:	6918      	ldr	r0, [r3, #16]
 8015e96:	f7ff fd35 	bl	8015904 <__hi0bits>
 8015e9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015e9e:	e7e5      	b.n	8015e6c <__d2b+0x74>
 8015ea0:	08017b5c 	.word	0x08017b5c
 8015ea4:	08017b7e 	.word	0x08017b7e

08015ea8 <_malloc_usable_size_r>:
 8015ea8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015eac:	1f18      	subs	r0, r3, #4
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	bfbc      	itt	lt
 8015eb2:	580b      	ldrlt	r3, [r1, r0]
 8015eb4:	18c0      	addlt	r0, r0, r3
 8015eb6:	4770      	bx	lr

08015eb8 <__sread>:
 8015eb8:	b510      	push	{r4, lr}
 8015eba:	460c      	mov	r4, r1
 8015ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ec0:	f000 f850 	bl	8015f64 <_read_r>
 8015ec4:	2800      	cmp	r0, #0
 8015ec6:	bfab      	itete	ge
 8015ec8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015eca:	89a3      	ldrhlt	r3, [r4, #12]
 8015ecc:	181b      	addge	r3, r3, r0
 8015ece:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015ed2:	bfac      	ite	ge
 8015ed4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015ed6:	81a3      	strhlt	r3, [r4, #12]
 8015ed8:	bd10      	pop	{r4, pc}

08015eda <__swrite>:
 8015eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ede:	461f      	mov	r7, r3
 8015ee0:	898b      	ldrh	r3, [r1, #12]
 8015ee2:	05db      	lsls	r3, r3, #23
 8015ee4:	4605      	mov	r5, r0
 8015ee6:	460c      	mov	r4, r1
 8015ee8:	4616      	mov	r6, r2
 8015eea:	d505      	bpl.n	8015ef8 <__swrite+0x1e>
 8015eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ef0:	2302      	movs	r3, #2
 8015ef2:	2200      	movs	r2, #0
 8015ef4:	f000 f824 	bl	8015f40 <_lseek_r>
 8015ef8:	89a3      	ldrh	r3, [r4, #12]
 8015efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015efe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015f02:	81a3      	strh	r3, [r4, #12]
 8015f04:	4632      	mov	r2, r6
 8015f06:	463b      	mov	r3, r7
 8015f08:	4628      	mov	r0, r5
 8015f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015f0e:	f000 b83b 	b.w	8015f88 <_write_r>

08015f12 <__sseek>:
 8015f12:	b510      	push	{r4, lr}
 8015f14:	460c      	mov	r4, r1
 8015f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f1a:	f000 f811 	bl	8015f40 <_lseek_r>
 8015f1e:	1c43      	adds	r3, r0, #1
 8015f20:	89a3      	ldrh	r3, [r4, #12]
 8015f22:	bf15      	itete	ne
 8015f24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015f26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015f2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015f2e:	81a3      	strheq	r3, [r4, #12]
 8015f30:	bf18      	it	ne
 8015f32:	81a3      	strhne	r3, [r4, #12]
 8015f34:	bd10      	pop	{r4, pc}

08015f36 <__sclose>:
 8015f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f3a:	f000 b837 	b.w	8015fac <_close_r>
	...

08015f40 <_lseek_r>:
 8015f40:	b538      	push	{r3, r4, r5, lr}
 8015f42:	4d07      	ldr	r5, [pc, #28]	@ (8015f60 <_lseek_r+0x20>)
 8015f44:	4604      	mov	r4, r0
 8015f46:	4608      	mov	r0, r1
 8015f48:	4611      	mov	r1, r2
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	602a      	str	r2, [r5, #0]
 8015f4e:	461a      	mov	r2, r3
 8015f50:	f7f6 fec9 	bl	800cce6 <_lseek>
 8015f54:	1c43      	adds	r3, r0, #1
 8015f56:	d102      	bne.n	8015f5e <_lseek_r+0x1e>
 8015f58:	682b      	ldr	r3, [r5, #0]
 8015f5a:	b103      	cbz	r3, 8015f5e <_lseek_r+0x1e>
 8015f5c:	6023      	str	r3, [r4, #0]
 8015f5e:	bd38      	pop	{r3, r4, r5, pc}
 8015f60:	20005aac 	.word	0x20005aac

08015f64 <_read_r>:
 8015f64:	b538      	push	{r3, r4, r5, lr}
 8015f66:	4d07      	ldr	r5, [pc, #28]	@ (8015f84 <_read_r+0x20>)
 8015f68:	4604      	mov	r4, r0
 8015f6a:	4608      	mov	r0, r1
 8015f6c:	4611      	mov	r1, r2
 8015f6e:	2200      	movs	r2, #0
 8015f70:	602a      	str	r2, [r5, #0]
 8015f72:	461a      	mov	r2, r3
 8015f74:	f7f6 fe57 	bl	800cc26 <_read>
 8015f78:	1c43      	adds	r3, r0, #1
 8015f7a:	d102      	bne.n	8015f82 <_read_r+0x1e>
 8015f7c:	682b      	ldr	r3, [r5, #0]
 8015f7e:	b103      	cbz	r3, 8015f82 <_read_r+0x1e>
 8015f80:	6023      	str	r3, [r4, #0]
 8015f82:	bd38      	pop	{r3, r4, r5, pc}
 8015f84:	20005aac 	.word	0x20005aac

08015f88 <_write_r>:
 8015f88:	b538      	push	{r3, r4, r5, lr}
 8015f8a:	4d07      	ldr	r5, [pc, #28]	@ (8015fa8 <_write_r+0x20>)
 8015f8c:	4604      	mov	r4, r0
 8015f8e:	4608      	mov	r0, r1
 8015f90:	4611      	mov	r1, r2
 8015f92:	2200      	movs	r2, #0
 8015f94:	602a      	str	r2, [r5, #0]
 8015f96:	461a      	mov	r2, r3
 8015f98:	f7f6 fe62 	bl	800cc60 <_write>
 8015f9c:	1c43      	adds	r3, r0, #1
 8015f9e:	d102      	bne.n	8015fa6 <_write_r+0x1e>
 8015fa0:	682b      	ldr	r3, [r5, #0]
 8015fa2:	b103      	cbz	r3, 8015fa6 <_write_r+0x1e>
 8015fa4:	6023      	str	r3, [r4, #0]
 8015fa6:	bd38      	pop	{r3, r4, r5, pc}
 8015fa8:	20005aac 	.word	0x20005aac

08015fac <_close_r>:
 8015fac:	b538      	push	{r3, r4, r5, lr}
 8015fae:	4d06      	ldr	r5, [pc, #24]	@ (8015fc8 <_close_r+0x1c>)
 8015fb0:	2300      	movs	r3, #0
 8015fb2:	4604      	mov	r4, r0
 8015fb4:	4608      	mov	r0, r1
 8015fb6:	602b      	str	r3, [r5, #0]
 8015fb8:	f7f6 fe6e 	bl	800cc98 <_close>
 8015fbc:	1c43      	adds	r3, r0, #1
 8015fbe:	d102      	bne.n	8015fc6 <_close_r+0x1a>
 8015fc0:	682b      	ldr	r3, [r5, #0]
 8015fc2:	b103      	cbz	r3, 8015fc6 <_close_r+0x1a>
 8015fc4:	6023      	str	r3, [r4, #0]
 8015fc6:	bd38      	pop	{r3, r4, r5, pc}
 8015fc8:	20005aac 	.word	0x20005aac

08015fcc <__assert_func>:
 8015fcc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015fce:	4614      	mov	r4, r2
 8015fd0:	461a      	mov	r2, r3
 8015fd2:	4b09      	ldr	r3, [pc, #36]	@ (8015ff8 <__assert_func+0x2c>)
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	4605      	mov	r5, r0
 8015fd8:	68d8      	ldr	r0, [r3, #12]
 8015fda:	b14c      	cbz	r4, 8015ff0 <__assert_func+0x24>
 8015fdc:	4b07      	ldr	r3, [pc, #28]	@ (8015ffc <__assert_func+0x30>)
 8015fde:	9100      	str	r1, [sp, #0]
 8015fe0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015fe4:	4906      	ldr	r1, [pc, #24]	@ (8016000 <__assert_func+0x34>)
 8015fe6:	462b      	mov	r3, r5
 8015fe8:	f000 f834 	bl	8016054 <fiprintf>
 8015fec:	f7fd f8b8 	bl	8013160 <abort>
 8015ff0:	4b04      	ldr	r3, [pc, #16]	@ (8016004 <__assert_func+0x38>)
 8015ff2:	461c      	mov	r4, r3
 8015ff4:	e7f3      	b.n	8015fde <__assert_func+0x12>
 8015ff6:	bf00      	nop
 8015ff8:	20000024 	.word	0x20000024
 8015ffc:	08017be1 	.word	0x08017be1
 8016000:	08017bee 	.word	0x08017bee
 8016004:	08017c1c 	.word	0x08017c1c

08016008 <_calloc_r>:
 8016008:	b570      	push	{r4, r5, r6, lr}
 801600a:	fba1 5402 	umull	r5, r4, r1, r2
 801600e:	b934      	cbnz	r4, 801601e <_calloc_r+0x16>
 8016010:	4629      	mov	r1, r5
 8016012:	f7fd fbf1 	bl	80137f8 <_malloc_r>
 8016016:	4606      	mov	r6, r0
 8016018:	b928      	cbnz	r0, 8016026 <_calloc_r+0x1e>
 801601a:	4630      	mov	r0, r6
 801601c:	bd70      	pop	{r4, r5, r6, pc}
 801601e:	220c      	movs	r2, #12
 8016020:	6002      	str	r2, [r0, #0]
 8016022:	2600      	movs	r6, #0
 8016024:	e7f9      	b.n	801601a <_calloc_r+0x12>
 8016026:	462a      	mov	r2, r5
 8016028:	4621      	mov	r1, r4
 801602a:	f7fe fa33 	bl	8014494 <memset>
 801602e:	e7f4      	b.n	801601a <_calloc_r+0x12>

08016030 <__ascii_mbtowc>:
 8016030:	b082      	sub	sp, #8
 8016032:	b901      	cbnz	r1, 8016036 <__ascii_mbtowc+0x6>
 8016034:	a901      	add	r1, sp, #4
 8016036:	b142      	cbz	r2, 801604a <__ascii_mbtowc+0x1a>
 8016038:	b14b      	cbz	r3, 801604e <__ascii_mbtowc+0x1e>
 801603a:	7813      	ldrb	r3, [r2, #0]
 801603c:	600b      	str	r3, [r1, #0]
 801603e:	7812      	ldrb	r2, [r2, #0]
 8016040:	1e10      	subs	r0, r2, #0
 8016042:	bf18      	it	ne
 8016044:	2001      	movne	r0, #1
 8016046:	b002      	add	sp, #8
 8016048:	4770      	bx	lr
 801604a:	4610      	mov	r0, r2
 801604c:	e7fb      	b.n	8016046 <__ascii_mbtowc+0x16>
 801604e:	f06f 0001 	mvn.w	r0, #1
 8016052:	e7f8      	b.n	8016046 <__ascii_mbtowc+0x16>

08016054 <fiprintf>:
 8016054:	b40e      	push	{r1, r2, r3}
 8016056:	b503      	push	{r0, r1, lr}
 8016058:	4601      	mov	r1, r0
 801605a:	ab03      	add	r3, sp, #12
 801605c:	4805      	ldr	r0, [pc, #20]	@ (8016074 <fiprintf+0x20>)
 801605e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016062:	6800      	ldr	r0, [r0, #0]
 8016064:	9301      	str	r3, [sp, #4]
 8016066:	f000 f83d 	bl	80160e4 <_vfiprintf_r>
 801606a:	b002      	add	sp, #8
 801606c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016070:	b003      	add	sp, #12
 8016072:	4770      	bx	lr
 8016074:	20000024 	.word	0x20000024

08016078 <__ascii_wctomb>:
 8016078:	4603      	mov	r3, r0
 801607a:	4608      	mov	r0, r1
 801607c:	b141      	cbz	r1, 8016090 <__ascii_wctomb+0x18>
 801607e:	2aff      	cmp	r2, #255	@ 0xff
 8016080:	d904      	bls.n	801608c <__ascii_wctomb+0x14>
 8016082:	228a      	movs	r2, #138	@ 0x8a
 8016084:	601a      	str	r2, [r3, #0]
 8016086:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801608a:	4770      	bx	lr
 801608c:	700a      	strb	r2, [r1, #0]
 801608e:	2001      	movs	r0, #1
 8016090:	4770      	bx	lr

08016092 <__sfputc_r>:
 8016092:	6893      	ldr	r3, [r2, #8]
 8016094:	3b01      	subs	r3, #1
 8016096:	2b00      	cmp	r3, #0
 8016098:	b410      	push	{r4}
 801609a:	6093      	str	r3, [r2, #8]
 801609c:	da08      	bge.n	80160b0 <__sfputc_r+0x1e>
 801609e:	6994      	ldr	r4, [r2, #24]
 80160a0:	42a3      	cmp	r3, r4
 80160a2:	db01      	blt.n	80160a8 <__sfputc_r+0x16>
 80160a4:	290a      	cmp	r1, #10
 80160a6:	d103      	bne.n	80160b0 <__sfputc_r+0x1e>
 80160a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160ac:	f7fd bfae 	b.w	801400c <__swbuf_r>
 80160b0:	6813      	ldr	r3, [r2, #0]
 80160b2:	1c58      	adds	r0, r3, #1
 80160b4:	6010      	str	r0, [r2, #0]
 80160b6:	7019      	strb	r1, [r3, #0]
 80160b8:	4608      	mov	r0, r1
 80160ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80160be:	4770      	bx	lr

080160c0 <__sfputs_r>:
 80160c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160c2:	4606      	mov	r6, r0
 80160c4:	460f      	mov	r7, r1
 80160c6:	4614      	mov	r4, r2
 80160c8:	18d5      	adds	r5, r2, r3
 80160ca:	42ac      	cmp	r4, r5
 80160cc:	d101      	bne.n	80160d2 <__sfputs_r+0x12>
 80160ce:	2000      	movs	r0, #0
 80160d0:	e007      	b.n	80160e2 <__sfputs_r+0x22>
 80160d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160d6:	463a      	mov	r2, r7
 80160d8:	4630      	mov	r0, r6
 80160da:	f7ff ffda 	bl	8016092 <__sfputc_r>
 80160de:	1c43      	adds	r3, r0, #1
 80160e0:	d1f3      	bne.n	80160ca <__sfputs_r+0xa>
 80160e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080160e4 <_vfiprintf_r>:
 80160e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160e8:	460d      	mov	r5, r1
 80160ea:	b09d      	sub	sp, #116	@ 0x74
 80160ec:	4614      	mov	r4, r2
 80160ee:	4698      	mov	r8, r3
 80160f0:	4606      	mov	r6, r0
 80160f2:	b118      	cbz	r0, 80160fc <_vfiprintf_r+0x18>
 80160f4:	6a03      	ldr	r3, [r0, #32]
 80160f6:	b90b      	cbnz	r3, 80160fc <_vfiprintf_r+0x18>
 80160f8:	f7fd fe82 	bl	8013e00 <__sinit>
 80160fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80160fe:	07d9      	lsls	r1, r3, #31
 8016100:	d405      	bmi.n	801610e <_vfiprintf_r+0x2a>
 8016102:	89ab      	ldrh	r3, [r5, #12]
 8016104:	059a      	lsls	r2, r3, #22
 8016106:	d402      	bmi.n	801610e <_vfiprintf_r+0x2a>
 8016108:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801610a:	f7fe fa7a 	bl	8014602 <__retarget_lock_acquire_recursive>
 801610e:	89ab      	ldrh	r3, [r5, #12]
 8016110:	071b      	lsls	r3, r3, #28
 8016112:	d501      	bpl.n	8016118 <_vfiprintf_r+0x34>
 8016114:	692b      	ldr	r3, [r5, #16]
 8016116:	b99b      	cbnz	r3, 8016140 <_vfiprintf_r+0x5c>
 8016118:	4629      	mov	r1, r5
 801611a:	4630      	mov	r0, r6
 801611c:	f7fe f82c 	bl	8014178 <__swsetup_r>
 8016120:	b170      	cbz	r0, 8016140 <_vfiprintf_r+0x5c>
 8016122:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016124:	07dc      	lsls	r4, r3, #31
 8016126:	d504      	bpl.n	8016132 <_vfiprintf_r+0x4e>
 8016128:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801612c:	b01d      	add	sp, #116	@ 0x74
 801612e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016132:	89ab      	ldrh	r3, [r5, #12]
 8016134:	0598      	lsls	r0, r3, #22
 8016136:	d4f7      	bmi.n	8016128 <_vfiprintf_r+0x44>
 8016138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801613a:	f7fe fa63 	bl	8014604 <__retarget_lock_release_recursive>
 801613e:	e7f3      	b.n	8016128 <_vfiprintf_r+0x44>
 8016140:	2300      	movs	r3, #0
 8016142:	9309      	str	r3, [sp, #36]	@ 0x24
 8016144:	2320      	movs	r3, #32
 8016146:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801614a:	f8cd 800c 	str.w	r8, [sp, #12]
 801614e:	2330      	movs	r3, #48	@ 0x30
 8016150:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016300 <_vfiprintf_r+0x21c>
 8016154:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016158:	f04f 0901 	mov.w	r9, #1
 801615c:	4623      	mov	r3, r4
 801615e:	469a      	mov	sl, r3
 8016160:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016164:	b10a      	cbz	r2, 801616a <_vfiprintf_r+0x86>
 8016166:	2a25      	cmp	r2, #37	@ 0x25
 8016168:	d1f9      	bne.n	801615e <_vfiprintf_r+0x7a>
 801616a:	ebba 0b04 	subs.w	fp, sl, r4
 801616e:	d00b      	beq.n	8016188 <_vfiprintf_r+0xa4>
 8016170:	465b      	mov	r3, fp
 8016172:	4622      	mov	r2, r4
 8016174:	4629      	mov	r1, r5
 8016176:	4630      	mov	r0, r6
 8016178:	f7ff ffa2 	bl	80160c0 <__sfputs_r>
 801617c:	3001      	adds	r0, #1
 801617e:	f000 80a7 	beq.w	80162d0 <_vfiprintf_r+0x1ec>
 8016182:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8016184:	445a      	add	r2, fp
 8016186:	9209      	str	r2, [sp, #36]	@ 0x24
 8016188:	f89a 3000 	ldrb.w	r3, [sl]
 801618c:	2b00      	cmp	r3, #0
 801618e:	f000 809f 	beq.w	80162d0 <_vfiprintf_r+0x1ec>
 8016192:	2300      	movs	r3, #0
 8016194:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801619c:	f10a 0a01 	add.w	sl, sl, #1
 80161a0:	9304      	str	r3, [sp, #16]
 80161a2:	9307      	str	r3, [sp, #28]
 80161a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80161a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80161aa:	4654      	mov	r4, sl
 80161ac:	2205      	movs	r2, #5
 80161ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80161b2:	4853      	ldr	r0, [pc, #332]	@ (8016300 <_vfiprintf_r+0x21c>)
 80161b4:	f7f0 fe7c 	bl	8006eb0 <memchr>
 80161b8:	9a04      	ldr	r2, [sp, #16]
 80161ba:	b9d8      	cbnz	r0, 80161f4 <_vfiprintf_r+0x110>
 80161bc:	06d1      	lsls	r1, r2, #27
 80161be:	bf44      	itt	mi
 80161c0:	2320      	movmi	r3, #32
 80161c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161c6:	0713      	lsls	r3, r2, #28
 80161c8:	bf44      	itt	mi
 80161ca:	232b      	movmi	r3, #43	@ 0x2b
 80161cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80161d0:	f89a 3000 	ldrb.w	r3, [sl]
 80161d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80161d6:	d015      	beq.n	8016204 <_vfiprintf_r+0x120>
 80161d8:	9a07      	ldr	r2, [sp, #28]
 80161da:	4654      	mov	r4, sl
 80161dc:	2000      	movs	r0, #0
 80161de:	f04f 0c0a 	mov.w	ip, #10
 80161e2:	4621      	mov	r1, r4
 80161e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80161e8:	3b30      	subs	r3, #48	@ 0x30
 80161ea:	2b09      	cmp	r3, #9
 80161ec:	d94b      	bls.n	8016286 <_vfiprintf_r+0x1a2>
 80161ee:	b1b0      	cbz	r0, 801621e <_vfiprintf_r+0x13a>
 80161f0:	9207      	str	r2, [sp, #28]
 80161f2:	e014      	b.n	801621e <_vfiprintf_r+0x13a>
 80161f4:	eba0 0308 	sub.w	r3, r0, r8
 80161f8:	fa09 f303 	lsl.w	r3, r9, r3
 80161fc:	4313      	orrs	r3, r2
 80161fe:	9304      	str	r3, [sp, #16]
 8016200:	46a2      	mov	sl, r4
 8016202:	e7d2      	b.n	80161aa <_vfiprintf_r+0xc6>
 8016204:	9b03      	ldr	r3, [sp, #12]
 8016206:	1d19      	adds	r1, r3, #4
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	9103      	str	r1, [sp, #12]
 801620c:	2b00      	cmp	r3, #0
 801620e:	bfbb      	ittet	lt
 8016210:	425b      	neglt	r3, r3
 8016212:	f042 0202 	orrlt.w	r2, r2, #2
 8016216:	9307      	strge	r3, [sp, #28]
 8016218:	9307      	strlt	r3, [sp, #28]
 801621a:	bfb8      	it	lt
 801621c:	9204      	strlt	r2, [sp, #16]
 801621e:	7823      	ldrb	r3, [r4, #0]
 8016220:	2b2e      	cmp	r3, #46	@ 0x2e
 8016222:	d10a      	bne.n	801623a <_vfiprintf_r+0x156>
 8016224:	7863      	ldrb	r3, [r4, #1]
 8016226:	2b2a      	cmp	r3, #42	@ 0x2a
 8016228:	d132      	bne.n	8016290 <_vfiprintf_r+0x1ac>
 801622a:	9b03      	ldr	r3, [sp, #12]
 801622c:	1d1a      	adds	r2, r3, #4
 801622e:	681b      	ldr	r3, [r3, #0]
 8016230:	9203      	str	r2, [sp, #12]
 8016232:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8016236:	3402      	adds	r4, #2
 8016238:	9305      	str	r3, [sp, #20]
 801623a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016310 <_vfiprintf_r+0x22c>
 801623e:	7821      	ldrb	r1, [r4, #0]
 8016240:	2203      	movs	r2, #3
 8016242:	4650      	mov	r0, sl
 8016244:	f7f0 fe34 	bl	8006eb0 <memchr>
 8016248:	b138      	cbz	r0, 801625a <_vfiprintf_r+0x176>
 801624a:	9b04      	ldr	r3, [sp, #16]
 801624c:	eba0 000a 	sub.w	r0, r0, sl
 8016250:	2240      	movs	r2, #64	@ 0x40
 8016252:	4082      	lsls	r2, r0
 8016254:	4313      	orrs	r3, r2
 8016256:	3401      	adds	r4, #1
 8016258:	9304      	str	r3, [sp, #16]
 801625a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801625e:	4829      	ldr	r0, [pc, #164]	@ (8016304 <_vfiprintf_r+0x220>)
 8016260:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8016264:	2206      	movs	r2, #6
 8016266:	f7f0 fe23 	bl	8006eb0 <memchr>
 801626a:	2800      	cmp	r0, #0
 801626c:	d03f      	beq.n	80162ee <_vfiprintf_r+0x20a>
 801626e:	4b26      	ldr	r3, [pc, #152]	@ (8016308 <_vfiprintf_r+0x224>)
 8016270:	bb1b      	cbnz	r3, 80162ba <_vfiprintf_r+0x1d6>
 8016272:	9b03      	ldr	r3, [sp, #12]
 8016274:	3307      	adds	r3, #7
 8016276:	f023 0307 	bic.w	r3, r3, #7
 801627a:	3308      	adds	r3, #8
 801627c:	9303      	str	r3, [sp, #12]
 801627e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016280:	443b      	add	r3, r7
 8016282:	9309      	str	r3, [sp, #36]	@ 0x24
 8016284:	e76a      	b.n	801615c <_vfiprintf_r+0x78>
 8016286:	fb0c 3202 	mla	r2, ip, r2, r3
 801628a:	460c      	mov	r4, r1
 801628c:	2001      	movs	r0, #1
 801628e:	e7a8      	b.n	80161e2 <_vfiprintf_r+0xfe>
 8016290:	2300      	movs	r3, #0
 8016292:	3401      	adds	r4, #1
 8016294:	9305      	str	r3, [sp, #20]
 8016296:	4619      	mov	r1, r3
 8016298:	f04f 0c0a 	mov.w	ip, #10
 801629c:	4620      	mov	r0, r4
 801629e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80162a2:	3a30      	subs	r2, #48	@ 0x30
 80162a4:	2a09      	cmp	r2, #9
 80162a6:	d903      	bls.n	80162b0 <_vfiprintf_r+0x1cc>
 80162a8:	2b00      	cmp	r3, #0
 80162aa:	d0c6      	beq.n	801623a <_vfiprintf_r+0x156>
 80162ac:	9105      	str	r1, [sp, #20]
 80162ae:	e7c4      	b.n	801623a <_vfiprintf_r+0x156>
 80162b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80162b4:	4604      	mov	r4, r0
 80162b6:	2301      	movs	r3, #1
 80162b8:	e7f0      	b.n	801629c <_vfiprintf_r+0x1b8>
 80162ba:	ab03      	add	r3, sp, #12
 80162bc:	9300      	str	r3, [sp, #0]
 80162be:	462a      	mov	r2, r5
 80162c0:	4b12      	ldr	r3, [pc, #72]	@ (801630c <_vfiprintf_r+0x228>)
 80162c2:	a904      	add	r1, sp, #16
 80162c4:	4630      	mov	r0, r6
 80162c6:	f7fd f83b 	bl	8013340 <_printf_float>
 80162ca:	4607      	mov	r7, r0
 80162cc:	1c78      	adds	r0, r7, #1
 80162ce:	d1d6      	bne.n	801627e <_vfiprintf_r+0x19a>
 80162d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80162d2:	07d9      	lsls	r1, r3, #31
 80162d4:	d405      	bmi.n	80162e2 <_vfiprintf_r+0x1fe>
 80162d6:	89ab      	ldrh	r3, [r5, #12]
 80162d8:	059a      	lsls	r2, r3, #22
 80162da:	d402      	bmi.n	80162e2 <_vfiprintf_r+0x1fe>
 80162dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80162de:	f7fe f991 	bl	8014604 <__retarget_lock_release_recursive>
 80162e2:	89ab      	ldrh	r3, [r5, #12]
 80162e4:	065b      	lsls	r3, r3, #25
 80162e6:	f53f af1f 	bmi.w	8016128 <_vfiprintf_r+0x44>
 80162ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80162ec:	e71e      	b.n	801612c <_vfiprintf_r+0x48>
 80162ee:	ab03      	add	r3, sp, #12
 80162f0:	9300      	str	r3, [sp, #0]
 80162f2:	462a      	mov	r2, r5
 80162f4:	4b05      	ldr	r3, [pc, #20]	@ (801630c <_vfiprintf_r+0x228>)
 80162f6:	a904      	add	r1, sp, #16
 80162f8:	4630      	mov	r0, r6
 80162fa:	f7fd fb6b 	bl	80139d4 <_printf_i>
 80162fe:	e7e4      	b.n	80162ca <_vfiprintf_r+0x1e6>
 8016300:	08017b6d 	.word	0x08017b6d
 8016304:	08017b77 	.word	0x08017b77
 8016308:	08013341 	.word	0x08013341
 801630c:	080160c1 	.word	0x080160c1
 8016310:	08017b73 	.word	0x08017b73

08016314 <_Unwind_GetDataRelBase>:
 8016314:	b508      	push	{r3, lr}
 8016316:	f7fc ff23 	bl	8013160 <abort>

0801631a <_Unwind_GetTextRelBase>:
 801631a:	b508      	push	{r3, lr}
 801631c:	f7ff fffa 	bl	8016314 <_Unwind_GetDataRelBase>

08016320 <_init>:
 8016320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016322:	bf00      	nop
 8016324:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016326:	bc08      	pop	{r3}
 8016328:	469e      	mov	lr, r3
 801632a:	4770      	bx	lr

0801632c <_fini>:
 801632c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801632e:	bf00      	nop
 8016330:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016332:	bc08      	pop	{r3}
 8016334:	469e      	mov	lr, r3
 8016336:	4770      	bx	lr
