<epsilon> 0
the 1
gate-to-emitter 2
voltage 3
vge 4
reaches 5
0 6
at 7
time 8
t5 9
and 10
the 11
operation 12
is 13
completed 14
. 15
