# compile verilog/system verilog design source files
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "/opt/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../project_sim2.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../project_sim2.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_27x16/sim/fifo_27x16.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_27x16_bench/sim/fifo_27x16_bench.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../project_sim2.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../project_sim2.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_315x16/sim/fifo_315x16.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_605x32/sim/fifo_605x32.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_29x32/sim/fifo_29x32.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_4x16/sim/fifo_4x16.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_256x16/sim/fifo_256x16.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_8x32/sim/fifo_8x32.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_32x512/sim/fifo_32x512.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_mc.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_std.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_64x512/sim/fifo_64x512.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/fifo_96x512_1/sim/fifo_96x512.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_clock.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_drp.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_eq.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_rate.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_reset.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_sync.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gtp_pipe_rate.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gtp_pipe_drp.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gtp_pipe_reset.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_user.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_qpll_drp.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_qpll_reset.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gt_common.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/l2p_fifo64/sim/l2p_fifo64.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../../../Yarr-fw/ip-cores/kintex7/cross_clock_fifo/sim/cross_clock_fifo.v" --include "../../../project_sim2.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
