# Digital Logic-Gates-in-Verilog-
Verilog Code and Testbench for implementation of all basic digital logic gates using Gate, Dataflow, Behavioral Level Modelling.

# Digital Logic Gates using Verilog

This project implements basic logic gates using three modelling styles:
- Gate Level Modelling
- Data Flow Modelling
- Behavioral Modelling

## Gates Implemented
- AND
- OR
- NOT
- XOR
- XNOR

## Tools Used
- Vivado
