---
title: N-Way Superscalar RISC-V Core
# summary: Designed a N-Way superscalar RISC-V core `external_link`.
summary: Designed a N-Way 2superscalar RISC-V core as part of EECS 470. 
tags:
  - Demo
date: "2016-04-27T00:00:00Z"

# Optional external URL for project (replaces project detail page).
external_link: https://github.com/sumanthumesh/RISCV_core

# image:
#   caption: Photo by Toa Heftiba on Unsplash
#   focal_point: Smart
---
