

================================================================
== Vivado HLS Report for 'savekeyvalues0_1'
================================================================
* Date:           Mon Jul 27 23:31:43 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       71|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|      169|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      169|       98|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln2517_1_fu_96_p2      |     +    |      0|  0|  32|          32|          17|
    |add_ln2517_fu_110_p2       |     +    |      0|  0|  33|          33|          33|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|  71|          68|          54|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |dram_blk_n_AW  |   9|          2|    1|          2|
    |dram_blk_n_B   |   9|          2|    1|          2|
    |dram_blk_n_W   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  27|          6|    3|          6|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln2517_reg_143                           |  33|   0|   33|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |buffer_0_key_read_1_reg_138                  |  32|   0|   32|          0|
    |buffer_0_key_read_1_reg_138_pp0_iter1_reg    |  32|   0|   32|          0|
    |buffer_0_value_read_1_reg_133                |  32|   0|   32|          0|
    |buffer_0_value_read_1_reg_133_pp0_iter1_reg  |  32|   0|   32|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 169|   0|  169|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_start             |  in |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_done              | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_idle              | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|ap_ready             | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_AW        | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_W         | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|dram_blk_n_B         | out |    1| ap_ctrl_hs |   savekeyvalues0.1  | return value |
|m_axi_dram_AWVALID   | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWREADY   |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWADDR    | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWID      | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWLEN     | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWSIZE    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWBURST   | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWLOCK    | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWCACHE   | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWPROT    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWQOS     | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWREGION  | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_AWUSER    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WVALID    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WREADY    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WDATA     | out |   64|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WSTRB     | out |    8|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WLAST     | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WID       | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_WUSER     | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARVALID   | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARREADY   |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARADDR    | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARID      | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARLEN     | out |   32|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARSIZE    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARBURST   | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARLOCK    | out |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARCACHE   | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARPROT    | out |    3|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARQOS     | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARREGION  | out |    4|    m_axi   |         dram        |    pointer   |
|m_axi_dram_ARUSER    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RVALID    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RREADY    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RDATA     |  in |   64|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RLAST     |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RID       |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RUSER     |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_RRESP     |  in |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BVALID    |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BREADY    | out |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BRESP     |  in |    2|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BID       |  in |    1|    m_axi   |         dram        |    pointer   |
|m_axi_dram_BUSER     |  in |    1|    m_axi   |         dram        |    pointer   |
|dram_offset          |  in |   29|   ap_none  |     dram_offset     |    scalar    |
|buffer_0_key_read    |  in |   32|   ap_none  |  buffer_0_key_read  |    scalar    |
|buffer_0_value_read  |  in |   32|   ap_none  | buffer_0_value_read |    scalar    |
|offset_kvs           |  in |   32|   ap_none  |      offset_kvs     |    scalar    |
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%offset_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset_kvs)"   --->   Operation 9 'read' 'offset_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%buffer_0_value_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_0_value_read)"   --->   Operation 10 'read' 'buffer_0_value_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer_0_key_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_0_key_read)"   --->   Operation 11 'read' 'buffer_0_key_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dram_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %dram_offset)"   --->   Operation 12 'read' 'dram_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.66ns)   --->   "%add_ln2517_1 = add i32 %offset_kvs_read, 99328" [../kernels/acts.cpp:2517]   --->   Operation 13 'add' 'add_ln2517_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln2517 = zext i32 %add_ln2517_1 to i33" [../kernels/acts.cpp:2517]   --->   Operation 14 'zext' 'zext_ln2517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2517_4 = zext i29 %dram_offset_read to i33" [../kernels/acts.cpp:2517]   --->   Operation 15 'zext' 'zext_ln2517_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%add_ln2517 = add i33 %zext_ln2517, %zext_ln2517_4" [../kernels/acts.cpp:2517]   --->   Operation 16 'add' 'add_ln2517' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln2517_5 = zext i33 %add_ln2517 to i64" [../kernels/acts.cpp:2517]   --->   Operation 17 'zext' 'zext_ln2517_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%dram_addr = getelementptr i64* %dram, i64 %zext_ln2517_5" [../kernels/acts.cpp:2517]   --->   Operation 18 'getelementptr' 'dram_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (8.75ns)   --->   "%dram_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %dram_addr, i32 1)" [../kernels/acts.cpp:2517]   --->   Operation 19 'writereq' 'dram_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%dram_value_addr34_pa = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %buffer_0_value_read_1, i32 %buffer_0_key_read_1)" [../kernels/acts.cpp:2517]   --->   Operation 20 'bitconcatenate' 'dram_value_addr34_pa' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i64P(i64* %dram_addr, i64 %dram_value_addr34_pa, i8 -1)" [../kernels/acts.cpp:2517]   --->   Operation 21 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 22 [5/5] (8.75ns)   --->   "%dram_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %dram_addr)" [../kernels/acts.cpp:2517]   --->   Operation 22 'writeresp' 'dram_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 23 [4/5] (8.75ns)   --->   "%dram_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %dram_addr)" [../kernels/acts.cpp:2517]   --->   Operation 23 'writeresp' 'dram_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 24 [3/5] (8.75ns)   --->   "%dram_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %dram_addr)" [../kernels/acts.cpp:2517]   --->   Operation 24 'writeresp' 'dram_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 25 [2/5] (8.75ns)   --->   "%dram_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %dram_addr)" [../kernels/acts.cpp:2517]   --->   Operation 25 'writeresp' 'dram_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %dram, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str51, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 27 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str20) nounwind" [../kernels/acts.cpp:2514]   --->   Operation 28 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str20)" [../kernels/acts.cpp:2514]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:2515]   --->   Operation 30 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/5] (8.75ns)   --->   "%dram_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %dram_addr)" [../kernels/acts.cpp:2517]   --->   Operation 31 'writeresp' 'dram_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str20, i32 %tmp)" [../kernels/acts.cpp:2518]   --->   Operation 32 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:2519]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dram]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dram_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_key_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_0_value_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ offset_kvs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset_kvs_read       (read             ) [ 000000000]
buffer_0_value_read_1 (read             ) [ 011100000]
buffer_0_key_read_1   (read             ) [ 011100000]
dram_offset_read      (read             ) [ 000000000]
add_ln2517_1          (add              ) [ 000000000]
zext_ln2517           (zext             ) [ 000000000]
zext_ln2517_4         (zext             ) [ 000000000]
add_ln2517            (add              ) [ 011000000]
zext_ln2517_5         (zext             ) [ 000000000]
dram_addr             (getelementptr    ) [ 010111111]
dram_addr_req         (writereq         ) [ 000000000]
dram_value_addr34_pa  (bitconcatenate   ) [ 000000000]
write_ln2517          (write            ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specloopname_ln2514   (specloopname     ) [ 000000000]
tmp                   (specregionbegin  ) [ 000000000]
specpipeline_ln2515   (specpipeline     ) [ 000000000]
dram_addr_resp        (writeresp        ) [ 000000000]
empty                 (specregionend    ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
ret_ln2519            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dram">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dram"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dram_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dram_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_0_key_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_key_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_0_value_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_0_value_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="offset_kvs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_kvs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str47"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="offset_kvs_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="offset_kvs_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buffer_0_value_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_value_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buffer_0_key_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_0_key_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dram_offset_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="29" slack="0"/>
<pin id="76" dir="0" index="1" bw="29" slack="0"/>
<pin id="77" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dram_offset_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_writeresp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="dram_addr_req/2 dram_addr_resp/4 "/>
</bind>
</comp>

<comp id="87" class="1004" name="write_ln2517_write_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="1"/>
<pin id="90" dir="0" index="2" bw="64" slack="0"/>
<pin id="91" dir="0" index="3" bw="1" slack="0"/>
<pin id="92" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2517/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln2517_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2517_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln2517_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2517/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln2517_4_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="29" slack="0"/>
<pin id="108" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2517_4/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln2517_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="29" slack="0"/>
<pin id="113" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2517/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln2517_5_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="33" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2517_5/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="dram_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dram_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dram_value_addr34_pa_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2"/>
<pin id="129" dir="0" index="2" bw="32" slack="2"/>
<pin id="130" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="dram_value_addr34_pa/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="buffer_0_value_read_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0_value_read_1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="buffer_0_key_read_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buffer_0_key_read_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="add_ln2517_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="33" slack="1"/>
<pin id="145" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2517 "/>
</bind>
</comp>

<comp id="148" class="1005" name="dram_addr_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dram_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="100"><net_src comp="56" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="74" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="106" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="119" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="126" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="136"><net_src comp="62" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="146"><net_src comp="110" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="151"><net_src comp="119" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="80" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dram | {2 3 4 5 6 7 8 }
	Port: dram_offset | {}
	Port: buffer_0_key_read | {}
	Port: buffer_0_value_read | {}
	Port: offset_kvs | {}
 - Input state : 
	Port: savekeyvalues0.1 : dram | {}
	Port: savekeyvalues0.1 : dram_offset | {1 }
	Port: savekeyvalues0.1 : buffer_0_key_read | {1 }
	Port: savekeyvalues0.1 : buffer_0_value_read | {1 }
	Port: savekeyvalues0.1 : offset_kvs | {1 }
  - Chain level:
	State 1
		zext_ln2517 : 1
		add_ln2517 : 2
	State 2
		dram_addr : 1
		dram_addr_req : 2
	State 3
		write_ln2517 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |        add_ln2517_1_fu_96        |    0    |    32   |
|          |         add_ln2517_fu_110        |    0    |    32   |
|----------|----------------------------------|---------|---------|
|          |    offset_kvs_read_read_fu_56    |    0    |    0    |
|   read   | buffer_0_value_read_1_read_fu_62 |    0    |    0    |
|          |  buffer_0_key_read_1_read_fu_68  |    0    |    0    |
|          |    dram_offset_read_read_fu_74   |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|        grp_writeresp_fu_80       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln2517_write_fu_87     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln2517_fu_102        |    0    |    0    |
|   zext   |       zext_ln2517_4_fu_106       |    0    |    0    |
|          |       zext_ln2517_5_fu_116       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|    dram_value_addr34_pa_fu_126   |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    64   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln2517_reg_143     |   33   |
| buffer_0_key_read_1_reg_138 |   32   |
|buffer_0_value_read_1_reg_133|   32   |
|      dram_addr_reg_148      |   64   |
+-----------------------------+--------+
|            Total            |   161  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_80 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_80 |  p1  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  1.206  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   64   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   161  |   73   |
+-----------+--------+--------+--------+
