;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -307, <-20
	DJN -1, @-20
	SUB 210, 0
	SUB @127, 106
	SUB 100, -100
	SUB -0, -20
	SUB @121, @102
	SPL @-112, #-200
	JMP @100, -104
	SUB 21, 0
	SUB <0, 912
	SUB @127, -106
	SUB @100, 100
	MOV -307, <-20
	CMP <0, 912
	SUB 210, 0
	SUB #100, -104
	SUB 0, @0
	SPL 0, <-32
	MOV -1, <-20
	SPL 512, #-110
	SPL -0, 91
	SPL 0, 912
	SUB #0, @200
	SUB -0, -20
	ADD 270, 1
	SUB #-0, 30
	ADD 270, 1
	SUB <0, @-986
	SPL 80, 912
	SPL 1, @0
	JMZ -700, -10
	SPL @100, -104
	SPL 0, 912
	SUB #-112, @-200
	SUB 21, 0
	SPL -7, @-420
	SUB #-0, 30
	SLT 0, @42
	SPL 0, 912
	SUB @127, -106
	SPL 0, <-32
	MOV -307, <-20
	SUB #0, @200
	CMP -7, <-420
	SUB #0, @200
	SPL 0, <-32
	CMP -7, <-420
