// Seed: 3451896569
module module_0 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3
    , id_4
);
  logic id_5 = (1'd0 / id_1);
  logic id_6;
  assign id_3 = !id_1;
  assign id_5 = id_2;
endmodule
