// Seed: 2921330134
module module_0 (
    output wand  id_0,
    input  wor   id_1,
    output uwire id_2,
    output tri   id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  uwire id_6,
    output wire  id_7,
    output tri0  id_8,
    output wand  id_9
);
  logic id_11;
  ;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    output wire id_6
);
  wire id_8;
  logic id_9, id_10;
  always @(negedge -1'b0 or posedge -1) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_0,
      id_6,
      id_6,
      id_6
  );
endmodule
