// Seed: 3662233656
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    output logic id_8,
    output logic id_9,
    output id_10
);
  initial begin
    forever begin
      if (id_2) begin
        id_1 <= 1'b0;
      end
    end
  end
endmodule
