SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc6slx45
SET_PREFERENCE projectname lalala
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fgg484
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_PARAMETER component_name lalala
SET_CORE_CLASS PSF
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_06_a/
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_06_a/tooldata/coregen/gui/chipscope_icon.tcl
SET_CORE_NAME ICON (ChipScope Pro - Integrated Controller)
SET_CORE_VERSION 1.06.a
SET_CORE_VLNV xilinx.com:ip:chipscope_icon:1.06.a
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_06_a/doc/chipscope_icon.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_06_a/doc/chipscope_icon.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/iprepo/Chipscope/pcores/chipscope_icon_v1_06_a/doc/html/change_log.html><Version Information>
