NVIDIA TEGRA186 Display Serial Interface
========================================

1) The dsi node:
 dsi node must be contained in host1x parent node. This node represents NVIDIA Tegra186 Display
 Serial Interface.

 Required properties
 - name: dsi
 - compatible: Should contain "nvidia,tegra186-dsi".
 - reg: Physical base address and length of the controller's registers.
 - nvidia,dsi-controller-vs: DSI version. Write 0, 1 for DSI_VS_0 and DSI_VS_1, respectively. For TEGRA186,
   it should be 1.

 - Child node represents dsi panel node.

1.A) dsi panel node:
 dsi panel node must be contained in dsi parent node. This node represents dsi panel node.
 It is possible to have multiple dsi panel nodes.

 Required properties
 - name: Can be arbitrary.
 - compatible: Can be arbitrary. One panel has its own unique compatible.
 - nvidia,panel-rst-gpio: panel reset gpio.
 - nvidia,panel-bl-en-gpio: backlight enabling gpio.
 - nvidia,panel-bl-pwm-gpio: gpio for backlight pwm signal.
 - nvidia,dsi-te-gpio: gpio for panel TE(Tearing Effect) signal.
 - nvidia,dsi-dpd-pads: dpd mode setting for dsi pads.
   One item or an array of several tuples items can be chosen.
   List of items is DSI_DPD_EN, DSIB_DPD_EN, DSIC_DPD_EN and DSID_DPD_EN.
 - nvidia,dsi-n-data-lanes: Number of DSI lanes in use. Should be one of 2, 3, 4, and 8
 - nvidia,dsi-video-burst-mode: Video mode. Write 0, 1, 2, 3, 4, 5 and 6 for TEGRA_DSI_VIDEO_NONE_BURST_MODE,
   TEGRA_DSI_VIDEO_NONE_BURST_MODE_WITH_SYNC_END, TEGRA_DSI_VIDEO_BURST_MODE_LOWEST_SPEED,
   TEGRA_DSI_VIDEO_BURST_MODE_LOW_SPEED, TEGRA_DSI_VIDEO_BURST_MODE_MEDIUM_SPEED,
   TEGRA_DSI_VIDEO_BURST_MODE_FAST_SPEED and TEGRA_DSI_VIDEO_BURST_MODE_FASTEST_SPEED,
   respectively.
 - nvidia,dsi-pixel-format: DSI pixel data format. Write 0, 1, 2, 3 for TEGRA_DSI_PIXEL_FORMAT_16BIT_P,
   TEGRA_DSI_PIXEL_FORMAT_18BIT_P, TEGRA_DSI_PIXEL_FORMAT_18BIT_NP and TEGRA_DSI_PIXEL_FORMAT_24BIT_P,
   respectively.
 - nvidia,dsi-refresh-rate: Refresh rate.
 - nvidia,dsi-rated-refresh-rate: dsi rated Refresh rate.
 - nvidia,dsi-virtual-channel: DSI virtual channel number. Write 0, 1, 2 and 3 for TEGRA_DSI_VIRTUAL_CHANNEL_0,
   TEGRA_DSI_VIRTUAL_CHANNEL_1, TEGRA_DSI_VIRTUAL_CHANNEL_2 and TEGRA_DSI_VIRTUAL_CHANNEL_3, respectively.
 - nvidia,dsi-instance: Should be 0 or 1 or 2: DSI controller or DSIB controller or DISC controller.
 - nvidia,dsi-panel-reset: Indicate if dsi output device requires hardware reset or not.
 - nvidia,dsi-te-polarity-low: 1 if dsi panel te polarity is low.
 - nvidia,dsi-power-saving-suspend: With enabled, set dsi controller ultra low power mode in suspend.
 - nvidia,dsi-lp00-pre-panel-wakeup: With 1, maintain dsi lp-00 before panel wake-up
 - nvidia,dsi-bl-name: Backlight device name. It may be same with nvidia,bl-device-name.
 - nvidia,dsi-suspend-aggr: DSI suspend aggressiveness. DSI_HOST_SUSPEND_LV2, DSI_HOST_SUSPEND_LV1,
   DSI_HOST_SUSPEND_LV0 or DSI_NO_SUSPEND can be set.
 - nvidia,dsi-edp-bridge: Set 1 if dsi to edp bridge is used.
 - nvidia,dsi-lvds-bridge: Set 1 if dsi to lvds bridge is used.
 - nvidia,dsi-ulpm-not-support: With enabled, do not enter dsi ulpm mode.
 - nvidia,dsi-video-data-type: The DSI operates in two transmission modes: video and host/command.
   Write 0, 1 for TEGRA_DSI_VIDEO_TYPE_VIDEO_MODE, TEGRA_DSI_VIDEO_TYPE_COMMAND_MODE, respectively.
 - nvidia,dsi-video-clock-mode: Control for the hs clock lane. Continuous means hs clock on all the time.
   Txonly means only hs clock active during hs transmissions. Write 0, 1 for TEGRA_DSI_VIDEO_CLOCK_CONTINUOUS,
   and TEGRA_DSI_VIDEO_CLOCK_TX_ONLY, respectively.
 - nvidia,dsi-init-cmd: panel required init command sequence.
 - nvidia,dsi-n-init-cmd: command counts of init command sequence, including delay set.
 - nvidia,dsi-suspend-cmd: panel required suspend command sequence.
 - nvidia,dsi-n-suspend-cmd: command counts of suspend command sequence, including delay set.
 - nvidia,dsi-early-suspend-cmd: panel required early suspend command sequence.
 - nvidia,dsi-n-early-suspend-cmd: command counts of early suspend command sequence, including delay set.
 - nvidia,dsi-suspend-stop-stream-late: keep DC stream enabled while issuing suspend sequence; DC stream
   will be stopped at the end of the suspend sequence.
 - nvidia,dsi-late-resume-cmd: panel required late resume command sequence.
 - nvidia,dsi-n-late-resume-cmd: command counts of late resume command sequence, including delay set.
 - nvidia,dsi-pkt-seq: custom packet sequence since some panels need non standard packet sequence.
 - nvidia,dsi-te-gpio: specifies a GPIO used for dsi panel TE signal.
 - nvidia,nvidia,dsi-ganged-type: specifies dsi ganged type. 1 for TEGRA_DSI_GANGED_SYMMETRIC_LEFT_RIGHT,
   2 for TEGRA_DSI_GANGED_SYMMETRIC_EVEN_ODD, 3 for TEGRA_DSI_GANGED_SYMMETRIC_LEFT_RIGHT_OVERLAP
 - nvidia,dsi-even-odd-pixel-width: pixel width for symmetric even/odd split, max value is 0x1FFF.
 - nvidia,dsi-phy-hsdexit: dsi phy timing, t_hsdexit_ns.
 - nvidia,dsi-phy-hstrail: dsi phy timing, t_hstrail_ns.
 - nvidia,dsi-phy-datzero: dsi phy timing, t_datzero_ns.
 - nvidia,dsi-phy-hsprepare: dsi phy timing, t_hsprepare_ns.
 - nvidia,dsi-phy-clktrail: dsi phy timing, t_clktrail_ns.
 - nvidia,dsi-phy-clkpost: dsi phy timing, t_clkpost_ns.
 - nvidia,dsi-phy-clkzero: dsi phy timing, t_clkzero_ns.
 - nvidia,dsi-phy-tlpx: dsi phy timing, t_tlpx_ns.
 - nvidia,dsi-phy-clkprepare: dsi phy timing, t_clkprepare_ns.
 - nvidia,dsi-phy-clkpre: dsi phy timing, t_clkpre_ns.
 - nvidia,dsi-phy-wakeup: dsi phy timing, t_wakeup_ns.
 - nvidia,dsi-phy-taget: dsi phy timing, t_taget_ns.
 - nvidia,dsi-phy-tasure: dsi phy timing, t_tasure_ns.
 - nvidia,dsi-phy-tago: dsi phy timing, t_tago_ns.
 - nvidia,dsi-ganged-overlap: ganged symmetric left/right overlap mode overlap region, in pixels
 - nvidia,dsi-ganged-swap-links: swap DSIA and DSIB in ganged mode (for ganged panels where DSIB connects
   to master DSI controller IC), 1 for true and 0 for false.
 - nvidia,dsi-ganged-write-to-all-links: write DSI host and panel commands to both links, with exception of
   setting up per-link ganged mode start address and range, 1 for true and 0 for false.
 - nvidia,dsi-split-link-type: specifies the type of Split Link supported by panel.
   1 for TEGRA_DSI_SPLIT_LINK_A_B, 2 for TEGRA_DSI_SPLIT_LINK_C_D, 3 for TEGRA_DSI_SPLIT_LINK_A_B_C_D
 - nvidia,enable-link-compression: enables link compression mode(DSC).
 - nvidia,enable-block-pred: Enable block prediction feature in DSC if panel supports the feature.
 - nvidia,slice-height: Link compression panels can support different slice height options. Set the
   option intended to be used for the corresponding panel.
 - nvidia,num-of-slices: 1,2,3 and 4 slices are supported. Depending on the panel support, configure the
   number of slices to one of the above options.
 - nvidia,comp-rate: Three compression rates are supported - 8 bpc, 12 bpc, 16 bpc.(bpc stands for bits per
   component). Select the compression rate supported by the panel.
 - nvidia,enable-hs-clk-in-lp-mode: Enable HS clock rate in lp mode, 1 to enable and 0 to disable.
   To be enabled when lp clock rate cannot be derived from pll_d.

 - Child nodes represent node of modes, output settings,
   smart dimmer settings, color management unit settings.

1.A.i) NVIDIA Display Controller Modes
 This must be contained in dsi panel parent node. This contains supported modes.

 Required properties:
 - name: Should be "display-timings"
 - Child nodes represent modes. Several modes can be prepared. For VRR panels, the panel's native mode
   must be placed in index VRR_NATIVE_MODE_IDX (value 1, i.e. second mode in the list, as of the writing
   of this comment).

1.A.i.x) NVIDIA Display Controller Mode timing
 This must be contained in display-timings parent node. This contains mode settings, including
 display timings.

 Required properties:
 - name: Can be arbitrary, but each sibling node should have unique name.
 - hactive, vactive: display resolution.
 - hfront-porch, hback-porch, hsync-len: horizontal display timing parameters
   in pixels.
 - vfront-porch, vback-porch, vsync-len: vertical display timing parameters in
   lines.
 - clock-frequency: display clock in Hz.
 - nvidia,h-ref-to-sync: H reference to HSYNC. This specifies the start position of HSYNC
   with respect to H reference point.
 - nvidia,v-ref-to-sync: V reference to VSYNC. This specifies the start position of VSYNC
   with respect to V reference point.

1.A.j) NVIDIA Display Default Output Settings
 This must be contained in dsi panel parent node. This is default output settings.

 Required properties:
 - name: Should be "disp-default-out".
 - nvidia,out-type: Output type. Should be TEGRA_DC_OUT_DSI.
 - nvidia,out-width: Width in struct fb_var_screeninfo. width of picture in mm.
 - nvidia,out-height: Height in struct fb_var_screeninfo. height of picture in mm.
 - nvidia,out-rotation: It specifies panel rotation in degree.
 - nvidia,out-flags: One item or an array of several tuples items can be chosen.
   List of items is TEGRA_DC_OUT_HOTPLUG_HIGH, TEGRA_DC_OUT_HOTPLUG_LOW,
   TEGRA_DC_OUT_NVHDCP_POLICY_ON_DEMAND, TEGRA_DC_OUT_NVHDCP_POLICY_ALWAYS_ON,
   TEGRA_DC_OUT_CONTINUOUS_MODE, TEGRA_DC_OUT_ONE_SHOT_MODE,
   TEGRA_DC_OUT_N_SHOT_MODE, TEGRA_DC_OUT_ONE_SHOT_LP_MODE,
   TEGRA_DC_OUT_INITIALIZED_MODE and TEGRA_DC_OUT_HOTPLUG_WAKE_LP0.
   If several items are written, bitwise OR is operated for them, internally.
 - nvidia,out-parent-clk: Parent clk for display controller.
 - nvidia,out-max-pixclk: Maximum pixel clock in pico-seconds.
 - nvidia,dither: Dither option. Should be TEGRA_DC_UNDEFINED_DITHER or
   TEGRA_DC_DISABLE_DITHER or TEGRA_DC_ORDERED_DITHER or TEGRA_DC_ERRDIFF_DITHER
   or TEGRA_DC_TEMPORAL_DITHER.
 - nvidia,out-align: Display data alignment. Should be TEGRA_DC_ALIGN_MSB or TEGRA_DC_ALIGN_LSB.
 - nvidia,out-order: Display data order. Should be TEGRA_DC_ORDER_RED_BLUE or
   TEGRA_DC_ORDER_BLUE_RED.
 - nvidia,out-depth: Display base color size. 3, 6, 8, 9, 12, 15, 16, 18 and 24 for
   BASE_COLOR_SIZE111, BASE_COLOR_SIZE222, BASE_COLOR_SIZE332, BASE_COLOR_SIZE333,
   BASE_COLOR_SIZE444, BASE_COLOR_SIZE555, BASE_COLOR_SIZE565, BASE_COLOR_SIZE666,
   and BASE_COLOR_SIZE888, respectively. In default, BASE_COLOR_SIZE888 is chosen.
 - nvidia,out-xres: Visible resolution for width.
 - nvidia,out-yres: Visible resolution for height.

1.A.k) NVIDIA Display Controller Smart Dimmer Settings
 This must be contained in dsi panel parent node. This is smart dimmer settings.

 Required properties:
 - name: Should be "smartdimmer".
 - nvidia,use-auto-pwm: With enabled, hardware adjust the backlight PWM control
   signal directly.
 - nvidia,hw-update-delay: It determines the delay of the update of the hardware
   enhancement value (K) that is applied to the pixels.
 - nvidia,bin-width: It is the width of the histogram bins, in quantisation level.
   0xffffffff, 1, 2, 4 or 8 can be written, 0xffffffff, which means 2's compliment
   of -1, indicates automatic based on aggressiveness.
 - nvidia,aggressiveness: The aggressiveness level of the smart dimmer algorithm.
 - nvidia,use-vid-luma: With enabled, it uses video luminance control of luminance.
 - nvidia,phase-in-adjustments: Software backlight phase-in
 - nvidia,k-limit-enable: When enabled, Max.K is taken from K_LIMIT register (nvidia,k-limit)
   rather than computed from nvidia,aggressiveness.
 - nvidia,k-limit: When nvidia,k-limit-enable is enabled, limits raw K independently of
   aggressiveness.
 - nvidia,sd-window-enable: When enabled, constrain histogram (and therefore backlight)
   to a rectangular subset of display.
 - nvidia,soft-clipping-enable: When enabled, enhancement gain (K) is reduced for pixels
   above nvidia,soft-clipping-threshold level to avoid saturation.
 - nvidia,soft-clipping-threshold: Threshold at which pixel enhancement gain is reduced.
 - nvidia,smooth-k-enable: When enabled, max raw K change per frame is limited to
   nvidia,smooth-k-incr.
 - nvidia,smooth-k-incr: When nvidia,smooth-k-enable is enabled, the raw K is changed
   at most by smooth-k-incr per frame.
 - nvidia,coeff: Luminance calculation coefficients used to convert the red green and
   blue color components into a luminance value. The conversion is performed according to
   the following equation: Luminance = (R*R_COEFF + G*G_COEFF + B*B_COEFF) >> 4.
   Need to write blue, green, red coefficient for luminance calculation in sequence.
 - nvidia,fc: Flicker control that prevents rapid and frequent changes
   in the enhancement value. Need to write time_limit, threshold in sequence.
 - nvidia,blp: Defines the parameters for the backlight temporal response model. Need to
   write time_constant for the response curve and step that determines the instantaneous
   portion of the target value of enhancement that is applied: <time_constant, step>.
 - nvidia,bltf: Backlight transfer function. Each points on the transfer function curve
   defines how the backlight output changes with respect to the control input. The 17th point
   is defined to be the maximum value.
 - nvidia,lut: Enhancement value (K) look up table. each LUT entry contains the value of k
   for each of the three color components (R_LUT, G_LUT, B_LUT in sequence).
   There are nine entries in total.
 - nvidia,use-vpulse2: With enabled, run histogram on vpulse2 rather than vsync.
 - nvidia,bl-device-name: Backlight device name.

1.A.l) NVIDIA Display Controller Color Management Unit Settings
 This must be contained in dsi parent node. This is color management unit settings.

 Required properties:
 - name: Should be "nvdisp-cmu".
 - nvidia,cmu-lut: CMU LUT. Should be 3072 u16 arrays. Total 1025 indices for
   output LUT. For each index first three values from the array are taken, which
   represent RED, GREEN and BLUE values and merged together and place in a
   64bit value to program to hw register.
 - nvidia,panel-csc: 4x3 matrix to color correct panel response, derived using
   panel calibration. If defined, only windows attached to this panel will use
   this matrix else per window csc is disabled. Userland program can
   enable, disable or change per window csc using TEGRA_DC_EXT_SET_CSC_V2 or
   TEGRA_DC_EXT_FLIP* ioctls.

Example

	host1x {
		dsi {
			status = "okay";
			compatible = "nvidia,tegra186-dsi";
			reg = <0x54300000 0x00040000>,
			      <0x54400000 0x00040000>;
			nvidia,dsi-controller-vs = <DSI_VS_1>;
			nvidia,enable-hs-clk-in-lp-mode;
			panel-p-wuxga-10-1 {
				status = "okay";
				compatible = "p,wuxga-10-1";
				nvidia,dsi-instance = <DSI_INSTANCE_0>;
				nvidia,dsi-n-data-lanes = <4>;
				nvidia,dsi-pixel-format = <TEGRA_DSI_PIXEL_FORMAT_24BIT_P>;
				nvidia,dsi-refresh-rate = <60>;
				nvidia,dsi-video-data-type = <TEGRA_DSI_VIDEO_TYPE_VIDEO_MODE>;
				nvidia,dsi-video-clock-mode = <TEGRA_DSI_VIDEO_CLOCK_TX_ONLY>;
				nvidia,dsi-video-burst-mode = <TEGRA_DSI_VIDEO_NONE_BURST_MODE_WITH_SYNC_END>;
				nvidia,dsi-virtual-channel = <TEGRA_DSI_VIRTUAL_CHANNEL_0>;
				nvidia,dsi-panel-reset = <TEGRA_DSI_ENABLE>;
				nvidia,dsi-power-saving-suspend = <TEGRA_DSI_ENABLE>;
				nvidia,panel-bl-pwm-gpio = <&gpio TEGRA_GPIO(H, 1) 0>; /* PH1 */
				nvidia,enable-link-compression;
				nvidia,enable-block-pred;
				nvidia,slice-height = <32>;
				nvidia,num-of-slices = <2>;
				nvidia,comp-rate = <8>;
				nvidia,dsi-pkt-seq =
					 <CMD_VS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_VE LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT CMD_BLNK LEN_HBP CMD_RGB_24BPP LEN_HACTIVE3 CMD_BLNK LEN_HFP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT CMD_BLNK LEN_HBP CMD_RGB_24BPP LEN_HACTIVE3 CMD_BLNK LEN_HFP LINE_STOP>;
				disp-default-out {
					nvidia,out-type = <TEGRA_DC_OUT_DSI>;
					nvidia,out-width = <217>;
					nvidia,out-height = <135>;
					nvidia,out-flags = <TEGRA_DC_OUT_CONTINUOUS_MODE>;
					nvidia,out-parent-clk = "pll_d_out0";
					nvidia,out-xres = <1920>;
					nvidia,out-yres = <1200>;
				};
				display-timings {
					1920x1200-32 {
						clock-frequency = <154700000>;
						hactive = <1920>;
						vactive = <1200>;
						hfront-porch = <120>;
						hback-porch = <32>;
						hsync-len = <16>;
						vfront-porch = <17>;
						vback-porch = <16>;
						vsync-len = <2>;
						nvidia,h-ref-to-sync = <4>;
						nvidia,v-ref-to-sync = <1>;
					};
				};
				smartdimmer {
					status = "okay";
					nvidia,use-auto-pwm = <0>;
					nvidia,hw-update-delay = <0>;
					nvidia,bin-width = <0xffffffff>;
					nvidia,aggressiveness = <5>;
					nvidia,use-vid-luma = <0>;
					nvidia,phase-in-settings = <0>;
					nvidia,phase-in-adjustments = <0>;
					nvidia,k-limit-enable = <1>;
					nvidia,k-limit = <200>;
					nvidia,sd-window-enable = <0>;
					nvidia,soft-clipping-enable= <1>;
					nvidia,soft-clipping-threshold = <128>;
					nvidia,smooth-k-enable = <1>;
					nvidia,smooth-k-incr = <4>;
					nvidia,coeff = <5 9 2>;
					nvidia,fc = <0 0>;
					nvidia,blp = <1024 255>;
					nvidia,bltf = <57 65 73 82
						       92 103 114 125
						       138 150 164 178
						       193 208 224 241>;
					nvidia,lut = <255 255 255
						      199 199 199
						      153 153 153
						      116 116 116
						      85 85 85
						      59 59 59
						      36 36 36
						      17 17 17
						      0 0 0>;
					nvidia,use-vpulse2 = <1>;
					nvidia,bl-device-name = "pwm-backlight";
				};
				nvdisp-cmu {
					nvidia,panel-csc = < 0x10000 0x00000 0x00000 0x00000
							     0x00000 0x10000 0x00000 0x00000
							     0x00000 0x00000 0x10000 0x00000 >;
					nvidia,cmu-lut = <
							0x6000 0x6000 0x6000 0x60ce 0x60ce 0x60ce
							0x619d 0x619d 0x619d 0x626c 0x626c 0x626c
							0x632d 0x632d 0x632d 0x63d4 0x63d4 0x63d4
							0x6469 0x6469 0x6469 0x64f0 0x64f0 0x64f0
							0x656b 0x656b 0x656b 0x65df 0x65df 0x65df
							0x664a 0x664a 0x664a 0x66b0 0x66b0 0x66b0
							0x6711 0x6711 0x6711 0x676d 0x676d 0x676d
							0x67c4 0x67c4 0x67c4 0x6819 0x6819 0x6819
							0x686a 0x686a 0x686a 0x68b8 0x68b8 0x68b8
							0x6904 0x6904 0x6904 0x694d 0x694d 0x694d
							0x6994 0x6994 0x6994 0x69d8 0x69d8 0x69d8
							0x6a1b 0x6a1b 0x6a1b 0x6a5d 0x6a5d 0x6a5d
							0x6a9c 0x6a9c 0x6a9c 0x6ada 0x6ada 0x6ada
							0x6b17 0x6b17 0x6b17 0x6b52 0x6b52 0x6b52
							0x6b8c 0x6b8c 0x6b8c 0x6bc5 0x6bc5 0x6bc5
							0x6bfd 0x6bfd 0x6bfd 0x6c33 0x6c33 0x6c33
							0x6c69 0x6c69 0x6c69 0x6c9e 0x6c9e 0x6c9e
							0x6cd1 0x6cd1 0x6cd1 0x6d04 0x6d04 0x6d04
							0x6d36 0x6d36 0x6d36 0x6d67 0x6d67 0x6d67
							0x6d98 0x6d98 0x6d98 0x6dc7 0x6dc7 0x6dc7
							0x6df6 0x6df6 0x6df6 0x6e25 0x6e25 0x6e25
							0x6e52 0x6e52 0x6e52 0x6e7f 0x6e7f 0x6e7f
							0x6eac 0x6eac 0x6eac 0x6ed7 0x6ed7 0x6ed7
							0x6f03 0x6f03 0x6f03 0x6f2d 0x6f2d 0x6f2d
							0x6f58 0x6f58 0x6f58 0x6f81 0x6f81 0x6f81
							0x6faa 0x6faa 0x6faa 0x6fd3 0x6fd3 0x6fd3
							0x6ffb 0x6ffb 0x6ffb 0x7023 0x7023 0x7023
							0x704b 0x704b 0x704b 0x7071 0x7071 0x7071
							0x7098 0x7098 0x7098 0x70be 0x70be 0x70be
							0x70e4 0x70e4 0x70e4 0x7109 0x7109 0x7109
							0x712e 0x712e 0x712e 0x7153 0x7153 0x7153
							0x7177 0x7177 0x7177 0x719b 0x719b 0x719b
							0x71bf 0x71bf 0x71bf 0x71e2 0x71e2 0x71e2
							0x7205 0x7205 0x7205 0x7227 0x7227 0x7227
							0x724a 0x724a 0x724a 0x726c 0x726c 0x726c
							0x728e 0x728e 0x728e 0x72af 0x72af 0x72af
							0x72d0 0x72d0 0x72d0 0x72f1 0x72f1 0x72f1
							0x7312 0x7312 0x7312 0x7333 0x7333 0x7333
							0x7353 0x7353 0x7353 0x7373 0x7373 0x7373
							0x7392 0x7392 0x7392 0x73b2 0x73b2 0x73b2
							0x73d1 0x73d1 0x73d1 0x73f0 0x73f0 0x73f0
							0x740f 0x740f 0x740f 0x742d 0x742d 0x742d
							0x744c 0x744c 0x744c 0x746a 0x746a 0x746a
							0x7488 0x7488 0x7488 0x74a6 0x74a6 0x74a6
							0x74c3 0x74c3 0x74c3 0x74e0 0x74e0 0x74e0
							0x74fe 0x74fe 0x74fe 0x751b 0x751b 0x751b
							0x7537 0x7537 0x7537 0x7554 0x7554 0x7554
							0x7570 0x7570 0x7570 0x758d 0x758d 0x758d
							0x75a9 0x75a9 0x75a9 0x75c4 0x75c4 0x75c4
							0x75e0 0x75e0 0x75e0 0x75fc 0x75fc 0x75fc
							0x7617 0x7617 0x7617 0x7632 0x7632 0x7632
							0x764d 0x764d 0x764d 0x7668 0x7668 0x7668
							0x7683 0x7683 0x7683 0x769e 0x769e 0x769e
							0x76b8 0x76b8 0x76b8 0x76d3 0x76d3 0x76d3
							0x76ed 0x76ed 0x76ed 0x7707 0x7707 0x7707
							0x7721 0x7721 0x7721 0x773b 0x773b 0x773b
							0x7754 0x7754 0x7754 0x776e 0x776e 0x776e
							0x7787 0x7787 0x7787 0x77a0 0x77a0 0x77a0
							0x77b9 0x77b9 0x77b9 0x77d2 0x77d2 0x77d2
							0x77eb 0x77eb 0x77eb 0x7804 0x7804 0x7804
							0x781d 0x781d 0x781d 0x7835 0x7835 0x7835
							0x784e 0x784e 0x784e 0x7866 0x7866 0x7866
							0x787e 0x787e 0x787e 0x7896 0x7896 0x7896
							0x78ae 0x78ae 0x78ae 0x78c6 0x78c6 0x78c6
							0x78dd 0x78dd 0x78dd 0x78f5 0x78f5 0x78f5
							0x790d 0x790d 0x790d 0x7924 0x7924 0x7924
							0x793b 0x793b 0x793b 0x7952 0x7952 0x7952
							0x796a 0x796a 0x796a 0x7981 0x7981 0x7981
							0x7997 0x7997 0x7997 0x79ae 0x79ae 0x79ae
							0x79c5 0x79c5 0x79c5 0x79db 0x79db 0x79db
							0x79f2 0x79f2 0x79f2 0x7a08 0x7a08 0x7a08
							0x7a1f 0x7a1f 0x7a1f 0x7a35 0x7a35 0x7a35
							0x7a4b 0x7a4b 0x7a4b 0x7a61 0x7a61 0x7a61
							0x7a77 0x7a77 0x7a77 0x7a8d 0x7a8d 0x7a8d
							0x7aa3 0x7aa3 0x7aa3 0x7ab8 0x7ab8 0x7ab8
							0x7ace 0x7ace 0x7ace 0x7ae3 0x7ae3 0x7ae3
							0x7af9 0x7af9 0x7af9 0x7b0e 0x7b0e 0x7b0e
							0x7b24 0x7b24 0x7b24 0x7b39 0x7b39 0x7b39
							0x7b4e 0x7b4e 0x7b4e 0x7b63 0x7b63 0x7b63
							0x7b78 0x7b78 0x7b78 0x7b8d 0x7b8d 0x7b8d
							0x7ba2 0x7ba2 0x7ba2 0x7bb6 0x7bb6 0x7bb6
							0x7bcb 0x7bcb 0x7bcb 0x7be0 0x7be0 0x7be0
							0x7bf4 0x7bf4 0x7bf4 0x7c08 0x7c08 0x7c08
							0x7c1d 0x7c1d 0x7c1d 0x7c31 0x7c31 0x7c31
							0x7c45 0x7c45 0x7c45 0x7c59 0x7c59 0x7c59
							0x7c6e 0x7c6e 0x7c6e 0x7c82 0x7c82 0x7c82
							0x7c96 0x7c96 0x7c96 0x7ca9 0x7ca9 0x7ca9
							0x7cbd 0x7cbd 0x7cbd 0x7cd1 0x7cd1 0x7cd1
							0x7ce5 0x7ce5 0x7ce5 0x7cf8 0x7cf8 0x7cf8
							0x7d0c 0x7d0c 0x7d0c 0x7d1f 0x7d1f 0x7d1f
							0x7d33 0x7d33 0x7d33 0x7d46 0x7d46 0x7d46
							0x7d59 0x7d59 0x7d59 0x7d6d 0x7d6d 0x7d6d
							0x7d80 0x7d80 0x7d80 0x7d93 0x7d93 0x7d93
							0x7da6 0x7da6 0x7da6 0x7db9 0x7db9 0x7db9
							0x7dcc 0x7dcc 0x7dcc 0x7ddf 0x7ddf 0x7ddf
							0x7df2 0x7df2 0x7df2 0x7e04 0x7e04 0x7e04
							0x7e17 0x7e17 0x7e17 0x7e2a 0x7e2a 0x7e2a
							0x7e3c 0x7e3c 0x7e3c 0x7e4f 0x7e4f 0x7e4f
							0x7e61 0x7e61 0x7e61 0x7e74 0x7e74 0x7e74
							0x7e86 0x7e86 0x7e86 0x7e98 0x7e98 0x7e98
							0x7eab 0x7eab 0x7eab 0x7ebd 0x7ebd 0x7ebd
							0x7ecf 0x7ecf 0x7ecf 0x7ee1 0x7ee1 0x7ee1
							0x7ef3 0x7ef3 0x7ef3 0x7f05 0x7f05 0x7f05
							0x7f17 0x7f17 0x7f17 0x7f29 0x7f29 0x7f29
							0x7f3b 0x7f3b 0x7f3b 0x7f4d 0x7f4d 0x7f4d
							0x7f5e 0x7f5e 0x7f5e 0x7f70 0x7f70 0x7f70
							0x7f82 0x7f82 0x7f82 0x7f93 0x7f93 0x7f93
							0x7fa5 0x7fa5 0x7fa5 0x7fb6 0x7fb6 0x7fb6
							0x7fc8 0x7fc8 0x7fc8 0x7fd9 0x7fd9 0x7fd9
							0x7feb 0x7feb 0x7feb 0x7ffc 0x7ffc 0x7ffc
							0x800d 0x800d 0x800d 0x801e 0x801e 0x801e
							0x8030 0x8030 0x8030 0x8041 0x8041 0x8041
							0x8052 0x8052 0x8052 0x8063 0x8063 0x8063
							0x8074 0x8074 0x8074 0x8085 0x8085 0x8085
							0x8096 0x8096 0x8096 0x80a7 0x80a7 0x80a7
							0x80b7 0x80b7 0x80b7 0x80c8 0x80c8 0x80c8
							0x80d9 0x80d9 0x80d9 0x80ea 0x80ea 0x80ea
							0x80fa 0x80fa 0x80fa 0x810b 0x810b 0x810b
							0x811c 0x811c 0x811c 0x812c 0x812c 0x812c
							0x813d 0x813d 0x813d 0x814d 0x814d 0x814d
							0x815d 0x815d 0x815d 0x816e 0x816e 0x816e
							0x817e 0x817e 0x817e 0x818e 0x818e 0x818e
							0x819f 0x819f 0x819f 0x81af 0x81af 0x81af
							0x81bf 0x81bf 0x81bf 0x81cf 0x81cf 0x81cf
							0x81df 0x81df 0x81df 0x81ef 0x81ef 0x81ef
							0x81ff 0x81ff 0x81ff 0x820f 0x820f 0x820f
							0x821f 0x821f 0x821f 0x822f 0x822f 0x822f
							0x823f 0x823f 0x823f 0x824f 0x824f 0x824f
							0x825f 0x825f 0x825f 0x826f 0x826f 0x826f
							0x827e 0x827e 0x827e 0x828e 0x828e 0x828e
							0x829e 0x829e 0x829e 0x82ad 0x82ad 0x82ad
							0x82bd 0x82bd 0x82bd 0x82cc 0x82cc 0x82cc
							0x82dc 0x82dc 0x82dc 0x82eb 0x82eb 0x82eb
							0x82fb 0x82fb 0x82fb 0x830a 0x830a 0x830a
							0x831a 0x831a 0x831a 0x8329 0x8329 0x8329
							0x8338 0x8338 0x8338 0x8348 0x8348 0x8348
							0x8357 0x8357 0x8357 0x8366 0x8366 0x8366
							0x8375 0x8375 0x8375 0x8385 0x8385 0x8385
							0x8394 0x8394 0x8394 0x83a3 0x83a3 0x83a3
							0x83b2 0x83b2 0x83b2 0x83c1 0x83c1 0x83c1
							0x83d0 0x83d0 0x83d0 0x83df 0x83df 0x83df
							0x83ee 0x83ee 0x83ee 0x83fd 0x83fd 0x83fd
							0x840c 0x840c 0x840c 0x841a 0x841a 0x841a
							0x8429 0x8429 0x8429 0x8438 0x8438 0x8438
							0x8447 0x8447 0x8447 0x8455 0x8455 0x8455
							0x8464 0x8464 0x8464 0x8473 0x8473 0x8473
							0x8481 0x8481 0x8481 0x8490 0x8490 0x8490
							0x849f 0x849f 0x849f 0x84ad 0x84ad 0x84ad
							0x84bc 0x84bc 0x84bc 0x84ca 0x84ca 0x84ca
							0x84d9 0x84d9 0x84d9 0x84e7 0x84e7 0x84e7
							0x84f5 0x84f5 0x84f5 0x8504 0x8504 0x8504
							0x8512 0x8512 0x8512 0x8521 0x8521 0x8521
							0x852f 0x852f 0x852f 0x853d 0x853d 0x853d
							0x854b 0x854b 0x854b 0x855a 0x855a 0x855a
							0x8568 0x8568 0x8568 0x8576 0x8576 0x8576
							0x8584 0x8584 0x8584 0x8592 0x8592 0x8592
							0x85a0 0x85a0 0x85a0 0x85ae 0x85ae 0x85ae
							0x85bc 0x85bc 0x85bc 0x85ca 0x85ca 0x85ca
							0x85d8 0x85d8 0x85d8 0x85e6 0x85e6 0x85e6
							0x85f4 0x85f4 0x85f4 0x8602 0x8602 0x8602
							0x8610 0x8610 0x8610 0x861e 0x861e 0x861e
							0x862c 0x862c 0x862c 0x8639 0x8639 0x8639
							0x8647 0x8647 0x8647 0x8655 0x8655 0x8655
							0x8663 0x8663 0x8663 0x8670 0x8670 0x8670
							0x867e 0x867e 0x867e 0x868c 0x868c 0x868c
							0x8699 0x8699 0x8699 0x86a7 0x86a7 0x86a7
							0x86b5 0x86b5 0x86b5 0x86c2 0x86c2 0x86c2
							0x86d0 0x86d0 0x86d0 0x86dd 0x86dd 0x86dd
							0x86eb 0x86eb 0x86eb 0x86f8 0x86f8 0x86f8
							0x8705 0x8705 0x8705 0x8713 0x8713 0x8713
							0x8720 0x8720 0x8720 0x872e 0x872e 0x872e
							0x873b 0x873b 0x873b 0x8748 0x8748 0x8748
							0x8756 0x8756 0x8756 0x8763 0x8763 0x8763
							0x8770 0x8770 0x8770 0x877d 0x877d 0x877d
							0x878b 0x878b 0x878b 0x8798 0x8798 0x8798
							0x87a5 0x87a5 0x87a5 0x87b2 0x87b2 0x87b2
							0x87bf 0x87bf 0x87bf 0x87cc 0x87cc 0x87cc
							0x87d9 0x87d9 0x87d9 0x87e6 0x87e6 0x87e6
							0x87f3 0x87f3 0x87f3 0x8801 0x8801 0x8801
							0x880e 0x880e 0x880e 0x881a 0x881a 0x881a
							0x8827 0x8827 0x8827 0x8834 0x8834 0x8834
							0x8841 0x8841 0x8841 0x884e 0x884e 0x884e
							0x885b 0x885b 0x885b 0x8868 0x8868 0x8868
							0x8875 0x8875 0x8875 0x8882 0x8882 0x8882
							0x888e 0x888e 0x888e 0x889b 0x889b 0x889b
							0x88a8 0x88a8 0x88a8 0x88b5 0x88b5 0x88b5
							0x88c1 0x88c1 0x88c1 0x88ce 0x88ce 0x88ce
							0x88db 0x88db 0x88db 0x88e7 0x88e7 0x88e7
							0x88f4 0x88f4 0x88f4 0x8900 0x8900 0x8900
							0x890d 0x890d 0x890d 0x891a 0x891a 0x891a
							0x8926 0x8926 0x8926 0x8933 0x8933 0x8933
							0x893f 0x893f 0x893f 0x894c 0x894c 0x894c
							0x8958 0x8958 0x8958 0x8965 0x8965 0x8965
							0x8971 0x8971 0x8971 0x897d 0x897d 0x897d
							0x898a 0x898a 0x898a 0x8996 0x8996 0x8996
							0x89a3 0x89a3 0x89a3 0x89af 0x89af 0x89af
							0x89bb 0x89bb 0x89bb 0x89c8 0x89c8 0x89c8
							0x89d4 0x89d4 0x89d4 0x89e0 0x89e0 0x89e0
							0x89ec 0x89ec 0x89ec 0x89f9 0x89f9 0x89f9
							0x8a05 0x8a05 0x8a05 0x8a11 0x8a11 0x8a11
							0x8a1d 0x8a1d 0x8a1d 0x8a29 0x8a29 0x8a29
							0x8a36 0x8a36 0x8a36 0x8a42 0x8a42 0x8a42
							0x8a4e 0x8a4e 0x8a4e 0x8a5a 0x8a5a 0x8a5a
							0x8a66 0x8a66 0x8a66 0x8a72 0x8a72 0x8a72
							0x8a7e 0x8a7e 0x8a7e 0x8a8a 0x8a8a 0x8a8a
							0x8a96 0x8a96 0x8a96 0x8aa2 0x8aa2 0x8aa2
							0x8aae 0x8aae 0x8aae 0x8aba 0x8aba 0x8aba
							0x8ac6 0x8ac6 0x8ac6 0x8ad2 0x8ad2 0x8ad2
							0x8ade 0x8ade 0x8ade 0x8aea 0x8aea 0x8aea
							0x8af5 0x8af5 0x8af5 0x8b01 0x8b01 0x8b01
							0x8b0d 0x8b0d 0x8b0d 0x8b19 0x8b19 0x8b19
							0x8b25 0x8b25 0x8b25 0x8b31 0x8b31 0x8b31
							0x8b3c 0x8b3c 0x8b3c 0x8b48 0x8b48 0x8b48
							0x8b54 0x8b54 0x8b54 0x8b60 0x8b60 0x8b60
							0x8b6b 0x8b6b 0x8b6b 0x8b77 0x8b77 0x8b77
							0x8b83 0x8b83 0x8b83 0x8b8e 0x8b8e 0x8b8e
							0x8b9a 0x8b9a 0x8b9a 0x8ba6 0x8ba6 0x8ba6
							0x8bb1 0x8bb1 0x8bb1 0x8bbd 0x8bbd 0x8bbd
							0x8bc8 0x8bc8 0x8bc8 0x8bd4 0x8bd4 0x8bd4
							0x8bdf 0x8bdf 0x8bdf 0x8beb 0x8beb 0x8beb
							0x8bf6 0x8bf6 0x8bf6 0x8c02 0x8c02 0x8c02
							0x8c0d 0x8c0d 0x8c0d 0x8c19 0x8c19 0x8c19
							0x8c24 0x8c24 0x8c24 0x8c30 0x8c30 0x8c30
							0x8c3b 0x8c3b 0x8c3b 0x8c47 0x8c47 0x8c47
							0x8c52 0x8c52 0x8c52 0x8c5d 0x8c5d 0x8c5d
							0x8c69 0x8c69 0x8c69 0x8c74 0x8c74 0x8c74
							0x8c80 0x8c80 0x8c80 0x8c8b 0x8c8b 0x8c8b
							0x8c96 0x8c96 0x8c96 0x8ca1 0x8ca1 0x8ca1
							0x8cad 0x8cad 0x8cad 0x8cb8 0x8cb8 0x8cb8
							0x8cc3 0x8cc3 0x8cc3 0x8ccf 0x8ccf 0x8ccf
							0x8cda 0x8cda 0x8cda 0x8ce5 0x8ce5 0x8ce5
							0x8cf0 0x8cf0 0x8cf0 0x8cfb 0x8cfb 0x8cfb
							0x8d06 0x8d06 0x8d06 0x8d12 0x8d12 0x8d12
							0x8d1d 0x8d1d 0x8d1d 0x8d28 0x8d28 0x8d28
							0x8d33 0x8d33 0x8d33 0x8d3e 0x8d3e 0x8d3e
							0x8d49 0x8d49 0x8d49 0x8d54 0x8d54 0x8d54
							0x8d5f 0x8d5f 0x8d5f 0x8d6a 0x8d6a 0x8d6a
							0x8d75 0x8d75 0x8d75 0x8d80 0x8d80 0x8d80
							0x8d8b 0x8d8b 0x8d8b 0x8d96 0x8d96 0x8d96
							0x8da1 0x8da1 0x8da1 0x8dac 0x8dac 0x8dac
							0x8db7 0x8db7 0x8db7 0x8dc2 0x8dc2 0x8dc2
							0x8dcd 0x8dcd 0x8dcd 0x8dd8 0x8dd8 0x8dd8
							0x8de3 0x8de3 0x8de3 0x8dee 0x8dee 0x8dee
							0x8df9 0x8df9 0x8df9 0x8e04 0x8e04 0x8e04
							0x8e0e 0x8e0e 0x8e0e 0x8e19 0x8e19 0x8e19
							0x8e24 0x8e24 0x8e24 0x8e2f 0x8e2f 0x8e2f
							0x8e3a 0x8e3a 0x8e3a 0x8e44 0x8e44 0x8e44
							0x8e4f 0x8e4f 0x8e4f 0x8e5a 0x8e5a 0x8e5a
							0x8e65 0x8e65 0x8e65 0x8e6f 0x8e6f 0x8e6f
							0x8e7a 0x8e7a 0x8e7a 0x8e85 0x8e85 0x8e85
							0x8e90 0x8e90 0x8e90 0x8e9a 0x8e9a 0x8e9a
							0x8ea5 0x8ea5 0x8ea5 0x8eb0 0x8eb0 0x8eb0
							0x8eba 0x8eba 0x8eba 0x8ec5 0x8ec5 0x8ec5
							0x8ecf 0x8ecf 0x8ecf 0x8eda 0x8eda 0x8eda
							0x8ee5 0x8ee5 0x8ee5 0x8eef 0x8eef 0x8eef
							0x8efa 0x8efa 0x8efa 0x8f04 0x8f04 0x8f04
							0x8f0f 0x8f0f 0x8f0f 0x8f19 0x8f19 0x8f19
							0x8f24 0x8f24 0x8f24 0x8f2e 0x8f2e 0x8f2e
							0x8f39 0x8f39 0x8f39 0x8f43 0x8f43 0x8f43
							0x8f4e 0x8f4e 0x8f4e 0x8f58 0x8f58 0x8f58
							0x8f63 0x8f63 0x8f63 0x8f6d 0x8f6d 0x8f6d
							0x8f78 0x8f78 0x8f78 0x8f82 0x8f82 0x8f82
							0x8f8c 0x8f8c 0x8f8c 0x8f97 0x8f97 0x8f97
							0x8fa1 0x8fa1 0x8fa1 0x8fac 0x8fac 0x8fac
							0x8fb6 0x8fb6 0x8fb6 0x8fc0 0x8fc0 0x8fc0
							0x8fcb 0x8fcb 0x8fcb 0x8fd5 0x8fd5 0x8fd5
							0x8fdf 0x8fdf 0x8fdf 0x8fea 0x8fea 0x8fea
							0x8ff4 0x8ff4 0x8ff4 0x8ffe 0x8ffe 0x8ffe
							0x9008 0x9008 0x9008 0x9013 0x9013 0x9013
							0x901d 0x901d 0x901d 0x9027 0x9027 0x9027
							0x9031 0x9031 0x9031 0x903c 0x903c 0x903c
							0x9046 0x9046 0x9046 0x9050 0x9050 0x9050
							0x905a 0x905a 0x905a 0x9064 0x9064 0x9064
							0x906e 0x906e 0x906e 0x9079 0x9079 0x9079
							0x9083 0x9083 0x9083 0x908d 0x908d 0x908d
							0x9097 0x9097 0x9097 0x90a1 0x90a1 0x90a1
							0x90ab 0x90ab 0x90ab 0x90b5 0x90b5 0x90b5
							0x90bf 0x90bf 0x90bf 0x90c9 0x90c9 0x90c9
							0x90d3 0x90d3 0x90d3 0x90dd 0x90dd 0x90dd
							0x90e7 0x90e7 0x90e7 0x90f1 0x90f1 0x90f1
							0x90fb 0x90fb 0x90fb 0x9105 0x9105 0x9105
							0x910f 0x910f 0x910f 0x9119 0x9119 0x9119
							0x9123 0x9123 0x9123 0x912d 0x912d 0x912d
							0x9137 0x9137 0x9137 0x9141 0x9141 0x9141
							0x914b 0x914b 0x914b 0x9155 0x9155 0x9155
							0x915f 0x915f 0x915f 0x9169 0x9169 0x9169
							0x9173 0x9173 0x9173 0x917d 0x917d 0x917d
							0x9186 0x9186 0x9186 0x9190 0x9190 0x9190
							0x919a 0x919a 0x919a 0x91a4 0x91a4 0x91a4
							0x91ae 0x91ae 0x91ae 0x91b8 0x91b8 0x91b8
							0x91c1 0x91c1 0x91c1 0x91cb 0x91cb 0x91cb
							0x91d5 0x91d5 0x91d5 0x91df 0x91df 0x91df
							0x91e9 0x91e9 0x91e9 0x91f2 0x91f2 0x91f2
							0x91fc 0x91fc 0x91fc 0x9206 0x9206 0x9206
							0x9210 0x9210 0x9210 0x9219 0x9219 0x9219
							0x9223 0x9223 0x9223 0x922d 0x922d 0x922d
							0x9236 0x9236 0x9236 0x9240 0x9240 0x9240
							0x924a 0x924a 0x924a 0x9253 0x9253 0x9253
							0x925d 0x925d 0x925d 0x9267 0x9267 0x9267
							0x9270 0x9270 0x9270 0x927a 0x927a 0x927a
							0x9283 0x9283 0x9283 0x928d 0x928d 0x928d
							0x9297 0x9297 0x9297 0x92a0 0x92a0 0x92a0
							0x92aa 0x92aa 0x92aa 0x92b3 0x92b3 0x92b3
							0x92bd 0x92bd 0x92bd 0x92c6 0x92c6 0x92c6
							0x92d0 0x92d0 0x92d0 0x92da 0x92da 0x92da
							0x92e3 0x92e3 0x92e3 0x92ed 0x92ed 0x92ed
							0x92f6 0x92f6 0x92f6 0x9300 0x9300 0x9300
							0x9309 0x9309 0x9309 0x9313 0x9313 0x9313
							0x931c 0x931c 0x931c 0x9325 0x9325 0x9325
							0x932f 0x932f 0x932f 0x9338 0x9338 0x9338
							0x9342 0x9342 0x9342 0x934b 0x934b 0x934b
							0x9355 0x9355 0x9355 0x935e 0x935e 0x935e
							0x9367 0x9367 0x9367 0x9371 0x9371 0x9371
							0x937a 0x937a 0x937a 0x9384 0x9384 0x9384
							0x938d 0x938d 0x938d 0x9396 0x9396 0x9396
							0x93a0 0x93a0 0x93a0 0x93a9 0x93a9 0x93a9
							0x93b2 0x93b2 0x93b2 0x93bc 0x93bc 0x93bc
							0x93c5 0x93c5 0x93c5 0x93ce 0x93ce 0x93ce
							0x93d7 0x93d7 0x93d7 0x93e1 0x93e1 0x93e1
							0x93ea 0x93ea 0x93ea 0x93f3 0x93f3 0x93f3
							0x93fc 0x93fc 0x93fc 0x9406 0x9406 0x9406
							0x940f 0x940f 0x940f 0x9418 0x9418 0x9418
							0x9421 0x9421 0x9421 0x942b 0x942b 0x942b
							0x9434 0x9434 0x9434 0x943d 0x943d 0x943d
							0x9446 0x9446 0x9446 0x944f 0x944f 0x944f
							0x9459 0x9459 0x9459 0x9462 0x9462 0x9462
							0x946b 0x946b 0x946b 0x9474 0x9474 0x9474
							0x947d 0x947d 0x947d 0x9486 0x9486 0x9486
							0x948f 0x948f 0x948f 0x9499 0x9499 0x9499
							0x94a2 0x94a2 0x94a2 0x94ab 0x94ab 0x94ab
							0x94b4 0x94b4 0x94b4 0x94bd 0x94bd 0x94bd
							0x94c6 0x94c6 0x94c6 0x94cf 0x94cf 0x94cf
							0x94d8 0x94d8 0x94d8 0x94e1 0x94e1 0x94e1
							0x94ea 0x94ea 0x94ea 0x94f3 0x94f3 0x94f3
							0x94fc 0x94fc 0x94fc 0x9505 0x9505 0x9505
							0x950e 0x950e 0x950e 0x9517 0x9517 0x9517
							0x9520 0x9520 0x9520 0x9529 0x9529 0x9529
							0x9532 0x9532 0x9532 0x953b 0x953b 0x953b
							0x9544 0x9544 0x9544 0x954d 0x954d 0x954d
							0x9556 0x9556 0x9556 0x955f 0x955f 0x955f
							0x9568 0x9568 0x9568 0x9571 0x9571 0x9571
							0x957a 0x957a 0x957a 0x9583 0x9583 0x9583
							0x958c 0x958c 0x958c 0x9595 0x9595 0x9595
							0x959d 0x959d 0x959d 0x95a6 0x95a6 0x95a6
							0x95af 0x95af 0x95af 0x95b8 0x95b8 0x95b8
							0x95c1 0x95c1 0x95c1 0x95ca 0x95ca 0x95ca
							0x95d3 0x95d3 0x95d3 0x95db 0x95db 0x95db
							0x95e4 0x95e4 0x95e4 0x95ed 0x95ed 0x95ed
							0x95f6 0x95f6 0x95f6 0x95ff 0x95ff 0x95ff
							0x9608 0x9608 0x9608 0x9610 0x9610 0x9610
							0x9619 0x9619 0x9619 0x9622 0x9622 0x9622
							0x962b 0x962b 0x962b 0x9633 0x9633 0x9633
							0x963c 0x963c 0x963c 0x9645 0x9645 0x9645
							0x964e 0x964e 0x964e 0x9656 0x9656 0x9656
							0x965f 0x965f 0x965f 0x9668 0x9668 0x9668
							0x9671 0x9671 0x9671 0x9679 0x9679 0x9679
							0x9682 0x9682 0x9682 0x968b 0x968b 0x968b
							0x9693 0x9693 0x9693 0x969c 0x969c 0x969c
							0x96a5 0x96a5 0x96a5 0x96ad 0x96ad 0x96ad
							0x96b6 0x96b6 0x96b6 0x96bf 0x96bf 0x96bf
							0x96c7 0x96c7 0x96c7 0x96d0 0x96d0 0x96d0
							0x96d9 0x96d9 0x96d9 0x96e1 0x96e1 0x96e1
							0x96ea 0x96ea 0x96ea 0x96f2 0x96f2 0x96f2
							0x96fb 0x96fb 0x96fb 0x9704 0x9704 0x9704
							0x970c 0x970c 0x970c 0x9715 0x9715 0x9715
							0x971d 0x971d 0x971d 0x9726 0x9726 0x9726
							0x972e 0x972e 0x972e 0x9737 0x9737 0x9737
							0x9740 0x9740 0x9740 0x9748 0x9748 0x9748
							0x9751 0x9751 0x9751 0x9759 0x9759 0x9759
							0x9762 0x9762 0x9762 0x976a 0x976a 0x976a
							0x9773 0x9773 0x9773 0x977b 0x977b 0x977b
							0x9784 0x9784 0x9784 0x978c 0x978c 0x978c
							0x9795 0x9795 0x9795 0x979d 0x979d 0x979d
							0x97a6 0x97a6 0x97a6 0x97ae 0x97ae 0x97ae
							0x97b6 0x97b6 0x97b6 0x97bf 0x97bf 0x97bf
							0x97c7 0x97c7 0x97c7 0x97d0 0x97d0 0x97d0
							0x97d8 0x97d8 0x97d8 0x97e1 0x97e1 0x97e1
							0x97e9 0x97e9 0x97e9 0x97f1 0x97f1 0x97f1
							0x97fa 0x97fa 0x97fa 0x9802 0x9802 0x9802
							0x980b 0x980b 0x980b 0x9813 0x9813 0x9813
							0x981b 0x981b 0x981b 0x9824 0x9824 0x9824
							0x982c 0x982c 0x982c 0x9834 0x9834 0x9834
							0x983d 0x983d 0x983d 0x9845 0x9845 0x9845
							0x984d 0x984d 0x984d 0x9856 0x9856 0x9856
							0x985e 0x985e 0x985e 0x9866 0x9866 0x9866
							0x986f 0x986f 0x986f 0x9877 0x9877 0x9877
							0x987f 0x987f 0x987f 0x9888 0x9888 0x9888
							0x9890 0x9890 0x9890 0x9898 0x9898 0x9898
							0x98a0 0x98a0 0x98a0 0x98a9 0x98a9 0x98a9
							0x98b1 0x98b1 0x98b1 0x98b9 0x98b9 0x98b9
							0x98c1 0x98c1 0x98c1 0x98ca 0x98ca 0x98ca
							0x98d2 0x98d2 0x98d2 0x98da 0x98da 0x98da
							0x98e2 0x98e2 0x98e2 0x98eb 0x98eb 0x98eb
							0x98f3 0x98f3 0x98f3 0x98fb 0x98fb 0x98fb
							0x9903 0x9903 0x9903 0x990b 0x990b 0x990b
							0x9914 0x9914 0x9914 0x991c 0x991c 0x991c
							0x9924 0x9924 0x9924 0x992c 0x992c 0x992c
							0x9934 0x9934 0x9934 0x993c 0x993c 0x993c
							0x9945 0x9945 0x9945 0x994d 0x994d 0x994d
							0x9955 0x9955 0x9955 0x995d 0x995d 0x995d
							0x9965 0x9965 0x9965 0x996d 0x996d 0x996d
							0x9975 0x9975 0x9975 0x997d 0x997d 0x997d
							0x9986 0x9986 0x9986 0x998e 0x998e 0x998e
							0x9996 0x9996 0x9996 0x999e 0x999e 0x999e
							0x99a6 0x99a6 0x99a6 0x99ae 0x99ae 0x99ae
							0x99b6 0x99b6 0x99b6 0x99be 0x99be 0x99be
							0x99c6 0x99c6 0x99c6 0x99ce 0x99ce 0x99ce
							0x99d6 0x99d6 0x99d6 0x99de 0x99de 0x99de
							0x99e6 0x99e6 0x99e6 0x99ee 0x99ee 0x99ee
							0x99f6 0x99f6 0x99f6 0x99fe 0x99fe 0x99fe
							0x9a06 0x9a06 0x9a06 0x9a0e 0x9a0e 0x9a0e
							0x9a16 0x9a16 0x9a16 0x9a1e 0x9a1e 0x9a1e
							0x9a26 0x9a26 0x9a26 0x9a2e 0x9a2e 0x9a2e
							0x9a36 0x9a36 0x9a36 0x9a3e 0x9a3e 0x9a3e
							0x9a46 0x9a46 0x9a46 0x9a4e 0x9a4e 0x9a4e
							0x9a56 0x9a56 0x9a56 0x9a5e 0x9a5e 0x9a5e
							0x9a66 0x9a66 0x9a66 0x9a6e 0x9a6e 0x9a6e
							0x9a76 0x9a76 0x9a76 0x9a7e 0x9a7e 0x9a7e
							0x9a86 0x9a86 0x9a86 0x9a8e 0x9a8e 0x9a8e
							0x9a96 0x9a96 0x9a96 0x9a9d 0x9a9d 0x9a9d
							0x9aa5 0x9aa5 0x9aa5 0x9aad 0x9aad 0x9aad
							0x9ab5 0x9ab5 0x9ab5 0x9abd 0x9abd 0x9abd
							0x9ac5 0x9ac5 0x9ac5 0x9acd 0x9acd 0x9acd
							0x9ad5 0x9ad5 0x9ad5 0x9adc 0x9adc 0x9adc
							0x9ae4 0x9ae4 0x9ae4 0x9aec 0x9aec 0x9aec
							0x9af4 0x9af4 0x9af4 0x9afc 0x9afc 0x9afc
							0x9b04 0x9b04 0x9b04 0x9b0c 0x9b0c 0x9b0c
							0x9b13 0x9b13 0x9b13 0x9b1b 0x9b1b 0x9b1b
							0x9b23 0x9b23 0x9b23 0x9b2b 0x9b2b 0x9b2b
							0x9b33 0x9b33 0x9b33 0x9b3a 0x9b3a 0x9b3a
							0x9b42 0x9b42 0x9b42 0x9b4a 0x9b4a 0x9b4a
							0x9b52 0x9b52 0x9b52 0x9b59 0x9b59 0x9b59
							0x9b61 0x9b61 0x9b61 0x9b69 0x9b69 0x9b69
							0x9b71 0x9b71 0x9b71 0x9b79 0x9b79 0x9b79
							0x9b80 0x9b80 0x9b80 0x9b88 0x9b88 0x9b88
							0x9b90 0x9b90 0x9b90 0x9b97 0x9b97 0x9b97
							0x9b9f 0x9b9f 0x9b9f 0x9ba7 0x9ba7 0x9ba7
							0x9baf 0x9baf 0x9baf 0x9bb6 0x9bb6 0x9bb6
							0x9bbe 0x9bbe 0x9bbe 0x9bc6 0x9bc6 0x9bc6
							0x9bcd 0x9bcd 0x9bcd 0x9bd5 0x9bd5 0x9bd5
							0x9bdd 0x9bdd 0x9bdd 0x9be5 0x9be5 0x9be5
							0x9bec 0x9bec 0x9bec 0x9bf4 0x9bf4 0x9bf4
							0x9bfc 0x9bfc 0x9bfc 0x9c03 0x9c03 0x9c03
							0x9c0b 0x9c0b 0x9c0b 0x9c12 0x9c12 0x9c12
							0x9c1a 0x9c1a 0x9c1a 0x9c22 0x9c22 0x9c22
							0x9c29 0x9c29 0x9c29 0x9c31 0x9c31 0x9c31
							0x9c39 0x9c39 0x9c39 0x9c40 0x9c40 0x9c40
							0x9c48 0x9c48 0x9c48 0x9c50 0x9c50 0x9c50
							0x9c57 0x9c57 0x9c57 0x9c5f 0x9c5f 0x9c5f
							0x9c66 0x9c66 0x9c66 0x9c6e 0x9c6e 0x9c6e
							0x9c75 0x9c75 0x9c75 0x9c7d 0x9c7d 0x9c7d
							0x9c85 0x9c85 0x9c85 0x9c8c 0x9c8c 0x9c8c
							0x9c94 0x9c94 0x9c94 0x9c9b 0x9c9b 0x9c9b
							0x9ca3 0x9ca3 0x9ca3 0x9caa 0x9caa 0x9caa
							0x9cb2 0x9cb2 0x9cb2 0x9cba 0x9cba 0x9cba
							0x9cc1 0x9cc1 0x9cc1 0x9cc9 0x9cc9 0x9cc9
							0x9cd0 0x9cd0 0x9cd0 0x9cd8 0x9cd8 0x9cd8
							0x9cdf 0x9cdf 0x9cdf 0x9ce7 0x9ce7 0x9ce7
							0x9cee 0x9cee 0x9cee 0x9cf6 0x9cf6 0x9cf6
							0x9cfd 0x9cfd 0x9cfd 0x9d05 0x9d05 0x9d05
							0x9d0c 0x9d0c 0x9d0c 0x9d14 0x9d14 0x9d14
							0x9d1b 0x9d1b 0x9d1b 0x9d23 0x9d23 0x9d23
							0x9d2a 0x9d2a 0x9d2a 0x9d32 0x9d32 0x9d32
							0x9d39 0x9d39 0x9d39 0x9d40 0x9d40 0x9d40
							0x9d48 0x9d48 0x9d48 0x9d4f 0x9d4f 0x9d4f
							0x9d57 0x9d57 0x9d57 0x9d5e 0x9d5e 0x9d5e
							0x9d66 0x9d66 0x9d66 0x9d6d 0x9d6d 0x9d6d
							0x9d75 0x9d75 0x9d75 0x9d7c 0x9d7c 0x9d7c
							0x9d83 0x9d83 0x9d83 0x9d8b 0x9d8b 0x9d8b
							0x9d92 0x9d92 0x9d92 0x9d9a 0x9d9a 0x9d9a
							0x9da1 0x9da1 0x9da1 0x9da8 0x9da8 0x9da8
							0x9db0 0x9db0 0x9db0 0x9db7 0x9db7 0x9db7
							0x9dbe 0x9dbe 0x9dbe 0x9dc6 0x9dc6 0x9dc6
							0x9dcd 0x9dcd 0x9dcd 0x9dd5 0x9dd5 0x9dd5
							0x9ddc 0x9ddc 0x9ddc 0x9de3 0x9de3 0x9de3
							0x9deb 0x9deb 0x9deb 0x9df2 0x9df2 0x9df2
							0x9df9 0x9df9 0x9df9 0x9e01 0x9e01 0x9e01
							0x9e08 0x9e08 0x9e08 0x9e0f 0x9e0f 0x9e0f
							0x9e17 0x9e17 0x9e17 0x9e1e 0x9e1e 0x9e1e
							0x9e25 0x9e25 0x9e25 0x9e2d 0x9e2d 0x9e2d
							0x9e34 0x9e34 0x9e34 0x9e3b 0x9e3b 0x9e3b
							0x9e43 0x9e43 0x9e43 0x9e4a 0x9e4a 0x9e4a
							0x9e51 0x9e51 0x9e51 0x9e58 0x9e58 0x9e58
							0x9e60 0x9e60 0x9e60 0x9e67 0x9e67 0x9e67
							0x9e6e 0x9e6e 0x9e6e 0x9e75 0x9e75 0x9e75
							0x9e7d 0x9e7d 0x9e7d 0x9e84 0x9e84 0x9e84
							0x9e8b 0x9e8b 0x9e8b 0x9e92 0x9e92 0x9e92
							0x9e9a 0x9e9a 0x9e9a 0x9ea1 0x9ea1 0x9ea1
							0x9ea8 0x9ea8 0x9ea8 0x9eaf 0x9eaf 0x9eaf
							0x9eb7 0x9eb7 0x9eb7 0x9ebe 0x9ebe 0x9ebe
							0x9ec5 0x9ec5 0x9ec5 0x9ecc 0x9ecc 0x9ecc
							0x9ed4 0x9ed4 0x9ed4 0x9edb 0x9edb 0x9edb
							0x9ee2 0x9ee2 0x9ee2 0x9ee9 0x9ee9 0x9ee9
							0x9ef0 0x9ef0 0x9ef0 0x9ef7 0x9ef7 0x9ef7
							0x9eff 0x9eff 0x9eff 0x9f06 0x9f06 0x9f06
							0x9f0d 0x9f0d 0x9f0d 0x9f14 0x9f14 0x9f14
							0x9f1b 0x9f1b 0x9f1b 0x9f23 0x9f23 0x9f23
							0x9f2a 0x9f2a 0x9f2a 0x9f31 0x9f31 0x9f31
							0x9f38 0x9f38 0x9f38 0x9f3f 0x9f3f 0x9f3f
							0x9f46 0x9f46 0x9f46 0x9f4d 0x9f4d 0x9f4d
							0x9f55 0x9f55 0x9f55 0x9f5c 0x9f5c 0x9f5c
							0x9f63 0x9f63 0x9f63 0x9f6a 0x9f6a 0x9f6a
							0x9f71 0x9f71 0x9f71 0x9f78 0x9f78 0x9f78
							0x9f7f 0x9f7f 0x9f7f 0x9f86 0x9f86 0x9f86
							0x9f8d 0x9f8d 0x9f8d 0x9f95 0x9f95 0x9f95
							0x9f9c 0x9f9c 0x9f9c 0x9fa3 0x9fa3 0x9fa3
							0x9faa 0x9faa 0x9faa 0x9fb1 0x9fb1 0x9fb1
							0x9fb8 0x9fb8 0x9fb8 0x9fbf 0x9fbf 0x9fbf
							0x9fc6 0x9fc6 0x9fc6 0x9fcd 0x9fcd 0x9fcd
							0x9fd4 0x9fd4 0x9fd4 0x9fdb 0x9fdb 0x9fdb
							0x9fe2 0x9fe2 0x9fe2 0x9fe9 0x9fe9 0x9fe9
							0x9ff0 0x9ff0 0x9ff0 0x9ff7 0x9ff7 0x9ff7
							0x9ffe 0x9ffe 0x9ffe>;
				};
			};
		};
	};
