# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux32Bit2To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/PCAdder.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/InstructionMemory.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/JumpAdder.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ProgramCounter.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux6Bit2To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/IDEXReg.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ALU32Bit.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/EXMEMReg.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/MEMWBReg.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/ClkDiv.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux32Bit3To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Controller.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux1Bit2To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/RegisterFile.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/ForwardingUnit.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/new/IFID_FlushHandler.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/InstructionFetchUnit.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/SignExtension.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/DataMemory.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux2Bit2To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/HiLoReg.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/Mux5Bit2To1.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/IFIDReg.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/tempProject/tempProject.srcs/sources_1/new/HazardDetectionUnit.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sources_1/imports/temp/TopModule.v"
verilog xil_defaultlib  "../../../../../Lab_Copies/Labs16-24/Labs16-24.srcs/sim_1/imports/temp/TopModule_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
