
Systeme_a_microcontroleur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043c0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004548  08004548  00005548  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080045c0  080045c0  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080045c0  080045c0  000055c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080045c8  080045c8  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080045c8  080045c8  000055c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080045cc  080045cc  000055cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080045d0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  08004638  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  08004638  000062c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c69f  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c85  00000000  00000000  00012737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  000143c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008d0  00000000  00000000  00014f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026aef  00000000  00000000  00015810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d886  00000000  00000000  0003c2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000eb88f  00000000  00000000  00049b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00135414  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000351c  00000000  00000000  00135458  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000ab  00000000  00000000  00138974  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004530 	.word	0x08004530

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08004530 	.word	0x08004530

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <MCP23S17_WriteRegister>:
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_SPI3_Init(void);

/* Fonction d'Ã©criture d'un registre */
void MCP23S17_WriteRegister(MCP23S17_HandleTypeDef *dev, uint8_t reg, uint8_t value) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	460b      	mov	r3, r1
 80004c2:	70fb      	strb	r3, [r7, #3]
 80004c4:	4613      	mov	r3, r2
 80004c6:	70bb      	strb	r3, [r7, #2]
    uint8_t data[3] = {MCP23S17_ADDRESS, reg, value};
 80004c8:	2340      	movs	r3, #64	@ 0x40
 80004ca:	733b      	strb	r3, [r7, #12]
 80004cc:	78fb      	ldrb	r3, [r7, #3]
 80004ce:	737b      	strb	r3, [r7, #13]
 80004d0:	78bb      	ldrb	r3, [r7, #2]
 80004d2:	73bb      	strb	r3, [r7, #14]
    HAL_GPIO_WritePin(dev->CS_Port, dev->CS_Pin, GPIO_PIN_RESET);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	6858      	ldr	r0, [r3, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	891b      	ldrh	r3, [r3, #8]
 80004dc:	2200      	movs	r2, #0
 80004de:	4619      	mov	r1, r3
 80004e0:	f000 ff18 	bl	8001314 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(dev->hspi, data, 3, HAL_MAX_DELAY);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	6818      	ldr	r0, [r3, #0]
 80004e8:	f107 010c 	add.w	r1, r7, #12
 80004ec:	f04f 33ff 	mov.w	r3, #4294967295
 80004f0:	2203      	movs	r2, #3
 80004f2:	f002 faea 	bl	8002aca <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(dev->CS_Port, dev->CS_Pin, GPIO_PIN_SET);
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6858      	ldr	r0, [r3, #4]
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	891b      	ldrh	r3, [r3, #8]
 80004fe:	2201      	movs	r2, #1
 8000500:	4619      	mov	r1, r3
 8000502:	f000 ff07 	bl	8001314 <HAL_GPIO_WritePin>
}
 8000506:	bf00      	nop
 8000508:	3710      	adds	r7, #16
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int chr)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b082      	sub	sp, #8
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 8000518:	1d39      	adds	r1, r7, #4
 800051a:	f04f 33ff 	mov.w	r3, #4294967295
 800051e:	2201      	movs	r2, #1
 8000520:	4803      	ldr	r0, [pc, #12]	@ (8000530 <__io_putchar+0x20>)
 8000522:	f002 fdfb 	bl	800311c <HAL_UART_Transmit>
	return chr;
 8000526:	687b      	ldr	r3, [r7, #4]
}
 8000528:	4618      	mov	r0, r3
 800052a:	3708      	adds	r7, #8
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	200000e8 	.word	0x200000e8

08000534 <MCP23S17_Init>:

/* Initialisation du MCP23S17 */
void MCP23S17_Init(MCP23S17_HandleTypeDef *dev) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(dev->RST_Port, dev->RST_Pin, GPIO_PIN_RESET);
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	68d8      	ldr	r0, [r3, #12]
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	8a1b      	ldrh	r3, [r3, #16]
 8000544:	2200      	movs	r2, #0
 8000546:	4619      	mov	r1, r3
 8000548:	f000 fee4 	bl	8001314 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800054c:	200a      	movs	r0, #10
 800054e:	f000 fc2d 	bl	8000dac <HAL_Delay>
    HAL_GPIO_WritePin(dev->RST_Port, dev->RST_Pin, GPIO_PIN_SET);
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	68d8      	ldr	r0, [r3, #12]
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	8a1b      	ldrh	r3, [r3, #16]
 800055a:	2201      	movs	r2, #1
 800055c:	4619      	mov	r1, r3
 800055e:	f000 fed9 	bl	8001314 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8000562:	200a      	movs	r0, #10
 8000564:	f000 fc22 	bl	8000dac <HAL_Delay>
    MCP23S17_WriteRegister(dev, MCP23S17_IOCON, 0x08);
 8000568:	2208      	movs	r2, #8
 800056a:	210a      	movs	r1, #10
 800056c:	6878      	ldr	r0, [r7, #4]
 800056e:	f7ff ffa3 	bl	80004b8 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(dev, MCP23S17_IODIRA, 0x00);
 8000572:	2200      	movs	r2, #0
 8000574:	2100      	movs	r1, #0
 8000576:	6878      	ldr	r0, [r7, #4]
 8000578:	f7ff ff9e 	bl	80004b8 <MCP23S17_WriteRegister>
    MCP23S17_WriteRegister(dev, MCP23S17_IODIRB, 0x00);
 800057c:	2200      	movs	r2, #0
 800057e:	2101      	movs	r1, #1
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f7ff ff99 	bl	80004b8 <MCP23S17_WriteRegister>
}
 8000586:	bf00      	nop
 8000588:	3708      	adds	r7, #8
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}

0800058e <MCP23S17_Chenillard>:


/* Effet chenillard sur 16 LEDs */
void MCP23S17_Chenillard(MCP23S17_HandleTypeDef *dev, uint16_t delay_ms) {
 800058e:	b580      	push	{r7, lr}
 8000590:	b084      	sub	sp, #16
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	807b      	strh	r3, [r7, #2]
    for (uint8_t i = 0; i < 16; i++) {
 800059a:	2300      	movs	r3, #0
 800059c:	73fb      	strb	r3, [r7, #15]
 800059e:	e029      	b.n	80005f4 <MCP23S17_Chenillard+0x66>
        uint8_t portA_val = (i < 8) ? (1 << i) : 0;
 80005a0:	7bfb      	ldrb	r3, [r7, #15]
 80005a2:	2b07      	cmp	r3, #7
 80005a4:	d805      	bhi.n	80005b2 <MCP23S17_Chenillard+0x24>
 80005a6:	7bfb      	ldrb	r3, [r7, #15]
 80005a8:	2201      	movs	r2, #1
 80005aa:	fa02 f303 	lsl.w	r3, r2, r3
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	e000      	b.n	80005b4 <MCP23S17_Chenillard+0x26>
 80005b2:	2300      	movs	r3, #0
 80005b4:	73bb      	strb	r3, [r7, #14]
        uint8_t portB_val = (i >= 8) ? (1 << (i - 8)) : 0;
 80005b6:	7bfb      	ldrb	r3, [r7, #15]
 80005b8:	2b07      	cmp	r3, #7
 80005ba:	d906      	bls.n	80005ca <MCP23S17_Chenillard+0x3c>
 80005bc:	7bfb      	ldrb	r3, [r7, #15]
 80005be:	3b08      	subs	r3, #8
 80005c0:	2201      	movs	r2, #1
 80005c2:	fa02 f303 	lsl.w	r3, r2, r3
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	e000      	b.n	80005cc <MCP23S17_Chenillard+0x3e>
 80005ca:	2300      	movs	r3, #0
 80005cc:	737b      	strb	r3, [r7, #13]
        MCP23S17_WriteRegister(dev, MCP23S17_GPIOA, portA_val);
 80005ce:	7bbb      	ldrb	r3, [r7, #14]
 80005d0:	461a      	mov	r2, r3
 80005d2:	2112      	movs	r1, #18
 80005d4:	6878      	ldr	r0, [r7, #4]
 80005d6:	f7ff ff6f 	bl	80004b8 <MCP23S17_WriteRegister>
        MCP23S17_WriteRegister(dev, MCP23S17_GPIOB, portB_val);
 80005da:	7b7b      	ldrb	r3, [r7, #13]
 80005dc:	461a      	mov	r2, r3
 80005de:	2113      	movs	r1, #19
 80005e0:	6878      	ldr	r0, [r7, #4]
 80005e2:	f7ff ff69 	bl	80004b8 <MCP23S17_WriteRegister>
        HAL_Delay(delay_ms);
 80005e6:	887b      	ldrh	r3, [r7, #2]
 80005e8:	4618      	mov	r0, r3
 80005ea:	f000 fbdf 	bl	8000dac <HAL_Delay>
    for (uint8_t i = 0; i < 16; i++) {
 80005ee:	7bfb      	ldrb	r3, [r7, #15]
 80005f0:	3301      	adds	r3, #1
 80005f2:	73fb      	strb	r3, [r7, #15]
 80005f4:	7bfb      	ldrb	r3, [r7, #15]
 80005f6:	2b0f      	cmp	r3, #15
 80005f8:	d9d2      	bls.n	80005a0 <MCP23S17_Chenillard+0x12>
    }
}
 80005fa:	bf00      	nop
 80005fc:	bf00      	nop
 80005fe:	3710      	adds	r7, #16
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b5b0      	push	{r4, r5, r7, lr}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fb53 	bl	8000cb4 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f81f 	bl	8000650 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f8dd 	bl	80007d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000616:	f000 f8ab 	bl	8000770 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 800061a:	f000 f86b 	bl	80006f4 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  printf("\r\n==== Systeme micro ====\r\n");
 800061e:	480a      	ldr	r0, [pc, #40]	@ (8000648 <main+0x44>)
 8000620:	f003 fbf2 	bl	8003e08 <puts>

  MCP23S17_HandleTypeDef mcp23s17 = {
 8000624:	4b09      	ldr	r3, [pc, #36]	@ (800064c <main+0x48>)
 8000626:	1d3c      	adds	r4, r7, #4
 8000628:	461d      	mov	r5, r3
 800062a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062e:	682b      	ldr	r3, [r5, #0]
 8000630:	6023      	str	r3, [r4, #0]
         .CS_Port = GPIOB,
         .CS_Pin = GPIO_PIN_7,
         .RST_Port = GPIOA,
         .RST_Pin = GPIO_PIN_0
     };
  MCP23S17_Init(&mcp23s17);
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ff7d 	bl	8000534 <MCP23S17_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

   while (1) {
	   MCP23S17_Chenillard(&mcp23s17, 200);
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	21c8      	movs	r1, #200	@ 0xc8
 800063e:	4618      	mov	r0, r3
 8000640:	f7ff ffa5 	bl	800058e <MCP23S17_Chenillard>
 8000644:	e7f9      	b.n	800063a <main+0x36>
 8000646:	bf00      	nop
 8000648:	08004548 	.word	0x08004548
 800064c:	08004564 	.word	0x08004564

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b096      	sub	sp, #88	@ 0x58
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0314 	add.w	r3, r7, #20
 800065a:	2244      	movs	r2, #68	@ 0x44
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f003 fcb2 	bl	8003fc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	463b      	mov	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000672:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000676:	f000 fe73 	bl	8001360 <HAL_PWREx_ControlVoltageScaling>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000680:	f000 f922 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800068c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068e:	2310      	movs	r3, #16
 8000690:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000696:	2302      	movs	r3, #2
 8000698:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800069a:	2301      	movs	r3, #1
 800069c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800069e:	230a      	movs	r3, #10
 80006a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006a2:	2307      	movs	r3, #7
 80006a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4618      	mov	r0, r3
 80006b4:	f000 feaa 	bl	800140c <HAL_RCC_OscConfig>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006be:	f000 f903 	bl	80008c8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	230f      	movs	r3, #15
 80006c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c6:	2303      	movs	r3, #3
 80006c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d6:	463b      	mov	r3, r7
 80006d8:	2104      	movs	r1, #4
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fa72 	bl	8001bc4 <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006e6:	f000 f8ef 	bl	80008c8 <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3758      	adds	r7, #88	@ 0x58
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80006f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000768 <MX_SPI3_Init+0x74>)
 80006fa:	4a1c      	ldr	r2, [pc, #112]	@ (800076c <MX_SPI3_Init+0x78>)
 80006fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80006fe:	4b1a      	ldr	r3, [pc, #104]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000700:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000704:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000706:	4b18      	ldr	r3, [pc, #96]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800070c:	4b16      	ldr	r3, [pc, #88]	@ (8000768 <MX_SPI3_Init+0x74>)
 800070e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000712:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000714:	4b14      	ldr	r3, [pc, #80]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800071a:	4b13      	ldr	r3, [pc, #76]	@ (8000768 <MX_SPI3_Init+0x74>)
 800071c:	2200      	movs	r2, #0
 800071e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000720:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000722:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000726:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000728:	4b0f      	ldr	r3, [pc, #60]	@ (8000768 <MX_SPI3_Init+0x74>)
 800072a:	2228      	movs	r2, #40	@ 0x28
 800072c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800072e:	4b0e      	ldr	r3, [pc, #56]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000734:	4b0c      	ldr	r3, [pc, #48]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000736:	2200      	movs	r2, #0
 8000738:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800073a:	4b0b      	ldr	r3, [pc, #44]	@ (8000768 <MX_SPI3_Init+0x74>)
 800073c:	2200      	movs	r2, #0
 800073e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000740:	4b09      	ldr	r3, [pc, #36]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000742:	2207      	movs	r2, #7
 8000744:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000746:	4b08      	ldr	r3, [pc, #32]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000748:	2200      	movs	r2, #0
 800074a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800074c:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <MX_SPI3_Init+0x74>)
 800074e:	2208      	movs	r2, #8
 8000750:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000752:	4805      	ldr	r0, [pc, #20]	@ (8000768 <MX_SPI3_Init+0x74>)
 8000754:	f002 f916 	bl	8002984 <HAL_SPI_Init>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800075e:	f000 f8b3 	bl	80008c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000762:	bf00      	nop
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	20000084 	.word	0x20000084
 800076c:	40003c00 	.word	0x40003c00

08000770 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 1 */



  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000774:	4b14      	ldr	r3, [pc, #80]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 8000776:	4a15      	ldr	r2, [pc, #84]	@ (80007cc <MX_USART2_UART_Init+0x5c>)
 8000778:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800077a:	4b13      	ldr	r3, [pc, #76]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b11      	ldr	r3, [pc, #68]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b0f      	ldr	r3, [pc, #60]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800078e:	4b0e      	ldr	r3, [pc, #56]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b0b      	ldr	r3, [pc, #44]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b09      	ldr	r3, [pc, #36]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007a6:	4b08      	ldr	r3, [pc, #32]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007ac:	4b06      	ldr	r3, [pc, #24]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b2:	4805      	ldr	r0, [pc, #20]	@ (80007c8 <MX_USART2_UART_Init+0x58>)
 80007b4:	f002 fc64 	bl	8003080 <HAL_UART_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80007be:	f000 f883 	bl	80008c8 <Error_Handler>



  /* USER CODE END USART2_Init 2 */

}
 80007c2:	bf00      	nop
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	200000e8 	.word	0x200000e8
 80007cc:	40004400 	.word	0x40004400

080007d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08a      	sub	sp, #40	@ 0x28
 80007d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d6:	f107 0314 	add.w	r3, r7, #20
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */

/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e6:	4b35      	ldr	r3, [pc, #212]	@ (80008bc <MX_GPIO_Init+0xec>)
 80007e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007ea:	4a34      	ldr	r2, [pc, #208]	@ (80008bc <MX_GPIO_Init+0xec>)
 80007ec:	f043 0304 	orr.w	r3, r3, #4
 80007f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007f2:	4b32      	ldr	r3, [pc, #200]	@ (80008bc <MX_GPIO_Init+0xec>)
 80007f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f6:	f003 0304 	and.w	r3, r3, #4
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fe:	4b2f      	ldr	r3, [pc, #188]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000802:	4a2e      	ldr	r2, [pc, #184]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800080a:	4b2c      	ldr	r3, [pc, #176]	@ (80008bc <MX_GPIO_Init+0xec>)
 800080c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	4b29      	ldr	r3, [pc, #164]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081a:	4a28      	ldr	r2, [pc, #160]	@ (80008bc <MX_GPIO_Init+0xec>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000822:	4b26      	ldr	r3, [pc, #152]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082e:	4b23      	ldr	r3, [pc, #140]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000830:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000832:	4a22      	ldr	r2, [pc, #136]	@ (80008bc <MX_GPIO_Init+0xec>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800083a:	4b20      	ldr	r3, [pc, #128]	@ (80008bc <MX_GPIO_Init+0xec>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	f003 0302 	and.w	r3, r3, #2
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VU_nRESET_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000846:	2200      	movs	r2, #0
 8000848:	2121      	movs	r1, #33	@ 0x21
 800084a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084e:	f000 fd61 	bl	8001314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_nCS_GPIO_Port, VU_nCS_Pin, GPIO_PIN_RESET);
 8000852:	2200      	movs	r2, #0
 8000854:	2180      	movs	r1, #128	@ 0x80
 8000856:	481a      	ldr	r0, [pc, #104]	@ (80008c0 <MX_GPIO_Init+0xf0>)
 8000858:	f000 fd5c 	bl	8001314 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800085c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000862:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000866:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4619      	mov	r1, r3
 8000872:	4814      	ldr	r0, [pc, #80]	@ (80008c4 <MX_GPIO_Init+0xf4>)
 8000874:	f000 fba4 	bl	8000fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VU_nRESET_Pin LD2_Pin */
  GPIO_InitStruct.Pin = VU_nRESET_Pin|LD2_Pin;
 8000878:	2321      	movs	r3, #33	@ 0x21
 800087a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087c:	2301      	movs	r3, #1
 800087e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	2300      	movs	r3, #0
 8000882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000884:	2300      	movs	r3, #0
 8000886:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000888:	f107 0314 	add.w	r3, r7, #20
 800088c:	4619      	mov	r1, r3
 800088e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000892:	f000 fb95 	bl	8000fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_nCS_Pin */
  GPIO_InitStruct.Pin = VU_nCS_Pin;
 8000896:	2380      	movs	r3, #128	@ 0x80
 8000898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089a:	2301      	movs	r3, #1
 800089c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_nCS_GPIO_Port, &GPIO_InitStruct);
 80008a6:	f107 0314 	add.w	r3, r7, #20
 80008aa:	4619      	mov	r1, r3
 80008ac:	4804      	ldr	r0, [pc, #16]	@ (80008c0 <MX_GPIO_Init+0xf0>)
 80008ae:	f000 fb87 	bl	8000fc0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */

/* USER CODE END MX_GPIO_Init_2 */
}
 80008b2:	bf00      	nop
 80008b4:	3728      	adds	r7, #40	@ 0x28
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	40021000 	.word	0x40021000
 80008c0:	48000400 	.word	0x48000400
 80008c4:	48000800 	.word	0x48000800

080008c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008cc:	b672      	cpsid	i
}
 80008ce:	bf00      	nop

  /* User can add his own implementation to report the HAL error return state */

  __disable_irq();

  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <Error_Handler+0x8>

080008d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	@ (8000918 <HAL_MspInit+0x44>)
 80008dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008de:	4a0e      	ldr	r2, [pc, #56]	@ (8000918 <HAL_MspInit+0x44>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6613      	str	r3, [r2, #96]	@ 0x60
 80008e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000918 <HAL_MspInit+0x44>)
 80008e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	4b09      	ldr	r3, [pc, #36]	@ (8000918 <HAL_MspInit+0x44>)
 80008f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f6:	4a08      	ldr	r2, [pc, #32]	@ (8000918 <HAL_MspInit+0x44>)
 80008f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80008fe:	4b06      	ldr	r3, [pc, #24]	@ (8000918 <HAL_MspInit+0x44>)
 8000900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000906:	603b      	str	r3, [r7, #0]
 8000908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090a:	bf00      	nop
 800090c:	370c      	adds	r7, #12
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08a      	sub	sp, #40	@ 0x28
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
 8000932:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	4a25      	ldr	r2, [pc, #148]	@ (80009d0 <HAL_SPI_MspInit+0xb4>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d144      	bne.n	80009c8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800093e:	4b25      	ldr	r3, [pc, #148]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000942:	4a24      	ldr	r2, [pc, #144]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000948:	6593      	str	r3, [r2, #88]	@ 0x58
 800094a:	4b22      	ldr	r3, [pc, #136]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 800094c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800094e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000956:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	4a1e      	ldr	r2, [pc, #120]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 800095c:	f043 0304 	orr.w	r3, r3, #4
 8000960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	f003 0304 	and.w	r3, r3, #4
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	4a18      	ldr	r2, [pc, #96]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800097a:	4b16      	ldr	r3, [pc, #88]	@ (80009d4 <HAL_SPI_MspInit+0xb8>)
 800097c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800097e:	f003 0302 	and.w	r3, r3, #2
 8000982:	60bb      	str	r3, [r7, #8]
 8000984:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000986:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800098a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098c:	2302      	movs	r3, #2
 800098e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000994:	2303      	movs	r3, #3
 8000996:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000998:	2306      	movs	r3, #6
 800099a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	480d      	ldr	r0, [pc, #52]	@ (80009d8 <HAL_SPI_MspInit+0xbc>)
 80009a4:	f000 fb0c 	bl	8000fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80009a8:	2320      	movs	r3, #32
 80009aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ac:	2302      	movs	r3, #2
 80009ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b4:	2303      	movs	r3, #3
 80009b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009b8:	2306      	movs	r3, #6
 80009ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4619      	mov	r1, r3
 80009c2:	4806      	ldr	r0, [pc, #24]	@ (80009dc <HAL_SPI_MspInit+0xc0>)
 80009c4:	f000 fafc 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 80009c8:	bf00      	nop
 80009ca:	3728      	adds	r7, #40	@ 0x28
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40003c00 	.word	0x40003c00
 80009d4:	40021000 	.word	0x40021000
 80009d8:	48000800 	.word	0x48000800
 80009dc:	48000400 	.word	0x48000400

080009e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b0ac      	sub	sp, #176	@ 0xb0
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	2288      	movs	r2, #136	@ 0x88
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f003 fae1 	bl	8003fc8 <memset>
  if(huart->Instance==USART2)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a21      	ldr	r2, [pc, #132]	@ (8000a90 <HAL_UART_MspInit+0xb0>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d13b      	bne.n	8000a88 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a10:	2302      	movs	r3, #2
 8000a12:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a14:	2300      	movs	r3, #0
 8000a16:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a18:	f107 0314 	add.w	r3, r7, #20
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f001 faf5 	bl	800200c <HAL_RCCEx_PeriphCLKConfig>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a28:	f7ff ff4e 	bl	80008c8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2c:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a30:	4a18      	ldr	r2, [pc, #96]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a38:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a40:	613b      	str	r3, [r7, #16]
 8000a42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a44:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a48:	4a12      	ldr	r2, [pc, #72]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a4a:	f043 0301 	orr.w	r3, r3, #1
 8000a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a50:	4b10      	ldr	r3, [pc, #64]	@ (8000a94 <HAL_UART_MspInit+0xb4>)
 8000a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a54:	f003 0301 	and.w	r3, r3, #1
 8000a58:	60fb      	str	r3, [r7, #12]
 8000a5a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a5c:	230c      	movs	r3, #12
 8000a5e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a62:	2302      	movs	r3, #2
 8000a64:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a74:	2307      	movs	r3, #7
 8000a76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a7a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a7e:	4619      	mov	r1, r3
 8000a80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a84:	f000 fa9c 	bl	8000fc0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a88:	bf00      	nop
 8000a8a:	37b0      	adds	r7, #176	@ 0xb0
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40004400 	.word	0x40004400
 8000a94:	40021000 	.word	0x40021000

08000a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <NMI_Handler+0x4>

08000aa0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa4:	bf00      	nop
 8000aa6:	e7fd      	b.n	8000aa4 <HardFault_Handler+0x4>

08000aa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000aac:	bf00      	nop
 8000aae:	e7fd      	b.n	8000aac <MemManage_Handler+0x4>

08000ab0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <BusFault_Handler+0x4>

08000ab8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <UsageFault_Handler+0x4>

08000ac0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr

08000ace <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ace:	b480      	push	{r7}
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ada:	4770      	bx	lr

08000adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr

08000aea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aee:	f000 f93d 	bl	8000d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b086      	sub	sp, #24
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	60f8      	str	r0, [r7, #12]
 8000afe:	60b9      	str	r1, [r7, #8]
 8000b00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b02:	2300      	movs	r3, #0
 8000b04:	617b      	str	r3, [r7, #20]
 8000b06:	e00a      	b.n	8000b1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b08:	f3af 8000 	nop.w
 8000b0c:	4601      	mov	r1, r0
 8000b0e:	68bb      	ldr	r3, [r7, #8]
 8000b10:	1c5a      	adds	r2, r3, #1
 8000b12:	60ba      	str	r2, [r7, #8]
 8000b14:	b2ca      	uxtb	r2, r1
 8000b16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
 8000b1e:	697a      	ldr	r2, [r7, #20]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	429a      	cmp	r2, r3
 8000b24:	dbf0      	blt.n	8000b08 <_read+0x12>
  }

  return len;
 8000b26:	687b      	ldr	r3, [r7, #4]
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3718      	adds	r7, #24
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}

08000b30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	60f8      	str	r0, [r7, #12]
 8000b38:	60b9      	str	r1, [r7, #8]
 8000b3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]
 8000b40:	e009      	b.n	8000b56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b42:	68bb      	ldr	r3, [r7, #8]
 8000b44:	1c5a      	adds	r2, r3, #1
 8000b46:	60ba      	str	r2, [r7, #8]
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f7ff fce0 	bl	8000510 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	3301      	adds	r3, #1
 8000b54:	617b      	str	r3, [r7, #20]
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	dbf1      	blt.n	8000b42 <_write+0x12>
  }
  return len;
 8000b5e:	687b      	ldr	r3, [r7, #4]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <_close>:

int _close(int file)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b083      	sub	sp, #12
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b90:	605a      	str	r2, [r3, #4]
  return 0;
 8000b92:	2300      	movs	r3, #0
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <_isatty>:

int _isatty(int file)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ba8:	2301      	movs	r3, #1
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	370c      	adds	r7, #12
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr

08000bb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bb6:	b480      	push	{r7}
 8000bb8:	b085      	sub	sp, #20
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bc2:	2300      	movs	r3, #0
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd8:	4a14      	ldr	r2, [pc, #80]	@ (8000c2c <_sbrk+0x5c>)
 8000bda:	4b15      	ldr	r3, [pc, #84]	@ (8000c30 <_sbrk+0x60>)
 8000bdc:	1ad3      	subs	r3, r2, r3
 8000bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000be4:	4b13      	ldr	r3, [pc, #76]	@ (8000c34 <_sbrk+0x64>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d102      	bne.n	8000bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bec:	4b11      	ldr	r3, [pc, #68]	@ (8000c34 <_sbrk+0x64>)
 8000bee:	4a12      	ldr	r2, [pc, #72]	@ (8000c38 <_sbrk+0x68>)
 8000bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bf2:	4b10      	ldr	r3, [pc, #64]	@ (8000c34 <_sbrk+0x64>)
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4413      	add	r3, r2
 8000bfa:	693a      	ldr	r2, [r7, #16]
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d207      	bcs.n	8000c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c00:	f003 fa30 	bl	8004064 <__errno>
 8000c04:	4603      	mov	r3, r0
 8000c06:	220c      	movs	r2, #12
 8000c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c0e:	e009      	b.n	8000c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c10:	4b08      	ldr	r3, [pc, #32]	@ (8000c34 <_sbrk+0x64>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c16:	4b07      	ldr	r3, [pc, #28]	@ (8000c34 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	4a05      	ldr	r2, [pc, #20]	@ (8000c34 <_sbrk+0x64>)
 8000c20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c22:	68fb      	ldr	r3, [r7, #12]
}
 8000c24:	4618      	mov	r0, r3
 8000c26:	3718      	adds	r7, #24
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}
 8000c2c:	20018000 	.word	0x20018000
 8000c30:	00000400 	.word	0x00000400
 8000c34:	20000170 	.word	0x20000170
 8000c38:	200002c8 	.word	0x200002c8

08000c3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c40:	4b06      	ldr	r3, [pc, #24]	@ (8000c5c <SystemInit+0x20>)
 8000c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c46:	4a05      	ldr	r2, [pc, #20]	@ (8000c5c <SystemInit+0x20>)
 8000c48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c64:	f7ff ffea 	bl	8000c3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c68:	480c      	ldr	r0, [pc, #48]	@ (8000c9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c6a:	490d      	ldr	r1, [pc, #52]	@ (8000ca0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca4 <LoopForever+0xe>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c70:	e002      	b.n	8000c78 <LoopCopyDataInit>

08000c72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c76:	3304      	adds	r3, #4

08000c78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c7c:	d3f9      	bcc.n	8000c72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c80:	4c0a      	ldr	r4, [pc, #40]	@ (8000cac <LoopForever+0x16>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c84:	e001      	b.n	8000c8a <LoopFillZerobss>

08000c86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c88:	3204      	adds	r2, #4

08000c8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c8c:	d3fb      	bcc.n	8000c86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c8e:	f003 f9ef 	bl	8004070 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c92:	f7ff fcb7 	bl	8000604 <main>

08000c96 <LoopForever>:

LoopForever:
    b LoopForever
 8000c96:	e7fe      	b.n	8000c96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c98:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ca4:	080045d0 	.word	0x080045d0
  ldr r2, =_sbss
 8000ca8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cac:	200002c4 	.word	0x200002c4

08000cb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cb0:	e7fe      	b.n	8000cb0 <ADC1_2_IRQHandler>
	...

08000cb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf0 <HAL_Init+0x3c>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a0b      	ldr	r2, [pc, #44]	@ (8000cf0 <HAL_Init+0x3c>)
 8000cc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cc8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cca:	2003      	movs	r0, #3
 8000ccc:	f000 f944 	bl	8000f58 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f000 f80f 	bl	8000cf4 <HAL_InitTick>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d002      	beq.n	8000ce2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	71fb      	strb	r3, [r7, #7]
 8000ce0:	e001      	b.n	8000ce6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ce2:	f7ff fdf7 	bl	80008d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40022000 	.word	0x40022000

08000cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000d00:	4b17      	ldr	r3, [pc, #92]	@ (8000d60 <HAL_InitTick+0x6c>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d023      	beq.n	8000d50 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000d08:	4b16      	ldr	r3, [pc, #88]	@ (8000d64 <HAL_InitTick+0x70>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_InitTick+0x6c>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f941 	bl	8000fa6 <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d10f      	bne.n	8000d4a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	2b0f      	cmp	r3, #15
 8000d2e:	d809      	bhi.n	8000d44 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d30:	2200      	movs	r2, #0
 8000d32:	6879      	ldr	r1, [r7, #4]
 8000d34:	f04f 30ff 	mov.w	r0, #4294967295
 8000d38:	f000 f919 	bl	8000f6e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	@ (8000d68 <HAL_InitTick+0x74>)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	e007      	b.n	8000d54 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d44:	2301      	movs	r3, #1
 8000d46:	73fb      	strb	r3, [r7, #15]
 8000d48:	e004      	b.n	8000d54 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e001      	b.n	8000d54 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3710      	adds	r7, #16
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000000 	.word	0x20000000
 8000d68:	20000004 	.word	0x20000004

08000d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d70:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b06      	ldr	r3, [pc, #24]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a04      	ldr	r2, [pc, #16]	@ (8000d90 <HAL_IncTick+0x24>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	20000008 	.word	0x20000008
 8000d90:	20000174 	.word	0x20000174

08000d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  return uwTick;
 8000d98:	4b03      	ldr	r3, [pc, #12]	@ (8000da8 <HAL_GetTick+0x14>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	20000174 	.word	0x20000174

08000dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db4:	f7ff ffee 	bl	8000d94 <HAL_GetTick>
 8000db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc4:	d005      	beq.n	8000dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000dc6:	4b0a      	ldr	r3, [pc, #40]	@ (8000df0 <HAL_Delay+0x44>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	461a      	mov	r2, r3
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	4413      	add	r3, r2
 8000dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dd2:	bf00      	nop
 8000dd4:	f7ff ffde 	bl	8000d94 <HAL_GetTick>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	68bb      	ldr	r3, [r7, #8]
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d8f7      	bhi.n	8000dd4 <HAL_Delay+0x28>
  {
  }
}
 8000de4:	bf00      	nop
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	20000008 	.word	0x20000008

08000df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e04:	4b0c      	ldr	r3, [pc, #48]	@ (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e0a:	68ba      	ldr	r2, [r7, #8]
 8000e0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e10:	4013      	ands	r3, r2
 8000e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e26:	4a04      	ldr	r2, [pc, #16]	@ (8000e38 <__NVIC_SetPriorityGrouping+0x44>)
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	60d3      	str	r3, [r2, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e40:	4b04      	ldr	r3, [pc, #16]	@ (8000e54 <__NVIC_GetPriorityGrouping+0x18>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	0a1b      	lsrs	r3, r3, #8
 8000e46:	f003 0307 	and.w	r3, r3, #7
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e52:	4770      	bx	lr
 8000e54:	e000ed00 	.word	0xe000ed00

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	@ (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	@ (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	@ 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	@ 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
	...

08000f14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f24:	d301      	bcc.n	8000f2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f26:	2301      	movs	r3, #1
 8000f28:	e00f      	b.n	8000f4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8000f54 <SysTick_Config+0x40>)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f32:	210f      	movs	r1, #15
 8000f34:	f04f 30ff 	mov.w	r0, #4294967295
 8000f38:	f7ff ff8e 	bl	8000e58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f3c:	4b05      	ldr	r3, [pc, #20]	@ (8000f54 <SysTick_Config+0x40>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f42:	4b04      	ldr	r3, [pc, #16]	@ (8000f54 <SysTick_Config+0x40>)
 8000f44:	2207      	movs	r2, #7
 8000f46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f48:	2300      	movs	r3, #0
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	3708      	adds	r7, #8
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	e000e010 	.word	0xe000e010

08000f58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f60:	6878      	ldr	r0, [r7, #4]
 8000f62:	f7ff ff47 	bl	8000df4 <__NVIC_SetPriorityGrouping>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b086      	sub	sp, #24
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	4603      	mov	r3, r0
 8000f76:	60b9      	str	r1, [r7, #8]
 8000f78:	607a      	str	r2, [r7, #4]
 8000f7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f80:	f7ff ff5c 	bl	8000e3c <__NVIC_GetPriorityGrouping>
 8000f84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	68b9      	ldr	r1, [r7, #8]
 8000f8a:	6978      	ldr	r0, [r7, #20]
 8000f8c:	f7ff ff8e 	bl	8000eac <NVIC_EncodePriority>
 8000f90:	4602      	mov	r2, r0
 8000f92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff ff5d 	bl	8000e58 <__NVIC_SetPriority>
}
 8000f9e:	bf00      	nop
 8000fa0:	3718      	adds	r7, #24
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b082      	sub	sp, #8
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fae:	6878      	ldr	r0, [r7, #4]
 8000fb0:	f7ff ffb0 	bl	8000f14 <SysTick_Config>
 8000fb4:	4603      	mov	r3, r0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3708      	adds	r7, #8
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b087      	sub	sp, #28
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fce:	e17f      	b.n	80012d0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	f000 8171 	beq.w	80012ca <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f003 0303 	and.w	r3, r3, #3
 8000ff0:	2b01      	cmp	r3, #1
 8000ff2:	d005      	beq.n	8001000 <HAL_GPIO_Init+0x40>
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d130      	bne.n	8001062 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	689b      	ldr	r3, [r3, #8]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	2203      	movs	r2, #3
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	4013      	ands	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	68da      	ldr	r2, [r3, #12]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001036:	2201      	movs	r2, #1
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	4013      	ands	r3, r2
 8001044:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	091b      	lsrs	r3, r3, #4
 800104c:	f003 0201 	and.w	r2, r3, #1
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	4313      	orrs	r3, r2
 800105a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f003 0303 	and.w	r3, r3, #3
 800106a:	2b03      	cmp	r3, #3
 800106c:	d118      	bne.n	80010a0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001072:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001074:	2201      	movs	r2, #1
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4013      	ands	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	08db      	lsrs	r3, r3, #3
 800108a:	f003 0201 	and.w	r2, r3, #1
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	693a      	ldr	r2, [r7, #16]
 8001096:	4313      	orrs	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0303 	and.w	r3, r3, #3
 80010a8:	2b03      	cmp	r3, #3
 80010aa:	d017      	beq.n	80010dc <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	2203      	movs	r2, #3
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	4013      	ands	r3, r2
 80010c2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	689a      	ldr	r2, [r3, #8]
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f003 0303 	and.w	r3, r3, #3
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d123      	bne.n	8001130 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	08da      	lsrs	r2, r3, #3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	3208      	adds	r2, #8
 80010f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	f003 0307 	and.w	r3, r3, #7
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	220f      	movs	r2, #15
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	43db      	mvns	r3, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4013      	ands	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	691a      	ldr	r2, [r3, #16]
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	693a      	ldr	r2, [r7, #16]
 800111e:	4313      	orrs	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	08da      	lsrs	r2, r3, #3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3208      	adds	r2, #8
 800112a:	6939      	ldr	r1, [r7, #16]
 800112c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	2203      	movs	r2, #3
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4013      	ands	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 0203 	and.w	r2, r3, #3
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	693a      	ldr	r2, [r7, #16]
 800115a:	4313      	orrs	r3, r2
 800115c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	693a      	ldr	r2, [r7, #16]
 8001162:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800116c:	2b00      	cmp	r3, #0
 800116e:	f000 80ac 	beq.w	80012ca <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001172:	4b5f      	ldr	r3, [pc, #380]	@ (80012f0 <HAL_GPIO_Init+0x330>)
 8001174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001176:	4a5e      	ldr	r2, [pc, #376]	@ (80012f0 <HAL_GPIO_Init+0x330>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	6613      	str	r3, [r2, #96]	@ 0x60
 800117e:	4b5c      	ldr	r3, [pc, #368]	@ (80012f0 <HAL_GPIO_Init+0x330>)
 8001180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800118a:	4a5a      	ldr	r2, [pc, #360]	@ (80012f4 <HAL_GPIO_Init+0x334>)
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	089b      	lsrs	r3, r3, #2
 8001190:	3302      	adds	r3, #2
 8001192:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001196:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	f003 0303 	and.w	r3, r3, #3
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	220f      	movs	r2, #15
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4013      	ands	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80011b4:	d025      	beq.n	8001202 <HAL_GPIO_Init+0x242>
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	4a4f      	ldr	r2, [pc, #316]	@ (80012f8 <HAL_GPIO_Init+0x338>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d01f      	beq.n	80011fe <HAL_GPIO_Init+0x23e>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4e      	ldr	r2, [pc, #312]	@ (80012fc <HAL_GPIO_Init+0x33c>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d019      	beq.n	80011fa <HAL_GPIO_Init+0x23a>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4d      	ldr	r2, [pc, #308]	@ (8001300 <HAL_GPIO_Init+0x340>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d013      	beq.n	80011f6 <HAL_GPIO_Init+0x236>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4c      	ldr	r2, [pc, #304]	@ (8001304 <HAL_GPIO_Init+0x344>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d00d      	beq.n	80011f2 <HAL_GPIO_Init+0x232>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a4b      	ldr	r2, [pc, #300]	@ (8001308 <HAL_GPIO_Init+0x348>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d007      	beq.n	80011ee <HAL_GPIO_Init+0x22e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a4a      	ldr	r2, [pc, #296]	@ (800130c <HAL_GPIO_Init+0x34c>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d101      	bne.n	80011ea <HAL_GPIO_Init+0x22a>
 80011e6:	2306      	movs	r3, #6
 80011e8:	e00c      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011ea:	2307      	movs	r3, #7
 80011ec:	e00a      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011ee:	2305      	movs	r3, #5
 80011f0:	e008      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011f2:	2304      	movs	r3, #4
 80011f4:	e006      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011f6:	2303      	movs	r3, #3
 80011f8:	e004      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011fa:	2302      	movs	r3, #2
 80011fc:	e002      	b.n	8001204 <HAL_GPIO_Init+0x244>
 80011fe:	2301      	movs	r3, #1
 8001200:	e000      	b.n	8001204 <HAL_GPIO_Init+0x244>
 8001202:	2300      	movs	r3, #0
 8001204:	697a      	ldr	r2, [r7, #20]
 8001206:	f002 0203 	and.w	r2, r2, #3
 800120a:	0092      	lsls	r2, r2, #2
 800120c:	4093      	lsls	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001214:	4937      	ldr	r1, [pc, #220]	@ (80012f4 <HAL_GPIO_Init+0x334>)
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	089b      	lsrs	r3, r3, #2
 800121a:	3302      	adds	r3, #2
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001222:	4b3b      	ldr	r3, [pc, #236]	@ (8001310 <HAL_GPIO_Init+0x350>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	43db      	mvns	r3, r3
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	4013      	ands	r3, r2
 8001230:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800123a:	2b00      	cmp	r3, #0
 800123c:	d003      	beq.n	8001246 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	4313      	orrs	r3, r2
 8001244:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001246:	4a32      	ldr	r2, [pc, #200]	@ (8001310 <HAL_GPIO_Init+0x350>)
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800124c:	4b30      	ldr	r3, [pc, #192]	@ (8001310 <HAL_GPIO_Init+0x350>)
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	43db      	mvns	r3, r3
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	4013      	ands	r3, r2
 800125a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001270:	4a27      	ldr	r2, [pc, #156]	@ (8001310 <HAL_GPIO_Init+0x350>)
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001276:	4b26      	ldr	r3, [pc, #152]	@ (8001310 <HAL_GPIO_Init+0x350>)
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	43db      	mvns	r3, r3
 8001280:	693a      	ldr	r2, [r7, #16]
 8001282:	4013      	ands	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d003      	beq.n	800129a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	4313      	orrs	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800129a:	4a1d      	ldr	r2, [pc, #116]	@ (8001310 <HAL_GPIO_Init+0x350>)
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80012a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <HAL_GPIO_Init+0x350>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	43db      	mvns	r3, r3
 80012aa:	693a      	ldr	r2, [r7, #16]
 80012ac:	4013      	ands	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d003      	beq.n	80012c4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	4313      	orrs	r3, r2
 80012c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012c4:	4a12      	ldr	r2, [pc, #72]	@ (8001310 <HAL_GPIO_Init+0x350>)
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	3301      	adds	r3, #1
 80012ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	fa22 f303 	lsr.w	r3, r2, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f47f ae78 	bne.w	8000fd0 <HAL_GPIO_Init+0x10>
  }
}
 80012e0:	bf00      	nop
 80012e2:	bf00      	nop
 80012e4:	371c      	adds	r7, #28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40010000 	.word	0x40010000
 80012f8:	48000400 	.word	0x48000400
 80012fc:	48000800 	.word	0x48000800
 8001300:	48000c00 	.word	0x48000c00
 8001304:	48001000 	.word	0x48001000
 8001308:	48001400 	.word	0x48001400
 800130c:	48001800 	.word	0x48001800
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	807b      	strh	r3, [r7, #2]
 8001320:	4613      	mov	r3, r2
 8001322:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001324:	787b      	ldrb	r3, [r7, #1]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d003      	beq.n	8001332 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800132a:	887a      	ldrh	r2, [r7, #2]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001330:	e002      	b.n	8001338 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001332:	887a      	ldrh	r2, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001348:	4b04      	ldr	r3, [pc, #16]	@ (800135c <HAL_PWREx_GetVoltageRange+0x18>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001350:	4618      	mov	r0, r3
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
 800135a:	bf00      	nop
 800135c:	40007000 	.word	0x40007000

08001360 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800136e:	d130      	bne.n	80013d2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001370:	4b23      	ldr	r3, [pc, #140]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001378:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800137c:	d038      	beq.n	80013f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800137e:	4b20      	ldr	r3, [pc, #128]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001386:	4a1e      	ldr	r2, [pc, #120]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001388:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800138c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800138e:	4b1d      	ldr	r3, [pc, #116]	@ (8001404 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2232      	movs	r2, #50	@ 0x32
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	4a1b      	ldr	r2, [pc, #108]	@ (8001408 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800139a:	fba2 2303 	umull	r2, r3, r2, r3
 800139e:	0c9b      	lsrs	r3, r3, #18
 80013a0:	3301      	adds	r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013a4:	e002      	b.n	80013ac <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013ac:	4b14      	ldr	r3, [pc, #80]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013ae:	695b      	ldr	r3, [r3, #20]
 80013b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013b8:	d102      	bne.n	80013c0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d1f2      	bne.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013c2:	695b      	ldr	r3, [r3, #20]
 80013c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013cc:	d110      	bne.n	80013f0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80013ce:	2303      	movs	r3, #3
 80013d0:	e00f      	b.n	80013f2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80013d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013de:	d007      	beq.n	80013f0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80013e0:	4b07      	ldr	r3, [pc, #28]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013e8:	4a05      	ldr	r2, [pc, #20]	@ (8001400 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80013ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ee:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40007000 	.word	0x40007000
 8001404:	20000000 	.word	0x20000000
 8001408:	431bde83 	.word	0x431bde83

0800140c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e3ca      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800141e:	4b97      	ldr	r3, [pc, #604]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 030c 	and.w	r3, r3, #12
 8001426:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001428:	4b94      	ldr	r3, [pc, #592]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800142a:	68db      	ldr	r3, [r3, #12]
 800142c:	f003 0303 	and.w	r3, r3, #3
 8001430:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0310 	and.w	r3, r3, #16
 800143a:	2b00      	cmp	r3, #0
 800143c:	f000 80e4 	beq.w	8001608 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d007      	beq.n	8001456 <HAL_RCC_OscConfig+0x4a>
 8001446:	69bb      	ldr	r3, [r7, #24]
 8001448:	2b0c      	cmp	r3, #12
 800144a:	f040 808b 	bne.w	8001564 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	2b01      	cmp	r3, #1
 8001452:	f040 8087 	bne.w	8001564 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001456:	4b89      	ldr	r3, [pc, #548]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d005      	beq.n	800146e <HAL_RCC_OscConfig+0x62>
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	699b      	ldr	r3, [r3, #24]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800146a:	2301      	movs	r3, #1
 800146c:	e3a2      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6a1a      	ldr	r2, [r3, #32]
 8001472:	4b82      	ldr	r3, [pc, #520]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0308 	and.w	r3, r3, #8
 800147a:	2b00      	cmp	r3, #0
 800147c:	d004      	beq.n	8001488 <HAL_RCC_OscConfig+0x7c>
 800147e:	4b7f      	ldr	r3, [pc, #508]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001486:	e005      	b.n	8001494 <HAL_RCC_OscConfig+0x88>
 8001488:	4b7c      	ldr	r3, [pc, #496]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800148a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800148e:	091b      	lsrs	r3, r3, #4
 8001490:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001494:	4293      	cmp	r3, r2
 8001496:	d223      	bcs.n	80014e0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6a1b      	ldr	r3, [r3, #32]
 800149c:	4618      	mov	r0, r3
 800149e:	f000 fd55 	bl	8001f4c <RCC_SetFlashLatencyFromMSIRange>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d001      	beq.n	80014ac <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e383      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014ac:	4b73      	ldr	r3, [pc, #460]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a72      	ldr	r2, [pc, #456]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014b2:	f043 0308 	orr.w	r3, r3, #8
 80014b6:	6013      	str	r3, [r2, #0]
 80014b8:	4b70      	ldr	r3, [pc, #448]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	496d      	ldr	r1, [pc, #436]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ca:	4b6c      	ldr	r3, [pc, #432]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	69db      	ldr	r3, [r3, #28]
 80014d6:	021b      	lsls	r3, r3, #8
 80014d8:	4968      	ldr	r1, [pc, #416]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014da:	4313      	orrs	r3, r2
 80014dc:	604b      	str	r3, [r1, #4]
 80014de:	e025      	b.n	800152c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014e0:	4b66      	ldr	r3, [pc, #408]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a65      	ldr	r2, [pc, #404]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014e6:	f043 0308 	orr.w	r3, r3, #8
 80014ea:	6013      	str	r3, [r2, #0]
 80014ec:	4b63      	ldr	r3, [pc, #396]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a1b      	ldr	r3, [r3, #32]
 80014f8:	4960      	ldr	r1, [pc, #384]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80014fa:	4313      	orrs	r3, r2
 80014fc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014fe:	4b5f      	ldr	r3, [pc, #380]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	021b      	lsls	r3, r3, #8
 800150c:	495b      	ldr	r1, [pc, #364]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800150e:	4313      	orrs	r3, r2
 8001510:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d109      	bne.n	800152c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6a1b      	ldr	r3, [r3, #32]
 800151c:	4618      	mov	r0, r3
 800151e:	f000 fd15 	bl	8001f4c <RCC_SetFlashLatencyFromMSIRange>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001528:	2301      	movs	r3, #1
 800152a:	e343      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800152c:	f000 fc4a 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001530:	4602      	mov	r2, r0
 8001532:	4b52      	ldr	r3, [pc, #328]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	091b      	lsrs	r3, r3, #4
 8001538:	f003 030f 	and.w	r3, r3, #15
 800153c:	4950      	ldr	r1, [pc, #320]	@ (8001680 <HAL_RCC_OscConfig+0x274>)
 800153e:	5ccb      	ldrb	r3, [r1, r3]
 8001540:	f003 031f 	and.w	r3, r3, #31
 8001544:	fa22 f303 	lsr.w	r3, r2, r3
 8001548:	4a4e      	ldr	r2, [pc, #312]	@ (8001684 <HAL_RCC_OscConfig+0x278>)
 800154a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800154c:	4b4e      	ldr	r3, [pc, #312]	@ (8001688 <HAL_RCC_OscConfig+0x27c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fbcf 	bl	8000cf4 <HAL_InitTick>
 8001556:	4603      	mov	r3, r0
 8001558:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d052      	beq.n	8001606 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001560:	7bfb      	ldrb	r3, [r7, #15]
 8001562:	e327      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d032      	beq.n	80015d2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800156c:	4b43      	ldr	r3, [pc, #268]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a42      	ldr	r2, [pc, #264]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001578:	f7ff fc0c 	bl	8000d94 <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001580:	f7ff fc08 	bl	8000d94 <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e310      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001592:	4b3a      	ldr	r3, [pc, #232]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d0f0      	beq.n	8001580 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800159e:	4b37      	ldr	r3, [pc, #220]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a36      	ldr	r2, [pc, #216]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015a4:	f043 0308 	orr.w	r3, r3, #8
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	4b34      	ldr	r3, [pc, #208]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	4931      	ldr	r1, [pc, #196]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015bc:	4b2f      	ldr	r3, [pc, #188]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	69db      	ldr	r3, [r3, #28]
 80015c8:	021b      	lsls	r3, r3, #8
 80015ca:	492c      	ldr	r1, [pc, #176]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	604b      	str	r3, [r1, #4]
 80015d0:	e01a      	b.n	8001608 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015d2:	4b2a      	ldr	r3, [pc, #168]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	4a29      	ldr	r2, [pc, #164]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015d8:	f023 0301 	bic.w	r3, r3, #1
 80015dc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80015de:	f7ff fbd9 	bl	8000d94 <HAL_GetTick>
 80015e2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015e4:	e008      	b.n	80015f8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015e6:	f7ff fbd5 	bl	8000d94 <HAL_GetTick>
 80015ea:	4602      	mov	r2, r0
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d901      	bls.n	80015f8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80015f4:	2303      	movs	r3, #3
 80015f6:	e2dd      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80015f8:	4b20      	ldr	r3, [pc, #128]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0302 	and.w	r3, r3, #2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1f0      	bne.n	80015e6 <HAL_RCC_OscConfig+0x1da>
 8001604:	e000      	b.n	8001608 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001606:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	2b00      	cmp	r3, #0
 8001612:	d074      	beq.n	80016fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001614:	69bb      	ldr	r3, [r7, #24]
 8001616:	2b08      	cmp	r3, #8
 8001618:	d005      	beq.n	8001626 <HAL_RCC_OscConfig+0x21a>
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	2b0c      	cmp	r3, #12
 800161e:	d10e      	bne.n	800163e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	2b03      	cmp	r3, #3
 8001624:	d10b      	bne.n	800163e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d064      	beq.n	80016fc <HAL_RCC_OscConfig+0x2f0>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d160      	bne.n	80016fc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e2ba      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001646:	d106      	bne.n	8001656 <HAL_RCC_OscConfig+0x24a>
 8001648:	4b0c      	ldr	r3, [pc, #48]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a0b      	ldr	r2, [pc, #44]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800164e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001652:	6013      	str	r3, [r2, #0]
 8001654:	e026      	b.n	80016a4 <HAL_RCC_OscConfig+0x298>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800165e:	d115      	bne.n	800168c <HAL_RCC_OscConfig+0x280>
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a05      	ldr	r2, [pc, #20]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001666:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800166a:	6013      	str	r3, [r2, #0]
 800166c:	4b03      	ldr	r3, [pc, #12]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4a02      	ldr	r2, [pc, #8]	@ (800167c <HAL_RCC_OscConfig+0x270>)
 8001672:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001676:	6013      	str	r3, [r2, #0]
 8001678:	e014      	b.n	80016a4 <HAL_RCC_OscConfig+0x298>
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	08004578 	.word	0x08004578
 8001684:	20000000 	.word	0x20000000
 8001688:	20000004 	.word	0x20000004
 800168c:	4ba0      	ldr	r3, [pc, #640]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a9f      	ldr	r2, [pc, #636]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	4b9d      	ldr	r3, [pc, #628]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a9c      	ldr	r2, [pc, #624]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800169e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d013      	beq.n	80016d4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ac:	f7ff fb72 	bl	8000d94 <HAL_GetTick>
 80016b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016b2:	e008      	b.n	80016c6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b4:	f7ff fb6e 	bl	8000d94 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	693b      	ldr	r3, [r7, #16]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	2b64      	cmp	r3, #100	@ 0x64
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e276      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016c6:	4b92      	ldr	r3, [pc, #584]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d0f0      	beq.n	80016b4 <HAL_RCC_OscConfig+0x2a8>
 80016d2:	e014      	b.n	80016fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d4:	f7ff fb5e 	bl	8000d94 <HAL_GetTick>
 80016d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016da:	e008      	b.n	80016ee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016dc:	f7ff fb5a 	bl	8000d94 <HAL_GetTick>
 80016e0:	4602      	mov	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	2b64      	cmp	r3, #100	@ 0x64
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e262      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016ee:	4b88      	ldr	r3, [pc, #544]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f0      	bne.n	80016dc <HAL_RCC_OscConfig+0x2d0>
 80016fa:	e000      	b.n	80016fe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0302 	and.w	r3, r3, #2
 8001706:	2b00      	cmp	r3, #0
 8001708:	d060      	beq.n	80017cc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800170a:	69bb      	ldr	r3, [r7, #24]
 800170c:	2b04      	cmp	r3, #4
 800170e:	d005      	beq.n	800171c <HAL_RCC_OscConfig+0x310>
 8001710:	69bb      	ldr	r3, [r7, #24]
 8001712:	2b0c      	cmp	r3, #12
 8001714:	d119      	bne.n	800174a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	2b02      	cmp	r3, #2
 800171a:	d116      	bne.n	800174a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800171c:	4b7c      	ldr	r3, [pc, #496]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001724:	2b00      	cmp	r3, #0
 8001726:	d005      	beq.n	8001734 <HAL_RCC_OscConfig+0x328>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68db      	ldr	r3, [r3, #12]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e23f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001734:	4b76      	ldr	r3, [pc, #472]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	061b      	lsls	r3, r3, #24
 8001742:	4973      	ldr	r1, [pc, #460]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001744:	4313      	orrs	r3, r2
 8001746:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001748:	e040      	b.n	80017cc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d023      	beq.n	800179a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001752:	4b6f      	ldr	r3, [pc, #444]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a6e      	ldr	r2, [pc, #440]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800175c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800175e:	f7ff fb19 	bl	8000d94 <HAL_GetTick>
 8001762:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001764:	e008      	b.n	8001778 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001766:	f7ff fb15 	bl	8000d94 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	693b      	ldr	r3, [r7, #16]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b02      	cmp	r3, #2
 8001772:	d901      	bls.n	8001778 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e21d      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001778:	4b65      	ldr	r3, [pc, #404]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001780:	2b00      	cmp	r3, #0
 8001782:	d0f0      	beq.n	8001766 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001784:	4b62      	ldr	r3, [pc, #392]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	691b      	ldr	r3, [r3, #16]
 8001790:	061b      	lsls	r3, r3, #24
 8001792:	495f      	ldr	r1, [pc, #380]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001794:	4313      	orrs	r3, r2
 8001796:	604b      	str	r3, [r1, #4]
 8001798:	e018      	b.n	80017cc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179a:	4b5d      	ldr	r3, [pc, #372]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a5c      	ldr	r2, [pc, #368]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80017a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a6:	f7ff faf5 	bl	8000d94 <HAL_GetTick>
 80017aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017ac:	e008      	b.n	80017c0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017ae:	f7ff faf1 	bl	8000d94 <HAL_GetTick>
 80017b2:	4602      	mov	r2, r0
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d901      	bls.n	80017c0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80017bc:	2303      	movs	r3, #3
 80017be:	e1f9      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017c0:	4b53      	ldr	r3, [pc, #332]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d1f0      	bne.n	80017ae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d03c      	beq.n	8001852 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	695b      	ldr	r3, [r3, #20]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d01c      	beq.n	800181a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e0:	4b4b      	ldr	r3, [pc, #300]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80017e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017e6:	4a4a      	ldr	r2, [pc, #296]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f0:	f7ff fad0 	bl	8000d94 <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff facc 	bl	8000d94 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1d4      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800180a:	4b41      	ldr	r3, [pc, #260]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800180c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0ef      	beq.n	80017f8 <HAL_RCC_OscConfig+0x3ec>
 8001818:	e01b      	b.n	8001852 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800181a:	4b3d      	ldr	r3, [pc, #244]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800181c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001820:	4a3b      	ldr	r2, [pc, #236]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001822:	f023 0301 	bic.w	r3, r3, #1
 8001826:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800182a:	f7ff fab3 	bl	8000d94 <HAL_GetTick>
 800182e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001832:	f7ff faaf 	bl	8000d94 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e1b7      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001844:	4b32      	ldr	r3, [pc, #200]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001846:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1ef      	bne.n	8001832 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0304 	and.w	r3, r3, #4
 800185a:	2b00      	cmp	r3, #0
 800185c:	f000 80a6 	beq.w	80019ac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001860:	2300      	movs	r3, #0
 8001862:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001864:	4b2a      	ldr	r3, [pc, #168]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d10d      	bne.n	800188c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001870:	4b27      	ldr	r3, [pc, #156]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001874:	4a26      	ldr	r2, [pc, #152]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001876:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800187a:	6593      	str	r3, [r2, #88]	@ 0x58
 800187c:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 800187e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001880:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001888:	2301      	movs	r3, #1
 800188a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800188c:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <HAL_RCC_OscConfig+0x508>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001894:	2b00      	cmp	r3, #0
 8001896:	d118      	bne.n	80018ca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001898:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <HAL_RCC_OscConfig+0x508>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_RCC_OscConfig+0x508>)
 800189e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018a2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018a4:	f7ff fa76 	bl	8000d94 <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018ac:	f7ff fa72 	bl	8000d94 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e17a      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_RCC_OscConfig+0x508>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d0f0      	beq.n	80018ac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d108      	bne.n	80018e4 <HAL_RCC_OscConfig+0x4d8>
 80018d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80018d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80018da:	f043 0301 	orr.w	r3, r3, #1
 80018de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018e2:	e029      	b.n	8001938 <HAL_RCC_OscConfig+0x52c>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b05      	cmp	r3, #5
 80018ea:	d115      	bne.n	8001918 <HAL_RCC_OscConfig+0x50c>
 80018ec:	4b08      	ldr	r3, [pc, #32]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80018ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018f2:	4a07      	ldr	r2, [pc, #28]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018fc:	4b04      	ldr	r3, [pc, #16]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 80018fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001902:	4a03      	ldr	r2, [pc, #12]	@ (8001910 <HAL_RCC_OscConfig+0x504>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800190c:	e014      	b.n	8001938 <HAL_RCC_OscConfig+0x52c>
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	40007000 	.word	0x40007000
 8001918:	4b9c      	ldr	r3, [pc, #624]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 800191a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800191e:	4a9b      	ldr	r2, [pc, #620]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001920:	f023 0301 	bic.w	r3, r3, #1
 8001924:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001928:	4b98      	ldr	r3, [pc, #608]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 800192a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800192e:	4a97      	ldr	r2, [pc, #604]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001930:	f023 0304 	bic.w	r3, r3, #4
 8001934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d016      	beq.n	800196e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001940:	f7ff fa28 	bl	8000d94 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001946:	e00a      	b.n	800195e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001948:	f7ff fa24 	bl	8000d94 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e12a      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800195e:	4b8b      	ldr	r3, [pc, #556]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001960:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001964:	f003 0302 	and.w	r3, r3, #2
 8001968:	2b00      	cmp	r3, #0
 800196a:	d0ed      	beq.n	8001948 <HAL_RCC_OscConfig+0x53c>
 800196c:	e015      	b.n	800199a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800196e:	f7ff fa11 	bl	8000d94 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001974:	e00a      	b.n	800198c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001976:	f7ff fa0d 	bl	8000d94 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001984:	4293      	cmp	r3, r2
 8001986:	d901      	bls.n	800198c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e113      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800198c:	4b7f      	ldr	r3, [pc, #508]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 800198e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001992:	f003 0302 	and.w	r3, r3, #2
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1ed      	bne.n	8001976 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800199a:	7ffb      	ldrb	r3, [r7, #31]
 800199c:	2b01      	cmp	r3, #1
 800199e:	d105      	bne.n	80019ac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a0:	4b7a      	ldr	r3, [pc, #488]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 80019a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a4:	4a79      	ldr	r2, [pc, #484]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 80019a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019aa:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	f000 80fe 	beq.w	8001bb2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	2b02      	cmp	r3, #2
 80019bc:	f040 80d0 	bne.w	8001b60 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80019c0:	4b72      	ldr	r3, [pc, #456]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	f003 0203 	and.w	r2, r3, #3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d130      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	3b01      	subs	r3, #1
 80019e0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d127      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019f0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d11f      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001a00:	2a07      	cmp	r2, #7
 8001a02:	bf14      	ite	ne
 8001a04:	2201      	movne	r2, #1
 8001a06:	2200      	moveq	r2, #0
 8001a08:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d113      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a18:	085b      	lsrs	r3, r3, #1
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001a1e:	429a      	cmp	r2, r3
 8001a20:	d109      	bne.n	8001a36 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2c:	085b      	lsrs	r3, r3, #1
 8001a2e:	3b01      	subs	r3, #1
 8001a30:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d06e      	beq.n	8001b14 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	2b0c      	cmp	r3, #12
 8001a3a:	d069      	beq.n	8001b10 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001a3c:	4b53      	ldr	r3, [pc, #332]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d105      	bne.n	8001a54 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001a48:	4b50      	ldr	r3, [pc, #320]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001a54:	2301      	movs	r3, #1
 8001a56:	e0ad      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001a58:	4b4c      	ldr	r3, [pc, #304]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a4b      	ldr	r2, [pc, #300]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a62:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a64:	f7ff f996 	bl	8000d94 <HAL_GetTick>
 8001a68:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a6a:	e008      	b.n	8001a7e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6c:	f7ff f992 	bl	8000d94 <HAL_GetTick>
 8001a70:	4602      	mov	r2, r0
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	1ad3      	subs	r3, r2, r3
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e09a      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a7e:	4b43      	ldr	r3, [pc, #268]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d1f0      	bne.n	8001a6c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a8a:	4b40      	ldr	r3, [pc, #256]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	4b40      	ldr	r3, [pc, #256]	@ (8001b90 <HAL_RCC_OscConfig+0x784>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001a9a:	3a01      	subs	r2, #1
 8001a9c:	0112      	lsls	r2, r2, #4
 8001a9e:	4311      	orrs	r1, r2
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001aa4:	0212      	lsls	r2, r2, #8
 8001aa6:	4311      	orrs	r1, r2
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001aac:	0852      	lsrs	r2, r2, #1
 8001aae:	3a01      	subs	r2, #1
 8001ab0:	0552      	lsls	r2, r2, #21
 8001ab2:	4311      	orrs	r1, r2
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ab8:	0852      	lsrs	r2, r2, #1
 8001aba:	3a01      	subs	r2, #1
 8001abc:	0652      	lsls	r2, r2, #25
 8001abe:	4311      	orrs	r1, r2
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001ac4:	0912      	lsrs	r2, r2, #4
 8001ac6:	0452      	lsls	r2, r2, #17
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	4930      	ldr	r1, [pc, #192]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001acc:	4313      	orrs	r3, r2
 8001ace:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001ad0:	4b2e      	ldr	r3, [pc, #184]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a2d      	ldr	r2, [pc, #180]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ada:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001adc:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	4a2a      	ldr	r2, [pc, #168]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001ae2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001ae6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001ae8:	f7ff f954 	bl	8000d94 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af0:	f7ff f950 	bl	8000d94 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e058      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b02:	4b22      	ldr	r3, [pc, #136]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d0f0      	beq.n	8001af0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b0e:	e050      	b.n	8001bb2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e04f      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b14:	4b1d      	ldr	r3, [pc, #116]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d148      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001b20:	4b1a      	ldr	r3, [pc, #104]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a19      	ldr	r2, [pc, #100]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b2a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b2c:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	4a16      	ldr	r2, [pc, #88]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b36:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001b38:	f7ff f92c 	bl	8000d94 <HAL_GetTick>
 8001b3c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3e:	e008      	b.n	8001b52 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b40:	f7ff f928 	bl	8000d94 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	2b02      	cmp	r3, #2
 8001b4c:	d901      	bls.n	8001b52 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	e030      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b52:	4b0e      	ldr	r3, [pc, #56]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d0f0      	beq.n	8001b40 <HAL_RCC_OscConfig+0x734>
 8001b5e:	e028      	b.n	8001bb2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	2b0c      	cmp	r3, #12
 8001b64:	d023      	beq.n	8001bae <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b66:	4b09      	ldr	r3, [pc, #36]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4a08      	ldr	r2, [pc, #32]	@ (8001b8c <HAL_RCC_OscConfig+0x780>)
 8001b6c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b72:	f7ff f90f 	bl	8000d94 <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b78:	e00c      	b.n	8001b94 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b7a:	f7ff f90b 	bl	8000d94 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d905      	bls.n	8001b94 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e013      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b94:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_RCC_OscConfig+0x7b0>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d1ec      	bne.n	8001b7a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001ba0:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_RCC_OscConfig+0x7b0>)
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	4905      	ldr	r1, [pc, #20]	@ (8001bbc <HAL_RCC_OscConfig+0x7b0>)
 8001ba6:	4b06      	ldr	r3, [pc, #24]	@ (8001bc0 <HAL_RCC_OscConfig+0x7b4>)
 8001ba8:	4013      	ands	r3, r2
 8001baa:	60cb      	str	r3, [r1, #12]
 8001bac:	e001      	b.n	8001bb2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3720      	adds	r7, #32
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40021000 	.word	0x40021000
 8001bc0:	feeefffc 	.word	0xfeeefffc

08001bc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0e7      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bd8:	4b75      	ldr	r3, [pc, #468]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0307 	and.w	r3, r3, #7
 8001be0:	683a      	ldr	r2, [r7, #0]
 8001be2:	429a      	cmp	r2, r3
 8001be4:	d910      	bls.n	8001c08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be6:	4b72      	ldr	r3, [pc, #456]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f023 0207 	bic.w	r2, r3, #7
 8001bee:	4970      	ldr	r1, [pc, #448]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf6:	4b6e      	ldr	r3, [pc, #440]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0307 	and.w	r3, r3, #7
 8001bfe:	683a      	ldr	r2, [r7, #0]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e0cf      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d010      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689a      	ldr	r2, [r3, #8]
 8001c18:	4b66      	ldr	r3, [pc, #408]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d908      	bls.n	8001c36 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c24:	4b63      	ldr	r3, [pc, #396]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	4960      	ldr	r1, [pc, #384]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d04c      	beq.n	8001cdc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b03      	cmp	r3, #3
 8001c48:	d107      	bne.n	8001c5a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c4a:	4b5a      	ldr	r3, [pc, #360]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d121      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e0a6      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d107      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001c62:	4b54      	ldr	r3, [pc, #336]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d115      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e09a      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d107      	bne.n	8001c8a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c7a:	4b4e      	ldr	r3, [pc, #312]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d109      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e08e      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e086      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c9a:	4b46      	ldr	r3, [pc, #280]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f023 0203 	bic.w	r2, r3, #3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	4943      	ldr	r1, [pc, #268]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001cac:	f7ff f872 	bl	8000d94 <HAL_GetTick>
 8001cb0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb2:	e00a      	b.n	8001cca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cb4:	f7ff f86e 	bl	8000d94 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d901      	bls.n	8001cca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e06e      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cca:	4b3a      	ldr	r3, [pc, #232]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	f003 020c 	and.w	r2, r3, #12
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d1eb      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d010      	beq.n	8001d0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	4b31      	ldr	r3, [pc, #196]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d208      	bcs.n	8001d0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	492b      	ldr	r1, [pc, #172]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d06:	4313      	orrs	r3, r2
 8001d08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d0a:	4b29      	ldr	r3, [pc, #164]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	683a      	ldr	r2, [r7, #0]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d210      	bcs.n	8001d3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f023 0207 	bic.w	r2, r3, #7
 8001d20:	4923      	ldr	r1, [pc, #140]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d28:	4b21      	ldr	r3, [pc, #132]	@ (8001db0 <HAL_RCC_ClockConfig+0x1ec>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f003 0307 	and.w	r3, r3, #7
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	d001      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e036      	b.n	8001da8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 0304 	and.w	r3, r3, #4
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d008      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	68db      	ldr	r3, [r3, #12]
 8001d52:	4918      	ldr	r1, [pc, #96]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d54:	4313      	orrs	r3, r2
 8001d56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d009      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	00db      	lsls	r3, r3, #3
 8001d72:	4910      	ldr	r1, [pc, #64]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d74:	4313      	orrs	r3, r2
 8001d76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d78:	f000 f824 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001db4 <HAL_RCC_ClockConfig+0x1f0>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	091b      	lsrs	r3, r3, #4
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	490b      	ldr	r1, [pc, #44]	@ (8001db8 <HAL_RCC_ClockConfig+0x1f4>)
 8001d8a:	5ccb      	ldrb	r3, [r1, r3]
 8001d8c:	f003 031f 	and.w	r3, r3, #31
 8001d90:	fa22 f303 	lsr.w	r3, r2, r3
 8001d94:	4a09      	ldr	r2, [pc, #36]	@ (8001dbc <HAL_RCC_ClockConfig+0x1f8>)
 8001d96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d98:	4b09      	ldr	r3, [pc, #36]	@ (8001dc0 <HAL_RCC_ClockConfig+0x1fc>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7fe ffa9 	bl	8000cf4 <HAL_InitTick>
 8001da2:	4603      	mov	r3, r0
 8001da4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001da6:	7afb      	ldrb	r3, [r7, #11]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40022000 	.word	0x40022000
 8001db4:	40021000 	.word	0x40021000
 8001db8:	08004578 	.word	0x08004578
 8001dbc:	20000000 	.word	0x20000000
 8001dc0:	20000004 	.word	0x20000004

08001dc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b089      	sub	sp, #36	@ 0x24
 8001dc8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
 8001dce:	2300      	movs	r3, #0
 8001dd0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001dd2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 030c 	and.w	r3, r3, #12
 8001dda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ddc:	4b3b      	ldr	r3, [pc, #236]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f003 0303 	and.w	r3, r3, #3
 8001de4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d005      	beq.n	8001df8 <HAL_RCC_GetSysClockFreq+0x34>
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	2b0c      	cmp	r3, #12
 8001df0:	d121      	bne.n	8001e36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d11e      	bne.n	8001e36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001df8:	4b34      	ldr	r3, [pc, #208]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0308 	and.w	r3, r3, #8
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d107      	bne.n	8001e14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e04:	4b31      	ldr	r3, [pc, #196]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001e06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e0a:	0a1b      	lsrs	r3, r3, #8
 8001e0c:	f003 030f 	and.w	r3, r3, #15
 8001e10:	61fb      	str	r3, [r7, #28]
 8001e12:	e005      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e14:	4b2d      	ldr	r3, [pc, #180]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	091b      	lsrs	r3, r3, #4
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001e20:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d10d      	bne.n	8001e4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e34:	e00a      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d102      	bne.n	8001e42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e3c:	4b25      	ldr	r3, [pc, #148]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e3e:	61bb      	str	r3, [r7, #24]
 8001e40:	e004      	b.n	8001e4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e42:	693b      	ldr	r3, [r7, #16]
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d101      	bne.n	8001e4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e48:	4b23      	ldr	r3, [pc, #140]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	2b0c      	cmp	r3, #12
 8001e50:	d134      	bne.n	8001ebc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e52:	4b1e      	ldr	r3, [pc, #120]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d003      	beq.n	8001e6a <HAL_RCC_GetSysClockFreq+0xa6>
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	2b03      	cmp	r3, #3
 8001e66:	d003      	beq.n	8001e70 <HAL_RCC_GetSysClockFreq+0xac>
 8001e68:	e005      	b.n	8001e76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e6a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001e6c:	617b      	str	r3, [r7, #20]
      break;
 8001e6e:	e005      	b.n	8001e7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e70:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e72:	617b      	str	r3, [r7, #20]
      break;
 8001e74:	e002      	b.n	8001e7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	617b      	str	r3, [r7, #20]
      break;
 8001e7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e7c:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	091b      	lsrs	r3, r3, #4
 8001e82:	f003 0307 	and.w	r3, r3, #7
 8001e86:	3301      	adds	r3, #1
 8001e88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	0a1b      	lsrs	r3, r3, #8
 8001e90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	fb03 f202 	mul.w	r2, r3, r2
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <HAL_RCC_GetSysClockFreq+0x108>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	0e5b      	lsrs	r3, r3, #25
 8001ea8:	f003 0303 	and.w	r3, r3, #3
 8001eac:	3301      	adds	r3, #1
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001ebc:	69bb      	ldr	r3, [r7, #24]
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3724      	adds	r7, #36	@ 0x24
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	40021000 	.word	0x40021000
 8001ed0:	08004590 	.word	0x08004590
 8001ed4:	00f42400 	.word	0x00f42400
 8001ed8:	007a1200 	.word	0x007a1200

08001edc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ee0:	4b03      	ldr	r3, [pc, #12]	@ (8001ef0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr
 8001eee:	bf00      	nop
 8001ef0:	20000000 	.word	0x20000000

08001ef4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ef8:	f7ff fff0 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f00:	689b      	ldr	r3, [r3, #8]
 8001f02:	0a1b      	lsrs	r3, r3, #8
 8001f04:	f003 0307 	and.w	r3, r3, #7
 8001f08:	4904      	ldr	r1, [pc, #16]	@ (8001f1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f0a:	5ccb      	ldrb	r3, [r1, r3]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	08004588 	.word	0x08004588

08001f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f24:	f7ff ffda 	bl	8001edc <HAL_RCC_GetHCLKFreq>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	4b06      	ldr	r3, [pc, #24]	@ (8001f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f2c:	689b      	ldr	r3, [r3, #8]
 8001f2e:	0adb      	lsrs	r3, r3, #11
 8001f30:	f003 0307 	and.w	r3, r3, #7
 8001f34:	4904      	ldr	r1, [pc, #16]	@ (8001f48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f36:	5ccb      	ldrb	r3, [r1, r3]
 8001f38:	f003 031f 	and.w	r3, r3, #31
 8001f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40021000 	.word	0x40021000
 8001f48:	08004588 	.word	0x08004588

08001f4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f54:	2300      	movs	r3, #0
 8001f56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f58:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d003      	beq.n	8001f6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f64:	f7ff f9ee 	bl	8001344 <HAL_PWREx_GetVoltageRange>
 8001f68:	6178      	str	r0, [r7, #20]
 8001f6a:	e014      	b.n	8001f96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f6c:	4b25      	ldr	r3, [pc, #148]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f70:	4a24      	ldr	r2, [pc, #144]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f76:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f78:	4b22      	ldr	r3, [pc, #136]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f84:	f7ff f9de 	bl	8001344 <HAL_PWREx_GetVoltageRange>
 8001f88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001f90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f94:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001f9c:	d10b      	bne.n	8001fb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2b80      	cmp	r3, #128	@ 0x80
 8001fa2:	d919      	bls.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2ba0      	cmp	r3, #160	@ 0xa0
 8001fa8:	d902      	bls.n	8001fb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001faa:	2302      	movs	r3, #2
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	e013      	b.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	e010      	b.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b80      	cmp	r3, #128	@ 0x80
 8001fba:	d902      	bls.n	8001fc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	613b      	str	r3, [r7, #16]
 8001fc0:	e00a      	b.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2b80      	cmp	r3, #128	@ 0x80
 8001fc6:	d102      	bne.n	8001fce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fc8:	2302      	movs	r3, #2
 8001fca:	613b      	str	r3, [r7, #16]
 8001fcc:	e004      	b.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	2b70      	cmp	r3, #112	@ 0x70
 8001fd2:	d101      	bne.n	8001fd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f023 0207 	bic.w	r2, r3, #7
 8001fe0:	4909      	ldr	r1, [pc, #36]	@ (8002008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001fe8:	4b07      	ldr	r3, [pc, #28]	@ (8002008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0307 	and.w	r3, r3, #7
 8001ff0:	693a      	ldr	r2, [r7, #16]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d001      	beq.n	8001ffa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e000      	b.n	8001ffc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	40021000 	.word	0x40021000
 8002008:	40022000 	.word	0x40022000

0800200c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002014:	2300      	movs	r3, #0
 8002016:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002018:	2300      	movs	r3, #0
 800201a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002024:	2b00      	cmp	r3, #0
 8002026:	d041      	beq.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800202c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002030:	d02a      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002032:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002036:	d824      	bhi.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002038:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800203c:	d008      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800203e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002042:	d81e      	bhi.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002044:	2b00      	cmp	r3, #0
 8002046:	d00a      	beq.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002048:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800204c:	d010      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800204e:	e018      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002050:	4b86      	ldr	r3, [pc, #536]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	4a85      	ldr	r2, [pc, #532]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002056:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800205a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800205c:	e015      	b.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3304      	adds	r3, #4
 8002062:	2100      	movs	r1, #0
 8002064:	4618      	mov	r0, r3
 8002066:	f000 fabb 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 800206a:	4603      	mov	r3, r0
 800206c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800206e:	e00c      	b.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	3320      	adds	r3, #32
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f000 fba6 	bl	80027c8 <RCCEx_PLLSAI2_Config>
 800207c:	4603      	mov	r3, r0
 800207e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002080:	e003      	b.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	74fb      	strb	r3, [r7, #19]
      break;
 8002086:	e000      	b.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002088:	bf00      	nop
    }

    if(ret == HAL_OK)
 800208a:	7cfb      	ldrb	r3, [r7, #19]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10b      	bne.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002090:	4b76      	ldr	r3, [pc, #472]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002096:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800209e:	4973      	ldr	r1, [pc, #460]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020a0:	4313      	orrs	r3, r2
 80020a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80020a6:	e001      	b.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020a8:	7cfb      	ldrb	r3, [r7, #19]
 80020aa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d041      	beq.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020c0:	d02a      	beq.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80020c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80020c6:	d824      	bhi.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020cc:	d008      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80020d2:	d81e      	bhi.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d00a      	beq.n	80020ee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80020d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020dc:	d010      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80020de:	e018      	b.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80020e0:	4b62      	ldr	r3, [pc, #392]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	4a61      	ldr	r2, [pc, #388]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020ec:	e015      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	3304      	adds	r3, #4
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f000 fa73 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 80020fa:	4603      	mov	r3, r0
 80020fc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80020fe:	e00c      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3320      	adds	r3, #32
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f000 fb5e 	bl	80027c8 <RCCEx_PLLSAI2_Config>
 800210c:	4603      	mov	r3, r0
 800210e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002110:	e003      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	74fb      	strb	r3, [r7, #19]
      break;
 8002116:	e000      	b.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002118:	bf00      	nop
    }

    if(ret == HAL_OK)
 800211a:	7cfb      	ldrb	r3, [r7, #19]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d10b      	bne.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002120:	4b52      	ldr	r3, [pc, #328]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800212e:	494f      	ldr	r1, [pc, #316]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002130:	4313      	orrs	r3, r2
 8002132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002136:	e001      	b.n	800213c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002138:	7cfb      	ldrb	r3, [r7, #19]
 800213a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 80a0 	beq.w	800228a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800214a:	2300      	movs	r3, #0
 800214c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800214e:	4b47      	ldr	r3, [pc, #284]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d101      	bne.n	800215e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800215e:	2300      	movs	r3, #0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00d      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002164:	4b41      	ldr	r3, [pc, #260]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002168:	4a40      	ldr	r2, [pc, #256]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800216a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800216e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002170:	4b3e      	ldr	r3, [pc, #248]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002174:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002178:	60bb      	str	r3, [r7, #8]
 800217a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800217c:	2301      	movs	r3, #1
 800217e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002180:	4b3b      	ldr	r3, [pc, #236]	@ (8002270 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a3a      	ldr	r2, [pc, #232]	@ (8002270 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002186:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800218a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800218c:	f7fe fe02 	bl	8000d94 <HAL_GetTick>
 8002190:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002192:	e009      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002194:	f7fe fdfe 	bl	8000d94 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d902      	bls.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80021a2:	2303      	movs	r3, #3
 80021a4:	74fb      	strb	r3, [r7, #19]
        break;
 80021a6:	e005      	b.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80021a8:	4b31      	ldr	r3, [pc, #196]	@ (8002270 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d0ef      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80021b4:	7cfb      	ldrb	r3, [r7, #19]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d15c      	bne.n	8002274 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021ba:	4b2c      	ldr	r3, [pc, #176]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021c4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d01f      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021d2:	697a      	ldr	r2, [r7, #20]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d019      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021d8:	4b24      	ldr	r3, [pc, #144]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80021e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021e4:	4b21      	ldr	r3, [pc, #132]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021ea:	4a20      	ldr	r2, [pc, #128]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021f4:	4b1d      	ldr	r3, [pc, #116]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fa:	4a1c      	ldr	r2, [pc, #112]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80021fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002200:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002204:	4a19      	ldr	r2, [pc, #100]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	f003 0301 	and.w	r3, r3, #1
 8002212:	2b00      	cmp	r3, #0
 8002214:	d016      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002216:	f7fe fdbd 	bl	8000d94 <HAL_GetTick>
 800221a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800221c:	e00b      	b.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800221e:	f7fe fdb9 	bl	8000d94 <HAL_GetTick>
 8002222:	4602      	mov	r2, r0
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	1ad3      	subs	r3, r2, r3
 8002228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800222c:	4293      	cmp	r3, r2
 800222e:	d902      	bls.n	8002236 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	74fb      	strb	r3, [r7, #19]
            break;
 8002234:	e006      	b.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002236:	4b0d      	ldr	r3, [pc, #52]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223c:	f003 0302 	and.w	r3, r3, #2
 8002240:	2b00      	cmp	r3, #0
 8002242:	d0ec      	beq.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002244:	7cfb      	ldrb	r3, [r7, #19]
 8002246:	2b00      	cmp	r3, #0
 8002248:	d10c      	bne.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800224a:	4b08      	ldr	r3, [pc, #32]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800224c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002250:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800225a:	4904      	ldr	r1, [pc, #16]	@ (800226c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800225c:	4313      	orrs	r3, r2
 800225e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002262:	e009      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002264:	7cfb      	ldrb	r3, [r7, #19]
 8002266:	74bb      	strb	r3, [r7, #18]
 8002268:	e006      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800226a:	bf00      	nop
 800226c:	40021000 	.word	0x40021000
 8002270:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002274:	7cfb      	ldrb	r3, [r7, #19]
 8002276:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002278:	7c7b      	ldrb	r3, [r7, #17]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d105      	bne.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800227e:	4b9e      	ldr	r3, [pc, #632]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002280:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002282:	4a9d      	ldr	r2, [pc, #628]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002288:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00a      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002296:	4b98      	ldr	r3, [pc, #608]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800229c:	f023 0203 	bic.w	r2, r3, #3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022a4:	4994      	ldr	r1, [pc, #592]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0302 	and.w	r3, r3, #2
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00a      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022b8:	4b8f      	ldr	r3, [pc, #572]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f023 020c 	bic.w	r2, r3, #12
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022c6:	498c      	ldr	r1, [pc, #560]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0304 	and.w	r3, r3, #4
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00a      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80022da:	4b87      	ldr	r3, [pc, #540]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022e8:	4983      	ldr	r1, [pc, #524]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f003 0308 	and.w	r3, r3, #8
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00a      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022fc:	4b7e      	ldr	r3, [pc, #504]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002302:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	497b      	ldr	r1, [pc, #492]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230c:	4313      	orrs	r3, r2
 800230e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	2b00      	cmp	r3, #0
 800231c:	d00a      	beq.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800231e:	4b76      	ldr	r3, [pc, #472]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800232c:	4972      	ldr	r1, [pc, #456]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800232e:	4313      	orrs	r3, r2
 8002330:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0320 	and.w	r3, r3, #32
 800233c:	2b00      	cmp	r3, #0
 800233e:	d00a      	beq.n	8002356 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002340:	4b6d      	ldr	r3, [pc, #436]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002342:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002346:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234e:	496a      	ldr	r1, [pc, #424]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002350:	4313      	orrs	r3, r2
 8002352:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00a      	beq.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002362:	4b65      	ldr	r3, [pc, #404]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002368:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002370:	4961      	ldr	r1, [pc, #388]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002372:	4313      	orrs	r3, r2
 8002374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00a      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002384:	4b5c      	ldr	r3, [pc, #368]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002386:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002392:	4959      	ldr	r1, [pc, #356]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002394:	4313      	orrs	r3, r2
 8002396:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d00a      	beq.n	80023bc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023a6:	4b54      	ldr	r3, [pc, #336]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b4:	4950      	ldr	r1, [pc, #320]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00a      	beq.n	80023de <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80023c8:	4b4b      	ldr	r3, [pc, #300]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023ce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d6:	4948      	ldr	r1, [pc, #288]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023d8:	4313      	orrs	r3, r2
 80023da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d00a      	beq.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80023ea:	4b43      	ldr	r3, [pc, #268]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023f8:	493f      	ldr	r1, [pc, #252]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d028      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800240c:	4b3a      	ldr	r3, [pc, #232]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002412:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800241a:	4937      	ldr	r1, [pc, #220]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800241c:	4313      	orrs	r3, r2
 800241e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002426:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800242a:	d106      	bne.n	800243a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800242c:	4b32      	ldr	r3, [pc, #200]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800242e:	68db      	ldr	r3, [r3, #12]
 8002430:	4a31      	ldr	r2, [pc, #196]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002436:	60d3      	str	r3, [r2, #12]
 8002438:	e011      	b.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800243e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002442:	d10c      	bne.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3304      	adds	r3, #4
 8002448:	2101      	movs	r1, #1
 800244a:	4618      	mov	r0, r3
 800244c:	f000 f8c8 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 8002450:	4603      	mov	r3, r0
 8002452:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002454:	7cfb      	ldrb	r3, [r7, #19]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800245a:	7cfb      	ldrb	r3, [r7, #19]
 800245c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d028      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800246a:	4b23      	ldr	r3, [pc, #140]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800246c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002470:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002478:	491f      	ldr	r1, [pc, #124]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800247a:	4313      	orrs	r3, r2
 800247c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002484:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002488:	d106      	bne.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800248a:	4b1b      	ldr	r3, [pc, #108]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	4a1a      	ldr	r2, [pc, #104]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002490:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002494:	60d3      	str	r3, [r2, #12]
 8002496:	e011      	b.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80024a0:	d10c      	bne.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	3304      	adds	r3, #4
 80024a6:	2101      	movs	r1, #1
 80024a8:	4618      	mov	r0, r3
 80024aa:	f000 f899 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 80024ae:	4603      	mov	r3, r0
 80024b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80024b2:	7cfb      	ldrb	r3, [r7, #19]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d001      	beq.n	80024bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80024b8:	7cfb      	ldrb	r3, [r7, #19]
 80024ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d02b      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80024c8:	4b0b      	ldr	r3, [pc, #44]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024d6:	4908      	ldr	r1, [pc, #32]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024d8:	4313      	orrs	r3, r2
 80024da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80024e6:	d109      	bne.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80024e8:	4b03      	ldr	r3, [pc, #12]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	4a02      	ldr	r2, [pc, #8]	@ (80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80024ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80024f2:	60d3      	str	r3, [r2, #12]
 80024f4:	e014      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002500:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002504:	d10c      	bne.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	3304      	adds	r3, #4
 800250a:	2101      	movs	r1, #1
 800250c:	4618      	mov	r0, r3
 800250e:	f000 f867 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 8002512:	4603      	mov	r3, r0
 8002514:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002516:	7cfb      	ldrb	r3, [r7, #19]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d001      	beq.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800251c:	7cfb      	ldrb	r3, [r7, #19]
 800251e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002528:	2b00      	cmp	r3, #0
 800252a:	d02f      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800252c:	4b2b      	ldr	r3, [pc, #172]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800252e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002532:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800253a:	4928      	ldr	r1, [pc, #160]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800253c:	4313      	orrs	r3, r2
 800253e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002546:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800254a:	d10d      	bne.n	8002568 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3304      	adds	r3, #4
 8002550:	2102      	movs	r1, #2
 8002552:	4618      	mov	r0, r3
 8002554:	f000 f844 	bl	80025e0 <RCCEx_PLLSAI1_Config>
 8002558:	4603      	mov	r3, r0
 800255a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800255c:	7cfb      	ldrb	r3, [r7, #19]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d014      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002562:	7cfb      	ldrb	r3, [r7, #19]
 8002564:	74bb      	strb	r3, [r7, #18]
 8002566:	e011      	b.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800256c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002570:	d10c      	bne.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	3320      	adds	r3, #32
 8002576:	2102      	movs	r1, #2
 8002578:	4618      	mov	r0, r3
 800257a:	f000 f925 	bl	80027c8 <RCCEx_PLLSAI2_Config>
 800257e:	4603      	mov	r3, r0
 8002580:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002582:	7cfb      	ldrb	r3, [r7, #19]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002588:	7cfb      	ldrb	r3, [r7, #19]
 800258a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002594:	2b00      	cmp	r3, #0
 8002596:	d00a      	beq.n	80025ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002598:	4b10      	ldr	r3, [pc, #64]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800259a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800259e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80025a6:	490d      	ldr	r1, [pc, #52]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d00b      	beq.n	80025d2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80025ba:	4b08      	ldr	r3, [pc, #32]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ca:	4904      	ldr	r1, [pc, #16]	@ (80025dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80025cc:	4313      	orrs	r3, r2
 80025ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80025d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000

080025e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025ee:	4b75      	ldr	r3, [pc, #468]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d018      	beq.n	800262c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80025fa:	4b72      	ldr	r3, [pc, #456]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f003 0203 	and.w	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d10d      	bne.n	8002626 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
       ||
 800260e:	2b00      	cmp	r3, #0
 8002610:	d009      	beq.n	8002626 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002612:	4b6c      	ldr	r3, [pc, #432]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	f003 0307 	and.w	r3, r3, #7
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
       ||
 8002622:	429a      	cmp	r2, r3
 8002624:	d047      	beq.n	80026b6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
 800262a:	e044      	b.n	80026b6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b03      	cmp	r3, #3
 8002632:	d018      	beq.n	8002666 <RCCEx_PLLSAI1_Config+0x86>
 8002634:	2b03      	cmp	r3, #3
 8002636:	d825      	bhi.n	8002684 <RCCEx_PLLSAI1_Config+0xa4>
 8002638:	2b01      	cmp	r3, #1
 800263a:	d002      	beq.n	8002642 <RCCEx_PLLSAI1_Config+0x62>
 800263c:	2b02      	cmp	r3, #2
 800263e:	d009      	beq.n	8002654 <RCCEx_PLLSAI1_Config+0x74>
 8002640:	e020      	b.n	8002684 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002642:	4b60      	ldr	r3, [pc, #384]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d11d      	bne.n	800268a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002652:	e01a      	b.n	800268a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002654:	4b5b      	ldr	r3, [pc, #364]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800265c:	2b00      	cmp	r3, #0
 800265e:	d116      	bne.n	800268e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002664:	e013      	b.n	800268e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002666:	4b57      	ldr	r3, [pc, #348]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10f      	bne.n	8002692 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002672:	4b54      	ldr	r3, [pc, #336]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d109      	bne.n	8002692 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002682:	e006      	b.n	8002692 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
      break;
 8002688:	e004      	b.n	8002694 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800268a:	bf00      	nop
 800268c:	e002      	b.n	8002694 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002692:	bf00      	nop
    }

    if(status == HAL_OK)
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10d      	bne.n	80026b6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800269a:	4b4a      	ldr	r3, [pc, #296]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	430b      	orrs	r3, r1
 80026b0:	4944      	ldr	r1, [pc, #272]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d17d      	bne.n	80027b8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80026bc:	4b41      	ldr	r3, [pc, #260]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a40      	ldr	r2, [pc, #256]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80026c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026c8:	f7fe fb64 	bl	8000d94 <HAL_GetTick>
 80026cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026ce:	e009      	b.n	80026e4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026d0:	f7fe fb60 	bl	8000d94 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d902      	bls.n	80026e4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	73fb      	strb	r3, [r7, #15]
        break;
 80026e2:	e005      	b.n	80026f0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80026e4:	4b37      	ldr	r3, [pc, #220]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ef      	bne.n	80026d0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d160      	bne.n	80027b8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d111      	bne.n	8002720 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026fc:	4b31      	ldr	r3, [pc, #196]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026fe:	691b      	ldr	r3, [r3, #16]
 8002700:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8002704:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6892      	ldr	r2, [r2, #8]
 800270c:	0211      	lsls	r1, r2, #8
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68d2      	ldr	r2, [r2, #12]
 8002712:	0912      	lsrs	r2, r2, #4
 8002714:	0452      	lsls	r2, r2, #17
 8002716:	430a      	orrs	r2, r1
 8002718:	492a      	ldr	r1, [pc, #168]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800271a:	4313      	orrs	r3, r2
 800271c:	610b      	str	r3, [r1, #16]
 800271e:	e027      	b.n	8002770 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d112      	bne.n	800274c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002726:	4b27      	ldr	r3, [pc, #156]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800272e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6892      	ldr	r2, [r2, #8]
 8002736:	0211      	lsls	r1, r2, #8
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6912      	ldr	r2, [r2, #16]
 800273c:	0852      	lsrs	r2, r2, #1
 800273e:	3a01      	subs	r2, #1
 8002740:	0552      	lsls	r2, r2, #21
 8002742:	430a      	orrs	r2, r1
 8002744:	491f      	ldr	r1, [pc, #124]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002746:	4313      	orrs	r3, r2
 8002748:	610b      	str	r3, [r1, #16]
 800274a:	e011      	b.n	8002770 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800274c:	4b1d      	ldr	r3, [pc, #116]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002754:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6892      	ldr	r2, [r2, #8]
 800275c:	0211      	lsls	r1, r2, #8
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6952      	ldr	r2, [r2, #20]
 8002762:	0852      	lsrs	r2, r2, #1
 8002764:	3a01      	subs	r2, #1
 8002766:	0652      	lsls	r2, r2, #25
 8002768:	430a      	orrs	r2, r1
 800276a:	4916      	ldr	r1, [pc, #88]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800276c:	4313      	orrs	r3, r2
 800276e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002770:	4b14      	ldr	r3, [pc, #80]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a13      	ldr	r2, [pc, #76]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002776:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800277a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800277c:	f7fe fb0a 	bl	8000d94 <HAL_GetTick>
 8002780:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002782:	e009      	b.n	8002798 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002784:	f7fe fb06 	bl	8000d94 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d902      	bls.n	8002798 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	73fb      	strb	r3, [r7, #15]
          break;
 8002796:	e005      	b.n	80027a4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002798:	4b0a      	ldr	r3, [pc, #40]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d0ef      	beq.n	8002784 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80027a4:	7bfb      	ldrb	r3, [r7, #15]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d106      	bne.n	80027b8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027ac:	691a      	ldr	r2, [r3, #16]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	4904      	ldr	r1, [pc, #16]	@ (80027c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80027b4:	4313      	orrs	r3, r2
 80027b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40021000 	.word	0x40021000

080027c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80027d2:	2300      	movs	r3, #0
 80027d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80027d6:	4b6a      	ldr	r3, [pc, #424]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d018      	beq.n	8002814 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80027e2:	4b67      	ldr	r3, [pc, #412]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027e4:	68db      	ldr	r3, [r3, #12]
 80027e6:	f003 0203 	and.w	r2, r3, #3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d10d      	bne.n	800280e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
       ||
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d009      	beq.n	800280e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80027fa:	4b61      	ldr	r3, [pc, #388]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	091b      	lsrs	r3, r3, #4
 8002800:	f003 0307 	and.w	r3, r3, #7
 8002804:	1c5a      	adds	r2, r3, #1
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
       ||
 800280a:	429a      	cmp	r2, r3
 800280c:	d047      	beq.n	800289e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800280e:	2301      	movs	r3, #1
 8002810:	73fb      	strb	r3, [r7, #15]
 8002812:	e044      	b.n	800289e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2b03      	cmp	r3, #3
 800281a:	d018      	beq.n	800284e <RCCEx_PLLSAI2_Config+0x86>
 800281c:	2b03      	cmp	r3, #3
 800281e:	d825      	bhi.n	800286c <RCCEx_PLLSAI2_Config+0xa4>
 8002820:	2b01      	cmp	r3, #1
 8002822:	d002      	beq.n	800282a <RCCEx_PLLSAI2_Config+0x62>
 8002824:	2b02      	cmp	r3, #2
 8002826:	d009      	beq.n	800283c <RCCEx_PLLSAI2_Config+0x74>
 8002828:	e020      	b.n	800286c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800282a:	4b55      	ldr	r3, [pc, #340]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0302 	and.w	r3, r3, #2
 8002832:	2b00      	cmp	r3, #0
 8002834:	d11d      	bne.n	8002872 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800283a:	e01a      	b.n	8002872 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800283c:	4b50      	ldr	r3, [pc, #320]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002844:	2b00      	cmp	r3, #0
 8002846:	d116      	bne.n	8002876 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800284c:	e013      	b.n	8002876 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800284e:	4b4c      	ldr	r3, [pc, #304]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d10f      	bne.n	800287a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800285a:	4b49      	ldr	r3, [pc, #292]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d109      	bne.n	800287a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800286a:	e006      	b.n	800287a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	73fb      	strb	r3, [r7, #15]
      break;
 8002870:	e004      	b.n	800287c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002872:	bf00      	nop
 8002874:	e002      	b.n	800287c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002876:	bf00      	nop
 8002878:	e000      	b.n	800287c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800287a:	bf00      	nop
    }

    if(status == HAL_OK)
 800287c:	7bfb      	ldrb	r3, [r7, #15]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10d      	bne.n	800289e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002882:	4b3f      	ldr	r3, [pc, #252]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6819      	ldr	r1, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	3b01      	subs	r3, #1
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	430b      	orrs	r3, r1
 8002898:	4939      	ldr	r1, [pc, #228]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800289a:	4313      	orrs	r3, r2
 800289c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800289e:	7bfb      	ldrb	r3, [r7, #15]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d167      	bne.n	8002974 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80028a4:	4b36      	ldr	r3, [pc, #216]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a35      	ldr	r2, [pc, #212]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80028b0:	f7fe fa70 	bl	8000d94 <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028b6:	e009      	b.n	80028cc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80028b8:	f7fe fa6c 	bl	8000d94 <HAL_GetTick>
 80028bc:	4602      	mov	r2, r0
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d902      	bls.n	80028cc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	73fb      	strb	r3, [r7, #15]
        break;
 80028ca:	e005      	b.n	80028d8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80028cc:	4b2c      	ldr	r3, [pc, #176]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d1ef      	bne.n	80028b8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d14a      	bne.n	8002974 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d111      	bne.n	8002908 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80028e4:	4b26      	ldr	r3, [pc, #152]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 80028e6:	695b      	ldr	r3, [r3, #20]
 80028e8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80028ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	6892      	ldr	r2, [r2, #8]
 80028f4:	0211      	lsls	r1, r2, #8
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	68d2      	ldr	r2, [r2, #12]
 80028fa:	0912      	lsrs	r2, r2, #4
 80028fc:	0452      	lsls	r2, r2, #17
 80028fe:	430a      	orrs	r2, r1
 8002900:	491f      	ldr	r1, [pc, #124]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002902:	4313      	orrs	r3, r2
 8002904:	614b      	str	r3, [r1, #20]
 8002906:	e011      	b.n	800292c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002908:	4b1d      	ldr	r3, [pc, #116]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002910:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6892      	ldr	r2, [r2, #8]
 8002918:	0211      	lsls	r1, r2, #8
 800291a:	687a      	ldr	r2, [r7, #4]
 800291c:	6912      	ldr	r2, [r2, #16]
 800291e:	0852      	lsrs	r2, r2, #1
 8002920:	3a01      	subs	r2, #1
 8002922:	0652      	lsls	r2, r2, #25
 8002924:	430a      	orrs	r2, r1
 8002926:	4916      	ldr	r1, [pc, #88]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002928:	4313      	orrs	r3, r2
 800292a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800292c:	4b14      	ldr	r3, [pc, #80]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a13      	ldr	r2, [pc, #76]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002936:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002938:	f7fe fa2c 	bl	8000d94 <HAL_GetTick>
 800293c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800293e:	e009      	b.n	8002954 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002940:	f7fe fa28 	bl	8000d94 <HAL_GetTick>
 8002944:	4602      	mov	r2, r0
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	2b02      	cmp	r3, #2
 800294c:	d902      	bls.n	8002954 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800294e:	2303      	movs	r3, #3
 8002950:	73fb      	strb	r3, [r7, #15]
          break;
 8002952:	e005      	b.n	8002960 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002954:	4b0a      	ldr	r3, [pc, #40]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d0ef      	beq.n	8002940 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002960:	7bfb      	ldrb	r3, [r7, #15]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d106      	bne.n	8002974 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002966:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002968:	695a      	ldr	r2, [r3, #20]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	4904      	ldr	r1, [pc, #16]	@ (8002980 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002970:	4313      	orrs	r3, r2
 8002972:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002974:	7bfb      	ldrb	r3, [r7, #15]
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000

08002984 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b084      	sub	sp, #16
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d101      	bne.n	8002996 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e095      	b.n	8002ac2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	2b00      	cmp	r3, #0
 800299c:	d108      	bne.n	80029b0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029a6:	d009      	beq.n	80029bc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	61da      	str	r2, [r3, #28]
 80029ae:	e005      	b.n	80029bc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d106      	bne.n	80029dc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7fd ffa0 	bl	800091c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2202      	movs	r2, #2
 80029e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80029fc:	d902      	bls.n	8002a04 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80029fe:	2300      	movs	r3, #0
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	e002      	b.n	8002a0a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a08:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002a12:	d007      	beq.n	8002a24 <HAL_SPI_Init+0xa0>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002a1c:	d002      	beq.n	8002a24 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	691b      	ldr	r3, [r3, #16]
 8002a3a:	f003 0302 	and.w	r3, r3, #2
 8002a3e:	431a      	orrs	r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a52:	431a      	orrs	r2, r3
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69db      	ldr	r3, [r3, #28]
 8002a58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a66:	ea42 0103 	orr.w	r1, r2, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	430a      	orrs	r2, r1
 8002a78:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	0c1b      	lsrs	r3, r3, #16
 8002a80:	f003 0204 	and.w	r2, r3, #4
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	f003 0310 	and.w	r3, r3, #16
 8002a8c:	431a      	orrs	r2, r3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a92:	f003 0308 	and.w	r3, r3, #8
 8002a96:	431a      	orrs	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002aa0:	ea42 0103 	orr.w	r1, r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	430a      	orrs	r2, r1
 8002ab0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b088      	sub	sp, #32
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	60f8      	str	r0, [r7, #12]
 8002ad2:	60b9      	str	r1, [r7, #8]
 8002ad4:	603b      	str	r3, [r7, #0]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ada:	f7fe f95b 	bl	8000d94 <HAL_GetTick>
 8002ade:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002ae0:	88fb      	ldrh	r3, [r7, #6]
 8002ae2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	d001      	beq.n	8002af4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002af0:	2302      	movs	r3, #2
 8002af2:	e15c      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d002      	beq.n	8002b00 <HAL_SPI_Transmit+0x36>
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e154      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d101      	bne.n	8002b12 <HAL_SPI_Transmit+0x48>
 8002b0e:	2302      	movs	r3, #2
 8002b10:	e14d      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2203      	movs	r2, #3
 8002b1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2200      	movs	r2, #0
 8002b26:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	88fa      	ldrh	r2, [r7, #6]
 8002b32:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	88fa      	ldrh	r2, [r7, #6]
 8002b38:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b64:	d10f      	bne.n	8002b86 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b90:	2b40      	cmp	r3, #64	@ 0x40
 8002b92:	d007      	beq.n	8002ba4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002ba2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002bac:	d952      	bls.n	8002c54 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d002      	beq.n	8002bbc <HAL_SPI_Transmit+0xf2>
 8002bb6:	8b7b      	ldrh	r3, [r7, #26]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d145      	bne.n	8002c48 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc0:	881a      	ldrh	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bcc:	1c9a      	adds	r2, r3, #2
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002be0:	e032      	b.n	8002c48 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d112      	bne.n	8002c16 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf4:	881a      	ldrh	r2, [r3, #0]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c00:	1c9a      	adds	r2, r3, #2
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	3b01      	subs	r3, #1
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c14:	e018      	b.n	8002c48 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c16:	f7fe f8bd 	bl	8000d94 <HAL_GetTick>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	1ad3      	subs	r3, r2, r3
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	429a      	cmp	r2, r3
 8002c24:	d803      	bhi.n	8002c2e <HAL_SPI_Transmit+0x164>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c2c:	d102      	bne.n	8002c34 <HAL_SPI_Transmit+0x16a>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d109      	bne.n	8002c48 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e0b2      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d1c7      	bne.n	8002be2 <HAL_SPI_Transmit+0x118>
 8002c52:	e083      	b.n	8002d5c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d002      	beq.n	8002c62 <HAL_SPI_Transmit+0x198>
 8002c5c:	8b7b      	ldrh	r3, [r7, #26]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d177      	bne.n	8002d52 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d912      	bls.n	8002c92 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c70:	881a      	ldrh	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c7c:	1c9a      	adds	r2, r3, #2
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	3b02      	subs	r3, #2
 8002c8a:	b29a      	uxth	r2, r3
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002c90:	e05f      	b.n	8002d52 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	7812      	ldrb	r2, [r2, #0]
 8002c9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ca4:	1c5a      	adds	r2, r3, #1
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cae:	b29b      	uxth	r3, r3
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8002cb8:	e04b      	b.n	8002d52 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d12b      	bne.n	8002d20 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d912      	bls.n	8002cf8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd6:	881a      	ldrh	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce2:	1c9a      	adds	r2, r3, #2
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	3b02      	subs	r3, #2
 8002cf0:	b29a      	uxth	r2, r3
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002cf6:	e02c      	b.n	8002d52 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	330c      	adds	r3, #12
 8002d02:	7812      	ldrb	r2, [r2, #0]
 8002d04:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	3b01      	subs	r3, #1
 8002d18:	b29a      	uxth	r2, r3
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d1e:	e018      	b.n	8002d52 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d20:	f7fe f838 	bl	8000d94 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	69fb      	ldr	r3, [r7, #28]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d803      	bhi.n	8002d38 <HAL_SPI_Transmit+0x26e>
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d36:	d102      	bne.n	8002d3e <HAL_SPI_Transmit+0x274>
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d109      	bne.n	8002d52 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e02d      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1ae      	bne.n	8002cba <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d5c:	69fa      	ldr	r2, [r7, #28]
 8002d5e:	6839      	ldr	r1, [r7, #0]
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 f947 	bl	8002ff4 <SPI_EndRxTxTransaction>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10a      	bne.n	8002d90 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	617b      	str	r3, [r7, #20]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	617b      	str	r3, [r7, #20]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d001      	beq.n	8002dac <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8002dac:	2300      	movs	r3, #0
  }
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3720      	adds	r7, #32
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b088      	sub	sp, #32
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002dc8:	f7fd ffe4 	bl	8000d94 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	683a      	ldr	r2, [r7, #0]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002dd8:	f7fd ffdc 	bl	8000d94 <HAL_GetTick>
 8002ddc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002dde:	4b39      	ldr	r3, [pc, #228]	@ (8002ec4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	015b      	lsls	r3, r3, #5
 8002de4:	0d1b      	lsrs	r3, r3, #20
 8002de6:	69fa      	ldr	r2, [r7, #28]
 8002de8:	fb02 f303 	mul.w	r3, r2, r3
 8002dec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002dee:	e054      	b.n	8002e9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002df6:	d050      	beq.n	8002e9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002df8:	f7fd ffcc 	bl	8000d94 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	69fa      	ldr	r2, [r7, #28]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d902      	bls.n	8002e0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d13d      	bne.n	8002e8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	685a      	ldr	r2, [r3, #4]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002e1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002e26:	d111      	bne.n	8002e4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e30:	d004      	beq.n	8002e3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e3a:	d107      	bne.n	8002e4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e54:	d10f      	bne.n	8002e76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e64:	601a      	str	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e017      	b.n	8002eba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e90:	2300      	movs	r3, #0
 8002e92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	bf0c      	ite	eq
 8002eaa:	2301      	moveq	r3, #1
 8002eac:	2300      	movne	r3, #0
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	79fb      	ldrb	r3, [r7, #7]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d19b      	bne.n	8002df0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3720      	adds	r7, #32
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	20000000 	.word	0x20000000

08002ec8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b08a      	sub	sp, #40	@ 0x28
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
 8002ed4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002eda:	f7fd ff5b 	bl	8000d94 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ee2:	1a9b      	subs	r3, r3, r2
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	4413      	add	r3, r2
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8002eea:	f7fd ff53 	bl	8000d94 <HAL_GetTick>
 8002eee:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	330c      	adds	r3, #12
 8002ef6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8002ff0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	00da      	lsls	r2, r3, #3
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	0d1b      	lsrs	r3, r3, #20
 8002f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f0a:	fb02 f303 	mul.w	r3, r2, r3
 8002f0e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002f10:	e060      	b.n	8002fd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8002f18:	d107      	bne.n	8002f2a <SPI_WaitFifoStateUntilTimeout+0x62>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d104      	bne.n	8002f2a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002f28:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f30:	d050      	beq.n	8002fd4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002f32:	f7fd ff2f 	bl	8000d94 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	6a3b      	ldr	r3, [r7, #32]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d902      	bls.n	8002f48 <SPI_WaitFifoStateUntilTimeout+0x80>
 8002f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d13d      	bne.n	8002fc4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002f56:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f60:	d111      	bne.n	8002f86 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002f6a:	d004      	beq.n	8002f76 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f74:	d107      	bne.n	8002f86 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002f84:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002f8e:	d10f      	bne.n	8002fb0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002fae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e010      	b.n	8002fe6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d101      	bne.n	8002fce <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	3b01      	subs	r3, #1
 8002fd2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	689a      	ldr	r2, [r3, #8]
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d196      	bne.n	8002f12 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3728      	adds	r7, #40	@ 0x28
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
 8002fee:	bf00      	nop
 8002ff0:	20000000 	.word	0x20000000

08002ff4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af02      	add	r7, sp, #8
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	2200      	movs	r2, #0
 8003008:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f7ff ff5b 	bl	8002ec8 <SPI_WaitFifoStateUntilTimeout>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d007      	beq.n	8003028 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800301c:	f043 0220 	orr.w	r2, r3, #32
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e027      	b.n	8003078 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	2200      	movs	r2, #0
 8003030:	2180      	movs	r1, #128	@ 0x80
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f7ff fec0 	bl	8002db8 <SPI_WaitFlagStateUntilTimeout>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003042:	f043 0220 	orr.w	r2, r3, #32
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e014      	b.n	8003078 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	9300      	str	r3, [sp, #0]
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	2200      	movs	r2, #0
 8003056:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f7ff ff34 	bl	8002ec8 <SPI_WaitFifoStateUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800306a:	f043 0220 	orr.w	r2, r3, #32
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e000      	b.n	8003078 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b082      	sub	sp, #8
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d101      	bne.n	8003092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e040      	b.n	8003114 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003096:	2b00      	cmp	r3, #0
 8003098:	d106      	bne.n	80030a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2200      	movs	r2, #0
 800309e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f7fd fc9c 	bl	80009e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2224      	movs	r2, #36	@ 0x24
 80030ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f022 0201 	bic.w	r2, r2, #1
 80030bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d002      	beq.n	80030cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f000 fb6a 	bl	80037a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030cc:	6878      	ldr	r0, [r7, #4]
 80030ce:	f000 f8af 	bl	8003230 <UART_SetConfig>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d101      	bne.n	80030dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e01b      	b.n	8003114 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80030ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	689a      	ldr	r2, [r3, #8]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80030fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f042 0201 	orr.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	f000 fbe9 	bl	80038e4 <UART_CheckIdleState>
 8003112:	4603      	mov	r3, r0
}
 8003114:	4618      	mov	r0, r3
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b08a      	sub	sp, #40	@ 0x28
 8003120:	af02      	add	r7, sp, #8
 8003122:	60f8      	str	r0, [r7, #12]
 8003124:	60b9      	str	r1, [r7, #8]
 8003126:	603b      	str	r3, [r7, #0]
 8003128:	4613      	mov	r3, r2
 800312a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003130:	2b20      	cmp	r3, #32
 8003132:	d177      	bne.n	8003224 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d002      	beq.n	8003140 <HAL_UART_Transmit+0x24>
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d101      	bne.n	8003144 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e070      	b.n	8003226 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	2221      	movs	r2, #33	@ 0x21
 8003150:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003152:	f7fd fe1f 	bl	8000d94 <HAL_GetTick>
 8003156:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	88fa      	ldrh	r2, [r7, #6]
 800315c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	88fa      	ldrh	r2, [r7, #6]
 8003164:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003170:	d108      	bne.n	8003184 <HAL_UART_Transmit+0x68>
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d104      	bne.n	8003184 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800317a:	2300      	movs	r3, #0
 800317c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800317e:	68bb      	ldr	r3, [r7, #8]
 8003180:	61bb      	str	r3, [r7, #24]
 8003182:	e003      	b.n	800318c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003188:	2300      	movs	r3, #0
 800318a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800318c:	e02f      	b.n	80031ee <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	2200      	movs	r2, #0
 8003196:	2180      	movs	r1, #128	@ 0x80
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fc4b 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d004      	beq.n	80031ae <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2220      	movs	r2, #32
 80031a8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e03b      	b.n	8003226 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d10b      	bne.n	80031cc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031b4:	69bb      	ldr	r3, [r7, #24]
 80031b6:	881a      	ldrh	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031c0:	b292      	uxth	r2, r2
 80031c2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	3302      	adds	r3, #2
 80031c8:	61bb      	str	r3, [r7, #24]
 80031ca:	e007      	b.n	80031dc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031cc:	69fb      	ldr	r3, [r7, #28]
 80031ce:	781a      	ldrb	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3301      	adds	r3, #1
 80031da:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031e2:	b29b      	uxth	r3, r3
 80031e4:	3b01      	subs	r3, #1
 80031e6:	b29a      	uxth	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80031f4:	b29b      	uxth	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d1c9      	bne.n	800318e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	2200      	movs	r2, #0
 8003202:	2140      	movs	r1, #64	@ 0x40
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f000 fc15 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 800320a:	4603      	mov	r3, r0
 800320c:	2b00      	cmp	r3, #0
 800320e:	d004      	beq.n	800321a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	2220      	movs	r2, #32
 8003214:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e005      	b.n	8003226 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2220      	movs	r2, #32
 800321e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003220:	2300      	movs	r3, #0
 8003222:	e000      	b.n	8003226 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003224:	2302      	movs	r3, #2
  }
}
 8003226:	4618      	mov	r0, r3
 8003228:	3720      	adds	r7, #32
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003234:	b08a      	sub	sp, #40	@ 0x28
 8003236:	af00      	add	r7, sp, #0
 8003238:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800323a:	2300      	movs	r3, #0
 800323c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	691b      	ldr	r3, [r3, #16]
 8003248:	431a      	orrs	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	431a      	orrs	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	69db      	ldr	r3, [r3, #28]
 8003254:	4313      	orrs	r3, r2
 8003256:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	4ba4      	ldr	r3, [pc, #656]	@ (80034f0 <UART_SetConfig+0x2c0>)
 8003260:	4013      	ands	r3, r2
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	6812      	ldr	r2, [r2, #0]
 8003266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003268:	430b      	orrs	r3, r1
 800326a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	68da      	ldr	r2, [r3, #12]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	430a      	orrs	r2, r1
 8003280:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a99      	ldr	r2, [pc, #612]	@ (80034f4 <UART_SetConfig+0x2c4>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d004      	beq.n	800329c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003298:	4313      	orrs	r3, r2
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032ac:	430a      	orrs	r2, r1
 80032ae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a90      	ldr	r2, [pc, #576]	@ (80034f8 <UART_SetConfig+0x2c8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d126      	bne.n	8003308 <UART_SetConfig+0xd8>
 80032ba:	4b90      	ldr	r3, [pc, #576]	@ (80034fc <UART_SetConfig+0x2cc>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032c0:	f003 0303 	and.w	r3, r3, #3
 80032c4:	2b03      	cmp	r3, #3
 80032c6:	d81b      	bhi.n	8003300 <UART_SetConfig+0xd0>
 80032c8:	a201      	add	r2, pc, #4	@ (adr r2, 80032d0 <UART_SetConfig+0xa0>)
 80032ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ce:	bf00      	nop
 80032d0:	080032e1 	.word	0x080032e1
 80032d4:	080032f1 	.word	0x080032f1
 80032d8:	080032e9 	.word	0x080032e9
 80032dc:	080032f9 	.word	0x080032f9
 80032e0:	2301      	movs	r3, #1
 80032e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032e6:	e116      	b.n	8003516 <UART_SetConfig+0x2e6>
 80032e8:	2302      	movs	r3, #2
 80032ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032ee:	e112      	b.n	8003516 <UART_SetConfig+0x2e6>
 80032f0:	2304      	movs	r3, #4
 80032f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032f6:	e10e      	b.n	8003516 <UART_SetConfig+0x2e6>
 80032f8:	2308      	movs	r3, #8
 80032fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80032fe:	e10a      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003300:	2310      	movs	r3, #16
 8003302:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003306:	e106      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a7c      	ldr	r2, [pc, #496]	@ (8003500 <UART_SetConfig+0x2d0>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d138      	bne.n	8003384 <UART_SetConfig+0x154>
 8003312:	4b7a      	ldr	r3, [pc, #488]	@ (80034fc <UART_SetConfig+0x2cc>)
 8003314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003318:	f003 030c 	and.w	r3, r3, #12
 800331c:	2b0c      	cmp	r3, #12
 800331e:	d82d      	bhi.n	800337c <UART_SetConfig+0x14c>
 8003320:	a201      	add	r2, pc, #4	@ (adr r2, 8003328 <UART_SetConfig+0xf8>)
 8003322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003326:	bf00      	nop
 8003328:	0800335d 	.word	0x0800335d
 800332c:	0800337d 	.word	0x0800337d
 8003330:	0800337d 	.word	0x0800337d
 8003334:	0800337d 	.word	0x0800337d
 8003338:	0800336d 	.word	0x0800336d
 800333c:	0800337d 	.word	0x0800337d
 8003340:	0800337d 	.word	0x0800337d
 8003344:	0800337d 	.word	0x0800337d
 8003348:	08003365 	.word	0x08003365
 800334c:	0800337d 	.word	0x0800337d
 8003350:	0800337d 	.word	0x0800337d
 8003354:	0800337d 	.word	0x0800337d
 8003358:	08003375 	.word	0x08003375
 800335c:	2300      	movs	r3, #0
 800335e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003362:	e0d8      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003364:	2302      	movs	r3, #2
 8003366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800336a:	e0d4      	b.n	8003516 <UART_SetConfig+0x2e6>
 800336c:	2304      	movs	r3, #4
 800336e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003372:	e0d0      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003374:	2308      	movs	r3, #8
 8003376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800337a:	e0cc      	b.n	8003516 <UART_SetConfig+0x2e6>
 800337c:	2310      	movs	r3, #16
 800337e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003382:	e0c8      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a5e      	ldr	r2, [pc, #376]	@ (8003504 <UART_SetConfig+0x2d4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d125      	bne.n	80033da <UART_SetConfig+0x1aa>
 800338e:	4b5b      	ldr	r3, [pc, #364]	@ (80034fc <UART_SetConfig+0x2cc>)
 8003390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003394:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003398:	2b30      	cmp	r3, #48	@ 0x30
 800339a:	d016      	beq.n	80033ca <UART_SetConfig+0x19a>
 800339c:	2b30      	cmp	r3, #48	@ 0x30
 800339e:	d818      	bhi.n	80033d2 <UART_SetConfig+0x1a2>
 80033a0:	2b20      	cmp	r3, #32
 80033a2:	d00a      	beq.n	80033ba <UART_SetConfig+0x18a>
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	d814      	bhi.n	80033d2 <UART_SetConfig+0x1a2>
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d002      	beq.n	80033b2 <UART_SetConfig+0x182>
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	d008      	beq.n	80033c2 <UART_SetConfig+0x192>
 80033b0:	e00f      	b.n	80033d2 <UART_SetConfig+0x1a2>
 80033b2:	2300      	movs	r3, #0
 80033b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033b8:	e0ad      	b.n	8003516 <UART_SetConfig+0x2e6>
 80033ba:	2302      	movs	r3, #2
 80033bc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c0:	e0a9      	b.n	8003516 <UART_SetConfig+0x2e6>
 80033c2:	2304      	movs	r3, #4
 80033c4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033c8:	e0a5      	b.n	8003516 <UART_SetConfig+0x2e6>
 80033ca:	2308      	movs	r3, #8
 80033cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d0:	e0a1      	b.n	8003516 <UART_SetConfig+0x2e6>
 80033d2:	2310      	movs	r3, #16
 80033d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80033d8:	e09d      	b.n	8003516 <UART_SetConfig+0x2e6>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a4a      	ldr	r2, [pc, #296]	@ (8003508 <UART_SetConfig+0x2d8>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d125      	bne.n	8003430 <UART_SetConfig+0x200>
 80033e4:	4b45      	ldr	r3, [pc, #276]	@ (80034fc <UART_SetConfig+0x2cc>)
 80033e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80033ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80033f0:	d016      	beq.n	8003420 <UART_SetConfig+0x1f0>
 80033f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80033f4:	d818      	bhi.n	8003428 <UART_SetConfig+0x1f8>
 80033f6:	2b80      	cmp	r3, #128	@ 0x80
 80033f8:	d00a      	beq.n	8003410 <UART_SetConfig+0x1e0>
 80033fa:	2b80      	cmp	r3, #128	@ 0x80
 80033fc:	d814      	bhi.n	8003428 <UART_SetConfig+0x1f8>
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d002      	beq.n	8003408 <UART_SetConfig+0x1d8>
 8003402:	2b40      	cmp	r3, #64	@ 0x40
 8003404:	d008      	beq.n	8003418 <UART_SetConfig+0x1e8>
 8003406:	e00f      	b.n	8003428 <UART_SetConfig+0x1f8>
 8003408:	2300      	movs	r3, #0
 800340a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800340e:	e082      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003410:	2302      	movs	r3, #2
 8003412:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003416:	e07e      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003418:	2304      	movs	r3, #4
 800341a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800341e:	e07a      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003420:	2308      	movs	r3, #8
 8003422:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003426:	e076      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003428:	2310      	movs	r3, #16
 800342a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800342e:	e072      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a35      	ldr	r2, [pc, #212]	@ (800350c <UART_SetConfig+0x2dc>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d12a      	bne.n	8003490 <UART_SetConfig+0x260>
 800343a:	4b30      	ldr	r3, [pc, #192]	@ (80034fc <UART_SetConfig+0x2cc>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003444:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003448:	d01a      	beq.n	8003480 <UART_SetConfig+0x250>
 800344a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800344e:	d81b      	bhi.n	8003488 <UART_SetConfig+0x258>
 8003450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003454:	d00c      	beq.n	8003470 <UART_SetConfig+0x240>
 8003456:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800345a:	d815      	bhi.n	8003488 <UART_SetConfig+0x258>
 800345c:	2b00      	cmp	r3, #0
 800345e:	d003      	beq.n	8003468 <UART_SetConfig+0x238>
 8003460:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003464:	d008      	beq.n	8003478 <UART_SetConfig+0x248>
 8003466:	e00f      	b.n	8003488 <UART_SetConfig+0x258>
 8003468:	2300      	movs	r3, #0
 800346a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800346e:	e052      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003470:	2302      	movs	r3, #2
 8003472:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003476:	e04e      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003478:	2304      	movs	r3, #4
 800347a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800347e:	e04a      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003480:	2308      	movs	r3, #8
 8003482:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8003486:	e046      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003488:	2310      	movs	r3, #16
 800348a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800348e:	e042      	b.n	8003516 <UART_SetConfig+0x2e6>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a17      	ldr	r2, [pc, #92]	@ (80034f4 <UART_SetConfig+0x2c4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d13a      	bne.n	8003510 <UART_SetConfig+0x2e0>
 800349a:	4b18      	ldr	r3, [pc, #96]	@ (80034fc <UART_SetConfig+0x2cc>)
 800349c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80034a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034a8:	d01a      	beq.n	80034e0 <UART_SetConfig+0x2b0>
 80034aa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80034ae:	d81b      	bhi.n	80034e8 <UART_SetConfig+0x2b8>
 80034b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034b4:	d00c      	beq.n	80034d0 <UART_SetConfig+0x2a0>
 80034b6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034ba:	d815      	bhi.n	80034e8 <UART_SetConfig+0x2b8>
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d003      	beq.n	80034c8 <UART_SetConfig+0x298>
 80034c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c4:	d008      	beq.n	80034d8 <UART_SetConfig+0x2a8>
 80034c6:	e00f      	b.n	80034e8 <UART_SetConfig+0x2b8>
 80034c8:	2300      	movs	r3, #0
 80034ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ce:	e022      	b.n	8003516 <UART_SetConfig+0x2e6>
 80034d0:	2302      	movs	r3, #2
 80034d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034d6:	e01e      	b.n	8003516 <UART_SetConfig+0x2e6>
 80034d8:	2304      	movs	r3, #4
 80034da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034de:	e01a      	b.n	8003516 <UART_SetConfig+0x2e6>
 80034e0:	2308      	movs	r3, #8
 80034e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034e6:	e016      	b.n	8003516 <UART_SetConfig+0x2e6>
 80034e8:	2310      	movs	r3, #16
 80034ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80034ee:	e012      	b.n	8003516 <UART_SetConfig+0x2e6>
 80034f0:	efff69f3 	.word	0xefff69f3
 80034f4:	40008000 	.word	0x40008000
 80034f8:	40013800 	.word	0x40013800
 80034fc:	40021000 	.word	0x40021000
 8003500:	40004400 	.word	0x40004400
 8003504:	40004800 	.word	0x40004800
 8003508:	40004c00 	.word	0x40004c00
 800350c:	40005000 	.word	0x40005000
 8003510:	2310      	movs	r3, #16
 8003512:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a9f      	ldr	r2, [pc, #636]	@ (8003798 <UART_SetConfig+0x568>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d17a      	bne.n	8003616 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003520:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003524:	2b08      	cmp	r3, #8
 8003526:	d824      	bhi.n	8003572 <UART_SetConfig+0x342>
 8003528:	a201      	add	r2, pc, #4	@ (adr r2, 8003530 <UART_SetConfig+0x300>)
 800352a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800352e:	bf00      	nop
 8003530:	08003555 	.word	0x08003555
 8003534:	08003573 	.word	0x08003573
 8003538:	0800355d 	.word	0x0800355d
 800353c:	08003573 	.word	0x08003573
 8003540:	08003563 	.word	0x08003563
 8003544:	08003573 	.word	0x08003573
 8003548:	08003573 	.word	0x08003573
 800354c:	08003573 	.word	0x08003573
 8003550:	0800356b 	.word	0x0800356b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003554:	f7fe fcce 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8003558:	61f8      	str	r0, [r7, #28]
        break;
 800355a:	e010      	b.n	800357e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800355c:	4b8f      	ldr	r3, [pc, #572]	@ (800379c <UART_SetConfig+0x56c>)
 800355e:	61fb      	str	r3, [r7, #28]
        break;
 8003560:	e00d      	b.n	800357e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003562:	f7fe fc2f 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 8003566:	61f8      	str	r0, [r7, #28]
        break;
 8003568:	e009      	b.n	800357e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800356a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800356e:	61fb      	str	r3, [r7, #28]
        break;
 8003570:	e005      	b.n	800357e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8003572:	2300      	movs	r3, #0
 8003574:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800357c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 80fb 	beq.w	800377c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	4413      	add	r3, r2
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	429a      	cmp	r2, r3
 8003594:	d305      	bcc.n	80035a2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800359c:	69fa      	ldr	r2, [r7, #28]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d903      	bls.n	80035aa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80035a8:	e0e8      	b.n	800377c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	2200      	movs	r2, #0
 80035ae:	461c      	mov	r4, r3
 80035b0:	4615      	mov	r5, r2
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	f04f 0300 	mov.w	r3, #0
 80035ba:	022b      	lsls	r3, r5, #8
 80035bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80035c0:	0222      	lsls	r2, r4, #8
 80035c2:	68f9      	ldr	r1, [r7, #12]
 80035c4:	6849      	ldr	r1, [r1, #4]
 80035c6:	0849      	lsrs	r1, r1, #1
 80035c8:	2000      	movs	r0, #0
 80035ca:	4688      	mov	r8, r1
 80035cc:	4681      	mov	r9, r0
 80035ce:	eb12 0a08 	adds.w	sl, r2, r8
 80035d2:	eb43 0b09 	adc.w	fp, r3, r9
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	603b      	str	r3, [r7, #0]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80035e4:	4650      	mov	r0, sl
 80035e6:	4659      	mov	r1, fp
 80035e8:	f7fc fdee 	bl	80001c8 <__aeabi_uldivmod>
 80035ec:	4602      	mov	r2, r0
 80035ee:	460b      	mov	r3, r1
 80035f0:	4613      	mov	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035fa:	d308      	bcc.n	800360e <UART_SetConfig+0x3de>
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003602:	d204      	bcs.n	800360e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	60da      	str	r2, [r3, #12]
 800360c:	e0b6      	b.n	800377c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8003614:	e0b2      	b.n	800377c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800361e:	d15e      	bne.n	80036de <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8003620:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003624:	2b08      	cmp	r3, #8
 8003626:	d828      	bhi.n	800367a <UART_SetConfig+0x44a>
 8003628:	a201      	add	r2, pc, #4	@ (adr r2, 8003630 <UART_SetConfig+0x400>)
 800362a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800362e:	bf00      	nop
 8003630:	08003655 	.word	0x08003655
 8003634:	0800365d 	.word	0x0800365d
 8003638:	08003665 	.word	0x08003665
 800363c:	0800367b 	.word	0x0800367b
 8003640:	0800366b 	.word	0x0800366b
 8003644:	0800367b 	.word	0x0800367b
 8003648:	0800367b 	.word	0x0800367b
 800364c:	0800367b 	.word	0x0800367b
 8003650:	08003673 	.word	0x08003673
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003654:	f7fe fc4e 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8003658:	61f8      	str	r0, [r7, #28]
        break;
 800365a:	e014      	b.n	8003686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800365c:	f7fe fc60 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 8003660:	61f8      	str	r0, [r7, #28]
        break;
 8003662:	e010      	b.n	8003686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003664:	4b4d      	ldr	r3, [pc, #308]	@ (800379c <UART_SetConfig+0x56c>)
 8003666:	61fb      	str	r3, [r7, #28]
        break;
 8003668:	e00d      	b.n	8003686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800366a:	f7fe fbab 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 800366e:	61f8      	str	r0, [r7, #28]
        break;
 8003670:	e009      	b.n	8003686 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003672:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003676:	61fb      	str	r3, [r7, #28]
        break;
 8003678:	e005      	b.n	8003686 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003684:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d077      	beq.n	800377c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	005a      	lsls	r2, r3, #1
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	441a      	add	r2, r3
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b0f      	cmp	r3, #15
 80036a6:	d916      	bls.n	80036d6 <UART_SetConfig+0x4a6>
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036ae:	d212      	bcs.n	80036d6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	f023 030f 	bic.w	r3, r3, #15
 80036b8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	b29b      	uxth	r3, r3
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	b29a      	uxth	r2, r3
 80036c6:	8afb      	ldrh	r3, [r7, #22]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	8afa      	ldrh	r2, [r7, #22]
 80036d2:	60da      	str	r2, [r3, #12]
 80036d4:	e052      	b.n	800377c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80036dc:	e04e      	b.n	800377c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80036de:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80036e2:	2b08      	cmp	r3, #8
 80036e4:	d827      	bhi.n	8003736 <UART_SetConfig+0x506>
 80036e6:	a201      	add	r2, pc, #4	@ (adr r2, 80036ec <UART_SetConfig+0x4bc>)
 80036e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ec:	08003711 	.word	0x08003711
 80036f0:	08003719 	.word	0x08003719
 80036f4:	08003721 	.word	0x08003721
 80036f8:	08003737 	.word	0x08003737
 80036fc:	08003727 	.word	0x08003727
 8003700:	08003737 	.word	0x08003737
 8003704:	08003737 	.word	0x08003737
 8003708:	08003737 	.word	0x08003737
 800370c:	0800372f 	.word	0x0800372f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003710:	f7fe fbf0 	bl	8001ef4 <HAL_RCC_GetPCLK1Freq>
 8003714:	61f8      	str	r0, [r7, #28]
        break;
 8003716:	e014      	b.n	8003742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003718:	f7fe fc02 	bl	8001f20 <HAL_RCC_GetPCLK2Freq>
 800371c:	61f8      	str	r0, [r7, #28]
        break;
 800371e:	e010      	b.n	8003742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003720:	4b1e      	ldr	r3, [pc, #120]	@ (800379c <UART_SetConfig+0x56c>)
 8003722:	61fb      	str	r3, [r7, #28]
        break;
 8003724:	e00d      	b.n	8003742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003726:	f7fe fb4d 	bl	8001dc4 <HAL_RCC_GetSysClockFreq>
 800372a:	61f8      	str	r0, [r7, #28]
        break;
 800372c:	e009      	b.n	8003742 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800372e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003732:	61fb      	str	r3, [r7, #28]
        break;
 8003734:	e005      	b.n	8003742 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8003736:	2300      	movs	r3, #0
 8003738:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800373a:	2301      	movs	r3, #1
 800373c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8003740:	bf00      	nop
    }

    if (pclk != 0U)
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d019      	beq.n	800377c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	085a      	lsrs	r2, r3, #1
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	441a      	add	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	fbb2 f3f3 	udiv	r3, r2, r3
 800375a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800375c:	69bb      	ldr	r3, [r7, #24]
 800375e:	2b0f      	cmp	r3, #15
 8003760:	d909      	bls.n	8003776 <UART_SetConfig+0x546>
 8003762:	69bb      	ldr	r3, [r7, #24]
 8003764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003768:	d205      	bcs.n	8003776 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	60da      	str	r2, [r3, #12]
 8003774:	e002      	b.n	800377c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003788:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800378c:	4618      	mov	r0, r3
 800378e:	3728      	adds	r7, #40	@ 0x28
 8003790:	46bd      	mov	sp, r7
 8003792:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003796:	bf00      	nop
 8003798:	40008000 	.word	0x40008000
 800379c:	00f42400 	.word	0x00f42400

080037a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	f003 0308 	and.w	r3, r3, #8
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00a      	beq.n	80037ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	430a      	orrs	r2, r1
 80037c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ce:	f003 0301 	and.w	r3, r3, #1
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d00a      	beq.n	80037ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	430a      	orrs	r2, r1
 80037ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f0:	f003 0302 	and.w	r3, r3, #2
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d00a      	beq.n	800380e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003812:	f003 0304 	and.w	r3, r3, #4
 8003816:	2b00      	cmp	r3, #0
 8003818:	d00a      	beq.n	8003830 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	430a      	orrs	r2, r1
 800382e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b00      	cmp	r3, #0
 800383a:	d00a      	beq.n	8003852 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	f003 0320 	and.w	r3, r3, #32
 800385a:	2b00      	cmp	r3, #0
 800385c:	d00a      	beq.n	8003874 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	430a      	orrs	r2, r1
 8003872:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800387c:	2b00      	cmp	r3, #0
 800387e:	d01a      	beq.n	80038b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	430a      	orrs	r2, r1
 8003894:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800389e:	d10a      	bne.n	80038b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	605a      	str	r2, [r3, #4]
  }
}
 80038d8:	bf00      	nop
 80038da:	370c      	adds	r7, #12
 80038dc:	46bd      	mov	sp, r7
 80038de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e2:	4770      	bx	lr

080038e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b098      	sub	sp, #96	@ 0x60
 80038e8:	af02      	add	r7, sp, #8
 80038ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80038f4:	f7fd fa4e 	bl	8000d94 <HAL_GetTick>
 80038f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b08      	cmp	r3, #8
 8003906:	d12e      	bne.n	8003966 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003908:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003910:	2200      	movs	r2, #0
 8003912:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f88c 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 800391c:	4603      	mov	r3, r0
 800391e:	2b00      	cmp	r3, #0
 8003920:	d021      	beq.n	8003966 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392a:	e853 3f00 	ldrex	r3, [r3]
 800392e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003930:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003932:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003936:	653b      	str	r3, [r7, #80]	@ 0x50
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003940:	647b      	str	r3, [r7, #68]	@ 0x44
 8003942:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003944:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003946:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003948:	e841 2300 	strex	r3, r2, [r1]
 800394c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800394e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1e6      	bne.n	8003922 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2220      	movs	r2, #32
 8003958:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e062      	b.n	8003a2c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 0304 	and.w	r3, r3, #4
 8003970:	2b04      	cmp	r3, #4
 8003972:	d149      	bne.n	8003a08 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003974:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800397c:	2200      	movs	r2, #0
 800397e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 f856 	bl	8003a34 <UART_WaitOnFlagUntilTimeout>
 8003988:	4603      	mov	r3, r0
 800398a:	2b00      	cmp	r3, #0
 800398c:	d03c      	beq.n	8003a08 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	623b      	str	r3, [r7, #32]
   return(result);
 800399c:	6a3b      	ldr	r3, [r7, #32]
 800399e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	461a      	mov	r2, r3
 80039aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80039ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039b4:	e841 2300 	strex	r3, r2, [r1]
 80039b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80039ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d1e6      	bne.n	800398e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	3308      	adds	r3, #8
 80039c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039c8:	693b      	ldr	r3, [r7, #16]
 80039ca:	e853 3f00 	ldrex	r3, [r3]
 80039ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0301 	bic.w	r3, r3, #1
 80039d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	3308      	adds	r3, #8
 80039de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80039e0:	61fa      	str	r2, [r7, #28]
 80039e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e4:	69b9      	ldr	r1, [r7, #24]
 80039e6:	69fa      	ldr	r2, [r7, #28]
 80039e8:	e841 2300 	strex	r3, r2, [r1]
 80039ec:	617b      	str	r3, [r7, #20]
   return(result);
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d1e5      	bne.n	80039c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a04:	2303      	movs	r3, #3
 8003a06:	e011      	b.n	8003a2c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2220      	movs	r2, #32
 8003a12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3758      	adds	r7, #88	@ 0x58
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	603b      	str	r3, [r7, #0]
 8003a40:	4613      	mov	r3, r2
 8003a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a44:	e04f      	b.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4c:	d04b      	beq.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a4e:	f7fd f9a1 	bl	8000d94 <HAL_GetTick>
 8003a52:	4602      	mov	r2, r0
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	1ad3      	subs	r3, r2, r3
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d302      	bcc.n	8003a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a5e:	69bb      	ldr	r3, [r7, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d101      	bne.n	8003a68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e04e      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d037      	beq.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	2b80      	cmp	r3, #128	@ 0x80
 8003a7a:	d034      	beq.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	2b40      	cmp	r3, #64	@ 0x40
 8003a80:	d031      	beq.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	69db      	ldr	r3, [r3, #28]
 8003a88:	f003 0308 	and.w	r3, r3, #8
 8003a8c:	2b08      	cmp	r3, #8
 8003a8e:	d110      	bne.n	8003ab2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2208      	movs	r2, #8
 8003a96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a98:	68f8      	ldr	r0, [r7, #12]
 8003a9a:	f000 f838 	bl	8003b0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2208      	movs	r2, #8
 8003aa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e029      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	69db      	ldr	r3, [r3, #28]
 8003ab8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003abc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ac0:	d111      	bne.n	8003ae6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003acc:	68f8      	ldr	r0, [r7, #12]
 8003ace:	f000 f81e 	bl	8003b0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e00f      	b.n	8003b06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69da      	ldr	r2, [r3, #28]
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4013      	ands	r3, r2
 8003af0:	68ba      	ldr	r2, [r7, #8]
 8003af2:	429a      	cmp	r2, r3
 8003af4:	bf0c      	ite	eq
 8003af6:	2301      	moveq	r3, #1
 8003af8:	2300      	movne	r3, #0
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	461a      	mov	r2, r3
 8003afe:	79fb      	ldrb	r3, [r7, #7]
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d0a0      	beq.n	8003a46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b0e:	b480      	push	{r7}
 8003b10:	b095      	sub	sp, #84	@ 0x54
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1e:	e853 3f00 	ldrex	r3, [r3]
 8003b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	461a      	mov	r2, r3
 8003b32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b34:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b3c:	e841 2300 	strex	r3, r2, [r1]
 8003b40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1e6      	bne.n	8003b16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3308      	adds	r3, #8
 8003b4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	e853 3f00 	ldrex	r3, [r3]
 8003b56:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f023 0301 	bic.w	r3, r3, #1
 8003b5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3308      	adds	r3, #8
 8003b66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003b68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003b6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b70:	e841 2300 	strex	r3, r2, [r1]
 8003b74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e5      	bne.n	8003b48 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d118      	bne.n	8003bb6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	e853 3f00 	ldrex	r3, [r3]
 8003b90:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	f023 0310 	bic.w	r3, r3, #16
 8003b98:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ba2:	61bb      	str	r3, [r7, #24]
 8003ba4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ba6:	6979      	ldr	r1, [r7, #20]
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	e841 2300 	strex	r3, r2, [r1]
 8003bae:	613b      	str	r3, [r7, #16]
   return(result);
 8003bb0:	693b      	ldr	r3, [r7, #16]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1e6      	bne.n	8003b84 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003bca:	bf00      	nop
 8003bcc:	3754      	adds	r7, #84	@ 0x54
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <std>:
 8003bd8:	2300      	movs	r3, #0
 8003bda:	b510      	push	{r4, lr}
 8003bdc:	4604      	mov	r4, r0
 8003bde:	e9c0 3300 	strd	r3, r3, [r0]
 8003be2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003be6:	6083      	str	r3, [r0, #8]
 8003be8:	8181      	strh	r1, [r0, #12]
 8003bea:	6643      	str	r3, [r0, #100]	@ 0x64
 8003bec:	81c2      	strh	r2, [r0, #14]
 8003bee:	6183      	str	r3, [r0, #24]
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	2208      	movs	r2, #8
 8003bf4:	305c      	adds	r0, #92	@ 0x5c
 8003bf6:	f000 f9e7 	bl	8003fc8 <memset>
 8003bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8003c30 <std+0x58>)
 8003bfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8003bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003c34 <std+0x5c>)
 8003c00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c02:	4b0d      	ldr	r3, [pc, #52]	@ (8003c38 <std+0x60>)
 8003c04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c06:	4b0d      	ldr	r3, [pc, #52]	@ (8003c3c <std+0x64>)
 8003c08:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c40 <std+0x68>)
 8003c0c:	6224      	str	r4, [r4, #32]
 8003c0e:	429c      	cmp	r4, r3
 8003c10:	d006      	beq.n	8003c20 <std+0x48>
 8003c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c16:	4294      	cmp	r4, r2
 8003c18:	d002      	beq.n	8003c20 <std+0x48>
 8003c1a:	33d0      	adds	r3, #208	@ 0xd0
 8003c1c:	429c      	cmp	r4, r3
 8003c1e:	d105      	bne.n	8003c2c <std+0x54>
 8003c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c28:	f000 ba46 	b.w	80040b8 <__retarget_lock_init_recursive>
 8003c2c:	bd10      	pop	{r4, pc}
 8003c2e:	bf00      	nop
 8003c30:	08003e19 	.word	0x08003e19
 8003c34:	08003e3b 	.word	0x08003e3b
 8003c38:	08003e73 	.word	0x08003e73
 8003c3c:	08003e97 	.word	0x08003e97
 8003c40:	20000178 	.word	0x20000178

08003c44 <stdio_exit_handler>:
 8003c44:	4a02      	ldr	r2, [pc, #8]	@ (8003c50 <stdio_exit_handler+0xc>)
 8003c46:	4903      	ldr	r1, [pc, #12]	@ (8003c54 <stdio_exit_handler+0x10>)
 8003c48:	4803      	ldr	r0, [pc, #12]	@ (8003c58 <stdio_exit_handler+0x14>)
 8003c4a:	f000 b869 	b.w	8003d20 <_fwalk_sglue>
 8003c4e:	bf00      	nop
 8003c50:	2000000c 	.word	0x2000000c
 8003c54:	080043b9 	.word	0x080043b9
 8003c58:	2000001c 	.word	0x2000001c

08003c5c <cleanup_stdio>:
 8003c5c:	6841      	ldr	r1, [r0, #4]
 8003c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8003c90 <cleanup_stdio+0x34>)
 8003c60:	4299      	cmp	r1, r3
 8003c62:	b510      	push	{r4, lr}
 8003c64:	4604      	mov	r4, r0
 8003c66:	d001      	beq.n	8003c6c <cleanup_stdio+0x10>
 8003c68:	f000 fba6 	bl	80043b8 <_fflush_r>
 8003c6c:	68a1      	ldr	r1, [r4, #8]
 8003c6e:	4b09      	ldr	r3, [pc, #36]	@ (8003c94 <cleanup_stdio+0x38>)
 8003c70:	4299      	cmp	r1, r3
 8003c72:	d002      	beq.n	8003c7a <cleanup_stdio+0x1e>
 8003c74:	4620      	mov	r0, r4
 8003c76:	f000 fb9f 	bl	80043b8 <_fflush_r>
 8003c7a:	68e1      	ldr	r1, [r4, #12]
 8003c7c:	4b06      	ldr	r3, [pc, #24]	@ (8003c98 <cleanup_stdio+0x3c>)
 8003c7e:	4299      	cmp	r1, r3
 8003c80:	d004      	beq.n	8003c8c <cleanup_stdio+0x30>
 8003c82:	4620      	mov	r0, r4
 8003c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c88:	f000 bb96 	b.w	80043b8 <_fflush_r>
 8003c8c:	bd10      	pop	{r4, pc}
 8003c8e:	bf00      	nop
 8003c90:	20000178 	.word	0x20000178
 8003c94:	200001e0 	.word	0x200001e0
 8003c98:	20000248 	.word	0x20000248

08003c9c <global_stdio_init.part.0>:
 8003c9c:	b510      	push	{r4, lr}
 8003c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8003ccc <global_stdio_init.part.0+0x30>)
 8003ca0:	4c0b      	ldr	r4, [pc, #44]	@ (8003cd0 <global_stdio_init.part.0+0x34>)
 8003ca2:	4a0c      	ldr	r2, [pc, #48]	@ (8003cd4 <global_stdio_init.part.0+0x38>)
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	4620      	mov	r0, r4
 8003ca8:	2200      	movs	r2, #0
 8003caa:	2104      	movs	r1, #4
 8003cac:	f7ff ff94 	bl	8003bd8 <std>
 8003cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	2109      	movs	r1, #9
 8003cb8:	f7ff ff8e 	bl	8003bd8 <std>
 8003cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cc6:	2112      	movs	r1, #18
 8003cc8:	f7ff bf86 	b.w	8003bd8 <std>
 8003ccc:	200002b0 	.word	0x200002b0
 8003cd0:	20000178 	.word	0x20000178
 8003cd4:	08003c45 	.word	0x08003c45

08003cd8 <__sfp_lock_acquire>:
 8003cd8:	4801      	ldr	r0, [pc, #4]	@ (8003ce0 <__sfp_lock_acquire+0x8>)
 8003cda:	f000 b9ee 	b.w	80040ba <__retarget_lock_acquire_recursive>
 8003cde:	bf00      	nop
 8003ce0:	200002b9 	.word	0x200002b9

08003ce4 <__sfp_lock_release>:
 8003ce4:	4801      	ldr	r0, [pc, #4]	@ (8003cec <__sfp_lock_release+0x8>)
 8003ce6:	f000 b9e9 	b.w	80040bc <__retarget_lock_release_recursive>
 8003cea:	bf00      	nop
 8003cec:	200002b9 	.word	0x200002b9

08003cf0 <__sinit>:
 8003cf0:	b510      	push	{r4, lr}
 8003cf2:	4604      	mov	r4, r0
 8003cf4:	f7ff fff0 	bl	8003cd8 <__sfp_lock_acquire>
 8003cf8:	6a23      	ldr	r3, [r4, #32]
 8003cfa:	b11b      	cbz	r3, 8003d04 <__sinit+0x14>
 8003cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d00:	f7ff bff0 	b.w	8003ce4 <__sfp_lock_release>
 8003d04:	4b04      	ldr	r3, [pc, #16]	@ (8003d18 <__sinit+0x28>)
 8003d06:	6223      	str	r3, [r4, #32]
 8003d08:	4b04      	ldr	r3, [pc, #16]	@ (8003d1c <__sinit+0x2c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1f5      	bne.n	8003cfc <__sinit+0xc>
 8003d10:	f7ff ffc4 	bl	8003c9c <global_stdio_init.part.0>
 8003d14:	e7f2      	b.n	8003cfc <__sinit+0xc>
 8003d16:	bf00      	nop
 8003d18:	08003c5d 	.word	0x08003c5d
 8003d1c:	200002b0 	.word	0x200002b0

08003d20 <_fwalk_sglue>:
 8003d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d24:	4607      	mov	r7, r0
 8003d26:	4688      	mov	r8, r1
 8003d28:	4614      	mov	r4, r2
 8003d2a:	2600      	movs	r6, #0
 8003d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d30:	f1b9 0901 	subs.w	r9, r9, #1
 8003d34:	d505      	bpl.n	8003d42 <_fwalk_sglue+0x22>
 8003d36:	6824      	ldr	r4, [r4, #0]
 8003d38:	2c00      	cmp	r4, #0
 8003d3a:	d1f7      	bne.n	8003d2c <_fwalk_sglue+0xc>
 8003d3c:	4630      	mov	r0, r6
 8003d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d42:	89ab      	ldrh	r3, [r5, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d907      	bls.n	8003d58 <_fwalk_sglue+0x38>
 8003d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	d003      	beq.n	8003d58 <_fwalk_sglue+0x38>
 8003d50:	4629      	mov	r1, r5
 8003d52:	4638      	mov	r0, r7
 8003d54:	47c0      	blx	r8
 8003d56:	4306      	orrs	r6, r0
 8003d58:	3568      	adds	r5, #104	@ 0x68
 8003d5a:	e7e9      	b.n	8003d30 <_fwalk_sglue+0x10>

08003d5c <_puts_r>:
 8003d5c:	6a03      	ldr	r3, [r0, #32]
 8003d5e:	b570      	push	{r4, r5, r6, lr}
 8003d60:	6884      	ldr	r4, [r0, #8]
 8003d62:	4605      	mov	r5, r0
 8003d64:	460e      	mov	r6, r1
 8003d66:	b90b      	cbnz	r3, 8003d6c <_puts_r+0x10>
 8003d68:	f7ff ffc2 	bl	8003cf0 <__sinit>
 8003d6c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d6e:	07db      	lsls	r3, r3, #31
 8003d70:	d405      	bmi.n	8003d7e <_puts_r+0x22>
 8003d72:	89a3      	ldrh	r3, [r4, #12]
 8003d74:	0598      	lsls	r0, r3, #22
 8003d76:	d402      	bmi.n	8003d7e <_puts_r+0x22>
 8003d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003d7a:	f000 f99e 	bl	80040ba <__retarget_lock_acquire_recursive>
 8003d7e:	89a3      	ldrh	r3, [r4, #12]
 8003d80:	0719      	lsls	r1, r3, #28
 8003d82:	d502      	bpl.n	8003d8a <_puts_r+0x2e>
 8003d84:	6923      	ldr	r3, [r4, #16]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d135      	bne.n	8003df6 <_puts_r+0x9a>
 8003d8a:	4621      	mov	r1, r4
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f000 f8c5 	bl	8003f1c <__swsetup_r>
 8003d92:	b380      	cbz	r0, 8003df6 <_puts_r+0x9a>
 8003d94:	f04f 35ff 	mov.w	r5, #4294967295
 8003d98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003d9a:	07da      	lsls	r2, r3, #31
 8003d9c:	d405      	bmi.n	8003daa <_puts_r+0x4e>
 8003d9e:	89a3      	ldrh	r3, [r4, #12]
 8003da0:	059b      	lsls	r3, r3, #22
 8003da2:	d402      	bmi.n	8003daa <_puts_r+0x4e>
 8003da4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003da6:	f000 f989 	bl	80040bc <__retarget_lock_release_recursive>
 8003daa:	4628      	mov	r0, r5
 8003dac:	bd70      	pop	{r4, r5, r6, pc}
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	da04      	bge.n	8003dbc <_puts_r+0x60>
 8003db2:	69a2      	ldr	r2, [r4, #24]
 8003db4:	429a      	cmp	r2, r3
 8003db6:	dc17      	bgt.n	8003de8 <_puts_r+0x8c>
 8003db8:	290a      	cmp	r1, #10
 8003dba:	d015      	beq.n	8003de8 <_puts_r+0x8c>
 8003dbc:	6823      	ldr	r3, [r4, #0]
 8003dbe:	1c5a      	adds	r2, r3, #1
 8003dc0:	6022      	str	r2, [r4, #0]
 8003dc2:	7019      	strb	r1, [r3, #0]
 8003dc4:	68a3      	ldr	r3, [r4, #8]
 8003dc6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	60a3      	str	r3, [r4, #8]
 8003dce:	2900      	cmp	r1, #0
 8003dd0:	d1ed      	bne.n	8003dae <_puts_r+0x52>
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	da11      	bge.n	8003dfa <_puts_r+0x9e>
 8003dd6:	4622      	mov	r2, r4
 8003dd8:	210a      	movs	r1, #10
 8003dda:	4628      	mov	r0, r5
 8003ddc:	f000 f85f 	bl	8003e9e <__swbuf_r>
 8003de0:	3001      	adds	r0, #1
 8003de2:	d0d7      	beq.n	8003d94 <_puts_r+0x38>
 8003de4:	250a      	movs	r5, #10
 8003de6:	e7d7      	b.n	8003d98 <_puts_r+0x3c>
 8003de8:	4622      	mov	r2, r4
 8003dea:	4628      	mov	r0, r5
 8003dec:	f000 f857 	bl	8003e9e <__swbuf_r>
 8003df0:	3001      	adds	r0, #1
 8003df2:	d1e7      	bne.n	8003dc4 <_puts_r+0x68>
 8003df4:	e7ce      	b.n	8003d94 <_puts_r+0x38>
 8003df6:	3e01      	subs	r6, #1
 8003df8:	e7e4      	b.n	8003dc4 <_puts_r+0x68>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	1c5a      	adds	r2, r3, #1
 8003dfe:	6022      	str	r2, [r4, #0]
 8003e00:	220a      	movs	r2, #10
 8003e02:	701a      	strb	r2, [r3, #0]
 8003e04:	e7ee      	b.n	8003de4 <_puts_r+0x88>
	...

08003e08 <puts>:
 8003e08:	4b02      	ldr	r3, [pc, #8]	@ (8003e14 <puts+0xc>)
 8003e0a:	4601      	mov	r1, r0
 8003e0c:	6818      	ldr	r0, [r3, #0]
 8003e0e:	f7ff bfa5 	b.w	8003d5c <_puts_r>
 8003e12:	bf00      	nop
 8003e14:	20000018 	.word	0x20000018

08003e18 <__sread>:
 8003e18:	b510      	push	{r4, lr}
 8003e1a:	460c      	mov	r4, r1
 8003e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e20:	f000 f8fc 	bl	800401c <_read_r>
 8003e24:	2800      	cmp	r0, #0
 8003e26:	bfab      	itete	ge
 8003e28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003e2a:	89a3      	ldrhlt	r3, [r4, #12]
 8003e2c:	181b      	addge	r3, r3, r0
 8003e2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003e32:	bfac      	ite	ge
 8003e34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003e36:	81a3      	strhlt	r3, [r4, #12]
 8003e38:	bd10      	pop	{r4, pc}

08003e3a <__swrite>:
 8003e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e3e:	461f      	mov	r7, r3
 8003e40:	898b      	ldrh	r3, [r1, #12]
 8003e42:	05db      	lsls	r3, r3, #23
 8003e44:	4605      	mov	r5, r0
 8003e46:	460c      	mov	r4, r1
 8003e48:	4616      	mov	r6, r2
 8003e4a:	d505      	bpl.n	8003e58 <__swrite+0x1e>
 8003e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e50:	2302      	movs	r3, #2
 8003e52:	2200      	movs	r2, #0
 8003e54:	f000 f8d0 	bl	8003ff8 <_lseek_r>
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e62:	81a3      	strh	r3, [r4, #12]
 8003e64:	4632      	mov	r2, r6
 8003e66:	463b      	mov	r3, r7
 8003e68:	4628      	mov	r0, r5
 8003e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e6e:	f000 b8e7 	b.w	8004040 <_write_r>

08003e72 <__sseek>:
 8003e72:	b510      	push	{r4, lr}
 8003e74:	460c      	mov	r4, r1
 8003e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e7a:	f000 f8bd 	bl	8003ff8 <_lseek_r>
 8003e7e:	1c43      	adds	r3, r0, #1
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	bf15      	itete	ne
 8003e84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e8e:	81a3      	strheq	r3, [r4, #12]
 8003e90:	bf18      	it	ne
 8003e92:	81a3      	strhne	r3, [r4, #12]
 8003e94:	bd10      	pop	{r4, pc}

08003e96 <__sclose>:
 8003e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e9a:	f000 b89d 	b.w	8003fd8 <_close_r>

08003e9e <__swbuf_r>:
 8003e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea0:	460e      	mov	r6, r1
 8003ea2:	4614      	mov	r4, r2
 8003ea4:	4605      	mov	r5, r0
 8003ea6:	b118      	cbz	r0, 8003eb0 <__swbuf_r+0x12>
 8003ea8:	6a03      	ldr	r3, [r0, #32]
 8003eaa:	b90b      	cbnz	r3, 8003eb0 <__swbuf_r+0x12>
 8003eac:	f7ff ff20 	bl	8003cf0 <__sinit>
 8003eb0:	69a3      	ldr	r3, [r4, #24]
 8003eb2:	60a3      	str	r3, [r4, #8]
 8003eb4:	89a3      	ldrh	r3, [r4, #12]
 8003eb6:	071a      	lsls	r2, r3, #28
 8003eb8:	d501      	bpl.n	8003ebe <__swbuf_r+0x20>
 8003eba:	6923      	ldr	r3, [r4, #16]
 8003ebc:	b943      	cbnz	r3, 8003ed0 <__swbuf_r+0x32>
 8003ebe:	4621      	mov	r1, r4
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	f000 f82b 	bl	8003f1c <__swsetup_r>
 8003ec6:	b118      	cbz	r0, 8003ed0 <__swbuf_r+0x32>
 8003ec8:	f04f 37ff 	mov.w	r7, #4294967295
 8003ecc:	4638      	mov	r0, r7
 8003ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ed0:	6823      	ldr	r3, [r4, #0]
 8003ed2:	6922      	ldr	r2, [r4, #16]
 8003ed4:	1a98      	subs	r0, r3, r2
 8003ed6:	6963      	ldr	r3, [r4, #20]
 8003ed8:	b2f6      	uxtb	r6, r6
 8003eda:	4283      	cmp	r3, r0
 8003edc:	4637      	mov	r7, r6
 8003ede:	dc05      	bgt.n	8003eec <__swbuf_r+0x4e>
 8003ee0:	4621      	mov	r1, r4
 8003ee2:	4628      	mov	r0, r5
 8003ee4:	f000 fa68 	bl	80043b8 <_fflush_r>
 8003ee8:	2800      	cmp	r0, #0
 8003eea:	d1ed      	bne.n	8003ec8 <__swbuf_r+0x2a>
 8003eec:	68a3      	ldr	r3, [r4, #8]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	60a3      	str	r3, [r4, #8]
 8003ef2:	6823      	ldr	r3, [r4, #0]
 8003ef4:	1c5a      	adds	r2, r3, #1
 8003ef6:	6022      	str	r2, [r4, #0]
 8003ef8:	701e      	strb	r6, [r3, #0]
 8003efa:	6962      	ldr	r2, [r4, #20]
 8003efc:	1c43      	adds	r3, r0, #1
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d004      	beq.n	8003f0c <__swbuf_r+0x6e>
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	07db      	lsls	r3, r3, #31
 8003f06:	d5e1      	bpl.n	8003ecc <__swbuf_r+0x2e>
 8003f08:	2e0a      	cmp	r6, #10
 8003f0a:	d1df      	bne.n	8003ecc <__swbuf_r+0x2e>
 8003f0c:	4621      	mov	r1, r4
 8003f0e:	4628      	mov	r0, r5
 8003f10:	f000 fa52 	bl	80043b8 <_fflush_r>
 8003f14:	2800      	cmp	r0, #0
 8003f16:	d0d9      	beq.n	8003ecc <__swbuf_r+0x2e>
 8003f18:	e7d6      	b.n	8003ec8 <__swbuf_r+0x2a>
	...

08003f1c <__swsetup_r>:
 8003f1c:	b538      	push	{r3, r4, r5, lr}
 8003f1e:	4b29      	ldr	r3, [pc, #164]	@ (8003fc4 <__swsetup_r+0xa8>)
 8003f20:	4605      	mov	r5, r0
 8003f22:	6818      	ldr	r0, [r3, #0]
 8003f24:	460c      	mov	r4, r1
 8003f26:	b118      	cbz	r0, 8003f30 <__swsetup_r+0x14>
 8003f28:	6a03      	ldr	r3, [r0, #32]
 8003f2a:	b90b      	cbnz	r3, 8003f30 <__swsetup_r+0x14>
 8003f2c:	f7ff fee0 	bl	8003cf0 <__sinit>
 8003f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f34:	0719      	lsls	r1, r3, #28
 8003f36:	d422      	bmi.n	8003f7e <__swsetup_r+0x62>
 8003f38:	06da      	lsls	r2, r3, #27
 8003f3a:	d407      	bmi.n	8003f4c <__swsetup_r+0x30>
 8003f3c:	2209      	movs	r2, #9
 8003f3e:	602a      	str	r2, [r5, #0]
 8003f40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003f44:	81a3      	strh	r3, [r4, #12]
 8003f46:	f04f 30ff 	mov.w	r0, #4294967295
 8003f4a:	e033      	b.n	8003fb4 <__swsetup_r+0x98>
 8003f4c:	0758      	lsls	r0, r3, #29
 8003f4e:	d512      	bpl.n	8003f76 <__swsetup_r+0x5a>
 8003f50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f52:	b141      	cbz	r1, 8003f66 <__swsetup_r+0x4a>
 8003f54:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003f58:	4299      	cmp	r1, r3
 8003f5a:	d002      	beq.n	8003f62 <__swsetup_r+0x46>
 8003f5c:	4628      	mov	r0, r5
 8003f5e:	f000 f8af 	bl	80040c0 <_free_r>
 8003f62:	2300      	movs	r3, #0
 8003f64:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003f6c:	81a3      	strh	r3, [r4, #12]
 8003f6e:	2300      	movs	r3, #0
 8003f70:	6063      	str	r3, [r4, #4]
 8003f72:	6923      	ldr	r3, [r4, #16]
 8003f74:	6023      	str	r3, [r4, #0]
 8003f76:	89a3      	ldrh	r3, [r4, #12]
 8003f78:	f043 0308 	orr.w	r3, r3, #8
 8003f7c:	81a3      	strh	r3, [r4, #12]
 8003f7e:	6923      	ldr	r3, [r4, #16]
 8003f80:	b94b      	cbnz	r3, 8003f96 <__swsetup_r+0x7a>
 8003f82:	89a3      	ldrh	r3, [r4, #12]
 8003f84:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f8c:	d003      	beq.n	8003f96 <__swsetup_r+0x7a>
 8003f8e:	4621      	mov	r1, r4
 8003f90:	4628      	mov	r0, r5
 8003f92:	f000 fa5f 	bl	8004454 <__smakebuf_r>
 8003f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f9a:	f013 0201 	ands.w	r2, r3, #1
 8003f9e:	d00a      	beq.n	8003fb6 <__swsetup_r+0x9a>
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	60a2      	str	r2, [r4, #8]
 8003fa4:	6962      	ldr	r2, [r4, #20]
 8003fa6:	4252      	negs	r2, r2
 8003fa8:	61a2      	str	r2, [r4, #24]
 8003faa:	6922      	ldr	r2, [r4, #16]
 8003fac:	b942      	cbnz	r2, 8003fc0 <__swsetup_r+0xa4>
 8003fae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003fb2:	d1c5      	bne.n	8003f40 <__swsetup_r+0x24>
 8003fb4:	bd38      	pop	{r3, r4, r5, pc}
 8003fb6:	0799      	lsls	r1, r3, #30
 8003fb8:	bf58      	it	pl
 8003fba:	6962      	ldrpl	r2, [r4, #20]
 8003fbc:	60a2      	str	r2, [r4, #8]
 8003fbe:	e7f4      	b.n	8003faa <__swsetup_r+0x8e>
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	e7f7      	b.n	8003fb4 <__swsetup_r+0x98>
 8003fc4:	20000018 	.word	0x20000018

08003fc8 <memset>:
 8003fc8:	4402      	add	r2, r0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d100      	bne.n	8003fd2 <memset+0xa>
 8003fd0:	4770      	bx	lr
 8003fd2:	f803 1b01 	strb.w	r1, [r3], #1
 8003fd6:	e7f9      	b.n	8003fcc <memset+0x4>

08003fd8 <_close_r>:
 8003fd8:	b538      	push	{r3, r4, r5, lr}
 8003fda:	4d06      	ldr	r5, [pc, #24]	@ (8003ff4 <_close_r+0x1c>)
 8003fdc:	2300      	movs	r3, #0
 8003fde:	4604      	mov	r4, r0
 8003fe0:	4608      	mov	r0, r1
 8003fe2:	602b      	str	r3, [r5, #0]
 8003fe4:	f7fc fdc0 	bl	8000b68 <_close>
 8003fe8:	1c43      	adds	r3, r0, #1
 8003fea:	d102      	bne.n	8003ff2 <_close_r+0x1a>
 8003fec:	682b      	ldr	r3, [r5, #0]
 8003fee:	b103      	cbz	r3, 8003ff2 <_close_r+0x1a>
 8003ff0:	6023      	str	r3, [r4, #0]
 8003ff2:	bd38      	pop	{r3, r4, r5, pc}
 8003ff4:	200002b4 	.word	0x200002b4

08003ff8 <_lseek_r>:
 8003ff8:	b538      	push	{r3, r4, r5, lr}
 8003ffa:	4d07      	ldr	r5, [pc, #28]	@ (8004018 <_lseek_r+0x20>)
 8003ffc:	4604      	mov	r4, r0
 8003ffe:	4608      	mov	r0, r1
 8004000:	4611      	mov	r1, r2
 8004002:	2200      	movs	r2, #0
 8004004:	602a      	str	r2, [r5, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	f7fc fdd5 	bl	8000bb6 <_lseek>
 800400c:	1c43      	adds	r3, r0, #1
 800400e:	d102      	bne.n	8004016 <_lseek_r+0x1e>
 8004010:	682b      	ldr	r3, [r5, #0]
 8004012:	b103      	cbz	r3, 8004016 <_lseek_r+0x1e>
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	bd38      	pop	{r3, r4, r5, pc}
 8004018:	200002b4 	.word	0x200002b4

0800401c <_read_r>:
 800401c:	b538      	push	{r3, r4, r5, lr}
 800401e:	4d07      	ldr	r5, [pc, #28]	@ (800403c <_read_r+0x20>)
 8004020:	4604      	mov	r4, r0
 8004022:	4608      	mov	r0, r1
 8004024:	4611      	mov	r1, r2
 8004026:	2200      	movs	r2, #0
 8004028:	602a      	str	r2, [r5, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	f7fc fd63 	bl	8000af6 <_read>
 8004030:	1c43      	adds	r3, r0, #1
 8004032:	d102      	bne.n	800403a <_read_r+0x1e>
 8004034:	682b      	ldr	r3, [r5, #0]
 8004036:	b103      	cbz	r3, 800403a <_read_r+0x1e>
 8004038:	6023      	str	r3, [r4, #0]
 800403a:	bd38      	pop	{r3, r4, r5, pc}
 800403c:	200002b4 	.word	0x200002b4

08004040 <_write_r>:
 8004040:	b538      	push	{r3, r4, r5, lr}
 8004042:	4d07      	ldr	r5, [pc, #28]	@ (8004060 <_write_r+0x20>)
 8004044:	4604      	mov	r4, r0
 8004046:	4608      	mov	r0, r1
 8004048:	4611      	mov	r1, r2
 800404a:	2200      	movs	r2, #0
 800404c:	602a      	str	r2, [r5, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	f7fc fd6e 	bl	8000b30 <_write>
 8004054:	1c43      	adds	r3, r0, #1
 8004056:	d102      	bne.n	800405e <_write_r+0x1e>
 8004058:	682b      	ldr	r3, [r5, #0]
 800405a:	b103      	cbz	r3, 800405e <_write_r+0x1e>
 800405c:	6023      	str	r3, [r4, #0]
 800405e:	bd38      	pop	{r3, r4, r5, pc}
 8004060:	200002b4 	.word	0x200002b4

08004064 <__errno>:
 8004064:	4b01      	ldr	r3, [pc, #4]	@ (800406c <__errno+0x8>)
 8004066:	6818      	ldr	r0, [r3, #0]
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	20000018 	.word	0x20000018

08004070 <__libc_init_array>:
 8004070:	b570      	push	{r4, r5, r6, lr}
 8004072:	4d0d      	ldr	r5, [pc, #52]	@ (80040a8 <__libc_init_array+0x38>)
 8004074:	4c0d      	ldr	r4, [pc, #52]	@ (80040ac <__libc_init_array+0x3c>)
 8004076:	1b64      	subs	r4, r4, r5
 8004078:	10a4      	asrs	r4, r4, #2
 800407a:	2600      	movs	r6, #0
 800407c:	42a6      	cmp	r6, r4
 800407e:	d109      	bne.n	8004094 <__libc_init_array+0x24>
 8004080:	4d0b      	ldr	r5, [pc, #44]	@ (80040b0 <__libc_init_array+0x40>)
 8004082:	4c0c      	ldr	r4, [pc, #48]	@ (80040b4 <__libc_init_array+0x44>)
 8004084:	f000 fa54 	bl	8004530 <_init>
 8004088:	1b64      	subs	r4, r4, r5
 800408a:	10a4      	asrs	r4, r4, #2
 800408c:	2600      	movs	r6, #0
 800408e:	42a6      	cmp	r6, r4
 8004090:	d105      	bne.n	800409e <__libc_init_array+0x2e>
 8004092:	bd70      	pop	{r4, r5, r6, pc}
 8004094:	f855 3b04 	ldr.w	r3, [r5], #4
 8004098:	4798      	blx	r3
 800409a:	3601      	adds	r6, #1
 800409c:	e7ee      	b.n	800407c <__libc_init_array+0xc>
 800409e:	f855 3b04 	ldr.w	r3, [r5], #4
 80040a2:	4798      	blx	r3
 80040a4:	3601      	adds	r6, #1
 80040a6:	e7f2      	b.n	800408e <__libc_init_array+0x1e>
 80040a8:	080045c8 	.word	0x080045c8
 80040ac:	080045c8 	.word	0x080045c8
 80040b0:	080045c8 	.word	0x080045c8
 80040b4:	080045cc 	.word	0x080045cc

080040b8 <__retarget_lock_init_recursive>:
 80040b8:	4770      	bx	lr

080040ba <__retarget_lock_acquire_recursive>:
 80040ba:	4770      	bx	lr

080040bc <__retarget_lock_release_recursive>:
 80040bc:	4770      	bx	lr
	...

080040c0 <_free_r>:
 80040c0:	b538      	push	{r3, r4, r5, lr}
 80040c2:	4605      	mov	r5, r0
 80040c4:	2900      	cmp	r1, #0
 80040c6:	d041      	beq.n	800414c <_free_r+0x8c>
 80040c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040cc:	1f0c      	subs	r4, r1, #4
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	bfb8      	it	lt
 80040d2:	18e4      	addlt	r4, r4, r3
 80040d4:	f000 f8e0 	bl	8004298 <__malloc_lock>
 80040d8:	4a1d      	ldr	r2, [pc, #116]	@ (8004150 <_free_r+0x90>)
 80040da:	6813      	ldr	r3, [r2, #0]
 80040dc:	b933      	cbnz	r3, 80040ec <_free_r+0x2c>
 80040de:	6063      	str	r3, [r4, #4]
 80040e0:	6014      	str	r4, [r2, #0]
 80040e2:	4628      	mov	r0, r5
 80040e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040e8:	f000 b8dc 	b.w	80042a4 <__malloc_unlock>
 80040ec:	42a3      	cmp	r3, r4
 80040ee:	d908      	bls.n	8004102 <_free_r+0x42>
 80040f0:	6820      	ldr	r0, [r4, #0]
 80040f2:	1821      	adds	r1, r4, r0
 80040f4:	428b      	cmp	r3, r1
 80040f6:	bf01      	itttt	eq
 80040f8:	6819      	ldreq	r1, [r3, #0]
 80040fa:	685b      	ldreq	r3, [r3, #4]
 80040fc:	1809      	addeq	r1, r1, r0
 80040fe:	6021      	streq	r1, [r4, #0]
 8004100:	e7ed      	b.n	80040de <_free_r+0x1e>
 8004102:	461a      	mov	r2, r3
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	b10b      	cbz	r3, 800410c <_free_r+0x4c>
 8004108:	42a3      	cmp	r3, r4
 800410a:	d9fa      	bls.n	8004102 <_free_r+0x42>
 800410c:	6811      	ldr	r1, [r2, #0]
 800410e:	1850      	adds	r0, r2, r1
 8004110:	42a0      	cmp	r0, r4
 8004112:	d10b      	bne.n	800412c <_free_r+0x6c>
 8004114:	6820      	ldr	r0, [r4, #0]
 8004116:	4401      	add	r1, r0
 8004118:	1850      	adds	r0, r2, r1
 800411a:	4283      	cmp	r3, r0
 800411c:	6011      	str	r1, [r2, #0]
 800411e:	d1e0      	bne.n	80040e2 <_free_r+0x22>
 8004120:	6818      	ldr	r0, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	6053      	str	r3, [r2, #4]
 8004126:	4408      	add	r0, r1
 8004128:	6010      	str	r0, [r2, #0]
 800412a:	e7da      	b.n	80040e2 <_free_r+0x22>
 800412c:	d902      	bls.n	8004134 <_free_r+0x74>
 800412e:	230c      	movs	r3, #12
 8004130:	602b      	str	r3, [r5, #0]
 8004132:	e7d6      	b.n	80040e2 <_free_r+0x22>
 8004134:	6820      	ldr	r0, [r4, #0]
 8004136:	1821      	adds	r1, r4, r0
 8004138:	428b      	cmp	r3, r1
 800413a:	bf04      	itt	eq
 800413c:	6819      	ldreq	r1, [r3, #0]
 800413e:	685b      	ldreq	r3, [r3, #4]
 8004140:	6063      	str	r3, [r4, #4]
 8004142:	bf04      	itt	eq
 8004144:	1809      	addeq	r1, r1, r0
 8004146:	6021      	streq	r1, [r4, #0]
 8004148:	6054      	str	r4, [r2, #4]
 800414a:	e7ca      	b.n	80040e2 <_free_r+0x22>
 800414c:	bd38      	pop	{r3, r4, r5, pc}
 800414e:	bf00      	nop
 8004150:	200002c0 	.word	0x200002c0

08004154 <sbrk_aligned>:
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4e0f      	ldr	r6, [pc, #60]	@ (8004194 <sbrk_aligned+0x40>)
 8004158:	460c      	mov	r4, r1
 800415a:	6831      	ldr	r1, [r6, #0]
 800415c:	4605      	mov	r5, r0
 800415e:	b911      	cbnz	r1, 8004166 <sbrk_aligned+0x12>
 8004160:	f000 f9d6 	bl	8004510 <_sbrk_r>
 8004164:	6030      	str	r0, [r6, #0]
 8004166:	4621      	mov	r1, r4
 8004168:	4628      	mov	r0, r5
 800416a:	f000 f9d1 	bl	8004510 <_sbrk_r>
 800416e:	1c43      	adds	r3, r0, #1
 8004170:	d103      	bne.n	800417a <sbrk_aligned+0x26>
 8004172:	f04f 34ff 	mov.w	r4, #4294967295
 8004176:	4620      	mov	r0, r4
 8004178:	bd70      	pop	{r4, r5, r6, pc}
 800417a:	1cc4      	adds	r4, r0, #3
 800417c:	f024 0403 	bic.w	r4, r4, #3
 8004180:	42a0      	cmp	r0, r4
 8004182:	d0f8      	beq.n	8004176 <sbrk_aligned+0x22>
 8004184:	1a21      	subs	r1, r4, r0
 8004186:	4628      	mov	r0, r5
 8004188:	f000 f9c2 	bl	8004510 <_sbrk_r>
 800418c:	3001      	adds	r0, #1
 800418e:	d1f2      	bne.n	8004176 <sbrk_aligned+0x22>
 8004190:	e7ef      	b.n	8004172 <sbrk_aligned+0x1e>
 8004192:	bf00      	nop
 8004194:	200002bc 	.word	0x200002bc

08004198 <_malloc_r>:
 8004198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800419c:	1ccd      	adds	r5, r1, #3
 800419e:	f025 0503 	bic.w	r5, r5, #3
 80041a2:	3508      	adds	r5, #8
 80041a4:	2d0c      	cmp	r5, #12
 80041a6:	bf38      	it	cc
 80041a8:	250c      	movcc	r5, #12
 80041aa:	2d00      	cmp	r5, #0
 80041ac:	4606      	mov	r6, r0
 80041ae:	db01      	blt.n	80041b4 <_malloc_r+0x1c>
 80041b0:	42a9      	cmp	r1, r5
 80041b2:	d904      	bls.n	80041be <_malloc_r+0x26>
 80041b4:	230c      	movs	r3, #12
 80041b6:	6033      	str	r3, [r6, #0]
 80041b8:	2000      	movs	r0, #0
 80041ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004294 <_malloc_r+0xfc>
 80041c2:	f000 f869 	bl	8004298 <__malloc_lock>
 80041c6:	f8d8 3000 	ldr.w	r3, [r8]
 80041ca:	461c      	mov	r4, r3
 80041cc:	bb44      	cbnz	r4, 8004220 <_malloc_r+0x88>
 80041ce:	4629      	mov	r1, r5
 80041d0:	4630      	mov	r0, r6
 80041d2:	f7ff ffbf 	bl	8004154 <sbrk_aligned>
 80041d6:	1c43      	adds	r3, r0, #1
 80041d8:	4604      	mov	r4, r0
 80041da:	d158      	bne.n	800428e <_malloc_r+0xf6>
 80041dc:	f8d8 4000 	ldr.w	r4, [r8]
 80041e0:	4627      	mov	r7, r4
 80041e2:	2f00      	cmp	r7, #0
 80041e4:	d143      	bne.n	800426e <_malloc_r+0xd6>
 80041e6:	2c00      	cmp	r4, #0
 80041e8:	d04b      	beq.n	8004282 <_malloc_r+0xea>
 80041ea:	6823      	ldr	r3, [r4, #0]
 80041ec:	4639      	mov	r1, r7
 80041ee:	4630      	mov	r0, r6
 80041f0:	eb04 0903 	add.w	r9, r4, r3
 80041f4:	f000 f98c 	bl	8004510 <_sbrk_r>
 80041f8:	4581      	cmp	r9, r0
 80041fa:	d142      	bne.n	8004282 <_malloc_r+0xea>
 80041fc:	6821      	ldr	r1, [r4, #0]
 80041fe:	1a6d      	subs	r5, r5, r1
 8004200:	4629      	mov	r1, r5
 8004202:	4630      	mov	r0, r6
 8004204:	f7ff ffa6 	bl	8004154 <sbrk_aligned>
 8004208:	3001      	adds	r0, #1
 800420a:	d03a      	beq.n	8004282 <_malloc_r+0xea>
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	442b      	add	r3, r5
 8004210:	6023      	str	r3, [r4, #0]
 8004212:	f8d8 3000 	ldr.w	r3, [r8]
 8004216:	685a      	ldr	r2, [r3, #4]
 8004218:	bb62      	cbnz	r2, 8004274 <_malloc_r+0xdc>
 800421a:	f8c8 7000 	str.w	r7, [r8]
 800421e:	e00f      	b.n	8004240 <_malloc_r+0xa8>
 8004220:	6822      	ldr	r2, [r4, #0]
 8004222:	1b52      	subs	r2, r2, r5
 8004224:	d420      	bmi.n	8004268 <_malloc_r+0xd0>
 8004226:	2a0b      	cmp	r2, #11
 8004228:	d917      	bls.n	800425a <_malloc_r+0xc2>
 800422a:	1961      	adds	r1, r4, r5
 800422c:	42a3      	cmp	r3, r4
 800422e:	6025      	str	r5, [r4, #0]
 8004230:	bf18      	it	ne
 8004232:	6059      	strne	r1, [r3, #4]
 8004234:	6863      	ldr	r3, [r4, #4]
 8004236:	bf08      	it	eq
 8004238:	f8c8 1000 	streq.w	r1, [r8]
 800423c:	5162      	str	r2, [r4, r5]
 800423e:	604b      	str	r3, [r1, #4]
 8004240:	4630      	mov	r0, r6
 8004242:	f000 f82f 	bl	80042a4 <__malloc_unlock>
 8004246:	f104 000b 	add.w	r0, r4, #11
 800424a:	1d23      	adds	r3, r4, #4
 800424c:	f020 0007 	bic.w	r0, r0, #7
 8004250:	1ac2      	subs	r2, r0, r3
 8004252:	bf1c      	itt	ne
 8004254:	1a1b      	subne	r3, r3, r0
 8004256:	50a3      	strne	r3, [r4, r2]
 8004258:	e7af      	b.n	80041ba <_malloc_r+0x22>
 800425a:	6862      	ldr	r2, [r4, #4]
 800425c:	42a3      	cmp	r3, r4
 800425e:	bf0c      	ite	eq
 8004260:	f8c8 2000 	streq.w	r2, [r8]
 8004264:	605a      	strne	r2, [r3, #4]
 8004266:	e7eb      	b.n	8004240 <_malloc_r+0xa8>
 8004268:	4623      	mov	r3, r4
 800426a:	6864      	ldr	r4, [r4, #4]
 800426c:	e7ae      	b.n	80041cc <_malloc_r+0x34>
 800426e:	463c      	mov	r4, r7
 8004270:	687f      	ldr	r7, [r7, #4]
 8004272:	e7b6      	b.n	80041e2 <_malloc_r+0x4a>
 8004274:	461a      	mov	r2, r3
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	42a3      	cmp	r3, r4
 800427a:	d1fb      	bne.n	8004274 <_malloc_r+0xdc>
 800427c:	2300      	movs	r3, #0
 800427e:	6053      	str	r3, [r2, #4]
 8004280:	e7de      	b.n	8004240 <_malloc_r+0xa8>
 8004282:	230c      	movs	r3, #12
 8004284:	6033      	str	r3, [r6, #0]
 8004286:	4630      	mov	r0, r6
 8004288:	f000 f80c 	bl	80042a4 <__malloc_unlock>
 800428c:	e794      	b.n	80041b8 <_malloc_r+0x20>
 800428e:	6005      	str	r5, [r0, #0]
 8004290:	e7d6      	b.n	8004240 <_malloc_r+0xa8>
 8004292:	bf00      	nop
 8004294:	200002c0 	.word	0x200002c0

08004298 <__malloc_lock>:
 8004298:	4801      	ldr	r0, [pc, #4]	@ (80042a0 <__malloc_lock+0x8>)
 800429a:	f7ff bf0e 	b.w	80040ba <__retarget_lock_acquire_recursive>
 800429e:	bf00      	nop
 80042a0:	200002b8 	.word	0x200002b8

080042a4 <__malloc_unlock>:
 80042a4:	4801      	ldr	r0, [pc, #4]	@ (80042ac <__malloc_unlock+0x8>)
 80042a6:	f7ff bf09 	b.w	80040bc <__retarget_lock_release_recursive>
 80042aa:	bf00      	nop
 80042ac:	200002b8 	.word	0x200002b8

080042b0 <__sflush_r>:
 80042b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80042b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80042b8:	0716      	lsls	r6, r2, #28
 80042ba:	4605      	mov	r5, r0
 80042bc:	460c      	mov	r4, r1
 80042be:	d454      	bmi.n	800436a <__sflush_r+0xba>
 80042c0:	684b      	ldr	r3, [r1, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	dc02      	bgt.n	80042cc <__sflush_r+0x1c>
 80042c6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	dd48      	ble.n	800435e <__sflush_r+0xae>
 80042cc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042ce:	2e00      	cmp	r6, #0
 80042d0:	d045      	beq.n	800435e <__sflush_r+0xae>
 80042d2:	2300      	movs	r3, #0
 80042d4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80042d8:	682f      	ldr	r7, [r5, #0]
 80042da:	6a21      	ldr	r1, [r4, #32]
 80042dc:	602b      	str	r3, [r5, #0]
 80042de:	d030      	beq.n	8004342 <__sflush_r+0x92>
 80042e0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80042e2:	89a3      	ldrh	r3, [r4, #12]
 80042e4:	0759      	lsls	r1, r3, #29
 80042e6:	d505      	bpl.n	80042f4 <__sflush_r+0x44>
 80042e8:	6863      	ldr	r3, [r4, #4]
 80042ea:	1ad2      	subs	r2, r2, r3
 80042ec:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80042ee:	b10b      	cbz	r3, 80042f4 <__sflush_r+0x44>
 80042f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80042f2:	1ad2      	subs	r2, r2, r3
 80042f4:	2300      	movs	r3, #0
 80042f6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80042f8:	6a21      	ldr	r1, [r4, #32]
 80042fa:	4628      	mov	r0, r5
 80042fc:	47b0      	blx	r6
 80042fe:	1c43      	adds	r3, r0, #1
 8004300:	89a3      	ldrh	r3, [r4, #12]
 8004302:	d106      	bne.n	8004312 <__sflush_r+0x62>
 8004304:	6829      	ldr	r1, [r5, #0]
 8004306:	291d      	cmp	r1, #29
 8004308:	d82b      	bhi.n	8004362 <__sflush_r+0xb2>
 800430a:	4a2a      	ldr	r2, [pc, #168]	@ (80043b4 <__sflush_r+0x104>)
 800430c:	410a      	asrs	r2, r1
 800430e:	07d6      	lsls	r6, r2, #31
 8004310:	d427      	bmi.n	8004362 <__sflush_r+0xb2>
 8004312:	2200      	movs	r2, #0
 8004314:	6062      	str	r2, [r4, #4]
 8004316:	04d9      	lsls	r1, r3, #19
 8004318:	6922      	ldr	r2, [r4, #16]
 800431a:	6022      	str	r2, [r4, #0]
 800431c:	d504      	bpl.n	8004328 <__sflush_r+0x78>
 800431e:	1c42      	adds	r2, r0, #1
 8004320:	d101      	bne.n	8004326 <__sflush_r+0x76>
 8004322:	682b      	ldr	r3, [r5, #0]
 8004324:	b903      	cbnz	r3, 8004328 <__sflush_r+0x78>
 8004326:	6560      	str	r0, [r4, #84]	@ 0x54
 8004328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800432a:	602f      	str	r7, [r5, #0]
 800432c:	b1b9      	cbz	r1, 800435e <__sflush_r+0xae>
 800432e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004332:	4299      	cmp	r1, r3
 8004334:	d002      	beq.n	800433c <__sflush_r+0x8c>
 8004336:	4628      	mov	r0, r5
 8004338:	f7ff fec2 	bl	80040c0 <_free_r>
 800433c:	2300      	movs	r3, #0
 800433e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004340:	e00d      	b.n	800435e <__sflush_r+0xae>
 8004342:	2301      	movs	r3, #1
 8004344:	4628      	mov	r0, r5
 8004346:	47b0      	blx	r6
 8004348:	4602      	mov	r2, r0
 800434a:	1c50      	adds	r0, r2, #1
 800434c:	d1c9      	bne.n	80042e2 <__sflush_r+0x32>
 800434e:	682b      	ldr	r3, [r5, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0c6      	beq.n	80042e2 <__sflush_r+0x32>
 8004354:	2b1d      	cmp	r3, #29
 8004356:	d001      	beq.n	800435c <__sflush_r+0xac>
 8004358:	2b16      	cmp	r3, #22
 800435a:	d11e      	bne.n	800439a <__sflush_r+0xea>
 800435c:	602f      	str	r7, [r5, #0]
 800435e:	2000      	movs	r0, #0
 8004360:	e022      	b.n	80043a8 <__sflush_r+0xf8>
 8004362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004366:	b21b      	sxth	r3, r3
 8004368:	e01b      	b.n	80043a2 <__sflush_r+0xf2>
 800436a:	690f      	ldr	r7, [r1, #16]
 800436c:	2f00      	cmp	r7, #0
 800436e:	d0f6      	beq.n	800435e <__sflush_r+0xae>
 8004370:	0793      	lsls	r3, r2, #30
 8004372:	680e      	ldr	r6, [r1, #0]
 8004374:	bf08      	it	eq
 8004376:	694b      	ldreq	r3, [r1, #20]
 8004378:	600f      	str	r7, [r1, #0]
 800437a:	bf18      	it	ne
 800437c:	2300      	movne	r3, #0
 800437e:	eba6 0807 	sub.w	r8, r6, r7
 8004382:	608b      	str	r3, [r1, #8]
 8004384:	f1b8 0f00 	cmp.w	r8, #0
 8004388:	dde9      	ble.n	800435e <__sflush_r+0xae>
 800438a:	6a21      	ldr	r1, [r4, #32]
 800438c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800438e:	4643      	mov	r3, r8
 8004390:	463a      	mov	r2, r7
 8004392:	4628      	mov	r0, r5
 8004394:	47b0      	blx	r6
 8004396:	2800      	cmp	r0, #0
 8004398:	dc08      	bgt.n	80043ac <__sflush_r+0xfc>
 800439a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800439e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043a2:	81a3      	strh	r3, [r4, #12]
 80043a4:	f04f 30ff 	mov.w	r0, #4294967295
 80043a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80043ac:	4407      	add	r7, r0
 80043ae:	eba8 0800 	sub.w	r8, r8, r0
 80043b2:	e7e7      	b.n	8004384 <__sflush_r+0xd4>
 80043b4:	dfbffffe 	.word	0xdfbffffe

080043b8 <_fflush_r>:
 80043b8:	b538      	push	{r3, r4, r5, lr}
 80043ba:	690b      	ldr	r3, [r1, #16]
 80043bc:	4605      	mov	r5, r0
 80043be:	460c      	mov	r4, r1
 80043c0:	b913      	cbnz	r3, 80043c8 <_fflush_r+0x10>
 80043c2:	2500      	movs	r5, #0
 80043c4:	4628      	mov	r0, r5
 80043c6:	bd38      	pop	{r3, r4, r5, pc}
 80043c8:	b118      	cbz	r0, 80043d2 <_fflush_r+0x1a>
 80043ca:	6a03      	ldr	r3, [r0, #32]
 80043cc:	b90b      	cbnz	r3, 80043d2 <_fflush_r+0x1a>
 80043ce:	f7ff fc8f 	bl	8003cf0 <__sinit>
 80043d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0f3      	beq.n	80043c2 <_fflush_r+0xa>
 80043da:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80043dc:	07d0      	lsls	r0, r2, #31
 80043de:	d404      	bmi.n	80043ea <_fflush_r+0x32>
 80043e0:	0599      	lsls	r1, r3, #22
 80043e2:	d402      	bmi.n	80043ea <_fflush_r+0x32>
 80043e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80043e6:	f7ff fe68 	bl	80040ba <__retarget_lock_acquire_recursive>
 80043ea:	4628      	mov	r0, r5
 80043ec:	4621      	mov	r1, r4
 80043ee:	f7ff ff5f 	bl	80042b0 <__sflush_r>
 80043f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80043f4:	07da      	lsls	r2, r3, #31
 80043f6:	4605      	mov	r5, r0
 80043f8:	d4e4      	bmi.n	80043c4 <_fflush_r+0xc>
 80043fa:	89a3      	ldrh	r3, [r4, #12]
 80043fc:	059b      	lsls	r3, r3, #22
 80043fe:	d4e1      	bmi.n	80043c4 <_fflush_r+0xc>
 8004400:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004402:	f7ff fe5b 	bl	80040bc <__retarget_lock_release_recursive>
 8004406:	e7dd      	b.n	80043c4 <_fflush_r+0xc>

08004408 <__swhatbuf_r>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	460c      	mov	r4, r1
 800440c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004410:	2900      	cmp	r1, #0
 8004412:	b096      	sub	sp, #88	@ 0x58
 8004414:	4615      	mov	r5, r2
 8004416:	461e      	mov	r6, r3
 8004418:	da0d      	bge.n	8004436 <__swhatbuf_r+0x2e>
 800441a:	89a3      	ldrh	r3, [r4, #12]
 800441c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004420:	f04f 0100 	mov.w	r1, #0
 8004424:	bf14      	ite	ne
 8004426:	2340      	movne	r3, #64	@ 0x40
 8004428:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800442c:	2000      	movs	r0, #0
 800442e:	6031      	str	r1, [r6, #0]
 8004430:	602b      	str	r3, [r5, #0]
 8004432:	b016      	add	sp, #88	@ 0x58
 8004434:	bd70      	pop	{r4, r5, r6, pc}
 8004436:	466a      	mov	r2, sp
 8004438:	f000 f848 	bl	80044cc <_fstat_r>
 800443c:	2800      	cmp	r0, #0
 800443e:	dbec      	blt.n	800441a <__swhatbuf_r+0x12>
 8004440:	9901      	ldr	r1, [sp, #4]
 8004442:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004446:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800444a:	4259      	negs	r1, r3
 800444c:	4159      	adcs	r1, r3
 800444e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004452:	e7eb      	b.n	800442c <__swhatbuf_r+0x24>

08004454 <__smakebuf_r>:
 8004454:	898b      	ldrh	r3, [r1, #12]
 8004456:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004458:	079d      	lsls	r5, r3, #30
 800445a:	4606      	mov	r6, r0
 800445c:	460c      	mov	r4, r1
 800445e:	d507      	bpl.n	8004470 <__smakebuf_r+0x1c>
 8004460:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	2301      	movs	r3, #1
 800446a:	6163      	str	r3, [r4, #20]
 800446c:	b003      	add	sp, #12
 800446e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004470:	ab01      	add	r3, sp, #4
 8004472:	466a      	mov	r2, sp
 8004474:	f7ff ffc8 	bl	8004408 <__swhatbuf_r>
 8004478:	9f00      	ldr	r7, [sp, #0]
 800447a:	4605      	mov	r5, r0
 800447c:	4639      	mov	r1, r7
 800447e:	4630      	mov	r0, r6
 8004480:	f7ff fe8a 	bl	8004198 <_malloc_r>
 8004484:	b948      	cbnz	r0, 800449a <__smakebuf_r+0x46>
 8004486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800448a:	059a      	lsls	r2, r3, #22
 800448c:	d4ee      	bmi.n	800446c <__smakebuf_r+0x18>
 800448e:	f023 0303 	bic.w	r3, r3, #3
 8004492:	f043 0302 	orr.w	r3, r3, #2
 8004496:	81a3      	strh	r3, [r4, #12]
 8004498:	e7e2      	b.n	8004460 <__smakebuf_r+0xc>
 800449a:	89a3      	ldrh	r3, [r4, #12]
 800449c:	6020      	str	r0, [r4, #0]
 800449e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044a2:	81a3      	strh	r3, [r4, #12]
 80044a4:	9b01      	ldr	r3, [sp, #4]
 80044a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80044aa:	b15b      	cbz	r3, 80044c4 <__smakebuf_r+0x70>
 80044ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80044b0:	4630      	mov	r0, r6
 80044b2:	f000 f81d 	bl	80044f0 <_isatty_r>
 80044b6:	b128      	cbz	r0, 80044c4 <__smakebuf_r+0x70>
 80044b8:	89a3      	ldrh	r3, [r4, #12]
 80044ba:	f023 0303 	bic.w	r3, r3, #3
 80044be:	f043 0301 	orr.w	r3, r3, #1
 80044c2:	81a3      	strh	r3, [r4, #12]
 80044c4:	89a3      	ldrh	r3, [r4, #12]
 80044c6:	431d      	orrs	r5, r3
 80044c8:	81a5      	strh	r5, [r4, #12]
 80044ca:	e7cf      	b.n	800446c <__smakebuf_r+0x18>

080044cc <_fstat_r>:
 80044cc:	b538      	push	{r3, r4, r5, lr}
 80044ce:	4d07      	ldr	r5, [pc, #28]	@ (80044ec <_fstat_r+0x20>)
 80044d0:	2300      	movs	r3, #0
 80044d2:	4604      	mov	r4, r0
 80044d4:	4608      	mov	r0, r1
 80044d6:	4611      	mov	r1, r2
 80044d8:	602b      	str	r3, [r5, #0]
 80044da:	f7fc fb51 	bl	8000b80 <_fstat>
 80044de:	1c43      	adds	r3, r0, #1
 80044e0:	d102      	bne.n	80044e8 <_fstat_r+0x1c>
 80044e2:	682b      	ldr	r3, [r5, #0]
 80044e4:	b103      	cbz	r3, 80044e8 <_fstat_r+0x1c>
 80044e6:	6023      	str	r3, [r4, #0]
 80044e8:	bd38      	pop	{r3, r4, r5, pc}
 80044ea:	bf00      	nop
 80044ec:	200002b4 	.word	0x200002b4

080044f0 <_isatty_r>:
 80044f0:	b538      	push	{r3, r4, r5, lr}
 80044f2:	4d06      	ldr	r5, [pc, #24]	@ (800450c <_isatty_r+0x1c>)
 80044f4:	2300      	movs	r3, #0
 80044f6:	4604      	mov	r4, r0
 80044f8:	4608      	mov	r0, r1
 80044fa:	602b      	str	r3, [r5, #0]
 80044fc:	f7fc fb50 	bl	8000ba0 <_isatty>
 8004500:	1c43      	adds	r3, r0, #1
 8004502:	d102      	bne.n	800450a <_isatty_r+0x1a>
 8004504:	682b      	ldr	r3, [r5, #0]
 8004506:	b103      	cbz	r3, 800450a <_isatty_r+0x1a>
 8004508:	6023      	str	r3, [r4, #0]
 800450a:	bd38      	pop	{r3, r4, r5, pc}
 800450c:	200002b4 	.word	0x200002b4

08004510 <_sbrk_r>:
 8004510:	b538      	push	{r3, r4, r5, lr}
 8004512:	4d06      	ldr	r5, [pc, #24]	@ (800452c <_sbrk_r+0x1c>)
 8004514:	2300      	movs	r3, #0
 8004516:	4604      	mov	r4, r0
 8004518:	4608      	mov	r0, r1
 800451a:	602b      	str	r3, [r5, #0]
 800451c:	f7fc fb58 	bl	8000bd0 <_sbrk>
 8004520:	1c43      	adds	r3, r0, #1
 8004522:	d102      	bne.n	800452a <_sbrk_r+0x1a>
 8004524:	682b      	ldr	r3, [r5, #0]
 8004526:	b103      	cbz	r3, 800452a <_sbrk_r+0x1a>
 8004528:	6023      	str	r3, [r4, #0]
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	200002b4 	.word	0x200002b4

08004530 <_init>:
 8004530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004532:	bf00      	nop
 8004534:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004536:	bc08      	pop	{r3}
 8004538:	469e      	mov	lr, r3
 800453a:	4770      	bx	lr

0800453c <_fini>:
 800453c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800453e:	bf00      	nop
 8004540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004542:	bc08      	pop	{r3}
 8004544:	469e      	mov	lr, r3
 8004546:	4770      	bx	lr
