
"C:/Lattice Radiant/tcltk/windows/bin/tclsh" "lab1_jb_impl_1_synthesize.tcl"

synthesis -f lab1_jb_impl_1_lattice.synproj -logfile lab1_jb_impl_1_lattice.srp
synthesis:  version Radiant Software (64-bit) 2024.1.0.34.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Sep  9 12:47:21 2024


Command Line:  C:\Lattice Radiant\ispfpga\bin\nt64\synthesis.exe -f lab1_jb_impl_1_lattice.synproj -logfile lab1_jb_impl_1_lattice.srp -gui -msgset C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine Launched.
The -top option is not used.
Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - User-Selected Strategy Settings
Optimization goal = Area
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = lab1_jb_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/source/impl_1/impl_1.sdc.
-path C:/Lattice Radiant/ispfpga/ice40tp/data (searchpath added)
-path C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb (searchpath added)
-path C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1 (searchpath added)
Mixed language design
CRITICAL <35001476> - A top-level module has not been specified for the mixed language design.
Verilog design file = C:/Lattice Radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv
VHDL library = pmi
VHDL design file = C:/Lattice Radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lattice radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lattice radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lattice radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lattice radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/lattice radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lattice radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lattice radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lattice radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/lattice radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lattice radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lattice radiant/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lattice radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lattice radiant/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lattice radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/lattice radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lattice radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lattice radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lattice radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lattice radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/lattice radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lattice radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lattice radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lattice radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/lattice radiant/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lattice radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/lattice radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lattice radiant/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lattice radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lattice radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/spenc/onedrive/desktop/microp-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv. VERI-1482
Analyzing VHDL file c:/lattice radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lattice radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lattice radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
WARNING <35001200> - Setting top as the top-level module. To specify the top-level module explicitly, go to View->Set Views->Hierarchy or Project->Active Implementation->Set Top-Level Unit.
INFO <35921504> - The default VHDL library search path is now "C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO <35901018> - c:/users/spenc/onedrive/desktop/microp-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv(9): compiling module top. VERI-1018
INFO <35901018> - c:/users/spenc/onedrive/desktop/microp-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv(25): compiling module ONboard_led_control. VERI-1018
INFO <35901018> - C:/Lattice Radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC(CLKHF_DIV=2&apos;b01). VERI-1018
WARNING <35901209> - c:/users/spenc/onedrive/desktop/microp-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv(62): expression size 32 truncated to fit in target size 25. VERI-1209
INFO <35901018> - c:/users/spenc/onedrive/desktop/microp-lab1/fpga/radiant_project/lab1_jb/source/impl_1/verilog.sv(73): compiling module seven_segment. VERI-1018
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         






################### Begin Area Report (top)######################
Number of register bits => 25 of 5280 (0 % )
CCU2 => 13
FD1P3XZ => 25
HSOSC_CORE => 1
IB => 5
LUT4 => 10
OB => 10
################### End Area Report ##################
Number of odd-length carry chains : 1
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n117, loads : 25
  Net : MOD1/int_osc, loads : 25
  Net : s_c_3, loads : 8
  Net : s_c_2, loads : 8
  Net : s_c_1, loads : 8
  Net : s_c_0, loads : 8
  Net : MOD1/n163, loads : 2
  Net : MOD1/n595, loads : 2
  Net : MOD1/n165, loads : 2
  Net : MOD1/n161, loads : 2
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

################### Begin DRC Report ######################
Total number of design rule violations: 0
###################  End DRC Report  ######################

Peak Memory Usage: 95 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 5 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: eeffc44b5ecc773e8f3cb508eb4ed5d47f54b809



postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o lab1_jb_impl_1_syn.udb lab1_jb_impl_1.vm -ldc C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1/lab1_jb_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2024.1.0.34.2
Command Line: postsyn -a iCE40UP -p iCE40UP5K -t SG48 -sp High-Performance_1.2V -oc Industrial -top -w -o lab1_jb_impl_1_syn.udb -ldc C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1/lab1_jb_impl_1.ldc -gui -msgset C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/promote.xml lab1_jb_impl_1.vm 
   Architecture:     iCE40UP
   Device:           iCE40UP5K
   Package:          SG48
   Performance:      High-Performance_1.2V
Reading input file 'lab1_jb_impl_1.vm' ...
CPU Time to convert: 0.03125
REAL Time to convert: 0
convert PEAK Memory Usage: 32 MB
convert CURRENT Memory Usage: 32 MB
Reading constraint file 'C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1/lab1_jb_impl_1.ldc' ...
Removing unused logic ...
Starting design annotation....
 
Constraint Summary:
   Total number of constraints: 1
   Total number of constraints dropped: 0
 
Writing output file 'lab1_jb_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 41 MB
Checksum -- postsyn: 57ec9265adc66e4428af5d98d24eb3d9a2fa4d2



pnmainc -log pnmain "lab1_jb_impl_1_map.tcl"
map:  version Radiant Software (64-bit) 2024.1.0.34.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -pdc C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/source/impl_1/impl_1.pdc -i lab1_jb_impl_1_syn.udb -o lab1_jb_impl_1_map.udb -mp lab1_jb_impl_1.mrp -hierrpt -gui -msgset C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/promote.xml 

Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Lattice Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Running general design DRC...




Design Summary:
   Number of slice registers:  25 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            37 out of  5280 (1%)
      Number of logic LUT4s:              11
      Number of ripple logic:             13 (26 LUT4s)
   Number of IO sites used:   15 out of 39 (38%)
      Number of IO sites used for general PIO: 15
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 15 out of 36 (42%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 15 out of 39 (38%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net MOD1.int_osc: 13 loads, 13 rising, 0 falling (Driver: Pin MOD1.hf_osc/CLKHF)
   Number of Clock Enables:  1
      Net seg_pad[0].vcc: 1 loads, 0 SLICEs
   Number of LSRs:  1
      Net n117: 13 loads, 13 SLICEs
   Top 10 highest fanout non-clock nets:
      Net n117: 13 loads
      Net s_c_0: 8 loads
      Net s_c_1: 8 loads
      Net s_c_2: 8 loads
      Net s_c_3: 8 loads
      Net seg_pad[0].vcc: 3 loads
      Net led_c_2: 2 loads
      Net MOD1.n159: 2 loads
      Net MOD1.n161: 2 loads
      Net MOD1.n163: 2 loads
Running physical design DRC...

 


   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 16
   Total number of constraints dropped: 0


Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 64 MB

Checksum -- map: 86abe94a2a816afda7b5db785ba4e1e97a8fdc99
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 

pnmainc -log pnmain "lab1_jb_impl_1_par.tcl"

Lattice Place and Route Report for Design "lab1_jb_impl_1_map.udb"
Mon Sep  9 12:47:36 2024

PAR: Place And Route Radiant Software (64-bit) 2024.1.0.34.2.
Command Line: par -w -t 1 -cores 1 -hsp m -exp parPathBased=ON \
	lab1_jb_impl_1_map.udb lab1_jb_impl_1_par.dir/5_1.udb 

Loading lab1_jb_impl_1_map.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Lattice Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 16
   Total number of constraints dropped: 0

Number of Signals: 92
Number of Connections: 172
Device utilization summary:

   SLICE (est.)      20/2640          1% used
     LUT             37/5280          1% used
     REG             25/5280         <1% used
   PIO               15/56           27% used
                     15/36           41% bonded
   IOLOGIC            0/56            0% used
   DSP                0/8             0% used
   I2C                0/2             0% used
   HFOSC              1/1           100% used
   LFOSC              0/1             0% used
   LEDDA_IP           0/1             0% used
   RGBA_DRV           0/1             0% used
   FILTER             0/2             0% used
   SRAM               0/4             0% used
   WARMBOOT           0/1             0% used
   SPI                0/2             0% used
   EBR                0/30            0% used
   PLL                0/1             0% used
   RGBOUTBUF          0/3             0% used
   I3C                0/2             0% used
   OPENDRAIN          0/3             0% used

Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

Finished Placer Phase 0 (HIER). CPU time: 0 secs , REAL time: 0 secs 


................
Finished Placer Phase 0 (AP).  CPU time: 0 secs , REAL time: 0 secs 

Starting Placer Phase 1. CPU time: 0 secs , REAL time: 0 secs 
..  ..
....................

Placer score = 15002.

Device SLICE utilization summary after final SLICE packing:
   SLICE             20/2640         <1% used

Finished Placer Phase 1. CPU time: 5 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  18186
Finished Placer Phase 2.  CPU time: 5 secs , REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clocks :
  PRIMARY "MOD1.int_osc" from comp "MOD1.hf_osc" on site "HFOSC_R1C32", clk load = 13, ce load = 0, sr load = 0

  PRIMARY  : 1 out of 8 (12%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   15 out of 56 (26.8%) I/O sites used.
   15 out of 36 (41.7%) bonded I/O sites used.
   Number of I/O components: 15; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 8 / 14 ( 57%) | 3.3V       |            |            |
| 1        | 4 / 14 ( 28%) | 3.3V       |            |            |
| 2        | 3 / 8 ( 37%)  | 3.3V       |            |            |
+----------+---------------+------------+------------+------------+

Total Placer CPU time: 5 secs , REAL time: 5 secs 


Checksum -- place: e38c1175d6c3bad6465b3d68bcc9df5ea206541
Writing design to file lab1_jb_impl_1_par.dir/5_1.udb ...


Start NBR router at 12:47:41 09/09/24

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
1 global clock signals routed
63 connections routed (of 172 total) (36.63%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (1 used out of 8 available):
#4  Signal "MOD1.int_osc"
       Clock   loads: 13    out of    13 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
    TimerIf::skewscore 0
                
Start NBR section for initial routing at 12:47:42 09/09/24
Level 4, iteration 1
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Routing in Serial Mode ......
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
        0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 28.542ns/0.000ns; real time: 2 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 12:47:43 09/09/24
Level 4, iteration 1
        0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 28.542ns/0.000ns; real time: 2 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 12:47:43 09/09/24
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Start NBR section for post-routing at 12:47:43 09/09/24

End NBR router with 0 unrouted connection(s)
Changing speed to m;   changing temperature to -40
Changing speed to 6;   changing temperature to 100

Checksum -- route: 51c0bd42a923308d19033760df877edb9579d8f4

Total CPU time 1 secs 
Total REAL time: 2 secs 
Completely routed.
End of route.  172 routed (100.00%); 0 unrouted.

Writing design to file lab1_jb_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Estimated worst slack<setup/<ns>> = 28.542
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Estimated worst slack<hold/<ns>> = 1.913
PAR_SUMMARY::Timing score<hold/<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Note: user must run 'timing' for timing closure signoff.

Total CPU  Time: 6 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 125.39 MB


par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /7 secs 

timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m   -pwrprd -html -rpt "lab1_jb_impl_1.twr" "lab1_jb_impl_1.udb" 
timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab1_jb_impl_1.twr lab1_jb_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/promote.xml
Starting design reading...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Lattice Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.
Loading udb::Database ...
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V



Successfully loading udb, 0.00 seconds

Initializing timer
Starting design annotation....
High-Performance_1.2V

Starting full timing analysis...
Performance Hardware Data Status:   Advanced       Version 1.0.
Connections ignored  13  counted  163  covered  97
Changing speed to m;   changing temperature to -40

STA Runtime and Peak Memory Usage :
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 101 MB

 0.788386s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (83.2%)


tmcheck -par "lab1_jb_impl_1.par"  

pnmainc -log pnmain "lab1_jb_impl_1_bit.tcl"
Loading lab1_jb_impl_1.udb ...
Loading device for application GENERIC from file 'itpa08.nph' in environment: C:/Lattice Radiant/ispfpga.
Package Status:                     Preliminary    Version 1.5.
Performance Hardware Data Status:   Advanced       Version 1.0.



Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:   High-Performance_1.2V

Constraint Summary
   Total number of constraints: 16
   Total number of constraints dropped: 0

Successfully loading design udb and device data from disks and to up-layer in CPU time: 0 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2024.1.0.34.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "C:/Users/spenc/OneDrive/Desktop/microP-lab1/fpga/radiant_project/lab1_jb/impl_1/lab1_jb_impl_1.bin".
Bitstream generation complete!

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 114 MB

Thank you for using Radiant. Total CPU/Elapsed time: 0 secs /0 secs 
