Analysis & Elaboration report for Phase1
Sun Mar 23 15:20:15 2025
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: Top-level Entity: |Datapath
  5. Parameter Settings for User Entity Instance: Ram:memory
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "CON_FF:con_ff"
  8. Port Connectivity Checks: "ALU:alu_unit|CLA_32bit:subtractor"
  9. Port Connectivity Checks: "ALU:alu_unit|CLA_32bit:adder"
 10. Port Connectivity Checks: "register:MAR"
 11. Port Connectivity Checks: "mux:rZeroMux"
 12. Analysis & Elaboration Messages
 13. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sun Mar 23 15:20:15 2025       ;
; Quartus Prime Version         ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                 ; Phase1                                      ;
; Top-level Entity Name         ; Datapath                                    ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Datapath ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; MEM_FILE       ; memory.hex ; String                                     ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Ram:memory ;
+----------------+------------+---------------------------+
; Parameter Name ; Value      ; Type                      ;
+----------------+------------+---------------------------+
; MEM_FILE       ; memory.hex ; String                    ;
+----------------+------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Datapath           ; Phase1             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CON_FF:con_ff"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; reset  ; Input  ; Info     ; Stuck at GND                                                                        ;
; CONin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu_unit|CLA_32bit:subtractor"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu_unit|CLA_32bit:adder"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register:MAR"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "mux:rZeroMux" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; b    ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Processing started: Sun Mar 23 15:19:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file select_encode.v
    Info (12023): Found entity 1: select_encode_logic File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 2
    Info (12023): Found entity 2: sign_extension File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: Bus File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mdr.v
    Info (12023): Found entity 1: MemoryDataRegister File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/MDR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla_4bit.v
    Info (12023): Found entity 1: CLA_4bit File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_4bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla_32bit.v
    Info (12023): Found entity 1: CLA_32bit File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rca_4bit.v
    Info (12023): Found entity 1: RCA_4bit File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/RCA_4bit.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file shift_rotate_operations.v
    Info (12023): Found entity 1: shift_left File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v Line: 1
    Info (12023): Found entity 2: shift_right File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v Line: 10
    Info (12023): Found entity 3: arithmetic_shift_right File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v Line: 19
    Info (12023): Found entity 4: rotate_left File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v Line: 28
    Info (12023): Found entity 5: rotate_right File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/shift_rotate_operations.v Line: 41
Info (12021): Found 4 design units, including 4 entities, in source file logic_operations.v
    Info (12023): Found entity 1: logic_and File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v Line: 1
    Info (12023): Found entity 2: logic_or File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v Line: 9
    Info (12023): Found entity 3: logic_not File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v Line: 17
    Info (12023): Found entity 4: logic_negate File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/logic_operations.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nrdiv.v
    Info (12023): Found entity 1: NRdiv File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nrdiv_tb.v
    Info (12023): Found entity 1: NRdiv_tb File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/NRdiv_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file boothmul.v
    Info (12023): Found entity 1: BoothMul File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: pc_register File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/pc_register.v Line: 1
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: Ram File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_mem_tb.v
    Info (12023): Found entity 1: Datapath_mem_tb File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: CON_FF File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file input_output_ports.v
    Info (12023): Found entity 1: outport File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v Line: 1
    Info (12023): Found entity 2: inport File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/input_output_ports.v Line: 20
Warning (10274): Verilog HDL macro warning at con_ff_tb.v(3): overriding existing definition for macro "TEST_CASE", which was defined in "Datapath_mem_tb.v", line 3 File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file con_ff_tb.v
    Info (12023): Found entity 1: con_ff_tb File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 4
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(236): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 236
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(196): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 196
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(156): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 156
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(117): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 117
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(77): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 77
Warning (10037): Verilog HDL or VHDL warning at Datapath_mem_tb.v(39): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath_mem_tb.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(306): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 306
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(267): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 267
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(228): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 228
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(188): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 188
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(148): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 148
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(109): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 109
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(69): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 69
Warning (10037): Verilog HDL or VHDL warning at con_ff_tb.v(31): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/con_ff_tb.v Line: 31
Info (12127): Elaborating entity "Datapath" for the top level hierarchy
Info (12128): Elaborating entity "select_encode_logic" for hierarchy "select_encode_logic:sel_enc" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 59
Warning (10230): Verilog HDL assignment warning at select_encode.v(27): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 27
Warning (10230): Verilog HDL assignment warning at select_encode.v(28): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 28
Warning (10230): Verilog HDL assignment warning at select_encode.v(36): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 36
Warning (10230): Verilog HDL assignment warning at select_encode.v(37): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 37
Warning (10230): Verilog HDL assignment warning at select_encode.v(45): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 45
Warning (10230): Verilog HDL assignment warning at select_encode.v(46): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 46
Warning (10272): Verilog HDL Case Statement warning at select_encode.v(31): case item expression covers a value already covered by a previous case item File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 31
Warning (10270): Verilog HDL Case Statement warning at select_encode.v(21): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/select_encode.v Line: 21
Info (12128): Elaborating entity "sign_extension" for hierarchy "sign_extension:sign_ext" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 64
Info (12128): Elaborating entity "Bus" for hierarchy "Bus:bus_unit" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 84
Warning (10763): Verilog HDL warning at Bus.v(19): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v Line: 19
Warning (10270): Verilog HDL Case Statement warning at Bus.v(19): incomplete case statement has no default case item File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Bus.v Line: 19
Info (12128): Elaborating entity "register" for hierarchy "register:r0" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 86
Info (12128): Elaborating entity "mux" for hierarchy "mux:rZeroMux" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 92
Info (12128): Elaborating entity "pc_register" for hierarchy "pc_register:PC_reg" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 119
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu_unit" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 148
Info (12128): Elaborating entity "CLA_32bit" for hierarchy "ALU:alu_unit|CLA_32bit:adder" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 115
Info (12128): Elaborating entity "CLA_4bit" for hierarchy "ALU:alu_unit|CLA_32bit:adder|CLA_4bit:adder1" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/CLA_32bit.v Line: 19
Info (12128): Elaborating entity "logic_and" for hierarchy "ALU:alu_unit|logic_and:l_and" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 128
Info (12128): Elaborating entity "logic_or" for hierarchy "ALU:alu_unit|logic_or:l_or" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 134
Info (12128): Elaborating entity "shift_left" for hierarchy "ALU:alu_unit|shift_left:s_left" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 140
Info (12128): Elaborating entity "shift_right" for hierarchy "ALU:alu_unit|shift_right:s_right" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 146
Info (12128): Elaborating entity "arithmetic_shift_right" for hierarchy "ALU:alu_unit|arithmetic_shift_right:s_right_a" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 152
Info (12128): Elaborating entity "rotate_left" for hierarchy "ALU:alu_unit|rotate_left:r_left" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 158
Info (12128): Elaborating entity "rotate_right" for hierarchy "ALU:alu_unit|rotate_right:r_right" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 164
Info (12128): Elaborating entity "NRdiv" for hierarchy "ALU:alu_unit|NRdiv:divider" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 172
Info (12128): Elaborating entity "BoothMul" for hierarchy "ALU:alu_unit|BoothMul:multiplier" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 178
Warning (10199): Verilog HDL Case Statement warning at BoothMul.v(25): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v Line: 25
Warning (10199): Verilog HDL Case Statement warning at BoothMul.v(26): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v Line: 26
Warning (10199): Verilog HDL Case Statement warning at BoothMul.v(28): case item expression never matches the case expression File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/BoothMul.v Line: 28
Info (12128): Elaborating entity "logic_not" for hierarchy "ALU:alu_unit|logic_not:l_not" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 183
Info (12128): Elaborating entity "logic_negate" for hierarchy "ALU:alu_unit|logic_negate:l_neg" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/ALU.v Line: 188
Info (12128): Elaborating entity "Ram" for hierarchy "Ram:memory" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 160
Warning (10240): Verilog HDL Always Construct warning at Ram.v(17): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[0]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[1]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[2]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[3]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[4]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[5]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[6]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[7]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[8]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[9]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[10]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[11]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[12]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[13]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[14]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[15]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[16]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[17]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[18]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[19]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[20]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[21]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[22]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[23]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[24]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[25]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[26]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[27]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[28]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[29]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[30]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (10041): Inferred latch for "data_out[31]" at Ram.v(17) File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Ram.v Line: 17
Info (12128): Elaborating entity "CON_FF" for hierarchy "CON_FF:con_ff" File: C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/Datapath.v Line: 169
Warning (20013): Ignored 24 assignments for entity "Phase1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity Phase1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity Phase1 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4789 megabytes
    Info: Processing ended: Sun Mar 23 15:20:15 2025
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:33


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/Elec374/ELEC374---Group/Phase1/output_files/Phase1.map.smsg.


