================================================================================ 
Commit: 84487e5b177903d41b50735750e221dfd9293797 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:35 2023 +0800 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 4081_00

[Feature Description]
Update PcdFspVersionRevision and PcdSiliconInitVersionRevision to A4
Update PcdFspVersionBuild and PcdSiliconInitVersionBuild to 0x10
Update BIOS version to 4081_00

Package/Module:

[Impacted Platform]
RPL

Hsd-es-id: N/A
Original commit date: Mon Feb 20 16:09:58 2023 +0800
Change-Id: I4b98c7313e9fcbdbaa463814da3a515229335194
Original commit hash: c637c60aa1caff6b5a8ae7c11544c935db02eef9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3cf9e49980166235e7639f2df8b2b0cc15a6afed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:33 2023 +0800 
-------------------------------------------------------------------------------- 
[ADL] Integrating GOP for ADL P/M V1064

[Feature Description]
[ADL] Integrating GOP for ADL P/M V1064

Package/Module: GOP

[Impacted Platform]
ALL

Hsd-es-id: 16019746429
Original commit date: Wed Feb 15 09:26:23 2023 +0530
Change-Id: I46271aeb5dc3418d1a6b0d256445e5c54451ffe5
Original commit hash: 6bc3fb946f0938d3d8da382db63b9831a1f23974

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: feea8c4d4864047a7d2bfebca187ef7fb1f0f8a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:32 2023 +0800 
-------------------------------------------------------------------------------- 
CD Clock 480 for RPL Gen13 Display

[Feature Description]
CD Clock 480 for RPL Gen13 Display

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16019749757
Original commit date: Mon Jan 30 13:32:44 2023 +0530
Change-Id: Iaa48346917eb4e1d32e3879e75982c824587caff
Original commit hash: 7dfcd7913ac45ed91d2aea7dd1dc914f2140ccc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen13/PeiDisplayInitLib.inf

================================================================================ 
Commit: 71ac3eeb6270733e068e7aca388d0f23b8116fef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:28 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.133

Hsd-es-id: N/A
Original commit date: Sun Feb 12 15:14:50 2023 -0800
Original commit hash: a508bda63c5555f11a8b861126d436901ed50199

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a0933cbbc282c2a6c4f2af62df4655635119604 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:26 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 5600 for a new UDIMM 1Rx8

[Feature Description]
Enable DDR5 5600 for a new UDIMM 1Rx8

Package/Module: MRC

[Impacted Platform]
DDR5 UDIMM

Hsd-es-id: 22016645793
Original commit date: Thu Feb 9 06:23:49 2023 +0800
Change-Id: If109cf3cfb3f8e2b61a90c79f5c366d9fd8608e1
Original commit hash: e4bb108acc61fa5889c3715370f8daeee6e87963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 368cdd490b4f10edcab6044e819c413f764d558f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:23 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.132

Hsd-es-id: N/A
Original commit date: Wed Feb 8 22:18:44 2023 -0800
Original commit hash: e84ae5692414eb7b0cecc480e8f3f5f2de798443

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bd939dcb288a505fc25cf29a543609af64a4772d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:21 2023 +0800 
-------------------------------------------------------------------------------- 
OdtTypeString update for display

[Feature Description]
OdtTypeString update for display.

Package/Module: MRC

[Impacted Platform]
ALL

Hsd-es-id: 15012748046
Original commit date: Wed Feb 1 13:21:27 2023 +0800
Change-Id: I7e655f7da8a9ed8e6beed978d7688036615fb6b1
Original commit hash: 2b1f160ed57443127f259c99adfd516387816f7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 67379736151833f110db8362e5bc0ef9996b7837 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:18 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.131

Hsd-es-id: N/A
Original commit date: Mon Feb 6 19:50:41 2023 -0800
Original commit hash: ae4815601f38c83bf0b579cfaa24117b340ff080

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84197db126e9bb55852f00111e401e7e71f99688 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:15 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.130

Hsd-es-id: N/A
Original commit date: Mon Feb 6 10:18:07 2023 -0800
Original commit hash: 656cde4891429c3a483034cd837e762aef894c3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d404a89b444f5a00f6774abadd25b6d9f76d3a4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:13 2023 +0800 
-------------------------------------------------------------------------------- 
Enabling LP5x high frequency

[Feature Description]
Enabling LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016629810
Original commit date: Tue Jan 10 13:12:36 2023 +0800
Change-Id: I5db1de185bc2a35935e3212fbe7f138c2908caf4
Original commit hash: fbc87bb336c1f9a9e2c55188e14da9351b0a3979

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: d4425394bd0a1fb1ceefe0309ac258cdacc648e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:11 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.129

Hsd-es-id: N/A
Original commit date: Tue Jan 31 11:45:01 2023 -0800
Original commit hash: 804280a0b281c9010454536cca675094254759d3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb65bdbacbc47d5efbead35565066ebdd8777fdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:09 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

[Feature Description]
Enable DDR5 UDIMM 1Rx16 5600 and SODIMM 1Rx16 5200

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016576569
Original commit date: Tue Jan 31 01:55:35 2023 +0800
Change-Id: I9bfb820d7ade58c7223f49c775febb1956f72d54
Original commit hash: 164ce9722d99c676ea96d8e6f7f5adfe8c8a628b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c5e59c1c05a083663313eca0fdec08c49d4b716d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:07 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.128

Hsd-es-id: N/A
Original commit date: Thu Jan 26 11:06:00 2023 -0800
Original commit hash: 83b48e8154a42ac3eadd6e6e7480b2944fe25817

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d01a856f94d1a300cd7499153ee9e9a7226a362 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:06 2023 +0800 
-------------------------------------------------------------------------------- 
Enable DDR5 SODIMM 5600

[Feature Description]
Enable DDR5 SODIMM 5600

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016552809
Original commit date: Tue Jan 24 13:50:07 2023 +0800
Change-Id: Ia1631e06874fd61d038338cb8c3960194a6d3a4c
Original commit hash: ec3b5826d93a62c55d56085f944a96613d9b4e80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7ab015fbdeb211a49006679a736424309a99627b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:04 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.127

Hsd-es-id: N/A
Original commit date: Fri Jan 6 12:40:19 2023 -0800
Original commit hash: 86bf9f1a8d9201080503cbf34b3602a02fac20cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1fe65eb21d242fb385a545b04121a0419c8db456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:03 2023 +0800 
-------------------------------------------------------------------------------- 
Update tWCKPRE_total_RD for LP5x high frequency

[Feature Description]
Update tWCKPRE_total_RD for LP5x high frequency

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016473214
Original commit date: Fri Jan 6 13:01:20 2023 +0800
Change-Id: I80536dc0fcedc52375382842111eb5a82c6aea9e
Original commit hash: 95b5a40619af85bab5b3f31e098f7d31a0da7ece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 370bff4bf0f36c1949c81c8b2513305a31f4a5fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:05:01 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.126

Hsd-es-id: N/A
Original commit date: Thu Jan 5 21:52:59 2023 -0800
Original commit hash: dac9a73cb50ac24a12ae1609177cccc72b712240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ead3ed374f59be37f015b965e74ee738926a0941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:04:59 2023 +0800 
-------------------------------------------------------------------------------- 
Out-of-bounds access issues in /IpBlock/SerialIo.

[Issue Description]
1. Out-of-bounds access happening due to zero based I2C controller
Index.
2. Logically Dead Code fix for Spi controller.

[Resolution]
Add less or equal to condition to check if the controller
index is in range with respect to maximum supported controllers.

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
RPL, ADL and CTL

Hsd-es-id: 16019229406
Original commit date: Tue Dec 20 15:47:05 2022 +0530
Change-Id: I14d83f3cd0547ff77ad5ed0c624bfca6ab1d29b3
Original commit hash: e0b455802f00d71d920a5f0794f2e522765470b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c

================================================================================ 
Commit: db4fdcdd4ced7690dcee413696a819d02359daee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:04:57 2023 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.125

Hsd-es-id: N/A
Original commit date: Thu Jan 5 10:56:39 2023 -0800
Original commit hash: 2e4e6879bbfb9f7e33dca4321fd8675e075f5192

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60532513f176abcd1f55102f1d43fb89029750b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:04:56 2023 +0800 
-------------------------------------------------------------------------------- 
Update tCWL and tCL for LP5x higher frequency support

[Feature Description]
Update tCWL and tCL for LP5x higher frequency support

Package/Module: MRC

[Impacted Platform]
LPDDR5x

Hsd-es-id: 22016245429
Original commit date: Thu Nov 24 03:32:51 2022 +0800
Change-Id: I8803b2e7859d5521961a4d8303b4c3ea20f0cbe5
Original commit hash: 01f769a15970ff25d82375d2cf4f7622aa7180f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 98021b6300d09355656922b5e83c159e35ebb7ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Feb 28 17:04:53 2023 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert back to 4064_01

[Issue Description]
Revert the BIOS version to 4064_01

[Resolution]
Update the BIOS version to 4064_01

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: N/A
Original commit date: Mon Feb 20 15:03:48 2023 +0800
Change-Id: Ic483458a322b0cab20d4ee98accc18a9fea9cd07
Original commit hash: 78fbfac998eaa3633476df67c30a76195a9a5915

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPDdr5MrDTbtRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt1Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSBUpdRvpTbt2Rtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplHxUpdateRvp.asl
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/RplSSpdMap.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN3Participant.asl
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
ClientOneSiliconPkg/Fru/AdlCpu/HostBridge/Library/PeiDxeSmmHostBridgeInfoFruLib/HostBridgeInfoFruLib.inf
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/PeiSerialIoI2cMasterLib/SerialIoI2cMaster.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
