//
// File created by:  irun
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx86.13.10.nc
-RUNMODE
-define
UVM_PLI
-assert
-sv
-DEFINE
NONE
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/sequence_lib
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/tests
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/apb/sv/apb_pkg.sv
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/interface_uvc_lib/uart/sv/uart_pkg.sv
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_defines.v
-INCDIR
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_top.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_wb.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_transmitter.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_receiver.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_tfifo.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_rfifo.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_regs.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_debug_if.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/raminfr.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/rtl/uart_sync_flops.v
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_defines.svh
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/sv/uart_ctrl_pkg.sv
-NOWARN
COVSEC
-NCLIBDIRPATH
.
-DEFINE
UART_ABV_ON
-DEFINE
LITLE_ENDIAN
-DEFINE
DYNAMIC_SIM
-PROPFILE
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/receiver_vunit.psl
-PROPFILE
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/rx_fifo_vunit.psl
-PROPFILE
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/transmitter_vunit.psl
-PROPFILE
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/designs/socv/rtl/rtl_lpw/opencores/uart16550/assertions/tx_fifo_vunit.psl
/stec/tw/users/schen/prj/smartdv/kernel/sveditor-ref-designs/uvm_ref_flow_2013.05/soc_verification_lib/sv_cb_ex_lib/uart_ctrl/tb/sv/uart_ctrl_top.sv
-CDSLIB
./INCA_libs/irun.lnx86.13.10.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx86.13.10.nc/hdlrun.var
-INCDIR
/stec/apps/mentor/questa_sim_10.3c/questasim/verilog_src/uvm-1.1d/src
-DEFINE
USE_PARAMETERIZED_WRAPPER
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx86.13.10.nc/xllibs
-ALLOWUNBOUND
-ENABLEOIGW
