Classic Timing Analyzer report for yingtuo
Sun Nov 05 16:44:43 2017
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. Clock Hold: 'clk_in'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                          ; To                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.163 ns                         ; RESET                         ; shumaguan:inst5|out_nixie[5]  ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.067 ns                        ; jianpan:inst9|scan[3]         ; COLUMN[3]                     ; clk_in     ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 19.881 ns                        ; RESET                         ; defenjishu1103:inst3|point[0] ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A                                      ; None          ; 15.09 MHz ( period = 66.272 ns ) ; defenjishu1103:inst3|gameover ; shumaguan:inst5|out_nixie[5]  ; clk_in     ; clk_in   ; 0            ;
; Clock Hold: 'clk_in'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; daojishi:inst1|gameover       ; defenjishu1103:inst3|gameover ; clk_in     ; clk_in   ; 42           ;
; Total number of failed paths ;                                          ;               ;                                  ;                               ;                               ;            ;          ; 42           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROW[3]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROW[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROW[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROW[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                              ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 15.09 MHz ( period = 66.272 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.779 ns                ;
; N/A                                     ; 15.19 MHz ( period = 65.846 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[2]      ; clk_in     ; clk_in   ; None                        ; None                      ; 6.566 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.784 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 6.535 ns                ;
; N/A                                     ; 15.20 MHz ( period = 65.768 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[7]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.527 ns                ;
; N/A                                     ; 15.21 MHz ( period = 65.766 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 6.526 ns                ;
; N/A                                     ; 15.28 MHz ( period = 65.436 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.361 ns                ;
; N/A                                     ; 15.43 MHz ( period = 64.804 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.045 ns                ;
; N/A                                     ; 15.46 MHz ( period = 64.672 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 15.52 MHz ( period = 64.440 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 15.55 MHz ( period = 64.326 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 15.55 MHz ( period = 64.324 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 15.55 MHz ( period = 64.320 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.803 ns                ;
; N/A                                     ; 15.55 MHz ( period = 64.302 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 15.55 MHz ( period = 64.290 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 15.56 MHz ( period = 64.284 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_green[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 15.61 MHz ( period = 64.068 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.677 ns                ;
; N/A                                     ; 15.72 MHz ( period = 63.618 ns )                    ; defenjishu1103:inst3|gameover     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.452 ns                ;
; N/A                                     ; 15.87 MHz ( period = 62.994 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[2] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.140 ns                ;
; N/A                                     ; 15.88 MHz ( period = 62.990 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[6] ; clk_in     ; clk_in   ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 15.89 MHz ( period = 62.952 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_d[2]               ; clk_in     ; clk_in   ; None                        ; None                      ; 5.119 ns                ;
; N/A                                     ; 15.95 MHz ( period = 62.712 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[0] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 16.01 MHz ( period = 62.456 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[5]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.871 ns                ;
; N/A                                     ; 16.05 MHz ( period = 62.288 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[2]          ; clk_in     ; clk_in   ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 16.05 MHz ( period = 62.288 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[0]          ; clk_in     ; clk_in   ; None                        ; None                      ; 5.679 ns                ;
; N/A                                     ; 16.07 MHz ( period = 62.214 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[4] ; clk_in     ; clk_in   ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.118 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_o[1]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.118 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_o[3]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.112 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_o[2]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.699 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.102 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_d[1]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.694 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.096 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_d[0]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.691 ns                ;
; N/A                                     ; 16.10 MHz ( period = 62.094 ns )                    ; defenjishu1103:inst3|gameover     ; daojishi:inst1|count_o[0]               ; clk_in     ; clk_in   ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[1]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[7]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[0]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[3]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[2]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.21 MHz ( period = 61.704 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[6]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 16.23 MHz ( period = 61.604 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[5]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 16.23 MHz ( period = 61.604 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|row_out[4]             ; clk_in     ; clk_in   ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 16.31 MHz ( period = 61.306 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[3]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 16.32 MHz ( period = 61.292 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[2]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.289 ns                ;
; N/A                                     ; 16.32 MHz ( period = 61.276 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[4]        ; clk_in     ; clk_in   ; None                        ; None                      ; 4.281 ns                ;
; N/A                                     ; 16.50 MHz ( period = 60.616 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[3] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.951 ns                ;
; N/A                                     ; 16.60 MHz ( period = 60.228 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.757 ns                ;
; N/A                                     ; 16.63 MHz ( period = 60.118 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|temp_row_scanning[1] ; clk_in     ; clk_in   ; None                        ; None                      ; 3.702 ns                ;
; N/A                                     ; 16.69 MHz ( period = 59.910 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.598 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.842 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.842 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.456 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.836 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.836 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.836 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.836 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 16.71 MHz ( period = 59.836 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 16.75 MHz ( period = 59.694 ns )                    ; defenjishu1103:inst3|gameover     ; testdianzhen:inst8|column_red[6]        ; clk_in     ; clk_in   ; None                        ; None                      ; 3.490 ns                ;
; N/A                                     ; 16.85 MHz ( period = 59.364 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[6]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 16.85 MHz ( period = 59.364 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[5]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 16.85 MHz ( period = 59.364 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[4]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 16.85 MHz ( period = 59.364 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[3]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 16.85 MHz ( period = 59.364 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[1]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; 16.86 MHz ( period = 59.318 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|column_out[7]          ; clk_in     ; clk_in   ; None                        ; None                      ; 4.194 ns                ;
; N/A                                     ; 16.96 MHz ( period = 58.978 ns )                    ; defenjishu1103:inst3|gameover     ; caidan1103:inst7|r_series[7]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 21.21 MHz ( period = 47.148 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|point[4]           ; clk_in     ; clk_in   ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 21.27 MHz ( period = 47.010 ns )                    ; defenjishu1103:inst3|gameover     ; control:inst6|c_exchange[0]             ; clk_in     ; clk_in   ; None                        ; None                      ; 6.426 ns                ;
; N/A                                     ; 21.87 MHz ( period = 45.726 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|point[1]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 21.87 MHz ( period = 45.720 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|point[3]           ; clk_in     ; clk_in   ; None                        ; None                      ; 3.392 ns                ;
; N/A                                     ; 22.33 MHz ( period = 44.780 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|point[2]           ; clk_in     ; clk_in   ; None                        ; None                      ; 2.922 ns                ;
; N/A                                     ; 22.33 MHz ( period = 44.778 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|point[0]           ; clk_in     ; clk_in   ; None                        ; None                      ; 2.921 ns                ;
; N/A                                     ; 22.79 MHz ( period = 43.880 ns )                    ; defenjishu1103:inst3|gameover     ; control:inst6|c_exchange[2]             ; clk_in     ; clk_in   ; None                        ; None                      ; 4.861 ns                ;
; N/A                                     ; 22.79 MHz ( period = 43.878 ns )                    ; defenjishu1103:inst3|gameover     ; control:inst6|c_exchange[1]             ; clk_in     ; clk_in   ; None                        ; None                      ; 4.860 ns                ;
; N/A                                     ; 30.71 MHz ( period = 32.560 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 13.763 ns               ;
; N/A                                     ; 30.75 MHz ( period = 32.516 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 13.719 ns               ;
; N/A                                     ; 30.87 MHz ( period = 32.397 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 13.600 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.827 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 13.030 ns               ;
; N/A                                     ; 31.84 MHz ( period = 31.411 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 12.614 ns               ;
; N/A                                     ; 32.91 MHz ( period = 30.387 ns )                    ; defenjishu1103:inst3|gameover     ; defenjishu1103:inst3|gameover           ; clk_in     ; clk_in   ; None                        ; None                      ; 6.138 ns                ;
; N/A                                     ; 34.31 MHz ( period = 29.150 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.025 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 10.228 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.773 ns                ;
; N/A                                     ; 35.39 MHz ( period = 28.258 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 35.45 MHz ( period = 28.205 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.408 ns                ;
; N/A                                     ; 35.55 MHz ( period = 28.132 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.335 ns                ;
; N/A                                     ; 35.87 MHz ( period = 27.879 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 36.44 MHz ( period = 27.443 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.646 ns                ;
; N/A                                     ; 36.58 MHz ( period = 27.339 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.542 ns                ;
; N/A                                     ; 36.61 MHz ( period = 27.316 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.519 ns                ;
; N/A                                     ; 36.91 MHz ( period = 27.090 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.293 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.733 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 37.54 MHz ( period = 26.636 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 7.839 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.494 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 7.697 ns                ;
; N/A                                     ; 38.67 MHz ( period = 25.861 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 7.064 ns                ;
; N/A                                     ; 39.19 MHz ( period = 25.517 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 39.32 MHz ( period = 25.435 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 39.51 MHz ( period = 25.310 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 39.92 MHz ( period = 25.053 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.256 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.953 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.156 ns                ;
; N/A                                     ; 40.23 MHz ( period = 24.855 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 6.058 ns                ;
; N/A                                     ; 40.42 MHz ( period = 24.742 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.945 ns                ;
; N/A                                     ; 40.79 MHz ( period = 24.515 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 41.05 MHz ( period = 24.363 ns )                    ; defenjishu1103:inst3|point[3]     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.566 ns                ;
; N/A                                     ; 41.48 MHz ( period = 24.106 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.309 ns                ;
; N/A                                     ; 41.57 MHz ( period = 24.057 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.260 ns                ;
; N/A                                     ; 41.60 MHz ( period = 24.041 ns )                    ; defenjishu1103:inst3|point[1]     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.666 ns )                    ; defenjishu1103:inst3|point[2]     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 42.63 MHz ( period = 23.458 ns )                    ; defenjishu1103:inst3|point[4]     ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 4.661 ns                ;
; N/A                                     ; 44.30 MHz ( period = 22.572 ns )                    ; defenjishu1103:inst3|point[0]     ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 3.775 ns                ;
; N/A                                     ; 46.38 MHz ( period = 21.563 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[3]        ; clk_in     ; clk_in   ; None                        ; None                      ; 11.576 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.561 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[2]        ; clk_in     ; clk_in   ; None                        ; None                      ; 11.574 ns               ;
; N/A                                     ; 46.92 MHz ( period = 21.313 ns )                    ; control:inst6|c_exchange[1]       ; shumaguan:inst5|link_out_scan[3]        ; clk_in     ; clk_in   ; None                        ; None                      ; 11.326 ns               ;
; N/A                                     ; 46.92 MHz ( period = 21.311 ns )                    ; control:inst6|c_exchange[1]       ; shumaguan:inst5|link_out_scan[2]        ; clk_in     ; clk_in   ; None                        ; None                      ; 11.324 ns               ;
; N/A                                     ; 47.38 MHz ( period = 21.105 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[4]        ; clk_in     ; clk_in   ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 47.92 MHz ( period = 20.867 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|link_out_scan[3]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.880 ns               ;
; N/A                                     ; 47.93 MHz ( period = 20.865 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|link_out_scan[2]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.878 ns               ;
; N/A                                     ; 47.95 MHz ( period = 20.855 ns )                    ; control:inst6|c_exchange[1]       ; shumaguan:inst5|link_out_scan[4]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.868 ns               ;
; N/A                                     ; 48.64 MHz ( period = 20.559 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.572 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.501 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.901 ns               ;
; N/A                                     ; 48.78 MHz ( period = 20.501 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.901 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.898 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.898 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.898 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.898 ns               ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.898 ns               ;
; N/A                                     ; 49.00 MHz ( period = 20.409 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|link_out_scan[4]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.422 ns               ;
; N/A                                     ; 49.24 MHz ( period = 20.309 ns )                    ; control:inst6|c_exchange[1]       ; shumaguan:inst5|link_out_scan[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 10.322 ns               ;
; N/A                                     ; 49.79 MHz ( period = 20.086 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 10.099 ns               ;
; N/A                                     ; 49.83 MHz ( period = 20.069 ns )                    ; xiaodou:inst10|cache_row[1][1]    ; caidan1103:inst7|r_series[7]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.469 ns               ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.400 ns               ;
; N/A                                     ; 50.00 MHz ( period = 20.000 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.400 ns               ;
; N/A                                     ; 50.01 MHz ( period = 19.997 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 50.01 MHz ( period = 19.997 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 50.01 MHz ( period = 19.997 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 50.01 MHz ( period = 19.997 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 50.01 MHz ( period = 19.997 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 19.397 ns               ;
; N/A                                     ; 50.34 MHz ( period = 19.863 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|link_out_scan[1]        ; clk_in     ; clk_in   ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 50.84 MHz ( period = 19.668 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.681 ns                ;
; N/A                                     ; 51.10 MHz ( period = 19.568 ns )                    ; xiaodou:inst10|cache_row[0][1]    ; caidan1103:inst7|r_series[7]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.968 ns               ;
; N/A                                     ; 51.41 MHz ( period = 19.450 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.850 ns               ;
; N/A                                     ; 51.41 MHz ( period = 19.450 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.850 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.447 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.447 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.447 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.447 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 51.42 MHz ( period = 19.447 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.847 ns               ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.299 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.170 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 9.183 ns                ;
; N/A                                     ; 52.58 MHz ( period = 19.018 ns )                    ; xiaodou:inst10|cache_row[2][1]    ; caidan1103:inst7|r_series[7]            ; clk_in     ; clk_in   ; None                        ; None                      ; 18.418 ns               ;
; N/A                                     ; 52.68 MHz ( period = 18.984 ns )                    ; control:inst6|c_exchange[0]       ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.997 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.567 ns                ;
; N/A                                     ; 54.00 MHz ( period = 18.519 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_red[5]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.532 ns                ;
; N/A                                     ; 54.12 MHz ( period = 18.479 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 54.12 MHz ( period = 18.479 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.492 ns                ;
; N/A                                     ; 54.19 MHz ( period = 18.452 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 54.19 MHz ( period = 18.452 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.465 ns                ;
; N/A                                     ; 54.29 MHz ( period = 18.420 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|out_nixie[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 8.433 ns                ;
; N/A                                     ; 54.40 MHz ( period = 18.381 ns )                    ; control:inst6|c_exchange[1]       ; testdianzhen:inst8|column_red[5]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.394 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.327 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_red[7]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.340 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.324 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_red[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.337 ns                ;
; N/A                                     ; 54.87 MHz ( period = 18.226 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.626 ns               ;
; N/A                                     ; 54.87 MHz ( period = 18.226 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.626 ns               ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.623 ns               ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.623 ns               ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.623 ns               ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.623 ns               ;
; N/A                                     ; 54.88 MHz ( period = 18.223 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.623 ns               ;
; N/A                                     ; 54.98 MHz ( period = 18.189 ns )                    ; control:inst6|c_exchange[1]       ; testdianzhen:inst8|column_red[7]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.202 ns                ;
; N/A                                     ; 54.99 MHz ( period = 18.186 ns )                    ; control:inst6|c_exchange[1]       ; testdianzhen:inst8|column_red[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.199 ns                ;
; N/A                                     ; 55.27 MHz ( period = 18.092 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_red[6]        ; clk_in     ; clk_in   ; None                        ; None                      ; 8.105 ns                ;
; N/A                                     ; 55.64 MHz ( period = 17.972 ns )                    ; control:inst6|c_exchange[1]       ; testdianzhen:inst8|temp_row_scanning[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.985 ns                ;
; N/A                                     ; 55.69 MHz ( period = 17.958 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.971 ns                ;
; N/A                                     ; 55.70 MHz ( period = 17.954 ns )                    ; control:inst6|c_exchange[1]       ; testdianzhen:inst8|column_red[6]        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.967 ns                ;
; N/A                                     ; 55.70 MHz ( period = 17.953 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[7]        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.966 ns                ;
; N/A                                     ; 55.72 MHz ( period = 17.948 ns )                    ; control:inst6|c_exchange[2]       ; shumaguan:inst5|link_out_scan[0]        ; clk_in     ; clk_in   ; None                        ; None                      ; 7.961 ns                ;
; N/A                                     ; 55.80 MHz ( period = 17.922 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.322 ns               ;
; N/A                                     ; 55.80 MHz ( period = 17.922 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.322 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.919 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.319 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.919 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.319 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.919 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.319 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.919 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.319 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.919 ns )                    ; xiaodou:inst10|cache_column[1][2] ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.319 ns               ;
; N/A                                     ; 55.81 MHz ( period = 17.917 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.930 ns                ;
; N/A                                     ; 55.82 MHz ( period = 17.916 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.929 ns                ;
; N/A                                     ; 55.83 MHz ( period = 17.913 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.926 ns                ;
; N/A                                     ; 55.84 MHz ( period = 17.908 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[1]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.308 ns               ;
; N/A                                     ; 55.84 MHz ( period = 17.908 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[0]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.308 ns               ;
; N/A                                     ; 55.84 MHz ( period = 17.907 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|temp_row_scanning[5] ; clk_in     ; clk_in   ; None                        ; None                      ; 7.920 ns                ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.918 ns                ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[2]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[3]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[6]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[5]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 55.85 MHz ( period = 17.905 ns )                    ; xiaodou:inst10|cache_column[1][1] ; caidan1103:inst7|r_series[4]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.305 ns               ;
; N/A                                     ; 55.85 MHz ( period = 17.904 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.917 ns                ;
; N/A                                     ; 55.86 MHz ( period = 17.903 ns )                    ; control:inst6|c_exchange[0]       ; testdianzhen:inst8|column_green[3]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.916 ns                ;
; N/A                                     ; 56.20 MHz ( period = 17.794 ns )                    ; xiaodou:inst10|cache_column[0][2] ; caidan1103:inst7|r_series[7]            ; clk_in     ; clk_in   ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 56.23 MHz ( period = 17.784 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[1]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.797 ns                ;
; N/A                                     ; 56.36 MHz ( period = 17.743 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[5]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.756 ns                ;
; N/A                                     ; 56.36 MHz ( period = 17.742 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[0]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.739 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[6]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.752 ns                ;
; N/A                                     ; 56.40 MHz ( period = 17.731 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[7]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 56.40 MHz ( period = 17.730 ns )                    ; control:inst6|c_exchange[2]       ; testdianzhen:inst8|column_green[4]      ; clk_in     ; clk_in   ; None                        ; None                      ; 7.743 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                   ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_in'                                                                                                                                                                                                  ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                          ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|gameover ; clk_in     ; clk_in   ; None                       ; None                       ; 6.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|gameover ; clk_in     ; clk_in   ; None                       ; None                       ; 6.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 6.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 7.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 7.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[1] ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[0] ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[0] ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[3] ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[3] ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[0] ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[0] ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.808 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[3] ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 2.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[2] ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[2] ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[2] ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[0] ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[4] ; defenjishu1103:inst3|point[1] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[4] ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.199 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[1] ; defenjishu1103:inst3|point[3] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[1] ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[1] ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[3] ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[2] ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[3] ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.829 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[4] ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[4] ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 3.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[1] ; defenjishu1103:inst3|point[0] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[4] ; defenjishu1103:inst3|point[2] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.197 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|point[2] ; defenjishu1103:inst3|point[4] ; clk_in     ; clk_in   ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; control:inst6|c_exchange[0]   ; clk_in     ; clk_in   ; None                       ; None                       ; 6.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; control:inst6|c_exchange[1]   ; clk_in     ; clk_in   ; None                       ; None                       ; 8.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; daojishi:inst1|gameover       ; control:inst6|c_exchange[2]   ; clk_in     ; clk_in   ; None                       ; None                       ; 8.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; control:inst6|c_exchange[1]   ; clk_in     ; clk_in   ; None                       ; None                       ; 4.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; defenjishu1103:inst3|gameover ; control:inst6|c_exchange[2]   ; clk_in     ; clk_in   ; None                       ; None                       ; 4.861 ns                 ;
+------------------------------------------+-------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+-------+-----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                      ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------+----------+
; N/A   ; None         ; 2.163 ns   ; RESET ; shumaguan:inst5|out_nixie[5]            ; clk_in   ;
; N/A   ; None         ; 1.745 ns   ; RESET ; shumaguan:inst5|out_nixie[0]            ; clk_in   ;
; N/A   ; None         ; 1.429 ns   ; RESET ; shumaguan:inst5|out_nixie[1]            ; clk_in   ;
; N/A   ; None         ; 1.363 ns   ; RESET ; shumaguan:inst5|out_nixie[3]            ; clk_in   ;
; N/A   ; None         ; 1.247 ns   ; RESET ; shumaguan:inst5|out_nixie[2]            ; clk_in   ;
; N/A   ; None         ; 1.061 ns   ; RESET ; shumaguan:inst5|out_nixie[4]            ; clk_in   ;
; N/A   ; None         ; 0.980 ns   ; RESET ; testdianzhen:inst8|temp_row_scanning[2] ; clk_in   ;
; N/A   ; None         ; 0.978 ns   ; RESET ; testdianzhen:inst8|temp_row_scanning[6] ; clk_in   ;
; N/A   ; None         ; 0.848 ns   ; RESET ; shumaguan:inst5|out_nixie[6]            ; clk_in   ;
; N/A   ; None         ; 0.771 ns   ; RESET ; testdianzhen:inst8|column_green[2]      ; clk_in   ;
; N/A   ; None         ; 0.740 ns   ; RESET ; testdianzhen:inst8|column_green[1]      ; clk_in   ;
; N/A   ; None         ; 0.732 ns   ; RESET ; testdianzhen:inst8|column_red[7]        ; clk_in   ;
; N/A   ; None         ; 0.731 ns   ; RESET ; testdianzhen:inst8|column_red[0]        ; clk_in   ;
; N/A   ; None         ; 0.590 ns   ; RESET ; testdianzhen:inst8|temp_row_scanning[4] ; clk_in   ;
; N/A   ; None         ; 0.542 ns   ; RESET ; daojishi:inst1|count_o[1]               ; clk_in   ;
; N/A   ; None         ; 0.542 ns   ; RESET ; daojishi:inst1|count_o[3]               ; clk_in   ;
; N/A   ; None         ; 0.539 ns   ; RESET ; daojishi:inst1|count_o[2]               ; clk_in   ;
; N/A   ; None         ; 0.534 ns   ; RESET ; daojishi:inst1|count_d[1]               ; clk_in   ;
; N/A   ; None         ; 0.531 ns   ; RESET ; daojishi:inst1|count_d[0]               ; clk_in   ;
; N/A   ; None         ; 0.530 ns   ; RESET ; daojishi:inst1|count_o[0]               ; clk_in   ;
; N/A   ; None         ; 0.395 ns   ; RESET ; testdianzhen:inst8|temp_row_scanning[0] ; clk_in   ;
; N/A   ; None         ; 0.267 ns   ; RESET ; testdianzhen:inst8|column_red[5]        ; clk_in   ;
; N/A   ; None         ; 0.183 ns   ; RESET ; caidan1103:inst7|column_out[2]          ; clk_in   ;
; N/A   ; None         ; 0.183 ns   ; RESET ; caidan1103:inst7|column_out[0]          ; clk_in   ;
; N/A   ; None         ; 0.011 ns   ; RESET ; testdianzhen:inst8|column_green[5]      ; clk_in   ;
; N/A   ; None         ; 0.010 ns   ; RESET ; testdianzhen:inst8|column_green[0]      ; clk_in   ;
; N/A   ; None         ; 0.008 ns   ; RESET ; testdianzhen:inst8|column_green[6]      ; clk_in   ;
; N/A   ; None         ; -0.001 ns  ; RESET ; testdianzhen:inst8|column_green[7]      ; clk_in   ;
; N/A   ; None         ; -0.007 ns  ; RESET ; testdianzhen:inst8|column_green[3]      ; clk_in   ;
; N/A   ; None         ; -0.010 ns  ; RESET ; testdianzhen:inst8|column_green[4]      ; clk_in   ;
; N/A   ; None         ; -0.018 ns  ; RESET ; caidan1103:inst7|row_out[2]             ; clk_in   ;
; N/A   ; None         ; -0.049 ns  ; RESET ; shumaguan:inst5|link_out_scan[0]        ; clk_in   ;
; N/A   ; None         ; -0.109 ns  ; RESET ; caidan1103:inst7|row_out[1]             ; clk_in   ;
; N/A   ; None         ; -0.109 ns  ; RESET ; caidan1103:inst7|row_out[7]             ; clk_in   ;
; N/A   ; None         ; -0.109 ns  ; RESET ; caidan1103:inst7|row_out[0]             ; clk_in   ;
; N/A   ; None         ; -0.109 ns  ; RESET ; caidan1103:inst7|row_out[3]             ; clk_in   ;
; N/A   ; None         ; -0.109 ns  ; RESET ; caidan1103:inst7|row_out[6]             ; clk_in   ;
; N/A   ; None         ; -0.159 ns  ; RESET ; caidan1103:inst7|row_out[5]             ; clk_in   ;
; N/A   ; None         ; -0.159 ns  ; RESET ; caidan1103:inst7|row_out[4]             ; clk_in   ;
; N/A   ; None         ; -0.209 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[3] ; clk_in   ;
; N/A   ; None         ; -0.232 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[5] ; clk_in   ;
; N/A   ; None         ; -0.308 ns  ; RESET ; testdianzhen:inst8|column_red[3]        ; clk_in   ;
; N/A   ; None         ; -0.315 ns  ; RESET ; testdianzhen:inst8|column_red[2]        ; clk_in   ;
; N/A   ; None         ; -0.323 ns  ; RESET ; testdianzhen:inst8|column_red[4]        ; clk_in   ;
; N/A   ; None         ; -0.458 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[1] ; clk_in   ;
; N/A   ; None         ; -0.871 ns  ; RESET ; shumaguan:inst5|link_out_scan[6]        ; clk_in   ;
; N/A   ; None         ; -1.006 ns  ; RESET ; testdianzhen:inst8|column_red[1]        ; clk_in   ;
; N/A   ; None         ; -1.087 ns  ; RESET ; caidan1103:inst7|column_out[6]          ; clk_in   ;
; N/A   ; None         ; -1.114 ns  ; RESET ; testdianzhen:inst8|column_red[6]        ; clk_in   ;
; N/A   ; None         ; -1.279 ns  ; RESET ; caidan1103:inst7|column_out[5]          ; clk_in   ;
; N/A   ; None         ; -1.279 ns  ; RESET ; caidan1103:inst7|column_out[4]          ; clk_in   ;
; N/A   ; None         ; -1.279 ns  ; RESET ; caidan1103:inst7|column_out[3]          ; clk_in   ;
; N/A   ; None         ; -1.279 ns  ; RESET ; caidan1103:inst7|column_out[1]          ; clk_in   ;
; N/A   ; None         ; -1.302 ns  ; RESET ; caidan1103:inst7|column_out[7]          ; clk_in   ;
; N/A   ; None         ; -1.420 ns  ; RESET ; caidan1103:inst7|r_series[1]            ; clk_in   ;
; N/A   ; None         ; -1.420 ns  ; RESET ; caidan1103:inst7|r_series[0]            ; clk_in   ;
; N/A   ; None         ; -1.423 ns  ; RESET ; caidan1103:inst7|r_series[2]            ; clk_in   ;
; N/A   ; None         ; -1.423 ns  ; RESET ; caidan1103:inst7|r_series[3]            ; clk_in   ;
; N/A   ; None         ; -1.423 ns  ; RESET ; caidan1103:inst7|r_series[6]            ; clk_in   ;
; N/A   ; None         ; -1.423 ns  ; RESET ; caidan1103:inst7|r_series[5]            ; clk_in   ;
; N/A   ; None         ; -1.423 ns  ; RESET ; caidan1103:inst7|r_series[4]            ; clk_in   ;
; N/A   ; None         ; -1.456 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[7] ; clk_in   ;
; N/A   ; None         ; -1.852 ns  ; RESET ; caidan1103:inst7|r_series[7]            ; clk_in   ;
; N/A   ; None         ; -1.958 ns  ; RESET ; shumaguan:inst5|link_out_scan[3]        ; clk_in   ;
; N/A   ; None         ; -1.960 ns  ; RESET ; shumaguan:inst5|link_out_scan[2]        ; clk_in   ;
; N/A   ; None         ; -2.023 ns  ; RESET ; shumaguan:inst5|link_out_scan[7]        ; clk_in   ;
; N/A   ; None         ; -2.416 ns  ; RESET ; shumaguan:inst5|link_out_scan[4]        ; clk_in   ;
; N/A   ; None         ; -2.576 ns  ; RESET ; daojishi:inst1|gameover                 ; clk_in   ;
; N/A   ; None         ; -2.775 ns  ; RESET ; shumaguan:inst5|link_out_scan[5]        ; clk_in   ;
; N/A   ; None         ; -3.024 ns  ; RESET ; shumaguan:inst5|link_out_scan[1]        ; clk_in   ;
; N/A   ; None         ; -6.873 ns  ; RESET ; defenjishu1103:inst3|point[4]           ; clk_in   ;
; N/A   ; None         ; -7.654 ns  ; RESET ; defenjishu1103:inst3|point[1]           ; clk_in   ;
; N/A   ; None         ; -7.657 ns  ; RESET ; defenjishu1103:inst3|point[3]           ; clk_in   ;
; N/A   ; None         ; -8.127 ns  ; RESET ; defenjishu1103:inst3|point[2]           ; clk_in   ;
; N/A   ; None         ; -8.128 ns  ; RESET ; defenjishu1103:inst3|point[0]           ; clk_in   ;
; N/A   ; None         ; -9.021 ns  ; RESET ; control:inst6|c_exchange[2]             ; clk_in   ;
; N/A   ; None         ; -9.022 ns  ; RESET ; control:inst6|c_exchange[1]             ; clk_in   ;
; N/A   ; None         ; -11.817 ns ; RESET ; control:inst6|c_exchange[0]             ; clk_in   ;
+-------+--------------+------------+-------+-----------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------+
; tco                                                                                                        ;
+-------+--------------+------------+-----------------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                    ; To              ; From Clock ;
+-------+--------------+------------+-----------------------------------------+-----------------+------------+
; N/A   ; None         ; 15.067 ns  ; jianpan:inst9|scan[3]                   ; COLUMN[3]       ; clk_in     ;
; N/A   ; None         ; 14.925 ns  ; jianpan:inst9|scan[1]                   ; COLUMN[1]       ; clk_in     ;
; N/A   ; None         ; 14.135 ns  ; testdianzhen:inst8|column_red[2]        ; COLUMN_RED[2]   ; clk_in     ;
; N/A   ; None         ; 14.118 ns  ; testdianzhen:inst8|column_green[2]      ; COLUMN_GREEN[2] ; clk_in     ;
; N/A   ; None         ; 14.108 ns  ; shumaguan:inst5|out_nixie[1]            ; NIXIE[1]        ; clk_in     ;
; N/A   ; None         ; 14.103 ns  ; testdianzhen:inst8|column_green[0]      ; COLUMN_GREEN[0] ; clk_in     ;
; N/A   ; None         ; 14.061 ns  ; shumaguan:inst5|out_nixie[0]            ; NIXIE[0]        ; clk_in     ;
; N/A   ; None         ; 13.842 ns  ; jianpan:inst9|scan[2]                   ; COLUMN[2]       ; clk_in     ;
; N/A   ; None         ; 13.837 ns  ; jianpan:inst9|scan[0]                   ; COLUMN[0]       ; clk_in     ;
; N/A   ; None         ; 13.790 ns  ; shumaguan:inst5|out_nixie[4]            ; NIXIE[4]        ; clk_in     ;
; N/A   ; None         ; 13.758 ns  ; testdianzhen:inst8|column_red[4]        ; COLUMN_RED[4]   ; clk_in     ;
; N/A   ; None         ; 13.749 ns  ; testdianzhen:inst8|temp_row_scanning[2] ; ROW_SCAN[2]     ; clk_in     ;
; N/A   ; None         ; 13.533 ns  ; shumaguan:inst5|out_nixie[6]            ; NIXIE[6]        ; clk_in     ;
; N/A   ; None         ; 13.498 ns  ; shumaguan:inst5|out_nixie[2]            ; NIXIE[2]        ; clk_in     ;
; N/A   ; None         ; 13.473 ns  ; testdianzhen:inst8|temp_row_scanning[0] ; ROW_SCAN[0]     ; clk_in     ;
; N/A   ; None         ; 13.441 ns  ; testdianzhen:inst8|temp_row_scanning[4] ; ROW_SCAN[4]     ; clk_in     ;
; N/A   ; None         ; 13.422 ns  ; testdianzhen:inst8|column_red[7]        ; COLUMN_RED[7]   ; clk_in     ;
; N/A   ; None         ; 13.405 ns  ; shumaguan:inst5|out_nixie[5]            ; NIXIE[5]        ; clk_in     ;
; N/A   ; None         ; 13.395 ns  ; testdianzhen:inst8|temp_row_scanning[3] ; ROW_SCAN[3]     ; clk_in     ;
; N/A   ; None         ; 13.379 ns  ; testdianzhen:inst8|column_green[7]      ; COLUMN_GREEN[7] ; clk_in     ;
; N/A   ; None         ; 13.365 ns  ; testdianzhen:inst8|column_green[1]      ; COLUMN_GREEN[1] ; clk_in     ;
; N/A   ; None         ; 13.343 ns  ; testdianzhen:inst8|temp_row_scanning[1] ; ROW_SCAN[1]     ; clk_in     ;
; N/A   ; None         ; 13.314 ns  ; testdianzhen:inst8|column_red[6]        ; COLUMN_RED[6]   ; clk_in     ;
; N/A   ; None         ; 13.112 ns  ; testdianzhen:inst8|column_green[4]      ; COLUMN_GREEN[4] ; clk_in     ;
; N/A   ; None         ; 12.986 ns  ; shumaguan:inst5|out_nixie[3]            ; NIXIE[3]        ; clk_in     ;
; N/A   ; None         ; 12.972 ns  ; testdianzhen:inst8|column_green[6]      ; COLUMN_GREEN[6] ; clk_in     ;
; N/A   ; None         ; 12.970 ns  ; testdianzhen:inst8|column_green[3]      ; COLUMN_GREEN[3] ; clk_in     ;
; N/A   ; None         ; 12.969 ns  ; testdianzhen:inst8|column_red[0]        ; COLUMN_RED[0]   ; clk_in     ;
; N/A   ; None         ; 12.968 ns  ; testdianzhen:inst8|column_red[1]        ; COLUMN_RED[1]   ; clk_in     ;
; N/A   ; None         ; 12.939 ns  ; testdianzhen:inst8|column_green[5]      ; COLUMN_GREEN[5] ; clk_in     ;
; N/A   ; None         ; 12.892 ns  ; testdianzhen:inst8|column_red[3]        ; COLUMN_RED[3]   ; clk_in     ;
; N/A   ; None         ; 12.848 ns  ; testdianzhen:inst8|column_red[5]        ; COLUMN_RED[5]   ; clk_in     ;
; N/A   ; None         ; 12.839 ns  ; testdianzhen:inst8|temp_row_scanning[6] ; ROW_SCAN[6]     ; clk_in     ;
; N/A   ; None         ; 12.802 ns  ; testdianzhen:inst8|temp_row_scanning[5] ; ROW_SCAN[5]     ; clk_in     ;
; N/A   ; None         ; 12.777 ns  ; testdianzhen:inst8|temp_row_scanning[7] ; ROW_SCAN[7]     ; clk_in     ;
+-------+--------------+------------+-----------------------------------------+-----------------+------------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                      ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+
; N/A           ; None        ; 19.881 ns ; RESET ; defenjishu1103:inst3|point[0]           ; clk_in   ;
; N/A           ; None        ; 19.880 ns ; RESET ; defenjishu1103:inst3|point[2]           ; clk_in   ;
; N/A           ; None        ; 19.410 ns ; RESET ; defenjishu1103:inst3|point[3]           ; clk_in   ;
; N/A           ; None        ; 19.407 ns ; RESET ; defenjishu1103:inst3|point[1]           ; clk_in   ;
; N/A           ; None        ; 18.626 ns ; RESET ; defenjishu1103:inst3|point[4]           ; clk_in   ;
; N/A           ; None        ; 12.371 ns ; RESET ; control:inst6|c_exchange[0]             ; clk_in   ;
; N/A           ; None        ; 11.565 ns ; RESET ; control:inst6|c_exchange[2]             ; clk_in   ;
; N/A           ; None        ; 11.565 ns ; RESET ; control:inst6|c_exchange[1]             ; clk_in   ;
; N/A           ; None        ; 4.457 ns  ; RESET ; caidan1103:inst7|column_out[5]          ; clk_in   ;
; N/A           ; None        ; 4.455 ns  ; RESET ; caidan1103:inst7|column_out[3]          ; clk_in   ;
; N/A           ; None        ; 4.453 ns  ; RESET ; caidan1103:inst7|column_out[1]          ; clk_in   ;
; N/A           ; None        ; 4.370 ns  ; RESET ; caidan1103:inst7|column_out[7]          ; clk_in   ;
; N/A           ; None        ; 4.326 ns  ; RESET ; caidan1103:inst7|r_series[1]            ; clk_in   ;
; N/A           ; None        ; 3.971 ns  ; RESET ; caidan1103:inst7|r_series[4]            ; clk_in   ;
; N/A           ; None        ; 3.970 ns  ; RESET ; caidan1103:inst7|r_series[2]            ; clk_in   ;
; N/A           ; None        ; 3.955 ns  ; RESET ; caidan1103:inst7|r_series[3]            ; clk_in   ;
; N/A           ; None        ; 3.954 ns  ; RESET ; caidan1103:inst7|r_series[6]            ; clk_in   ;
; N/A           ; None        ; 3.924 ns  ; RESET ; caidan1103:inst7|row_out[5]             ; clk_in   ;
; N/A           ; None        ; 3.747 ns  ; RESET ; caidan1103:inst7|r_series[5]            ; clk_in   ;
; N/A           ; None        ; 3.718 ns  ; RESET ; caidan1103:inst7|r_series[7]            ; clk_in   ;
; N/A           ; None        ; 3.578 ns  ; RESET ; shumaguan:inst5|link_out_scan[1]        ; clk_in   ;
; N/A           ; None        ; 3.522 ns  ; RESET ; caidan1103:inst7|column_out[4]          ; clk_in   ;
; N/A           ; None        ; 3.342 ns  ; RESET ; caidan1103:inst7|row_out[3]             ; clk_in   ;
; N/A           ; None        ; 3.331 ns  ; RESET ; caidan1103:inst7|row_out[1]             ; clk_in   ;
; N/A           ; None        ; 3.329 ns  ; RESET ; shumaguan:inst5|link_out_scan[5]        ; clk_in   ;
; N/A           ; None        ; 3.324 ns  ; RESET ; caidan1103:inst7|row_out[7]             ; clk_in   ;
; N/A           ; None        ; 3.189 ns  ; RESET ; caidan1103:inst7|r_series[0]            ; clk_in   ;
; N/A           ; None        ; 3.130 ns  ; RESET ; daojishi:inst1|gameover                 ; clk_in   ;
; N/A           ; None        ; 2.975 ns  ; RESET ; testdianzhen:inst8|column_red[0]        ; clk_in   ;
; N/A           ; None        ; 2.970 ns  ; RESET ; shumaguan:inst5|link_out_scan[4]        ; clk_in   ;
; N/A           ; None        ; 2.959 ns  ; RESET ; testdianzhen:inst8|column_red[6]        ; clk_in   ;
; N/A           ; None        ; 2.699 ns  ; RESET ; shumaguan:inst5|out_nixie[3]            ; clk_in   ;
; N/A           ; None        ; 2.632 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[4] ; clk_in   ;
; N/A           ; None        ; 2.632 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[3] ; clk_in   ;
; N/A           ; None        ; 2.632 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[1] ; clk_in   ;
; N/A           ; None        ; 2.577 ns  ; RESET ; shumaguan:inst5|link_out_scan[7]        ; clk_in   ;
; N/A           ; None        ; 2.570 ns  ; RESET ; testdianzhen:inst8|column_red[7]        ; clk_in   ;
; N/A           ; None        ; 2.514 ns  ; RESET ; shumaguan:inst5|link_out_scan[2]        ; clk_in   ;
; N/A           ; None        ; 2.512 ns  ; RESET ; shumaguan:inst5|link_out_scan[3]        ; clk_in   ;
; N/A           ; None        ; 2.339 ns  ; RESET ; caidan1103:inst7|column_out[2]          ; clk_in   ;
; N/A           ; None        ; 2.326 ns  ; RESET ; shumaguan:inst5|out_nixie[6]            ; clk_in   ;
; N/A           ; None        ; 2.269 ns  ; RESET ; testdianzhen:inst8|column_red[1]        ; clk_in   ;
; N/A           ; None        ; 2.226 ns  ; RESET ; testdianzhen:inst8|column_red[4]        ; clk_in   ;
; N/A           ; None        ; 2.226 ns  ; RESET ; testdianzhen:inst8|column_red[3]        ; clk_in   ;
; N/A           ; None        ; 2.226 ns  ; RESET ; testdianzhen:inst8|column_red[2]        ; clk_in   ;
; N/A           ; None        ; 2.220 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[0] ; clk_in   ;
; N/A           ; None        ; 2.172 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[6] ; clk_in   ;
; N/A           ; None        ; 2.172 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[2] ; clk_in   ;
; N/A           ; None        ; 2.169 ns  ; RESET ; shumaguan:inst5|out_nixie[5]            ; clk_in   ;
; N/A           ; None        ; 2.122 ns  ; RESET ; shumaguan:inst5|out_nixie[4]            ; clk_in   ;
; N/A           ; None        ; 2.010 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[7] ; clk_in   ;
; N/A           ; None        ; 1.952 ns  ; RESET ; shumaguan:inst5|out_nixie[0]            ; clk_in   ;
; N/A           ; None        ; 1.833 ns  ; RESET ; caidan1103:inst7|column_out[6]          ; clk_in   ;
; N/A           ; None        ; 1.767 ns  ; RESET ; testdianzhen:inst8|column_green[2]      ; clk_in   ;
; N/A           ; None        ; 1.653 ns  ; RESET ; shumaguan:inst5|out_nixie[1]            ; clk_in   ;
; N/A           ; None        ; 1.582 ns  ; RESET ; testdianzhen:inst8|column_red[5]        ; clk_in   ;
; N/A           ; None        ; 1.490 ns  ; RESET ; shumaguan:inst5|out_nixie[2]            ; clk_in   ;
; N/A           ; None        ; 1.425 ns  ; RESET ; shumaguan:inst5|link_out_scan[6]        ; clk_in   ;
; N/A           ; None        ; 1.267 ns  ; RESET ; caidan1103:inst7|row_out[0]             ; clk_in   ;
; N/A           ; None        ; 1.169 ns  ; RESET ; testdianzhen:inst8|column_green[3]      ; clk_in   ;
; N/A           ; None        ; 1.168 ns  ; RESET ; testdianzhen:inst8|column_green[4]      ; clk_in   ;
; N/A           ; None        ; 1.167 ns  ; RESET ; testdianzhen:inst8|column_green[7]      ; clk_in   ;
; N/A           ; None        ; 1.159 ns  ; RESET ; testdianzhen:inst8|column_green[6]      ; clk_in   ;
; N/A           ; None        ; 1.156 ns  ; RESET ; testdianzhen:inst8|column_green[0]      ; clk_in   ;
; N/A           ; None        ; 1.155 ns  ; RESET ; testdianzhen:inst8|column_green[5]      ; clk_in   ;
; N/A           ; None        ; 1.149 ns  ; RESET ; caidan1103:inst7|row_out[6]             ; clk_in   ;
; N/A           ; None        ; 1.114 ns  ; RESET ; testdianzhen:inst8|column_green[1]      ; clk_in   ;
; N/A           ; None        ; 1.077 ns  ; RESET ; caidan1103:inst7|row_out[4]             ; clk_in   ;
; N/A           ; None        ; 1.033 ns  ; RESET ; caidan1103:inst7|column_out[0]          ; clk_in   ;
; N/A           ; None        ; 0.957 ns  ; RESET ; testdianzhen:inst8|temp_row_scanning[5] ; clk_in   ;
; N/A           ; None        ; 0.663 ns  ; RESET ; caidan1103:inst7|row_out[2]             ; clk_in   ;
; N/A           ; None        ; 0.603 ns  ; RESET ; shumaguan:inst5|link_out_scan[0]        ; clk_in   ;
; N/A           ; None        ; 0.024 ns  ; RESET ; daojishi:inst1|count_o[0]               ; clk_in   ;
; N/A           ; None        ; 0.023 ns  ; RESET ; daojishi:inst1|count_d[0]               ; clk_in   ;
; N/A           ; None        ; 0.020 ns  ; RESET ; daojishi:inst1|count_d[1]               ; clk_in   ;
; N/A           ; None        ; 0.015 ns  ; RESET ; daojishi:inst1|count_o[2]               ; clk_in   ;
; N/A           ; None        ; 0.012 ns  ; RESET ; daojishi:inst1|count_o[1]               ; clk_in   ;
; N/A           ; None        ; 0.012 ns  ; RESET ; daojishi:inst1|count_o[3]               ; clk_in   ;
+---------------+-------------+-----------+-------+-----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 05 16:44:42 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yingtuo -c yingtuo
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "defenjishu1103:inst3|gameover" is a latch
    Warning: Node "jianpan:inst9|column_output[0]" is a latch
    Warning: Node "jianpan:inst9|column_output[2]" is a latch
    Warning: Node "jianpan:inst9|column_output[3]" is a latch
    Warning: Node "jianpan:inst9|column_output[1]" is a latch
    Warning: Node "jianpan:inst9|row_output[0]" is a latch
    Warning: Node "jianpan:inst9|row_output[1]" is a latch
    Warning: Node "jianpan:inst9|row_output[2]" is a latch
    Warning: Node "jianpan:inst9|row_output[3]" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "defenjishu1103:inst3|color_flag[0]~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
    Info: Assuming node "ROW[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "ROW[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "ROW[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "ROW[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 92 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "defenjishu1103:inst3|gameover" as buffer
    Info: Detected gated clock "jianpan:inst9|row_output[3]~4" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~12" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~11" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Equal0~3" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux0~9" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux2~4" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux6" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux6~5" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux6~4" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux4" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux2~2" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux4~5" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux4~4" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[2][3]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_row[3]~11" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[0][3]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[1][3]" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux0~8" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux0~7" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[2][2]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_row[2]~10" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[0][2]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[1][2]" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Mux0~6" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[2][1]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_row[1]~9" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[0][1]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[1][1]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[2][0]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[0][0]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_row[1][0]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_row[0]~8" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~7" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~6" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~5" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~4" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~3" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~1" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~0" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[2][1]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_column[1]~11" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[0][1]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[1][1]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[2][3]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_column[3]~10" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[0][3]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[1][3]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[2][2]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_column[2]~9" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[0][2]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[1][2]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[2][0]" as buffer
    Info: Detected gated clock "xiaodou:inst10|odata_column[0]~8" as buffer
    Info: Detected ripple clock "testcounter:inst|clk_1hh" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[0][0]" as buffer
    Info: Detected ripple clock "xiaodou:inst10|cache_column[1][0]" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Equal0~1" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Equal0~0" as buffer
    Info: Detected gated clock "defenjishu1103:inst3|Add0~0" as buffer
    Info: Detected gated clock "defenjishu1103:inst3|Equal2~0" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Equal1~1" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|Equal1~0" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[6]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[2]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[3]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[4]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[5]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[0]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[7]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|row_out[1]" as buffer
    Info: Detected ripple clock "defenjishu1103:inst3|point[0]" as buffer
    Info: Detected ripple clock "defenjishu1103:inst3|point[2]" as buffer
    Info: Detected ripple clock "defenjishu1103:inst3|point[3]" as buffer
    Info: Detected ripple clock "defenjishu1103:inst3|point[1]" as buffer
    Info: Detected ripple clock "defenjishu1103:inst3|point[4]" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~9" as buffer
    Info: Detected gated clock "jifenqi1103:inst2|catch~10" as buffer
    Info: Detected ripple clock "testcounter:inst|clk_2hz" as buffer
    Info: Detected gated clock "defenjishu1103:inst3|gameover~6" as buffer
    Info: Detected ripple clock "testcounter:inst|clk_1h" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[0]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[1]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[2]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[3]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[4]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[5]" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[6]" as buffer
    Info: Detected ripple clock "daojishi:inst1|gameover" as buffer
    Info: Detected ripple clock "caidan1103:inst7|column_out[7]" as buffer
    Info: Detected ripple clock "testcounter:inst|clk_1kh" as buffer
    Info: Detected ripple clock "jianpan:inst9|i_clk" as buffer
Info: Clock "clk_in" has Internal fmax of 15.09 MHz between source register "defenjishu1103:inst3|gameover" and destination register "shumaguan:inst5|out_nixie[5]" (period= 66.272 ns)
    Info: + Longest register to register delay is 6.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y7_N8; Fanout = 8; REG Node = 'defenjishu1103:inst3|gameover'
        Info: 2: + IC(0.779 ns) + CELL(0.200 ns) = 0.979 ns; Loc. = LC_X11_Y7_N3; Fanout = 7; COMB Node = 'shumaguan:inst5|out_nixie[5]~5'
        Info: 3: + IC(0.764 ns) + CELL(0.200 ns) = 1.943 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; COMB Node = 'shumaguan:inst5|out_nixie[5]~14'
        Info: 4: + IC(2.785 ns) + CELL(0.740 ns) = 5.468 ns; Loc. = LC_X10_Y8_N8; Fanout = 1; COMB Node = 'shumaguan:inst5|Mux75~5'
        Info: 5: + IC(0.720 ns) + CELL(0.591 ns) = 6.779 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'shumaguan:inst5|out_nixie[5]'
        Info: Total cell delay = 1.731 ns ( 25.53 % )
        Info: Total interconnect delay = 5.048 ns ( 74.47 % )
    Info: - Smallest clock skew is -26.024 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 52; REG Node = 'testcounter:inst|clk_1kh'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'shumaguan:inst5|out_nixie[5]'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
        Info: - Longest clock path from clock "clk_in" to source register is 34.160 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N7; Fanout = 25; REG Node = 'testcounter:inst|clk_1hh'
            Info: 3: + IC(3.806 ns) + CELL(1.294 ns) = 9.295 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; REG Node = 'xiaodou:inst10|cache_row[1][1]'
            Info: 4: + IC(0.906 ns) + CELL(0.740 ns) = 10.941 ns; Loc. = LC_X5_Y8_N8; Fanout = 6; COMB Node = 'xiaodou:inst10|odata_row[1]~9'
            Info: 5: + IC(3.658 ns) + CELL(0.200 ns) = 14.799 ns; Loc. = LC_X15_Y6_N0; Fanout = 3; COMB Node = 'jifenqi1103:inst2|Mux0~8'
            Info: 6: + IC(0.802 ns) + CELL(0.511 ns) = 16.112 ns; Loc. = LC_X15_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|Mux4~4'
            Info: 7: + IC(1.181 ns) + CELL(0.740 ns) = 18.033 ns; Loc. = LC_X14_Y6_N5; Fanout = 2; COMB Node = 'jifenqi1103:inst2|Mux4'
            Info: 8: + IC(1.153 ns) + CELL(0.740 ns) = 19.926 ns; Loc. = LC_X13_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~11'
            Info: 9: + IC(1.145 ns) + CELL(0.740 ns) = 21.811 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~13'
            Info: 10: + IC(0.705 ns) + CELL(0.914 ns) = 23.430 ns; Loc. = LC_X12_Y6_N0; Fanout = 22; COMB Node = 'jifenqi1103:inst2|catch'
            Info: 11: + IC(1.876 ns) + CELL(1.294 ns) = 26.600 ns; Loc. = LC_X15_Y7_N4; Fanout = 13; REG Node = 'defenjishu1103:inst3|point[1]'
            Info: 12: + IC(1.016 ns) + CELL(0.511 ns) = 28.127 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'defenjishu1103:inst3|Add0~0'
            Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 28.632 ns; Loc. = LC_X15_Y7_N2; Fanout = 6; COMB Node = 'defenjishu1103:inst3|Equal2~0'
            Info: 14: + IC(2.570 ns) + CELL(0.511 ns) = 31.713 ns; Loc. = LC_X10_Y9_N0; Fanout = 1; COMB Node = 'defenjishu1103:inst3|gameover~6'
            Info: 15: + IC(1.936 ns) + CELL(0.511 ns) = 34.160 ns; Loc. = LC_X11_Y7_N8; Fanout = 8; REG Node = 'defenjishu1103:inst3|gameover'
            Info: Total cell delay = 11.363 ns ( 33.26 % )
            Info: Total interconnect delay = 22.797 ns ( 66.74 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.333 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 42 non-operational path(s) clocked by clock "clk_in" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "daojishi:inst1|gameover" and destination pin or register "defenjishu1103:inst3|gameover" for clock "clk_in" (Hold time is 18.953 ns)
    Info: + Largest clock skew is 26.024 ns
        Info: + Longest clock path from clock "clk_in" to destination register is 34.160 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N7; Fanout = 25; REG Node = 'testcounter:inst|clk_1hh'
            Info: 3: + IC(3.806 ns) + CELL(1.294 ns) = 9.295 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; REG Node = 'xiaodou:inst10|cache_row[1][1]'
            Info: 4: + IC(0.906 ns) + CELL(0.740 ns) = 10.941 ns; Loc. = LC_X5_Y8_N8; Fanout = 6; COMB Node = 'xiaodou:inst10|odata_row[1]~9'
            Info: 5: + IC(3.658 ns) + CELL(0.200 ns) = 14.799 ns; Loc. = LC_X15_Y6_N0; Fanout = 3; COMB Node = 'jifenqi1103:inst2|Mux0~8'
            Info: 6: + IC(0.802 ns) + CELL(0.511 ns) = 16.112 ns; Loc. = LC_X15_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|Mux4~4'
            Info: 7: + IC(1.181 ns) + CELL(0.740 ns) = 18.033 ns; Loc. = LC_X14_Y6_N5; Fanout = 2; COMB Node = 'jifenqi1103:inst2|Mux4'
            Info: 8: + IC(1.153 ns) + CELL(0.740 ns) = 19.926 ns; Loc. = LC_X13_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~11'
            Info: 9: + IC(1.145 ns) + CELL(0.740 ns) = 21.811 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~13'
            Info: 10: + IC(0.705 ns) + CELL(0.914 ns) = 23.430 ns; Loc. = LC_X12_Y6_N0; Fanout = 22; COMB Node = 'jifenqi1103:inst2|catch'
            Info: 11: + IC(1.876 ns) + CELL(1.294 ns) = 26.600 ns; Loc. = LC_X15_Y7_N4; Fanout = 13; REG Node = 'defenjishu1103:inst3|point[1]'
            Info: 12: + IC(1.016 ns) + CELL(0.511 ns) = 28.127 ns; Loc. = LC_X15_Y7_N1; Fanout = 2; COMB Node = 'defenjishu1103:inst3|Add0~0'
            Info: 13: + IC(0.305 ns) + CELL(0.200 ns) = 28.632 ns; Loc. = LC_X15_Y7_N2; Fanout = 6; COMB Node = 'defenjishu1103:inst3|Equal2~0'
            Info: 14: + IC(2.570 ns) + CELL(0.511 ns) = 31.713 ns; Loc. = LC_X10_Y9_N0; Fanout = 1; COMB Node = 'defenjishu1103:inst3|gameover~6'
            Info: 15: + IC(1.936 ns) + CELL(0.511 ns) = 34.160 ns; Loc. = LC_X11_Y7_N8; Fanout = 8; REG Node = 'defenjishu1103:inst3|gameover'
            Info: Total cell delay = 11.363 ns ( 33.26 % )
            Info: Total interconnect delay = 22.797 ns ( 66.74 % )
        Info: - Shortest clock path from clock "clk_in" to source register is 8.136 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 52; REG Node = 'testcounter:inst|clk_1kh'
            Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X10_Y9_N3; Fanout = 9; REG Node = 'daojishi:inst1|gameover'
            Info: Total cell delay = 3.375 ns ( 41.48 % )
            Info: Total interconnect delay = 4.761 ns ( 58.52 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 6.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N3; Fanout = 9; REG Node = 'daojishi:inst1|gameover'
        Info: 2: + IC(3.852 ns) + CELL(0.511 ns) = 4.363 ns; Loc. = LC_X12_Y8_N8; Fanout = 3; COMB Node = 'control:inst6|process_0~0'
        Info: 3: + IC(2.132 ns) + CELL(0.200 ns) = 6.695 ns; Loc. = LC_X11_Y7_N8; Fanout = 8; REG Node = 'defenjishu1103:inst3|gameover'
        Info: Total cell delay = 0.711 ns ( 10.62 % )
        Info: Total interconnect delay = 5.984 ns ( 89.38 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "shumaguan:inst5|out_nixie[5]" (data pin = "RESET", clock pin = "clk_in") is 2.163 ns
    Info: + Longest pin to register delay is 9.966 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_62; Fanout = 80; PIN Node = 'RESET'
        Info: 2: + IC(2.523 ns) + CELL(0.511 ns) = 4.166 ns; Loc. = LC_X11_Y7_N3; Fanout = 7; COMB Node = 'shumaguan:inst5|out_nixie[5]~5'
        Info: 3: + IC(0.764 ns) + CELL(0.200 ns) = 5.130 ns; Loc. = LC_X11_Y7_N0; Fanout = 4; COMB Node = 'shumaguan:inst5|out_nixie[5]~14'
        Info: 4: + IC(2.785 ns) + CELL(0.740 ns) = 8.655 ns; Loc. = LC_X10_Y8_N8; Fanout = 1; COMB Node = 'shumaguan:inst5|Mux75~5'
        Info: 5: + IC(0.720 ns) + CELL(0.591 ns) = 9.966 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'shumaguan:inst5|out_nixie[5]'
        Info: Total cell delay = 3.174 ns ( 31.85 % )
        Info: Total interconnect delay = 6.792 ns ( 68.15 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 8.136 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 52; REG Node = 'testcounter:inst|clk_1kh'
        Info: 3: + IC(3.023 ns) + CELL(0.918 ns) = 8.136 ns; Loc. = LC_X10_Y8_N5; Fanout = 1; REG Node = 'shumaguan:inst5|out_nixie[5]'
        Info: Total cell delay = 3.375 ns ( 41.48 % )
        Info: Total interconnect delay = 4.761 ns ( 58.52 % )
Info: tco from clock "clk_in" to destination pin "COLUMN[3]" through register "jianpan:inst9|scan[3]" is 15.067 ns
    Info: + Longest clock path from clock "clk_in" to source register is 10.338 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N9; Fanout = 52; REG Node = 'testcounter:inst|clk_1kh'
        Info: 3: + IC(3.023 ns) + CELL(1.294 ns) = 8.512 ns; Loc. = LC_X10_Y10_N6; Fanout = 5; REG Node = 'jianpan:inst9|i_clk'
        Info: 4: + IC(0.908 ns) + CELL(0.918 ns) = 10.338 ns; Loc. = LC_X10_Y10_N2; Fanout = 6; REG Node = 'jianpan:inst9|scan[3]'
        Info: Total cell delay = 4.669 ns ( 45.16 % )
        Info: Total interconnect delay = 5.669 ns ( 54.84 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 4.353 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 6; REG Node = 'jianpan:inst9|scan[3]'
        Info: 2: + IC(2.031 ns) + CELL(2.322 ns) = 4.353 ns; Loc. = PIN_124; Fanout = 0; PIN Node = 'COLUMN[3]'
        Info: Total cell delay = 2.322 ns ( 53.34 % )
        Info: Total interconnect delay = 2.031 ns ( 46.66 % )
Info: th for register "defenjishu1103:inst3|point[0]" (data pin = "RESET", clock pin = "clk_in") is 19.881 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 26.224 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 24; CLK Node = 'clk_in'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N7; Fanout = 25; REG Node = 'testcounter:inst|clk_1hh'
        Info: 3: + IC(3.806 ns) + CELL(1.294 ns) = 9.295 ns; Loc. = LC_X5_Y8_N1; Fanout = 2; REG Node = 'xiaodou:inst10|cache_row[1][1]'
        Info: 4: + IC(0.906 ns) + CELL(0.740 ns) = 10.941 ns; Loc. = LC_X5_Y8_N8; Fanout = 6; COMB Node = 'xiaodou:inst10|odata_row[1]~9'
        Info: 5: + IC(3.658 ns) + CELL(0.200 ns) = 14.799 ns; Loc. = LC_X15_Y6_N0; Fanout = 3; COMB Node = 'jifenqi1103:inst2|Mux0~8'
        Info: 6: + IC(0.802 ns) + CELL(0.511 ns) = 16.112 ns; Loc. = LC_X15_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|Mux4~4'
        Info: 7: + IC(1.181 ns) + CELL(0.740 ns) = 18.033 ns; Loc. = LC_X14_Y6_N5; Fanout = 2; COMB Node = 'jifenqi1103:inst2|Mux4'
        Info: 8: + IC(1.153 ns) + CELL(0.740 ns) = 19.926 ns; Loc. = LC_X13_Y6_N9; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~11'
        Info: 9: + IC(1.145 ns) + CELL(0.740 ns) = 21.811 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'jifenqi1103:inst2|catch~13'
        Info: 10: + IC(0.705 ns) + CELL(0.914 ns) = 23.430 ns; Loc. = LC_X12_Y6_N0; Fanout = 22; COMB Node = 'jifenqi1103:inst2|catch'
        Info: 11: + IC(1.876 ns) + CELL(0.918 ns) = 26.224 ns; Loc. = LC_X15_Y7_N8; Fanout = 12; REG Node = 'defenjishu1103:inst3|point[0]'
        Info: Total cell delay = 9.254 ns ( 35.29 % )
        Info: Total interconnect delay = 16.970 ns ( 64.71 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 6.564 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_62; Fanout = 80; PIN Node = 'RESET'
        Info: 2: + IC(2.505 ns) + CELL(0.511 ns) = 4.148 ns; Loc. = LC_X11_Y7_N9; Fanout = 13; COMB Node = 'testdianzhen:inst8|Mux57~0'
        Info: 3: + IC(1.825 ns) + CELL(0.591 ns) = 6.564 ns; Loc. = LC_X15_Y7_N8; Fanout = 12; REG Node = 'defenjishu1103:inst3|point[0]'
        Info: Total cell delay = 2.234 ns ( 34.03 % )
        Info: Total interconnect delay = 4.330 ns ( 65.97 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Sun Nov 05 16:44:43 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


