
---------- Begin Simulation Statistics ----------
final_tick                               1747993472000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156801                       # Simulator instruction rate (inst/s)
host_mem_usage                                4605672                       # Number of bytes of host memory used
host_op_rate                                   263202                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13073.93                       # Real time elapsed on the host
host_tick_rate                               39662484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000003                       # Number of instructions simulated
sim_ops                                    3441082279                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.518545                       # Number of seconds simulated
sim_ticks                                518544650750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4712494                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9425856                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        10539                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted      1270827                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1257605                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1257890                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          285                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups       1271014                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         6289060                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       38415951                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        10539                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches          1250333                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    115337619                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      1363033                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1584747969                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1036899536                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.528352                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.768236                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    721099945     69.54%     69.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     54574589      5.26%     74.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     30679799      2.96%     77.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     28240585      2.72%     80.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     26796576      2.58%     83.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24317427      2.35%     85.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     18353336      1.77%     87.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     17499660      1.69%     88.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    115337619     11.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1036899536                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts       1452333629                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       610441527                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           430941180                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         5246      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    341737212     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult          301      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    179881217     11.35%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     19397194      1.22%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.14% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd    287018074     18.11%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.25% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       605293      0.04%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult    211344662     13.34%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56009894      3.53%     69.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     10716443      0.68%     69.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead    374931286     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite    103101147      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1584747969                       # Class of committed instruction
system.switch_cpus_1.commit.refs            544758770                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1584747969                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.037089                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.037089                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    722393919                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1586413849                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       85034088                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       203652119                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        30048                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     25979077                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431376845                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               58867                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         113973751                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38048                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches           1271014                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101544564                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           935503497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1001632982                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         60096                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001226                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    101555756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1257605                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.965812                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1037089301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.530414                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.980914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      790457473     76.22%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       20254102      1.95%     78.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       14300511      1.38%     79.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7857524      0.76%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        8381920      0.81%     81.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       13965800      1.35%     82.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       13488911      1.30%     83.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       16605983      1.60%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      151777077     14.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1037089301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads      2191733197                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes     1349853093                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts        10632                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches        1259924                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.557782                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          575072556                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        113973751                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      84297463                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431421179                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    114031778                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1586097373                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    461098805                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        57094                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1615558881                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      1839054                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    156805438                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        30048                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    160356031                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      4466295                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     27124035                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        13544                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       479986                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       214180                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        13544                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10382                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1766651314                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1585753066                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628988                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1111203274                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.529042                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1585785824                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1202825064                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     120694179                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.964237                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.964237                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         5290      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    341903817     21.16%     21.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          422      0.00%     21.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    180036049     11.14%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     19418919      1.20%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.51% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd    287108306     17.77%     51.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       605293      0.04%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult    211426759     13.09%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     64298762      3.98%     68.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     10721904      0.66%     69.05% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead    396829340     24.56%     93.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite    103261120      6.39%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1615615981                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses    1488263568                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads   2963067922                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses   1453080389                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes   1454404833                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          18594099                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011509                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           966      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu       151270      0.81%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.82% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       486242      2.62%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.43% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult       254417      1.37%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      4.80% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      4584833     24.66%     29.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       545369      2.93%     32.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead     12376441     66.56%     98.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       194561      1.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    145941222                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1323857221                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    132672677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    133055325                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1586097373                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1615615981                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1349283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9787                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1015184                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1037089301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.557837                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.358690                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    624902504     60.26%     60.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     69921718      6.74%     67.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     69074055      6.66%     73.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     51112862      4.93%     78.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     57501640      5.54%     84.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     50977029      4.92%     89.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     53889133      5.20%     94.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     31701816      3.06%     97.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     28008544      2.70%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1037089301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.557837                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         101544564                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      9751204                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4114468                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431421179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    114031778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     602445039                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1037089301                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     260047604                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1508028936                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     33427937                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       96734186                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    225898975                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       100645                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3915281789                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1586250621                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1509351965                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       216894173                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    208946301                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        30048                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    463383241                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        1322902                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups   2192250031                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   1143802528                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       161463285                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2507578565                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3172412004                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14263862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1977185                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     28491975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1977185                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     13341962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      2485483                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     26683620                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        2485483                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3568549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1473420                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3239073                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1144813                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1144813                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3568549                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     14139218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     14139218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14139218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    395954048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    395954048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               395954048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4713363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4713363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4713363                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16376704500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        25836030750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1747993472000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12063292                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3670004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14512996                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           35749                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2164821                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2164821                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12063292                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     42755816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              42755837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1051435968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1051436864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3954894                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94043072                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18218756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.108525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.311042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16241571     89.15%     89.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1977185     10.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18218756                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16446575500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21360033500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       886455                       # number of demand (read+write) hits
system.l2.demand_hits::total                   886455                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       886455                       # number of overall hits
system.l2.overall_hits::total                  886455                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     13341651                       # number of demand (read+write) misses
system.l2.demand_misses::total               13341658                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     13341651                       # number of overall misses
system.l2.overall_misses::total              13341658                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 796837210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     796838109000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 796837210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    796838109000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     14228106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14228113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     14228106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14228113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.937697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937697                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.937697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937697                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 128428.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 59725.532470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59725.568516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 128428.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 59725.532470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59725.568516                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1469423                       # number of writebacks
system.l2.writebacks::total                   1469423                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     13341651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13341658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     13341651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13341658                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 663420700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 663421529000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 663420700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 663421529000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.937697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937697                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.937697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937697                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 118428.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 49725.532470                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49725.568516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 118428.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 49725.532470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49725.568516                       # average overall mshr miss latency
system.l2.replacements                        1469430                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2200581                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2200581                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2200581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2200581                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11872224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11872224                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        35440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                35440                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data          309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                309                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        35749                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            35749                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008644                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008644                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data          309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5119500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5119500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008644                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16567.961165                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16567.961165                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       695718                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                695718                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      1469103                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1469103                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 133339632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  133339632500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2164821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2164821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.678626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.678626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 90762.616712                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90762.616712                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      1469103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1469103                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 118648602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 118648602500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.678626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.678626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 80762.616712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80762.616712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       190737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             190737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     11872548                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         11872555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       899000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 663497577500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 663498476500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     12063285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12063292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 128428.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 55885.019585                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 55885.062356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     11872548                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     11872555                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       829000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 544772097500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 544772926500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984189                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 118428.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 45885.019585                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 45885.062356                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4081.546743                       # Cycle average of tags in use
system.l2.tags.total_refs                     3282338                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2204664                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.488816                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4081.546743                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2907                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 230136388                       # Number of tag accesses
system.l2.tags.data_accesses                230136388                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      8628296                       # number of demand (read+write) hits
system.l3.demand_hits::total                  8628296                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      8628296                       # number of overall hits
system.l3.overall_hits::total                 8628296                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      4713355                       # number of demand (read+write) misses
system.l3.demand_misses::total                4713362                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      4713355                       # number of overall misses
system.l3.overall_misses::total               4713362                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       787000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 474291631000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     474292418000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       787000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 474291631000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    474292418000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     13341651                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             13341658                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     13341651                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            13341658                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.353281                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.353282                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.353281                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.353282                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 112428.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 100627.181912                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100627.199439                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 112428.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 100627.181912                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100627.199439                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             1473420                       # number of writebacks
system.l3.writebacks::total                   1473420                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      4713355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4713362                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      4713355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4713362                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       717000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 427158081000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 427158798000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       717000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 427158081000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 427158798000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.353281                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.353282                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.353281                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.353282                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 102428.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 90627.181912                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 90627.199439                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 102428.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 90627.181912                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 90627.199439                       # average overall mshr miss latency
system.l3.replacements                        5850480                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      1469423                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1469423                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      1469423                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1469423                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks      1347496                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1347496                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data          308                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                  308                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data          309                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total              309                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.003236                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.003236                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.003236                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.003236                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       324290                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                324290                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data      1144813                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1144813                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data 105777735500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  105777735500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      1469103                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           1469103                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.779260                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.779260                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92397.391976                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92397.391976                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data      1144813                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1144813                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  94329605500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  94329605500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.779260                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.779260                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82397.391976                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 82397.391976                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      8304006                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            8304006                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data      3568542                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total          3568549                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       787000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 368513895500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 368514682500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     11872548                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       11872555                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.300571                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.300571                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 112428.571429                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 103267.355547                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 103267.373518                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3568542                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total      3568549                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       717000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 332828475500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 332829192500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.300571                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.300571                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 102428.571429                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 93267.355547                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 93267.373518                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    25679358                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   5883248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.364827                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     369.174302                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data                1                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   230.211198                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.008292                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 32167.606208                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.011266                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.007025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.981677                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4778                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24869                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         2520                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 432788400                       # Number of tag accesses
system.l3.tags.data_accesses                432788400                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          11872555                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2942843                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        16249290                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq             309                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp            309                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          1469103                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         1469103                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      11872555                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     40025587                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    947909184                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         5850480                       # Total snoops (count)
system.tol3bus.snoopTraffic                  94298880                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         19192447                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.129503                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.335756                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               16706964     87.05%     87.05% # Request fanout histogram
system.tol3bus.snoop_fanout::1                2485483     12.95%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           19192447                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14811233000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       20012641500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data    301654720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          301655168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94298880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94298880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      4713355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4713362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1473420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1473420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    581733356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             581734220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181852961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181852961                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181852961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    581733356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763587181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1473420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   4712999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443124250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        88203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        88203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10113461                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1387602                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4713362                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1473420                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4713362                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1473420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            288688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            282004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            292036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            292364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            288770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            301414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            299431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            287629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            290599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           289352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           312816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           307431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           300164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             90906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            94123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            94855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            94034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            92931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91139                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144362127500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23565030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            232730990000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30630.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49380.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1229672                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1094385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 26.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4713362                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1473420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2588329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1420421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  534542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  169713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  86788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  90196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  91328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  90705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  90364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  90048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  89370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  89882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  89734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  90189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  90140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  89295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  89341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  88512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3862331                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    102.510282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.854160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.683121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2841250     73.56%     73.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       669814     17.34%     90.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       238415      6.17%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65709      1.70%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        28478      0.74%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12147      0.31%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4352      0.11%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1499      0.04%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          667      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3862331                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        88203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.433285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.136782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.794685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          64719     73.38%     73.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        20420     23.15%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         2174      2.46%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          607      0.69%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          169      0.19%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           64      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           24      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         88203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        88203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.704579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.669197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.115195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            61024     69.19%     69.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1023      1.16%     70.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18884     21.41%     91.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6014      6.82%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1034      1.17%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              178      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         88203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              301632384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94297216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               301655168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94298880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       581.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    581.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  518565413500                       # Total gap between requests
system.mem_ctrls.avgGap                      83818.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data    301631936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94297216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 863.956458430403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 581689417.803718447685                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181849751.730372071266                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      4713355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1473420                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       426750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 232730563250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12555701528750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     60964.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     49376.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8521468.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    37.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          13903443540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7389832725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16997983800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3866542740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40933180080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     226914949140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8034873120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       318040805145                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        613.333499                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17120534750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17315220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 484108896000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          13673685480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7267713420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16652879040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3824573940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40933180080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     226703057340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8213308320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       317268397620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        611.843931                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17488109250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17315220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 483741321500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380405982                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101544552                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1565604366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380405982                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101544552                       # number of overall hits
system.cpu.icache.overall_hits::total      1565604366                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           12                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24346                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           12                       # number of overall misses
system.cpu.icache.overall_misses::total         24346                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1432500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1432500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1432500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1432500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380430316                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653832                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101544564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1565628712                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380430316                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653832                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101544564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1565628712                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst       119375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    58.839234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst       119375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    58.839234                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       910500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       910500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 130071.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 130071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 130071.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 130071.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380405982                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101544552                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1565604366                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           12                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24346                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1432500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1432500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380430316                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653832                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101544564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1565628712                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst       119375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    58.839234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 130071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 130071.428571                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986195                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1565628707                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64320.640360                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.914134                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     2.072061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995926                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.004047                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6262539189                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6262539189                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391675919                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    500890413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        918983117                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391675919                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416785                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    500890413                       # number of overall hits
system.cpu.dcache.overall_hits::total       918983117                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22266301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       786851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     17175670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       40228822                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22266301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       786851                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     17175670                       # number of overall misses
system.cpu.dcache.overall_misses::total      40228822                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  40610650500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 921992303667                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 962602954167                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  40610650500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 921992303667                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 962602954167                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413942220                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    518066083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959211939                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413942220                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    518066083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959211939                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.033153                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.033153                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51611.614524                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 53680.136127                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23928.191439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51611.614524                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 53680.136127                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23928.191439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    207915530                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4585269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.344238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     17725621                       # number of writebacks
system.cpu.dcache.writebacks::total          17725621                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2911820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2911820                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2911820                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2911820                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       786851                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     14263850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15050701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       786851                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     14263850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15050701                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  39823799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 833203582167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 873027381667                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  39823799500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 833203582167                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 873027381667                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.027533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028924                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.027533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50611.614524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 58413.652847                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58005.762102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50611.614524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 58413.652847                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58005.762102                       # average overall mshr miss latency
system.cpu.dcache.replacements               37270622                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284824486                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20899030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    389273397                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       694996913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6897606                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630447                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     14975100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      22503153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  33106507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 770731875500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 803838383000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291722092                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    404248497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    717500066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.037044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52512.752856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 51467.561185                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35721.144632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2911815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2911815                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     12063285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12693732                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  32476060500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 684143724000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 716619784500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.029841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 51512.752856                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 56712.887410                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56454.617484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106851433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    111617016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      223986204                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2200570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     17725669                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7504143000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 151260428167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 158764571167                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122220128                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674159                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    113817586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241711873                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027564                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.019334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073334                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47979.226874                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 68736.930962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8956.760457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2200565                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2356969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7347739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 149059858167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 156407597167                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027564                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.019334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009751                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46979.226874                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 67737.084870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66359.632718                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993765                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           956311355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          37271134                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.658231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   316.291453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    43.853508                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   151.848804                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.617757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.085651                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.296580                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3874118890                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3874118890                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1747993472000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753465000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 669240007000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
