# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../noip_lvds_stream_1_0/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd" \
"../../../../noip_lvds_stream_1_0/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd" \
"../../../../noip_lvds_stream_1_0/hdl/noip_lvds_stream.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.ip_user_files/bd/stream_test_design/ipshared/c614/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.ip_user_files/bd/stream_test_design/ipshared/c614/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.ip_user_files/bd/stream_test_design/ipshared/c614/hdl/noip_lvds_stream.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.ip_user_files/bd/stream_test_design/ip/stream_test_design_noip_lvds_stream_0_0/sim/stream_test_design_noip_lvds_stream_0_0.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.ip_user_files/bd/stream_test_design/sim/stream_test_design.vhd" \
"../../../../edit_noip_lvds_stream_v1_0.srcs/sim_1/new/tb_lvds_stream.vhd" \

# Do not sort compile order
nosort
