$date
	Thu May 12 23:02:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_cpu $end
$var wire 1 ! ram_we $end
$var wire 16 " ram_d [15:0] $end
$var wire 16 # io_dout [15:0] $end
$var wire 8 $ addr_ram [7:0] $end
$var reg 1 % clock $end
$var reg 1 & interrupt $end
$var reg 16 ' io_din [15:0] $end
$var reg 16 ( io_inst [15:0] $end
$var reg 16 ) ram_q [15:0] $end
$var reg 1 * reset $end
$scope module cpu $end
$var wire 1 % clock $end
$var wire 1 & interrupt $end
$var wire 16 + io_din [15:0] $end
$var wire 16 , io_inst [15:0] $end
$var wire 1 - mux_io_rs0_ram $end
$var wire 1 . mv_we $end
$var wire 16 / ram_q [15:0] $end
$var wire 1 * reset $end
$var wire 16 0 rs1 [15:0] $end
$var wire 16 1 rs0 [15:0] $end
$var wire 1 2 rd_we $end
$var wire 16 3 rd [15:0] $end
$var wire 1 ! ram_we $end
$var wire 16 4 ram_d [15:0] $end
$var wire 4 5 pc_offset [3:0] $end
$var wire 4 6 pc_cnt [3:0] $end
$var wire 2 7 mux_rd_ram_alu_io [1:0] $end
$var wire 1 8 mux_ram_rs0_io $end
$var wire 16 9 instructions [15:0] $end
$var wire 1 : ins_we $end
$var wire 1 ; en_offset $end
$var wire 1 < en_mv $end
$var wire 1 = en_cnt $end
$var wire 16 > dinst [15:0] $end
$var wire 4 ? alu_op [3:0] $end
$var wire 16 @ alu_dout [15:0] $end
$var wire 4 A addr_rs1 [3:0] $end
$var wire 4 B addr_rs0 [3:0] $end
$var wire 4 C addr_rd [3:0] $end
$var wire 8 D addr_ram [7:0] $end
$var wire 4 E addr_ins [3:0] $end
$var reg 16 F io_dout [15:0] $end
$scope module alu $end
$var wire 1 % clock $end
$var wire 1 * reset $end
$var wire 16 G dout [15:0] $end
$var wire 16 H din1 [15:0] $end
$var wire 16 I din0 [15:0] $end
$var wire 4 J alu_op [3:0] $end
$var reg 16 K temp [15:0] $end
$upscope $end
$scope module controller $end
$var wire 1 % clock $end
$var wire 16 L instructions [15:0] $end
$var wire 1 & interrupt $end
$var wire 1 * reset $end
$var wire 4 M op_code [3:0] $end
$var reg 8 N addr_RAM [7:0] $end
$var reg 4 O addr_ins [3:0] $end
$var reg 4 P addr_rd [3:0] $end
$var reg 4 Q addr_rs0 [3:0] $end
$var reg 4 R addr_rs1 [3:0] $end
$var reg 4 S alu_op [3:0] $end
$var reg 1 = en_cnt $end
$var reg 1 < en_mv $end
$var reg 1 ; en_offset $end
$var reg 1 : ins_we $end
$var reg 1 T mux_io_rs0_ram $end
$var reg 1 8 mux_ram_rs0_io $end
$var reg 2 U mux_rd_ram_alu_io [1:0] $end
$var reg 4 V pc_offset [3:0] $end
$var reg 1 ! ram_we $end
$var reg 1 2 rd_we $end
$upscope $end
$scope module pc $end
$var wire 1 % clock $end
$var wire 1 = en_cnt $end
$var wire 1 ; en_offset $end
$var wire 4 W pc_offset [3:0] $end
$var wire 1 * reset $end
$var reg 4 X pc_cnt [3:0] $end
$upscope $end
$scope module regfile_data $end
$var wire 4 Y addr_rd [3:0] $end
$var wire 4 Z addr_rs0 [3:0] $end
$var wire 4 [ addr_rs1 [3:0] $end
$var wire 1 % clock $end
$var wire 1 . en_mv $end
$var wire 16 \ rd [15:0] $end
$var wire 1 2 rd_we $end
$var wire 1 * reset $end
$var wire 16 ] rs0 [15:0] $end
$var wire 16 ^ rs1 [15:0] $end
$var integer 32 _ ri [31:0] $end
$upscope $end
$scope module regfile_instructions $end
$var wire 4 ` addr_rd [3:0] $end
$var wire 4 a addr_rs0 [3:0] $end
$var wire 4 b addr_rs1 [3:0] $end
$var wire 1 % clock $end
$var wire 1 c en_mv $end
$var wire 16 d rd [15:0] $end
$var wire 1 : rd_we $end
$var wire 1 * reset $end
$var wire 16 e rs0 [15:0] $end
$var wire 16 f rs1 [15:0] $end
$var integer 32 g ri [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 g
b0 f
b0 e
b0 d
0c
b0 b
b0 a
b0 `
b10000 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
0T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
0=
0<
0;
0:
b0 9
08
b0 7
b0 6
b0 5
b0 4
b0 3
02
b0 1
b0 0
b0 /
z.
z-
b0 ,
b0 +
1*
b0 )
b0 (
b0 '
0&
0%
b0 $
b0 #
b0 "
0!
$end
#500
b10000 _
b10000 g
1%
#1000
0%
0*
#1100
b10 M
b10000000000000 9
b10000000000000 L
b10000000000000 (
b10000000000000 ,
1&
#1500
1:
b10 7
b10 U
18
1%
#2000
0%
#2100
b1010 3
b1010 \
b10000100000000 9
b10000100000000 L
b1010 "
b1010 4
b10000100000000 (
b10000100000000 ,
b1010 '
b1010 +
b1010 d
#2500
b1 E
b1 O
b1 `
b1010 >
b1010 e
b1010 f
1%
#3000
0%
#3100
b100001011 3
b100001011 \
b10001000000000 9
b10001000000000 L
b100001011 "
b100001011 4
b10001000000000 (
b10001000000000 ,
b100001011 '
b100001011 +
b100001011 d
#3500
b10 E
b10 O
b10 `
1%
#4000
0%
#4100
b100001000000000 3
b100001000000000 \
b10001100000000 9
b10001100000000 L
b100001000000000 "
b100001000000000 4
b10001100000000 (
b10001100000000 ,
b100001000000000 '
b100001000000000 +
b100001000000000 d
#4500
b11 E
b11 O
b11 `
1%
#5000
0%
#5100
b1001001100100001 3
b1001001100100001 \
b10010000000000 9
b10010000000000 L
b1001001100100001 "
b1001001100100001 4
b10010000000000 (
b10010000000000 ,
b1001001100100001 '
b1001001100100001 +
b1001001100100001 d
#5500
b100 E
b100 O
b100 `
1%
#6000
0%
#6100
b1010010000100011 3
b1010010000100011 \
b10010100000000 9
b10010100000000 L
b1010010000100011 "
b1010010000100011 4
b10010100000000 (
b10010100000000 ,
b1010010000100011 '
b1010010000100011 +
b1010010000100011 d
#6500
b101 E
b101 O
b101 `
1%
#7000
0%
#7100
b1101010101000010 3
b1101010101000010 \
b10011000000000 9
b10011000000000 L
b1101010101000010 "
b1101010101000010 4
b10011000000000 (
b10011000000000 ,
b1101010101000010 '
b1101010101000010 +
b1101010101000010 d
#7500
b110 E
b110 O
b110 `
1%
#8000
0%
#8100
b10011001000000 3
b10011001000000 \
b10011100000000 9
b10011100000000 L
b10011001000000 "
b10011001000000 4
b10011100000000 (
b10011100000000 ,
b10011001000000 '
b10011001000000 +
b10011001000000 d
#8500
b111 E
b111 O
b111 `
1%
#9000
0%
#9100
b1111 M
b11101100000000 3
b11101100000000 \
b1111111111111111 9
b1111111111111111 L
b11101100000000 "
b11101100000000 4
b1111111111111111 (
b1111111111111111 ,
b11101100000000 '
b11101100000000 +
b11101100000000 d
#9500
0:
b0 E
b0 O
b0 `
1%
#10000
0%
#10100
b0 3
b0 \
b0 M
b0 "
b0 4
b1010 9
b1010 L
b0 '
b0 +
b0 d
b0 (
b0 ,
0&
#10500
b0 7
b0 U
12
1=
b1010 $
b1010 D
b1010 N
08
1%
#11000
0%
#11100
b10 3
b10 \
b10 )
b10 /
#11500
b10 "
b10 4
b100001011 9
b100001011 L
b10 1
b10 I
b10 ]
b10 0
b10 H
b10 ^
b100001011 >
b100001011 e
b1 6
b1 X
b1 a
1%
#12000
0%
#12100
b101 3
b101 \
b101 )
b101 /
#12500
b100 M
b100001000000000 9
b100001000000000 L
b101 "
b101 4
b10 #
b10 F
b1 C
b1 P
b1 Y
b1011 $
b1011 D
b1011 N
b100001000000000 >
b100001000000000 e
b10 6
b10 X
b10 a
b101 1
b101 I
b101 ]
b101 0
b101 H
b101 ^
1%
#13000
0%
#13100
b0 3
b0 \
b0 )
b0 /
#13500
b1001 M
b1001001100100001 9
b1001001100100001 L
b1001001100100001 >
b1001001100100001 e
b11 6
b11 X
b11 a
b1 7
b1 U
b10 C
b10 P
b10 Y
b0 $
b0 D
b0 N
b100 ?
b100 J
b100 S
b101 #
b101 F
1%
#14000
0%
#14500
b1111111111111010 3
b1111111111111010 \
b1010 M
b0 "
b0 4
b1010010000100011 9
b1010010000100011 L
b1111111111111010 @
b1111111111111010 G
b1111111111111010 K
b11 C
b11 P
b11 Y
b0 0
b0 H
b0 ^
b1 A
b1 R
b1 [
b0 1
b0 I
b0 ]
b10 B
b10 Q
b10 Z
b1001 ?
b1001 J
b1001 S
b1010010000100011 >
b1010010000100011 e
b100 6
b100 X
b100 a
1%
#15000
0%
#15500
b1101 M
b1101010101000010 9
b1101010101000010 L
b1111111111111010 0
b1111111111111010 H
b1111111111111010 ^
b1101010101000010 >
b1101010101000010 e
b101 6
b101 X
b101 a
b100 C
b100 P
b100 Y
b11 A
b11 R
b11 [
b1010 ?
b1010 J
b1010 S
b0 #
b0 F
1%
#16000
0%
#16500
b0 3
b0 \
b10 M
b1111111111111010 "
b1111111111111010 4
b10011001000000 9
b10011001000000 L
b0 @
b0 G
b0 K
b101 C
b101 P
b101 Y
b0 0
b0 H
b0 ^
b10 A
b10 R
b10 [
b1111111111111010 1
b1111111111111010 I
b1111111111111010 ]
b100 B
b100 Q
b100 Z
b1101 ?
b1101 J
b1101 S
b10011001000000 >
b10011001000000 e
b110 6
b110 X
b110 a
1%
#17000
0%
#17500
b11 M
b11101100000000 9
b11101100000000 L
b101 "
b101 4
b11101100000000 >
b11101100000000 e
b111 6
b111 X
b111 a
b0 7
b0 U
1<
02
b100 C
b100 P
b100 Y
b101 0
b101 H
b101 ^
b0 A
b0 R
b0 [
b101 1
b101 I
b101 ]
b0 B
b0 Q
b0 Z
b10 ?
b10 J
b10 S
b1111111111111010 @
b1111111111111010 G
b1111111111111010 K
b1111111111111010 #
b1111111111111010 F
1%
#18000
0%
#18500
b0 M
b0 9
b0 L
b101 #
b101 F
0<
0=
1;
b0 C
b0 P
b0 Y
b1011 5
b1011 V
b1011 W
b11 ?
b11 J
b11 S
b0 >
b0 e
b1000 6
b1000 X
b1000 a
1%
#19000
0%
#19500
b1001 M
b1001001100100001 9
b1001001100100001 L
b1001001100100001 >
b1001001100100001 e
b11 6
b11 X
b11 a
12
1=
0;
b0 5
b0 V
b0 W
b0 ?
b0 J
b0 S
1%
#20000
0%
#20100
