#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar 17 11:48:41 2021
# Process ID: 12356
# Current directory: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1
# Command line: vivado.exe -log m3_for_arty_a7_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source m3_for_arty_a7_wrapper.tcl
# Log file: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/m3_for_arty_a7_wrapper.vds
# Journal file: C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source m3_for_arty_a7_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/vivado/Arm_ipi_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/embedded/xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.cache/ip 
Command: synth_design -top m3_for_arty_a7_wrapper -part xc7a35ticsg324-1L -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 749.609 ; gain = 185.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_wrapper' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/hdl/m3_for_arty_a7_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:354]
INFO: [Synth 8-6157] synthesizing module 'Clocks_and_Resets_imp_1WLR2TP' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:12]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_clk_wiz_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_clk_wiz_0_0_clk_wiz' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:124]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1085]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1085]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_clk_wiz_0_0_clk_wiz' (6#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_clk_wiz_0_0' (7#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_i_inv_dbgresetn_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/synth/m3_for_arty_a7_i_inv_dbgresetn_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_1_util_vector_logic' (8#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v:45]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_i_inv_dbgresetn_0' (9#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/synth/m3_for_arty_a7_i_inv_dbgresetn_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_i_inv_sysresetn1_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/synth/m3_for_arty_a7_i_inv_sysresetn1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_i_inv_sysresetn1_0' (10#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/synth/m3_for_arty_a7_i_inv_sysresetn1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'm3_for_arty_a7_proc_sys_reset_base_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/synth/m3_for_arty_a7_proc_sys_reset_base_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/synth/m3_for_arty_a7_proc_sys_reset_base_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (11#1) [D:/embedded/xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (12#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (13#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (14#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (15#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (16#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'm3_for_arty_a7_proc_sys_reset_base_0' (17#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/synth/m3_for_arty_a7_proc_sys_reset_base_0.vhd:74]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_base' of module 'm3_for_arty_a7_proc_sys_reset_base_0' has 10 connections declared, but only 8 given [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:62]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xlconstant_1_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/synth/m3_for_arty_a7_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (18#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xlconstant_1_0' (19#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/synth/m3_for_arty_a7_xlconstant_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'Clocks_and_Resets_imp_1WLR2TP' (20#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:12]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_Cortex_M3_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/synth/m3_for_arty_a7_Cortex_M3_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_Cortex_M3_0_0' (143#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/synth/m3_for_arty_a7_Cortex_M3_0_0.v:57]
WARNING: [Synth 8-7023] instance 'Cortex_M3_0' of module 'm3_for_arty_a7_Cortex_M3_0_0' has 93 connections declared, but only 54 given [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:484]
INFO: [Synth 8-638] synthesizing module 'm3_for_arty_a7_axi_bram_ctrl_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0/synth/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd:92]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31356' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0/synth/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
	Parameter C_S_AXI_PROTOCOL bound to: AXI4LITE - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arready_reg_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8429]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rvalid_set_r_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8430]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_rlast_set_r_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:8431]
INFO: [Synth 8-256] done synthesizing module 'axi_lite' (144#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:6841]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (145#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30526]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (146#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/70bf/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31527]
INFO: [Synth 8-256] done synthesizing module 'm3_for_arty_a7_axi_bram_ctrl_0_0' (147#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_bram_ctrl_0_0/synth/m3_for_arty_a7_axi_bram_ctrl_0_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'm3_for_arty_a7_axi_gpio_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/synth/m3_for_arty_a7_axi_gpio_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/synth/m3_for_arty_a7_axi_gpio_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000111111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 5 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 1 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (148#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (149#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (150#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (151#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
	Parameter C_NUM_CE bound to: 16 - type: integer 
	Parameter C_NUM_IPIF_IRPT_SRC bound to: 1 - type: integer 
	Parameter C_IP_INTR_MODE_ARRAY bound to: 64'b0000000000000000000000000000010100000000000000000000000000000101 
	Parameter C_INCLUDE_DEV_PENCODER bound to: 0 - type: bool 
	Parameter C_INCLUDE_DEV_ISC bound to: 0 - type: bool 
	Parameter C_IPIF_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (152#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/a040/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (152#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (153#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (154#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/9c6e/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'm3_for_arty_a7_axi_gpio_0_0' (155#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/synth/m3_for_arty_a7_axi_gpio_0_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_axi_interconnect_0_0' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:688]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_JNWG9E' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:75]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_JNWG9E' (156#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:75]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1JHKYGL' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:221]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1JHKYGL' (157#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:221]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11BAHIF' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:1214]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_auto_pc_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_0/synth/m3_for_arty_a7_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (158#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (159#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (160#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (161#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (162#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (163#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (163#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (164#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (165#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (166#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (166#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (166#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (167#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (168#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (168#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (168#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (168#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (169#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (170#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (171#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (172#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (173#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_auto_pc_0' (174#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_auto_pc_0/synth/m3_for_arty_a7_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11BAHIF' (175#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:1214]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xbar_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xbar_0/synth/m3_for_arty_a7_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000001000100000000000000000000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64'b0000000000000000000000000001000000000000000000000000000000001101 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 64'b0000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000001000100000000000000000000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000001000111111111111111110000000000000000000000000000000001100000000000000001111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 2'b11 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 2'b00 
	Parameter P_M_AXILITE_MASK bound to: 2'b00 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000010000000001000100000000000000000000000000000000000000000000000001100000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000010000000001000111111111111111110000000000000000000000000000000001100000000000000001111111111111 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (176#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (177#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000001000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (177#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_decoder' (178#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_decerr_slave' (179#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_addr_arbiter_sasd' (180#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter' (181#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_splitter__parameterized0' (181#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (182#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 1 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (182#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (182#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized7' (182#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (182#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_crossbar_sasd' (183#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_20_axi_crossbar' (184#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/ace7/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xbar_0' (185#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xbar_0/synth/m3_for_arty_a7_xbar_0.v:59]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'm3_for_arty_a7_xbar_0' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:1175]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'm3_for_arty_a7_xbar_0' [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:1179]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_axi_interconnect_0_0' (186#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:688]
INFO: [Synth 8-638] synthesizing module 'm3_for_arty_a7_blk_mem_gen_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/synth/m3_for_arty_a7_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.10587 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_3' declared at 'c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/c001/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_3' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/synth/m3_for_arty_a7_blk_mem_gen_0_0.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'm3_for_arty_a7_blk_mem_gen_0_0' (195#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/synth/m3_for_arty_a7_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xlconcat_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/synth/m3_for_arty_a7_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (196#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xlconcat_0_0' (197#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/synth/m3_for_arty_a7_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xlconcat_1_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/synth/m3_for_arty_a7_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 2 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 25 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (197#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xlconcat_1_0' (198#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/synth/m3_for_arty_a7_xlconcat_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xlconstant_0_0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/synth/m3_for_arty_a7_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xlconstant_0_0' (199#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_0_0/synth/m3_for_arty_a7_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'm3_for_arty_a7_xlconstant_1_1' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/synth/m3_for_arty_a7_xlconstant_1_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (199#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_xlconstant_1_1' (200#1) [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/synth/m3_for_arty_a7_xlconstant_1_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7' (201#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/synth/m3_for_arty_a7.v:354]
INFO: [Synth 8-6155] done synthesizing module 'm3_for_arty_a7_wrapper' (202#1) [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/hdl/m3_for_arty_a7_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In1[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[24]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[23]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[22]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[21]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[20]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[19]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[18]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[17]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[16]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[15]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[14]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[13]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[11]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[10]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[9]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[8]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[7]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[6]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[5]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[4]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[3]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[2]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ADDRB[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:24 ; elapsed = 00:01:29 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/m3_for_arty_a7_proc_sys_reset_base_0_board.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/m3_for_arty_a7_proc_sys_reset_base_0_board.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/m3_for_arty_a7_proc_sys_reset_base_0.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_proc_sys_reset_base_0/m3_for_arty_a7_proc_sys_reset_base_0.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0'
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_board.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_board.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/m3_for_arty_a7_axi_gpio_0_0_board.xdc] for cell 'm3_for_arty_a7_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/m3_for_arty_a7_axi_gpio_0_0_board.xdc] for cell 'm3_for_arty_a7_i/axi_gpio_0/U0'
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/m3_for_arty_a7_axi_gpio_0_0.xdc] for cell 'm3_for_arty_a7_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_axi_gpio_0_0/m3_for_arty_a7_axi_gpio_0_0.xdc] for cell 'm3_for_arty_a7_i/axi_gpio_0/U0'
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc] for cell 'm3_for_arty_a7_i/Cortex_M3_0/inst'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc] for cell 'm3_for_arty_a7_i/Cortex_M3_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc]
WARNING: [Vivado 12-584] No ports matched 'TDO[0]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_uart_*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[8]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[13]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[14]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[9]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[9]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[3]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[3]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '.*daplink.*quad.*SCK_O_NE_4_FDRE_INST'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Constraints 18-851] Could not find an automatically derived clock matching the supplied criteria for renaming. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:92]
Resolution: Review the create_generated_clock renaming specification. Use the report_clocks command to obtain the details of currently defined clocks and ensure that the create_generated_clock rename constraint specifies appropriate data to select one generated clock for renaming. Verify that you are attempting to rename a tool derived generated clock, and not a user defined generated clock.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[15]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:100]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[15]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:100]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ m3_for_arty_a7_i/axi_quad_spi_0/sck_o}'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_sck*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:108]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins -hierarchical -filter {NAME =~ m3_for_arty_a7_i/axi_quad_spi_0/sck_o}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:108]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *axi_xip_quad_spi_0/sck_o}'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[9]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:111]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins -hierarchical -filter {NAME =~ *axi_xip_quad_spi_0/sck_o}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:111]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'get_pins -hierarchical -filter {NAME =~ *axi_single_spi_0/sck_o}'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[3]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:114]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins -hierarchical -filter {NAME =~ *axi_single_spi_0/sck_o}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:114]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'slow_out_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:119]
WARNING: [Vivado 12-507] No nets matched '*qspi_sel'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:160]
WARNING: [Vivado 12-627] No clocks matched 'dap_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:160]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:160]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_nets -hierarchical *qspi_sel]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:160]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[4]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[5]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[6]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[7]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:178]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[10]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:178]
WARNING: [Vivado 12-627] No clocks matched 'dap_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:181]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:181]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {{DAPLink_tri_o[4]} {DAPLink_tri_o[5]} {DAPLink_tri_o[6]} {DAPLink_tri_o[7]} {DAPLink_tri_o[10]}}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:181]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:182]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:182]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {{DAPLink_tri_o[4]} {DAPLink_tri_o[5]} {DAPLink_tri_o[6]} {DAPLink_tri_o[7]} {DAPLink_tri_o[10]}}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:182]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:184]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:184]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {{DAPLink_tri_o[4]} {DAPLink_tri_o[5]} {DAPLink_tri_o[6]} {DAPLink_tri_o[7]} {DAPLink_tri_o[10]}}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:184]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:185]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:185]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {{DAPLink_tri_o[4]} {DAPLink_tri_o[5]} {DAPLink_tri_o[6]} {DAPLink_tri_o[7]} {DAPLink_tri_o[10]}}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:185]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:204]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[0]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:204]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[0]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:204]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:205]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[0]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:205]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[0]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:205]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:208]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:208]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[1]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:208]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[1]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:208]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:209]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[1]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:209]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[1]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:209]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[2]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:212]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[2]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dap_spi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[2]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[2]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:229]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_io?_io'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:229]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports qspi_flash_io?_io]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:229]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:230]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_io?_io'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:230]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports qspi_flash_io?_io]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:230]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:231]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_ss*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:231]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports qspi_flash_ss*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:231]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:232]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_ss*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:232]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports qspi_flash_ss*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:232]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:234]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_io?_io'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:234]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports qspi_flash_io?_io]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:234]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:235]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_io?_io'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:235]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports qspi_flash_io?_io]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:235]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:236]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_ss*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:236]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports qspi_flash_ss*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:236]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'base_qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:237]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'qspi_flash_ss*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:237]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports qspi_flash_ss*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:237]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:258]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:258]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[14]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:258]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[14]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:258]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:259]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:259]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[14]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:259]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[14]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:259]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:260]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:260]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[14]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:260]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[14]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:260]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:261]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:261]
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[14]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:261]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[14]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:261]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:265]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:265]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks SWCLK]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:265]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:266]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:266]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-clock [get_clocks SWCLK]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:266]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'SWCLK'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:267]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:267]
WARNING: [Vivado 12-584] No ports matched 'TDO*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:267]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports TDO*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:267]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_uart_rxd'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:279]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports usb_uart_rxd]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:279]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[12]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:280]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[12]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:280]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'usb_uart_txd'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:281]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports usb_uart_txd]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:281]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[11]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:282]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[11]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:282]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'dip_switches*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:285]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports dip_switches*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:285]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'qspi_clk'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:291]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:291]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks qspi_clk]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:291]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[8]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:294]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[8]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:294]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'DAPLink_tri_o[13]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:296]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {DAPLink_tri_o[13]}]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:296]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '4' objects of types '(port)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:299]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:299]
WARNING: [Vivado 12-584] No ports matched 'rgb_led*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:300]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports rgb_led*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:300]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'rgb_led*'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:302]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports rgb_led*]'. [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc:302]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/constraints/m3_for_arty_a7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/m3_for_arty_a7_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_late.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
Finished Parsing XDC File [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_late.xdc] for cell 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1287.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 62 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 60 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1287.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 3).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusAbort/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbSync/uSyncBusReq/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGPWRUPACK/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uCSYSPWRUPACK/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpSync/uSyncBusAck/sync2_reg_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 4).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_idle/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_trans_rtn/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dbgen/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/d_sync1_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 6).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_idle/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_tra/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_trans_rtn/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_sync_dbg_en/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dbgen/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property ASYNC_REG = true for m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_hclken/q_reg. (constraint file  c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/m3_for_arty_a7_Cortex_M3_0_0.xdc, line 7).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base/U0. (constraint file  C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst. (constraint file  C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_gpio_0/U0. (constraint file  C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Cortex_M3_0/inst. (constraint file  C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/proc_sys_reset_base. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/i_inv_dbgresetn. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/i_inv_sysresetn1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Clocks_and_Resets/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/Cortex_M3_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for m3_for_arty_a7_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ABurstNxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALenNxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALenNxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALenNxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cm3_dpu_fetch_ctl'
INFO: [Synth 8-5546] ROM "rdata_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "addr_adder_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_port_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "input_port_addr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'slv_state_reg' in module 'cm3_dap_ahb_ap_slv'
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mst_state_reg' in module 'cm3_dap_ahb_ap_mst'
INFO: [Synth 8-802] inferred FSM for state register 'sampler_status_reg' in module 'cm3_dwt_packet_state'
INFO: [Synth 8-802] inferred FSM for state register 'emit_state_reg' in module 'cm3_itm_emit'
INFO: [Synth 8-5544] ROM "nxt_emit_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_cdc_check_reg' in module 'DAPSwjWatcher'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'DAPSwDpProtocol'
INFO: [Synth 8-5544] ROM "NxtState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NxtState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'JTAGcurr_reg' in module 'DAPJtagDpProtocol'
INFO: [Synth 8-802] inferred FSM for state register 'APBcurr_reg' in module 'DAPSwDpApbIf'
INFO: [Synth 8-802] inferred FSM for state register 'serial_state_reg' in module 'cm3_tpiu_trace_out'
INFO: [Synth 8-5546] ROM "apb_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' in module 'axi_lite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                   01000000000000 |                             0000
                 iSTATE6 |                   00000000000010 |                             0001
                 iSTATE1 |                   00000000010000 |                             0010
                  iSTATE |                   00000000000001 |                             0011
                 iSTATE0 |                   00000000000100 |                             0100
                iSTATE12 |                   00000000001000 |                             0101
                 iSTATE2 |                   00000000100000 |                             1101
                 iSTATE4 |                   00000010000000 |                             1011
                 iSTATE3 |                   00000100000000 |                             1100
                 iSTATE8 |                   00001000000000 |                             0111
                iSTATE11 |                   00000001000000 |                             1000
                 iSTATE9 |                   10000000000000 |                             1001
                 iSTATE5 |                   00010000000000 |                             1010
                iSTATE10 |                   00100000000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cm3_dpu_fetch_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000010 |                              000
                 iSTATE2 |                         10000000 |                              010
                 iSTATE1 |                         01000000 |                              011
                 iSTATE0 |                         00100000 |                              100
                 iSTATE3 |                         00010000 |                              101
                 iSTATE4 |                         00001000 |                              110
                 iSTATE6 |                         00000100 |                              111
                 iSTATE5 |                         00000001 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'slv_state_reg' using encoding 'one-hot' in module 'cm3_dap_ahb_ap_slv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              001 |                               00
                  iSTATE |                              010 |                               10
                 iSTATE0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_state_reg' using encoding 'one-hot' in module 'cm3_dap_ahb_ap_mst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              001 |                               00
                 iSTATE0 |                              010 |                               10
                 iSTATE1 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sampler_status_reg' using encoding 'one-hot' in module 'cm3_dwt_packet_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                    0000000100000 |                             0000
                 iSTATE5 |                    0000100000000 |                             0001
                 iSTATE1 |                    0000000001000 |                             0010
                  iSTATE |                    0000000000001 |                             0011
                 iSTATE0 |                    0000000000010 |                             0100
                iSTATE11 |                    0000000000100 |                             0101
                 iSTATE9 |                    1000000000000 |                             0110
                 iSTATE8 |                    0010000000000 |                             0111
                iSTATE10 |                    0001000000000 |                             1000
                 iSTATE7 |                    0100000000000 |                             1001
                 iSTATE4 |                    0000010000000 |                             1010
                 iSTATE2 |                    0000001000000 |                             1011
                 iSTATE3 |                    0000000010000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'emit_state_reg' using encoding 'one-hot' in module 'cm3_itm_emit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 | 0000000000000000000000000000000001 |                           000000
                 iSTATE2 | 0000000000000000000000000000000010 |                           000001
                  iSTATE | 0000000000000000000000000000000100 |                           000010
                iSTATE62 | 0000000000000000000000000000001000 |                           000011
                iSTATE46 | 0000000000000000000000000000010000 |                           000100
                iSTATE43 | 0000000000000000000000000000100000 |                           000101
                iSTATE41 | 0000000000000000000000000001000000 |                           000110
                iSTATE38 | 0000000000000000000000000010000000 |                           000111
                iSTATE44 | 0000000000000000000000000100000000 |                           001000
                iSTATE42 | 0000000000000000000000001000000000 |                           001001
                iSTATE39 | 0000000000000000000000010000000000 |                           001010
                iSTATE37 | 0000000000000000000000100000000000 |                           001011
                iSTATE22 | 0000000000000000000001000000000000 |                           001100
                iSTATE20 | 0000000000000000000010000000000000 |                           001101
                iSTATE19 | 0000000000000000000100000000000000 |                           001110
                iSTATE16 | 0000000000000000001000000000000000 |                           001111
                 iSTATE0 | 0000000000000000010000000000000000 |                           111111
                iSTATE18 | 0000000000000000100000000000000000 |                           100000
                iSTATE15 | 0000000000000001000000000000000000 |                           100001
                iSTATE11 | 0000000000000010000000000000000000 |                           100010
                 iSTATE9 | 0000000000000100000000000000000000 |                           100011
                iSTATE61 | 0000000000001000000000000000000000 |                           100100
                iSTATE59 | 0000000000010000000000000000000000 |                           100101
                iSTATE55 | 0000000000100000000000000000000000 |                           100110
                iSTATE53 | 0000000001000000000000000000000000 |                           100111
                iSTATE60 | 0000000010000000000000000000000000 |                           101000
                iSTATE57 | 0000000100000000000000000000000000 |                           101001
                iSTATE54 | 0000001000000000000000000000000000 |                           101010
                iSTATE50 | 0000010000000000000000000000000000 |                           101011
                iSTATE35 | 0000100000000000000000000000000000 |                           101100
                iSTATE34 | 0001000000000000000000000000000000 |                           101101
                iSTATE31 | 0010000000000000000000000000000000 |                           101110
                iSTATE29 | 0100000000000000000000000000000000 |                           101111
                iSTATE40 | 1000000000000000000000000000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_cdc_check_reg' using encoding 'one-hot' in module 'DAPSwjWatcher'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE15 |  0000000001000000000000000000000 |                            00000
                iSTATE11 |  0000000000000000000000000010000 |                            00001
                 iSTATE7 |  0000000000000000000000000001000 |                            00010
                 iSTATE5 |  0000000000000000100000000000000 |                            00011
                iSTATE28 |  0000000000000001000000000000000 |                            00100
                iSTATE27 |  1000000000000000000000000000000 |                            00101
                iSTATE20 |  0001000000000000000000000000000 |                            00110
                iSTATE18 |  0000001000000000000000000000000 |                            00111
                iSTATE25 |  0000010000000000000000000000000 |                            01000
                iSTATE16 |  0000000100000000000000000000000 |                            01010
                iSTATE14 |  0000000010000000000000000000000 |                            01011
                 iSTATE2 |  0000000000000000000000001000000 |                            01100
                 iSTATE9 |  0000000000000000000000010000000 |                            10000
                 iSTATE6 |  0000000000000010000000000000000 |                            10001
                 iSTATE4 |  0000000000000000010000000000000 |                            10010
                  iSTATE |  0000000000000000000000000000001 |                            11101
                iSTATE26 |  0000000000000000000000000000010 |                            11110
                 iSTATE3 |  0000000000000000000000100000000 |                            10011
                iSTATE23 |  0000000000000000000001000000000 |                            10100
                iSTATE21 |  0000000000000000000010000000000 |                            10101
                iSTATE13 |  0000000000000000000100000000000 |                            10110
                iSTATE12 |  0000000000000000001000000000000 |                            10111
                iSTATE29 |  0000000000010000000000000000000 |                            01111
                iSTATE24 |  0010000000000000000000000000000 |                            01001
                iSTATE17 |  0000000000100000000000000000000 |                            11001
                iSTATE10 |  0000000000001000000000000000000 |                            11010
                 iSTATE0 |  0000000000000000000000000000100 |                            11100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'DAPSwDpProtocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE12 |                 0000000000001000 |                             1111
                 iSTATE3 |                 0000000010000000 |                             1100
                 iSTATE9 |                 0000000001000000 |                             0111
                 iSTATE0 |                 0000000000000100 |                             0100
                iSTATE13 |                 0000000000010000 |                             1110
                 iSTATE5 |                 0001000000000000 |                             1010
                 iSTATE8 |                 0010000000000000 |                             1001
                 iSTATE4 |                 0000010000000000 |                             1011
                iSTATE10 |                 0000100000000000 |                             1000
                 iSTATE2 |                 0000000000100000 |                             1101
                iSTATE11 |                 1000000000000000 |                             0110
                 iSTATE1 |                 0000000100000000 |                             0010
                 iSTATE6 |                 0000001000000000 |                             0001
                  iSTATE |                 0000000000000001 |                             0011
                 iSTATE7 |                 0000000000000010 |                             0000
                iSTATE14 |                 0100000000000000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'JTAGcurr_reg' using encoding 'one-hot' in module 'DAPJtagDpProtocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0010 |                               00
                 iSTATE1 |                             1000 |                               01
                  iSTATE |                             0100 |                               11
                 iSTATE2 |                             0001 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'APBcurr_reg' using encoding 'one-hot' in module 'DAPSwDpApbIf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0100 |                               00
                  iSTATE |                             1000 |                               10
                 iSTATE0 |                             0001 |                               11
                 iSTATE2 |                             0010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'serial_state_reg' using encoding 'one-hot' in module 'cm3_tpiu_trace_out'
WARNING: [Synth 8-6841] Block RAM (genblk3[1].ram_block_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal "X_TCMDBG:/genblk3[1].ram_block_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6841] Block RAM (genblk3[1].ram_block_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute "ram_decomp = power" if BWWE is desired.)
INFO: [Synth 8-3971] The signal "X_TCMDBG__parameterized0:/genblk3[1].ram_block_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
             sng_wr_data |                           100000 |                              011
                 rd_data |                           010000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.lite_sm_cs_reg' using encoding 'one-hot' in module 'axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                             0010 |                               00
               SM_CMD_EN |                             1000 |                               01
         SM_CMD_ACCEPTED |                             0100 |                               10
                 SM_DONE |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 1287.367 ; gain = 723.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |m3_for_arty_a7_clk_wiz_0_0_clk_wiz__GC0 |           1|        12|
|2     |Clocks_and_Resets_imp_1WLR2TP__GC0      |           1|       122|
|3     |cm3_dpu                                 |           1|     30038|
|4     |CORTEXM3__GB1                           |           1|     24331|
|5     |CORTEXM3__GB2                           |           1|     25973|
|6     |CORTEXM3INTEGRATION__GC0                |           1|      5696|
|7     |CortexM3DbgAXI__GC0                     |           1|      2230|
|8     |m3_for_arty_a7__GC0                     |           1|      3937|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     31 Bit       Adders := 6     
	   3 Input     31 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 14    
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 12    
	   2 Input     27 Bit         XORs := 16    
	   2 Input     22 Bit         XORs := 1     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 50    
+---XORs : 
	                2 Bit    Wide XORs := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               48 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 4     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               27 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 23    
	                8 Bit    Registers := 77    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 22    
	                4 Bit    Registers := 71    
	                3 Bit    Registers := 77    
	                2 Bit    Registers := 95    
	                1 Bit    Registers := 690   
+---RAMs : 
	             256K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 4     
	   3 Input     35 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 36    
	   2 Input     32 Bit        Muxes := 118   
	   3 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 5     
	  18 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	 144 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	  20 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 6     
	  45 Input     31 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  32 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 20    
	   3 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   3 Input     14 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 15    
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 20    
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 41    
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 49    
	   5 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 2     
	  34 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 33    
	  10 Input      5 Bit        Muxes := 1     
	  51 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 3     
	  24 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	  27 Input      5 Bit        Muxes := 7     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 123   
	  17 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 644   
	  12 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 6     
	   9 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 8     
	  20 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 202   
	   5 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 16    
	  24 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 3     
	  18 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 288   
	   5 Input      1 Bit        Muxes := 12    
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 38    
	  21 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module m3_for_arty_a7_clk_wiz_0_0_clk_wiz 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module cm3_dpu_fetch_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   3 Input     14 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module cm3_dpu_fetch_ahbintf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module cm3_dpu_32bit_dec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 1     
Module cm3_dpu_br_dec 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module cm3_dpu_dec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cm3_dpu_exec 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_dpu_status 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module cm3_dpu_alu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dpu_alu_bshift 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dpu_alu_srtdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module cm3_dpu_alu_dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 2     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module cm3_dpu_lsu_ctl 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 28    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	  51 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 16    
	  10 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module cm3_dpu_lsu_ahbintf 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 35    
	  18 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	  32 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	  20 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	  18 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module cm3_dpu_regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	               30 Bit    Registers := 2     
Module cm3_dpu_regbank 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module cm3_dpu_etmintf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               31 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_fpb 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 14    
+---Muxes : 
	  23 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module cm3_nvic_ppb_intf 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	 144 Input     32 Bit        Muxes := 1     
Module cm3_nvic_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_nvic_int_state 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 22    
Module cm3_nvic_cell__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module cm3_nvic_cell__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_cell__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_nvic_main 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_ppb_ahb_to_apb 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module cm3_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_mpu_ppb_intf 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module cm3_mpu_align 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cm3_mpu_comp__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_comp__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_comp 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     27 Bit         XORs := 1     
Module cm3_mpu_region 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module cm3_mpu_regions 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module cm3_mpu_ahb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module cm3_mtx_input_stage_dcore 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module cm3_mtx_input_stage_icore 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_input_stage_dap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
Module cm3_mtx_decode_dcore 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
Module cm3_mtx_decode_icore 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_decode_dap 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module cm3_mtx_bit_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module cm3_mtx_output_stage_icode 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module cm3_mtx_output_stage_dcode 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module cm3_mtx_output_stage_sys 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
Module cm3_mtx_output_stage_ppb 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module cm3_dap_ahb_ap_slv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 14    
	   8 Input      3 Bit        Muxes := 8     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_dap_ahb_ap_mst 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module cm3_dap_ahb_ap_sync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_dap_ahb_ap_sync__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_ppb_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module cm3_dwt_apb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_comp__1 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dwt_comp__2 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dwt_comp__3 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dwt_comp 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_dwt_packet_state__1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_packet_state__2 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_packet_state__3 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_packet_state__4 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_packet_state 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_dwt_packet_gen 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module cm3_itm_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_itm_ts 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module cm3_itm_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_itm_fifo_byte__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_itm_fifo_byte__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_itm_fifo_byte__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_itm_fifo_byte__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_itm_fifo_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module cm3_itm_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
Module cm3_itm_emit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     22 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module CORTEXM3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cm3_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_sync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_sync__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPSwjWatcher 
Detailed RTL Component Info : 
+---Muxes : 
	  34 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 36    
	  34 Input      6 Bit        Muxes := 1     
Module DAPSwDpProtocol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  45 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	  27 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 2     
Module DAPJtagDpProtocol 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     35 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 16    
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module DAPDpIMux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DAPSwDpApbIf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module DAPDpEnSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpEnSync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DAPDpSync__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_etm_trc_en 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module cm3_tpiu_apb_if 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cm3_tpiu_atb_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cm3_tpiu_trace_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
Module cm3_tpiu_formatter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module cm3_tpiu_trace_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module cm3_tpiu_trace_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cm3_cdc_capt_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_cdc_capt_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module cm3_rom_table 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
Module CORTEXM3INTEGRATION 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module AhbToAxiHtransSquelch__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module AhbToAxiStrbGen__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module A11AhbLiteMToAxi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module cm3_code_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module AhbToAxiHtransSquelch 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module AhbToAxiStrbGen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module A11AhbLiteMToAxi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module cmsdk_ahb_to_sram__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module cmsdk_ahb_to_sram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module X_TCMDBG 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
Module X_TCMDBG__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   2 Input      8 Bit        Muxes := 2     
Module CortexM3DbgAXI 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_lite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 23    
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 8     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module interrupt_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_20_decerr_slave 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_20_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_20_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_20_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul_res_ex, operation Mode is: A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: Generating DSP mul_res_ex, operation Mode is: A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: Generating DSP mul_res_ex, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
DSP Report: operator mul_res_ex is absorbed into DSP mul_res_ex.
INFO: [Synth 8-5546] ROM "rdata_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "u_cm3_dap_ahb_ap_slv/nxt_slv_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "u_cm3_rom_table/apb_rdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "u_s_AhbSToAxi/uA11AhbLiteMToAxi/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "u_c_AhbSToAxi/uA11AhbLiteMToAxi/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '55' to '51' bits. [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '55' to '51' bits. [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/block_diagram/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /u_cm3_dpu_regbank/\rf_pc_fwd_ex_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\sp_offset_sel_ex_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\fault_lsu_bus_ex_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf /\fault_lsu_bus_ex_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /\u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl /\instr_lsu_ctl_ex_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_reg/fpccr_hfrdy_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_reg/lockup_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_ppb_intf/rev_px_value_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_main/int_nxt_isr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_main/int_nxt_isr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_main/int_nxt_isr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dwt/\u_cm3_dwt_comp0/data_match_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dwt/\u_cm3_dwt_comp1/data_match_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dwt/\u_cm3_dwt_comp2/data_match_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dwt/\u_cm3_dwt_comp3/data_match_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dap_ahb_ap/\u_cm3_dap_ahb_ap_mst/dap_ahb_htrans_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/dap_master_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATIONi_3/\uDAPSWJDP/uDAPSwDpSync/uCDBGRSTACK/sync_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/Exclusive_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/AUSER_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/APROT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALOCK_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/Exclusive_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/AUSER_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/APROT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALOCK_reg[0] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[3]) is unused and will be removed from module m3_for_arty_a7_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[2]) is unused and will be removed from module m3_for_arty_a7_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[1]) is unused and will be removed from module m3_for_arty_a7_axi_bram_ctrl_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/i_0/axi_interconnect_0/\s00_couplers/auto_pc /\inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ACACHE_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_c_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ABURST_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ASIZE_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/\u_s_AhbSToAxi/uA11AhbLiteMToAxi/ALEN_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dap_ahb_ap/\u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_dap_ahb_ap/\u_cm3_dap_ahb_ap_slv/dap_addr_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_ppb_decoder/\ppb_lock_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_2/u_cm3_bus_matrix/\u_cm3_mtx_bit_master/unalign_prot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/\u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu /u_cm3_dpu_etmintf/etm_stall_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_ppb_ahb_to_apb/err_resp_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_main/force_int_addr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_main/force_int_pulse_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_reg/data_be8_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_nvic/\u_cm3_nvic_reg/slp_forced_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_fpb/\fpb_matched_protd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_fpb/\fpb_matched_addri_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m3_for_arty_a7_i/Cortex_M3_0/inst/uCORTEXM3i_1/u_cm3_fpb/\fpb_matched_addri_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:41 ; elapsed = 00:07:52 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|X_TCMDBG:                 | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|X_TCMDBG__parameterized0: | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cm3_dpu_alu_dp | A*B            | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cm3_dpu_alu_dp | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cm3_dpu_alu_dp | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_0/u_x_itcm/genblk3[1].ram_block_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/i_0/i_1/u_x_dtcm/genblk3[1].ram_block_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |m3_for_arty_a7_clk_wiz_0_0_clk_wiz__GC0 |           1|        12|
|2     |Clocks_and_Resets_imp_1WLR2TP__GC0      |           1|        97|
|3     |cm3_dpu                                 |           1|     22184|
|4     |CORTEXM3__GB1                           |           1|      5133|
|5     |CORTEXM3__GB2                           |           1|     16547|
|6     |CORTEXM3INTEGRATION__GC0                |           1|      3468|
|7     |CortexM3DbgAXI__GC0                     |           1|      1164|
|8     |m3_for_arty_a7__GC0                     |           1|      2918|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:53 ; elapsed = 00:08:05 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:20 ; elapsed = 00:08:33 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|X_TCMDBG:                 | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
|X_TCMDBG__parameterized0: | genblk3[1].ram_block_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 8      | 
+--------------------------+--------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |m3_for_arty_a7_clk_wiz_0_0_clk_wiz__GC0 |           1|        12|
|2     |Clocks_and_Resets_imp_1WLR2TP__GC0      |           1|        97|
|3     |cm3_dpu                                 |           1|     22184|
|4     |CORTEXM3__GB1                           |           1|      5151|
|5     |CORTEXM3__GB2                           |           1|     16547|
|6     |CORTEXM3INTEGRATION__GC0                |           1|      3468|
|7     |CortexM3DbgAXI__GC0                     |           1|      1164|
|8     |m3_for_arty_a7__GC0                     |           1|      2918|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance m3_for_arty_a7_i/Cortex_M3_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:33 ; elapsed = 00:08:46 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg is being inverted and renamed to u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOeni_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:36 ; elapsed = 00:08:49 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:36 ; elapsed = 00:08:49 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:08:38 ; elapsed = 00:08:51 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:38 ; elapsed = 00:08:51 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:38 ; elapsed = 00:08:51 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:38 ; elapsed = 00:08:51 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[31] | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGCE     |     1|
|3     |BUFH       |     1|
|4     |CARRY4     |   276|
|5     |DSP48E1    |     3|
|6     |LUT1       |   197|
|7     |LUT2       |  1202|
|8     |LUT3       |  1590|
|9     |LUT4       |  1720|
|10    |LUT5       |  2854|
|11    |LUT6       |  6799|
|12    |MMCME2_ADV |     1|
|13    |MUXF7      |   163|
|14    |MUXF8      |    44|
|15    |RAMB36E1   |     1|
|16    |RAMB36E1_1 |     1|
|17    |RAMB36E1_2 |     1|
|18    |RAMB36E1_3 |     1|
|19    |RAMB36E1_4 |     1|
|20    |RAMB36E1_5 |     1|
|21    |RAMB36E1_6 |     1|
|22    |RAMB36E1_7 |     1|
|23    |RAMB36E1_8 |     8|
|24    |RAMB36E1_9 |     2|
|25    |SRL16      |     1|
|26    |SRLC32E    |    35|
|27    |FDCE       |  2569|
|28    |FDPE       |    84|
|29    |FDR        |    40|
|30    |FDRE       |  2705|
|31    |FDSE       |    53|
|32    |IBUF       |     9|
|33    |OBUF       |     5|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                          |Module                                                         |Cells |
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                               |                                                               | 20372|
|2     |  m3_for_arty_a7_i                                                |m3_for_arty_a7                                                 | 20358|
|3     |    Cortex_M3_0                                                   |m3_for_arty_a7_Cortex_M3_0_0                                   | 18657|
|4     |      inst                                                        |CortexM3DbgAXI                                                 | 18657|
|5     |        u_CORTEXM3INTEGRATION                                     |CORTEXM3INTEGRATION                                            | 18134|
|6     |          uCORTEXM3                                               |CORTEXM3                                                       | 16471|
|7     |            u_cm3_bus_matrix                                      |cm3_bus_matrix                                                 |  1433|
|8     |              u_cm3_mtx_bit_master                                |cm3_mtx_bit_master                                             |  1174|
|9     |              u_cm3_mtx_decode_dap                                |cm3_mtx_decode_dap                                             |    79|
|10    |              u_cm3_mtx_decode_dcore                              |cm3_mtx_decode_dcore                                           |     8|
|11    |              u_cm3_mtx_decode_icore                              |cm3_mtx_decode_icore                                           |    10|
|12    |              u_cm3_mtx_input_stage_dap                           |cm3_mtx_input_stage_dap                                        |     1|
|13    |              u_cm3_mtx_input_stage_dcore                         |cm3_mtx_input_stage_dcore                                      |    24|
|14    |              u_cm3_mtx_input_stage_icore                         |cm3_mtx_input_stage_icore                                      |     3|
|15    |              u_cm3_mtx_output_stage_dcode                        |cm3_mtx_output_stage_dcode                                     |     5|
|16    |              u_cm3_mtx_output_stage_ppb                          |cm3_mtx_output_stage_ppb                                       |   123|
|17    |              u_cm3_mtx_output_stage_sys                          |cm3_mtx_output_stage_sys                                       |     6|
|18    |            u_cm3_dap_ahb_ap                                      |cm3_dap_ahb_ap                                                 |   449|
|19    |              u_cm3_dap_ahb_ap_mst                                |cm3_dap_ahb_ap_mst                                             |   260|
|20    |              u_cm3_dap_ahb_ap_slv                                |cm3_dap_ahb_ap_slv                                             |   165|
|21    |              u_cm3_dap_ahb_ap_sync_end_trans                     |cm3_dap_ahb_ap_sync__parameterized0__xdcDup__1                 |     3|
|22    |              u_cm3_dap_ahb_ap_sync_habort                        |cm3_dap_ahb_ap_sync__xdcDup__1                                 |    12|
|23    |              u_cm3_dap_ahb_ap_sync_htrans                        |cm3_dap_ahb_ap_sync__parameterized0__xdcDup__2                 |     3|
|24    |              u_cm3_dap_ahb_ap_sync_idle                          |cm3_dap_ahb_ap_sync__xdcDup__2                                 |     2|
|25    |              u_cm3_dap_ahb_ap_sync_tra                           |cm3_dap_ahb_ap_sync                                            |     2|
|26    |              u_cm3_dap_ahb_ap_sync_trans_rtn                     |cm3_dap_ahb_ap_sync__parameterized0                            |     2|
|27    |            u_cm3_dpu                                             |cm3_dpu                                                        |  8265|
|28    |              u_cm3_dpu_alu                                       |cm3_dpu_alu                                                    |  2026|
|29    |                u_cm3_dpu_alu_ctl                                 |cm3_dpu_alu_ctl                                                |  1678|
|30    |                u_cm3_dpu_alu_dp                                  |cm3_dpu_alu_dp                                                 |   348|
|31    |              u_cm3_dpu_dec                                       |cm3_dpu_dec                                                    |   134|
|32    |                u_cm3_dpu_br_dec                                  |cm3_dpu_br_dec                                                 |   121|
|33    |              u_cm3_dpu_etmintf                                   |cm3_dpu_etmintf                                                |   109|
|34    |              u_cm3_dpu_exec                                      |cm3_dpu_exec                                                   |   270|
|35    |              u_cm3_dpu_fetch                                     |cm3_dpu_fetch                                                  |  1851|
|36    |                u_cm3_dpu_fetch_ahbintf                           |cm3_dpu_fetch_ahbintf                                          |  1581|
|37    |                u_cm3_dpu_fetch_ctl                               |cm3_dpu_fetch_ctl                                              |   270|
|38    |              u_cm3_dpu_lsu                                       |cm3_dpu_lsu                                                    |  1821|
|39    |                u_cm3_dpu_lsu_ahbintf                             |cm3_dpu_lsu_ahbintf                                            |   583|
|40    |                u_cm3_dpu_lsu_ctl                                 |cm3_dpu_lsu_ctl                                                |  1237|
|41    |              u_cm3_dpu_regbank                                   |cm3_dpu_regbank                                                |  1352|
|42    |                u_cm3_dpu_regfile                                 |cm3_dpu_regfile                                                |  1118|
|43    |              u_cm3_dpu_status                                    |cm3_dpu_status                                                 |   204|
|44    |            u_cm3_dwt                                             |cm3_dwt                                                        |  1225|
|45    |              u_cm3_dwt_comp0                                     |cm3_dwt_comp                                                   |    10|
|46    |              u_cm3_dwt_comp1                                     |cm3_dwt_comp_52                                                |     9|
|47    |              u_cm3_dwt_comp2                                     |cm3_dwt_comp_53                                                |     9|
|48    |              u_cm3_dwt_comp3                                     |cm3_dwt_comp_54                                                |    10|
|49    |              u_cm3_dwt_packet_gen                                |cm3_dwt_packet_gen                                             |   266|
|50    |                u_dwt_state_data                                  |cm3_dwt_packet_state                                           |    19|
|51    |                u_dwt_state_events                                |cm3_dwt_packet_state_55                                        |    13|
|52    |                u_dwt_state_int_trace                             |cm3_dwt_packet_state_56                                        |    18|
|53    |                u_dwt_state_pc_periodic                           |cm3_dwt_packet_state_57                                        |    19|
|54    |                u_dwt_state_pc_sample                             |cm3_dwt_packet_state_58                                        |    43|
|55    |              u_dwt_apb_if                                        |cm3_dwt_apb_if                                                 |   921|
|56    |            u_cm3_fpb                                             |cm3_fpb                                                        |   641|
|57    |            u_cm3_itm                                             |cm3_itm                                                        |   933|
|58    |              u_itm_arb                                           |cm3_itm_arb                                                    |    49|
|59    |              u_itm_emit                                          |cm3_itm_emit                                                   |   162|
|60    |              u_itm_fifo                                          |cm3_itm_fifo                                                   |   397|
|61    |                u_itm_fifo_byte_0                                 |cm3_itm_fifo_byte                                              |    69|
|62    |                u_itm_fifo_byte_1                                 |cm3_itm_fifo_byte_48                                           |    68|
|63    |                u_itm_fifo_byte_2                                 |cm3_itm_fifo_byte_49                                           |    80|
|64    |                u_itm_fifo_byte_3                                 |cm3_itm_fifo_byte_50                                           |    83|
|65    |                u_itm_fifo_byte_4                                 |cm3_itm_fifo_byte_51                                           |    79|
|66    |              u_itm_if                                            |cm3_itm_if                                                     |   247|
|67    |              u_itm_ts                                            |cm3_itm_ts                                                     |    78|
|68    |            u_cm3_mpu                                             |cm3_mpu                                                        |  1912|
|69    |              u_cm3_mpu_full                                      |cm3_mpu_full                                                   |  1912|
|70    |                u_cm3_mpu_ahb_ctl                                 |cm3_mpu_ahb_ctl                                                |     7|
|71    |                u_cm3_mpu_align                                   |cm3_mpu_align                                                  |    82|
|72    |                u_cm3_mpu_ppb_intf                                |cm3_mpu_ppb_intf                                               |   174|
|73    |                u_cm3_mpu_regions                                 |cm3_mpu_regions                                                |  1649|
|74    |                  u_cm3_mpu_region_0                              |cm3_mpu_region                                                 |   165|
|75    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_45                                                |    35|
|76    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_46                                                |    34|
|77    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_47                                             |    29|
|78    |                  u_cm3_mpu_region_1                              |cm3_mpu_region_19                                              |   183|
|79    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_42                                                |    38|
|80    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_43                                                |    35|
|81    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_44                                             |    29|
|82    |                  u_cm3_mpu_region_2                              |cm3_mpu_region_20                                              |   221|
|83    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_39                                                |    35|
|84    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_40                                                |    34|
|85    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_41                                             |    29|
|86    |                  u_cm3_mpu_region_3                              |cm3_mpu_region_21                                              |   242|
|87    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_36                                                |    44|
|88    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_37                                                |    35|
|89    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_38                                             |    29|
|90    |                  u_cm3_mpu_region_4                              |cm3_mpu_region_22                                              |   181|
|91    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_33                                                |    36|
|92    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_34                                                |    34|
|93    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_35                                             |    29|
|94    |                  u_cm3_mpu_region_5                              |cm3_mpu_region_23                                              |   183|
|95    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_30                                                |    38|
|96    |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_31                                                |    35|
|97    |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_32                                             |    29|
|98    |                  u_cm3_mpu_region_6                              |cm3_mpu_region_24                                              |   276|
|99    |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp_27                                                |    35|
|100   |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_28                                                |    34|
|101   |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen_29                                             |    29|
|102   |                  u_cm3_mpu_region_7                              |cm3_mpu_region_25                                              |   198|
|103   |                    u_cm3_mpu_dcomp                               |cm3_mpu_comp                                                   |    44|
|104   |                    u_cm3_mpu_icomp                               |cm3_mpu_comp_26                                                |    35|
|105   |                    u_cm3_mpu_maskgen                             |cm3_mpu_maskgen                                                |    29|
|106   |            u_cm3_nvic                                            |cm3_nvic                                                       |  1495|
|107   |              u_cm3_nvic_main                                     |cm3_nvic_main                                                  |   364|
|108   |                u_cm3_nvic_int_state                              |cm3_nvic_int_state                                             |   287|
|109   |              u_cm3_nvic_ppb_intf                                 |cm3_nvic_ppb_intf                                              |   468|
|110   |              u_cm3_nvic_reg                                      |cm3_nvic_reg                                                   |   663|
|111   |            u_cm3_ppb_ahb_to_apb                                  |cm3_ppb_ahb_to_apb                                             |    36|
|112   |            u_cm3_ppb_decoder                                     |cm3_ppb_decoder                                                |    80|
|113   |            u_cm3_sync_dbg_en                                     |cm3_sync__xdcDup__1                                            |     2|
|114   |          uDAPSWJDP                                               |DAPSWJDP                                                       |  1164|
|115   |            uDAPDpApbIf                                           |DAPSwDpApbIf                                                   |   201|
|116   |            uDAPDpApbSync                                         |DAPDpApbSync                                                   |     6|
|117   |              uSyncBusAbort                                       |DAPDpEnSync__xdcDup__1                                         |     3|
|118   |              uSyncBusReq                                         |DAPDpEnSync                                                    |     3|
|119   |            uDAPDpIMux                                            |DAPDpIMux                                                      |     4|
|120   |            uDAPJtagDpProtocol                                    |DAPJtagDpProtocol                                              |   295|
|121   |            uDAPSwDpProtocol                                      |DAPSwDpProtocol                                                |   556|
|122   |            uDAPSwDpSync                                          |DAPSwDpSync                                                    |    20|
|123   |              uCDBGPWRUPACK                                       |DAPDpSync__xdcDup__1                                           |     4|
|124   |              uCSYSPWRUPACK                                       |DAPDpSync__xdcDup__3                                           |     2|
|125   |              uSyncBusAck                                         |DAPDpSync                                                      |    14|
|126   |            uDAPSwjWatcher                                        |DAPSwjWatcher                                                  |    82|
|127   |          u_cm3_rom_table                                         |cm3_rom_table                                                  |    27|
|128   |          u_cm3_sync_dappwrup                                     |cm3_sync__xdcDup__2                                            |     3|
|129   |          u_cm3_sync_dbgen                                        |cm3_sync__xdcDup__3                                            |     2|
|130   |          u_cm3_sync_hclken                                       |cm3_sync                                                       |     2|
|131   |          u_cm3_tpiu                                              |cm3_tpiu                                                       |   457|
|132   |            u_cm3_tpiu_apb_if                                     |cm3_tpiu_apb_if                                                |   154|
|133   |            u_cm3_tpiu_atb_fifo1                                  |cm3_tpiu_atb_fifo                                              |    65|
|134   |            u_cm3_tpiu_atb_sync                                   |cm3_tpiu_atb_sync                                              |    14|
|135   |              u_read_pointer1_gray0                               |cm3_cdc_capt_sync_13                                           |     3|
|136   |              u_read_pointer1_gray1                               |cm3_cdc_capt_sync_14                                           |     2|
|137   |              u_read_pointer1_gray2                               |cm3_cdc_capt_sync_15                                           |     3|
|138   |              u_sync_ack_async                                    |cm3_cdc_capt_sync_16                                           |     2|
|139   |              u_tpiu_baud                                         |cm3_cdc_capt_sync_17                                           |     2|
|140   |              u_trace_out_idle                                    |cm3_cdc_capt_sync_18                                           |     2|
|141   |            u_cm3_tpiu_trace_clk                                  |cm3_tpiu_trace_clk                                             |     2|
|142   |            u_cm3_tpiu_trace_fifo1                                |cm3_tpiu_trace_fifo                                            |     7|
|143   |            u_cm3_tpiu_trace_out                                  |cm3_tpiu_trace_out                                             |    84|
|144   |            u_cm3_tpiu_trace_sync                                 |cm3_tpiu_trace_sync                                            |    11|
|145   |              u_baud_div_reset                                    |cm3_cdc_capt_sync                                              |     2|
|146   |              u_sync_valid_async                                  |cm3_cdc_capt_sync_9                                            |     2|
|147   |              u_write_pointer1_gray0                              |cm3_cdc_capt_sync_10                                           |     2|
|148   |              u_write_pointer1_gray1                              |cm3_cdc_capt_sync_11                                           |     2|
|149   |              u_write_pointer1_gray2                              |cm3_cdc_capt_sync_12                                           |     3|
|150   |            u_tpiu_formatter                                      |cm3_tpiu_formatter                                             |   120|
|151   |        u_c_AhbSToAxi                                             |AhbSToAxi                                                      |   101|
|152   |          uA11AhbLiteMToAxi                                       |A11AhbLiteMToAxi_8                                             |   100|
|153   |          uHtransSquelch                                          |AhbToAxiHtransSquelch                                          |     1|
|154   |        u_cm3_code_mux                                            |cm3_code_mux                                                   |     2|
|155   |        u_cm3_tscnt_48                                            |cm3_tscnt_48                                                   |    64|
|156   |        u_cmsdk_ahb_to_dtcm                                       |cmsdk_ahb_to_sram                                              |   124|
|157   |        u_cmsdk_ahb_to_itcm                                       |cmsdk_ahb_to_sram_6                                            |   112|
|158   |        u_s_AhbSToAxi                                             |AhbSToAxi_7                                                    |   101|
|159   |          uA11AhbLiteMToAxi                                       |A11AhbLiteMToAxi                                               |   101|
|160   |        u_x_dtcm                                                  |X_TCMDBG__parameterized0                                       |     8|
|161   |        u_x_itcm                                                  |X_TCMDBG                                                       |     8|
|162   |    axi_bram_ctrl_0                                               |m3_for_arty_a7_axi_bram_ctrl_0_0                               |    46|
|163   |      U0                                                          |axi_bram_ctrl                                                  |    46|
|164   |        \gext_inst.abcv4_0_ext_inst                               |axi_bram_ctrl_top                                              |    46|
|165   |          \GEN_AXI4LITE.I_AXI_LITE                                |axi_lite                                                       |    46|
|166   |    axi_gpio_0                                                    |m3_for_arty_a7_axi_gpio_0_0                                    |   313|
|167   |      U0                                                          |axi_gpio                                                       |   313|
|168   |        AXI_LITE_IPIF_I                                           |axi_lite_ipif                                                  |   166|
|169   |          I_SLAVE_ATTACHMENT                                      |slave_attachment                                               |   166|
|170   |            I_DECODER                                             |address_decoder                                                |    78|
|171   |        \INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                       |interrupt_control                                              |    20|
|172   |        gpio_core_1                                               |GPIO_Core                                                      |    87|
|173   |          \Dual.INPUT_DOUBLE_REGS4                                |cdc_sync__parameterized0                                       |    16|
|174   |          \Dual.INPUT_DOUBLE_REGS5                                |cdc_sync__parameterized0_5                                     |    20|
|175   |    axi_interconnect_0                                            |m3_for_arty_a7_axi_interconnect_0_0                            |  1263|
|176   |      xbar                                                        |m3_for_arty_a7_xbar_0                                          |   285|
|177   |        inst                                                      |axi_crossbar_v2_1_20_axi_crossbar                              |   285|
|178   |          \gen_sasd.crossbar_sasd_0                               |axi_crossbar_v2_1_20_crossbar_sasd                             |   285|
|179   |            addr_arbiter_inst                                     |axi_crossbar_v2_1_20_addr_arbiter_sasd                         |   121|
|180   |            \gen_decerr.decerr_slave_inst                         |axi_crossbar_v2_1_20_decerr_slave                              |    16|
|181   |            reg_slice_r                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized7 |   129|
|182   |            splitter_ar                                           |axi_crossbar_v2_1_20_splitter__parameterized0                  |     4|
|183   |            splitter_aw                                           |axi_crossbar_v2_1_20_splitter                                  |     7|
|184   |      s00_couplers                                                |s00_couplers_imp_11BAHIF                                       |   978|
|185   |        auto_pc                                                   |m3_for_arty_a7_auto_pc_0                                       |   978|
|186   |          inst                                                    |axi_protocol_converter_v2_1_19_axi_protocol_converter          |   978|
|187   |            \gen_axilite.gen_b2s_conv.axilite_b2s                 |axi_protocol_converter_v2_1_19_b2s                             |   978|
|188   |              \RD.ar_channel_0                                    |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   176|
|189   |                ar_cmd_fsm_0                                      |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    16|
|190   |                cmd_translator_0                                  |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2            |   160|
|191   |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                  |    78|
|192   |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                  |    75|
|193   |              \RD.r_channel_0                                     |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    71|
|194   |                rd_data_fifo_0                                    |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    49|
|195   |                transaction_fifo_0                                |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    20|
|196   |              SI_REG                                              |axi_register_slice_v2_1_19_axi_register_slice                  |   482|
|197   |                \ar.ar_pipe                                       |axi_register_slice_v2_1_19_axic_register_slice                 |   178|
|198   |                \aw.aw_pipe                                       |axi_register_slice_v2_1_19_axic_register_slice_1               |   177|
|199   |                \b.b_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    14|
|200   |                \r.r_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   113|
|201   |              \WR.aw_channel_0                                    |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   174|
|202   |                aw_cmd_fsm_0                                      |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    18|
|203   |                cmd_translator_0                                  |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   152|
|204   |                  incr_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    76|
|205   |                  wrap_cmd_0                                      |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    72|
|206   |              \WR.b_channel_0                                     |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    74|
|207   |                bid_fifo_0                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    31|
|208   |                bresp_fifo_0                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |    18|
|209   |    blk_mem_gen_0                                                 |m3_for_arty_a7_blk_mem_gen_0_0                                 |     2|
|210   |      U0                                                          |blk_mem_gen_v8_4_3                                             |     2|
|211   |        inst_blk_mem_gen                                          |blk_mem_gen_v8_4_3_synth                                       |     2|
|212   |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen  |blk_mem_gen_top                                                |     2|
|213   |            \valid.cstr                                           |blk_mem_gen_generic_cstr                                       |     2|
|214   |              \ramloop[0].ram.r                                   |blk_mem_gen_prim_width                                         |     1|
|215   |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper                                       |     1|
|216   |              \ramloop[1].ram.r                                   |blk_mem_gen_prim_width__parameterized0                         |     1|
|217   |                \prim_noinit.ram                                  |blk_mem_gen_prim_wrapper__parameterized0                       |     1|
|218   |    xlconcat_0                                                    |m3_for_arty_a7_xlconcat_0_0                                    |     0|
|219   |    xlconcat_1                                                    |m3_for_arty_a7_xlconcat_1_0                                    |     0|
|220   |    xlconstant_0                                                  |m3_for_arty_a7_xlconstant_0_0                                  |     0|
|221   |    xlconstant_1                                                  |m3_for_arty_a7_xlconstant_1_1                                  |     0|
|222   |    Clocks_and_Resets                                             |Clocks_and_Resets_imp_1WLR2TP                                  |    77|
|223   |      clk_wiz_0                                                   |m3_for_arty_a7_clk_wiz_0_0                                     |    13|
|224   |        inst                                                      |m3_for_arty_a7_clk_wiz_0_0_clk_wiz                             |    13|
|225   |      i_inv_dbgresetn                                             |m3_for_arty_a7_i_inv_dbgresetn_0                               |     1|
|226   |      i_inv_sysresetn1                                            |m3_for_arty_a7_i_inv_sysresetn1_0                              |     1|
|227   |      proc_sys_reset_base                                         |m3_for_arty_a7_proc_sys_reset_base_0                           |    62|
|228   |        U0                                                        |proc_sys_reset                                                 |    62|
|229   |          EXT_LPF                                                 |lpf                                                            |    15|
|230   |            \ACTIVE_LOW_AUX.ACT_LO_AUX                            |cdc_sync                                                       |     5|
|231   |            \ACTIVE_LOW_EXT.ACT_LO_EXT                            |cdc_sync_0                                                     |     5|
|232   |          SEQ                                                     |sequence_psr                                                   |    42|
|233   |            SEQ_COUNTER                                           |upcnt_n                                                        |    13|
|234   |      xlconstant_1                                                |m3_for_arty_a7_xlconstant_1_0                                  |     0|
+------+------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:38 ; elapsed = 00:08:51 . Memory (MB): peak = 2011.336 ; gain = 1447.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:56 ; elapsed = 00:08:41 . Memory (MB): peak = 2011.336 ; gain = 1447.012
Synthesis Optimization Complete : Time (s): cpu = 00:08:39 ; elapsed = 00:08:57 . Memory (MB): peak = 2011.336 ; gain = 1447.012
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 547 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'm3_for_arty_a7_i/Clocks_and_Resets/clk_wiz_0/inst/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2011.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 42 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FDR => FDRE: 40 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
521 Infos, 213 Warnings, 54 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:48 ; elapsed = 00:09:08 . Memory (MB): peak = 2011.336 ; gain = 1700.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2011.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/embedded/new_vivado_project/cortex_m3_5/cortex_m3_2a/hardware/m3_for_arty_a7/m3_for_arty_a7/m3_for_arty_a7.runs/synth_1/m3_for_arty_a7_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file m3_for_arty_a7_wrapper_utilization_synth.rpt -pb m3_for_arty_a7_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 17 11:57:59 2021...
