Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mips_fpga_interface.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips_fpga_interface.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips_fpga_interface"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : mips_fpga_interface
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd" in Library work.
Architecture behave of Entity regfile is up to date.
Architecture behave of Entity adder is up to date.
Architecture behave of Entity sl2 is up to date.
Architecture behave of Entity extend is up to date.
Architecture asynchronous of Entity flopr is up to date.
Architecture behave of Entity mux2 is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_alu.vhd" in Library work.
Architecture behave of Entity alu is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_decoder_main.vhd" in Library work.
Architecture behave of Entity maindec is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_decoder_alu.vhd" in Library work.
Architecture behave of Entity aludec is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_controller.vhd" in Library work.
Architecture struct of Entity controller is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_datapath.vhd" in Library work.
Architecture struct of Entity datapath is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips.vhd" in Library work.
Architecture struct of Entity mips is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_mem.vhd" in Library work.
Architecture behave of Entity dmem is up to date.
Architecture behave of Entity imem is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/ps2_kbd.vhd" in Library work.
Architecture arch of Entity ps2_kbd is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips/list_ch13_01_font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips/char_mem.vhd" in Library work.
Architecture arch of Entity char_mem is up to date.
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_top.vhd" in Library work.
Architecture test of Entity top is up to date.
ERROR:HDLParsers - Cannot rename dependency database for library "work", file is "xst/work/hdpdeps.ref", Temporary database file "C:\Users\jburge16\Documents\GitHub\bugfree-adventure\ISE\mips\xst\work\xil_2672_18" will remain.  System error message is:  File exists
Compiling vhdl file "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" in Library work.
Entity <mips_fpga_interface> compiled.
Entity <mips_fpga_interface> (Architecture <test_fpga>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <mips_fpga_interface> in library <work> (architecture <test_fpga>) with generics.
	FREQ = 100000

Analyzing hierarchy for entity <ps2_kbd> in library <work> (architecture <arch>) with generics.
	FREQ = 100000

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <char_mem> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <top> in library <work> (architecture <test>).

Analyzing hierarchy for entity <mips> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <imem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <dmem> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <datapath> in library <work> (architecture <struct>).

Analyzing hierarchy for entity <maindec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <aludec> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <flopr> in library <work> (architecture <asynchronous>) with generics.
	width = 32

Analyzing hierarchy for entity <adder> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <sl2> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 32

Analyzing hierarchy for entity <regfile> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <mux2> in library <work> (architecture <behave>) with generics.
	width = 5

Analyzing hierarchy for entity <extend> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <mips_fpga_interface> in library <work> (Architecture <test_fpga>).
	FREQ = 100000
WARNING:Xst:753 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 91: Unconnected output port 'parity' of component 'ps2_kbd'.
WARNING:Xst:753 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 91: Unconnected output port 'busy' of component 'ps2_kbd'.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 192: Width mismatch. <char_write_value> has a width of 8 bits but assigned expression is 9-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 197: Width mismatch. <char_write_value> has a width of 8 bits but assigned expression is 32-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 202: Width mismatch. <char_write_value> has a width of 8 bits but assigned expression is 32-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 207: Width mismatch. <char_write_value> has a width of 8 bits but assigned expression is 32-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 240: Width mismatch. <xsignal> has a width of 12 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 241: Width mismatch. <ysignal> has a width of 12 bits but assigned expression is 11-bit wide.
WARNING:Xst:1610 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 255: Width mismatch. <ascii_line> has a width of 11 bits but assigned expression is 12-bit wide.
WARNING:Xst:819 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd" line 217: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hpcounter>, <vpcounter>
INFO:Xst:2679 - Register <char_enable_write> in unit <mips_fpga_interface> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <mips_fpga_interface> analyzed. Unit <mips_fpga_interface> generated.

Analyzing generic Entity <ps2_kbd> in library <work> (Architecture <arch>).
	FREQ = 100000
Entity <ps2_kbd> analyzed. Unit <ps2_kbd> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <char_mem> in library <work> (Architecture <arch>).
Entity <char_mem> analyzed. Unit <char_mem> generated.

Analyzing Entity <top> in library <work> (Architecture <test>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <mips> in library <work> (Architecture <struct>).
Entity <mips> analyzed. Unit <mips> generated.

Analyzing Entity <controller> in library <work> (Architecture <struct>).
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <maindec> in library <work> (Architecture <behave>).
Entity <maindec> analyzed. Unit <maindec> generated.

Analyzing Entity <aludec> in library <work> (Architecture <behave>).
WARNING:Xst:819 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_decoder_alu.vhd" line 14: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <op>
Entity <aludec> analyzed. Unit <aludec> generated.

Analyzing Entity <datapath> in library <work> (Architecture <struct>).
Entity <datapath> analyzed. Unit <datapath> generated.

Analyzing generic Entity <flopr> in library <work> (Architecture <asynchronous>).
	width = 32
Entity <flopr> analyzed. Unit <flopr> generated.

Analyzing Entity <adder> in library <work> (Architecture <behave>).
Entity <adder> analyzed. Unit <adder> generated.

Analyzing Entity <sl2> in library <work> (Architecture <behave>).
Entity <sl2> analyzed. Unit <sl2> generated.

Analyzing generic Entity <mux2.1> in library <work> (Architecture <behave>).
	width = 32
Entity <mux2.1> analyzed. Unit <mux2.1> generated.

Analyzing Entity <regfile> in library <work> (Architecture <behave>).
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing generic Entity <mux2.2> in library <work> (Architecture <behave>).
	width = 5
Entity <mux2.2> analyzed. Unit <mux2.2> generated.

Analyzing Entity <extend> in library <work> (Architecture <behave>).
Entity <extend> analyzed. Unit <extend> generated.

Analyzing Entity <alu> in library <work> (Architecture <behave>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <imem> in library <work> (Architecture <behave>).
Entity <imem> analyzed. Unit <imem> generated.

Analyzing Entity <dmem> in library <work> (Architecture <behave>).
WARNING:Xst:819 - "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_mem.vhd" line 22: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <io_fib_num>
Entity <dmem> analyzed. Unit <dmem> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ps2_kbd>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/ps2_kbd.vhd".
    Found 4-bit up counter for signal <bitcnt_r>.
    Found 1-bit register for signal <error_r>.
    Found 1-bit register for signal <keyrel_r>.
    Found 5-bit register for signal <ps2_clk_r>.
    Found 1-bit register for signal <rdy_r>.
    Found 10-bit register for signal <sc_r>.
    Found 14-bit register for signal <timer_r>.
    Found 14-bit adder for signal <timer_x$addsub0000> created at line 112.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_kbd> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips/list_ch13_01_font_rom.vhd".
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2246.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <char_mem>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips/char_mem.vhd".
    Found 4096x8-bit dual-port RAM <Mram_char_ram> for signal <char_ram>.
    Found 12-bit register for signal <read_a>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <char_mem> synthesized.


Synthesizing Unit <imem>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_mem.vhd".
WARNING:Xst:1781 - Signal <mem> is used but never assigned. Tied to default value.
    Found 64x32-bit ROM for signal <rd>.
    Summary:
	inferred   1 ROM(s).
Unit <imem> synthesized.


Synthesizing Unit <dmem>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_mem.vhd".
    Found 32-bit register for signal <io_fib_result>.
    Found 32-bit register for signal <io_fib_result_2>.
    Found 2048-bit register for signal <mem>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2112 D-type flip-flop(s).
Unit <dmem> synthesized.


Synthesizing Unit <maindec>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_decoder_main.vhd".
Unit <maindec> synthesized.


Synthesizing Unit <aludec>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_decoder_alu.vhd".
    Found 1-bit 3-to-1 multiplexer for signal <alucontrol<3>>.
    Found 3-bit 3-to-1 multiplexer for signal <alucontrol<2:0>>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <aludec> synthesized.


Synthesizing Unit <flopr>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <flopr> synthesized.


Synthesizing Unit <adder>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
    Found 32-bit adder for signal <y>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.


Synthesizing Unit <sl2>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
WARNING:Xst:647 - Input <a<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <sl2> synthesized.


Synthesizing Unit <mux2_1>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
Unit <mux2_1> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
    Found 32x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 32x32-bit dual-port RAM <Mram_mem_ren> for signal <mem>.
    Summary:
	inferred   2 RAM(s).
Unit <regfile> synthesized.


Synthesizing Unit <mux2_2>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
Unit <mux2_2> synthesized.


Synthesizing Unit <extend>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_building_blocks.vhd".
Unit <extend> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_alu.vhd".
    Found 32-bit xor2 for signal <result$xor0000> created at line 19.
    Found 32-bit adder carry in for signal <sum>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <controller>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_controller.vhd".
Unit <controller> synthesized.


Synthesizing Unit <datapath>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_datapath.vhd".
WARNING:Xst:647 - Input <instr<31:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <datapath> synthesized.


Synthesizing Unit <mips>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips.vhd".
Unit <mips> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_top.vhd".
Unit <top> synthesized.


Synthesizing Unit <mips_fpga_interface>.
    Related source file is "C:/Users/jburge16/Documents/GitHub/bugfree-adventure/ISE/mips_fpga_interface.vhd".
WARNING:Xst:646 - Signal <ysignal<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <xsignal<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <number<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <io_fib_result_2<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <io_fib_result<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <column<11:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <color> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <blue_out<1>> equivalent to <blue_out<0>> has been removed
    Register <blue_out<2>> equivalent to <blue_out<0>> has been removed
    Register <green_out<0>> equivalent to <blue_out<0>> has been removed
    Register <green_out<1>> equivalent to <blue_out<0>> has been removed
    Register <green_out<2>> equivalent to <blue_out<0>> has been removed
    Register <red_out<0>> equivalent to <blue_out<0>> has been removed
    Register <red_out<1>> equivalent to <blue_out<0>> has been removed
    Register <red_out<2>> equivalent to <blue_out<0>> has been removed
    Found 7-bit register for signal <led>.
    Found 1-bit register for signal <blue_out<0>>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 11-bit register for signal <ascii_line>.
    Found 11-bit adder for signal <ascii_line$add0000> created at line 255.
    Found 10-bit comparator greater for signal <ascii_line$cmp_gt0000> created at line 236.
    Found 10-bit comparator less for signal <ascii_line$cmp_lt0000> created at line 236.
    Found 12-bit register for signal <char_read_addr>.
    Found 12-bit adder for signal <char_read_addr$add0000> created at line 250.
    Found 12-bit register for signal <char_write_addr>.
    Found 8-bit register for signal <char_write_value>.
    Found 8-bit adder for signal <char_write_value$mux0000>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 150.
    Found 32-bit up counter for signal <cnt0>.
    Found 32-bit adder for signal <cnt0$addsub0000> created at line 210.
    Found 12-bit register for signal <column>.
    Found 10-bit comparator greater for signal <green_out_0$cmp_gt0000> created at line 236.
    Found 9-bit comparator greater for signal <green_out_0$cmp_gt0001> created at line 236.
    Found 10-bit comparator less for signal <green_out_0$cmp_lt0000> created at line 236.
    Found 9-bit comparator less for signal <green_out_0$cmp_lt0001> created at line 236.
    Found 10-bit up counter for signal <hcounter>.
    Found 4-bit down counter for signal <hpcounter>.
    Found 10-bit comparator greater for signal <hs_out$cmp_gt0000> created at line 281.
    Found 10-bit comparator less for signal <hs_out$cmp_lt0000> created at line 281.
    Found 32-bit register for signal <io_fib_num>.
    Found 1-bit register for signal <keyboard_clk>.
    Found 1-bit register for signal <mips_clk_input>.
    Found 32-bit adder for signal <mips_clk_input$add0000> created at line 144.
    Found 32-bit comparator less for signal <mips_clk_input$cmp_lt0000> created at line 148.
    Found 12-bit register for signal <number>.
    Found 10-bit up counter for signal <vcounter>.
    Found 5-bit up counter for signal <vpcounter>.
    Found 10-bit comparator greater for signal <vs_out$cmp_gt0000> created at line 293.
    Found 10-bit comparator less for signal <vs_out$cmp_lt0000> created at line 293.
    Found 1-bit register for signal <white_out>.
    Found 1-bit 8-to-1 multiplexer for signal <white_out$mux0000> created at line 256.
    Found 12-bit register for signal <xsignal>.
    Found 10-bit subtractor for signal <xsignal$sub0001> created at line 227.
    Found 12-bit register for signal <ysignal>.
    Found 9-bit subtractor for signal <ysignal$sub0001> created at line 228.
    Summary:
	inferred   6 Counter(s).
	inferred 137 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <mips_fpga_interface> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit dual-port RAM                               : 2
 4096x8-bit dual-port RAM                              : 1
# ROMs                                                 : 2
 2048x8-bit ROM                                        : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 92
 1-bit register                                        : 10
 10-bit register                                       : 1
 11-bit register                                       : 2
 12-bit register                                       : 7
 14-bit register                                       : 1
 32-bit register                                       : 68
 5-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <io_fib_num_15> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_16> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_17> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_18> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_19> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_20> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_21> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_22> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_23> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_24> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_25> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_26> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_27> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_28> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_29> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_30> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_31> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xsignal_10> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <xsignal_11> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_0> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_1> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_2> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_3> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_4> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_5> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_6> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_7> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_8> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_9> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_10> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_11> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_12> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_13> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <io_fib_num_14> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_11> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_10> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_9> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_4> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_5> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_6> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_7> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_6> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <io_fib_result_2_8> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_9> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_10> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_11> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_12> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_13> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_14> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_15> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_16> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_17> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_18> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_19> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_20> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_21> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_22> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_23> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_24> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_25> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_26> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_27> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_28> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_29> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_30> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_2_31> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_8> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_9> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_10> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_11> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_12> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_13> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_14> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_15> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_16> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_17> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_18> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_19> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_20> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_21> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_22> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_23> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_24> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_25> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_26> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_27> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_28> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_29> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_30> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <io_fib_result_31> of sequential type is unconnected in block <dmem1>.
WARNING:Xst:2677 - Node <number_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_0> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_1> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_3> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_0> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_1> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_4> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_5> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_6> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_7> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <column<11:8>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <ysignal<11:9>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <xsignal<11:10>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <io_fib_num<31:4>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <column<7:5>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.
WARNING:Xst:2404 -  FFs/Latches <led<6:4>> (without init value) have a constant value of 0 in block <mips_fpga_interface>.

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <mips_fpga_interface>.
INFO:Xst:3226 - The RAM <u2/Mram_char_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <u2/read_a>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <char_write_addr> |          |
    |     diA            | connected to signal <char_write_value> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <char_read_addr> |          |
    |     doB            | connected to signal <char_read_value> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <mips_fpga_interface> synthesized (advanced).

Synthesizing (advanced) Unit <regfile>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra1>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_ren> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we3>           | high     |
    |     addrA          | connected to signal <wa3>           |          |
    |     diA            | connected to signal <wd3>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <ra2>           |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <regfile> synthesized (advanced).
WARNING:Xst:2677 - Node <ysignal_0> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_1> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_3> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <ysignal_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_0> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_1> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <xsignal_2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <column_4> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <number_11> of sequential type is unconnected in block <mips_fpga_interface>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 2048x8-bit single-port block RAM                      : 1
 32x32-bit dual-port distributed RAM                   : 2
 4096x8-bit dual-port block RAM                        : 1
# ROMs                                                 : 1
 64x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 7
 10-bit up counter                                     : 2
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 2260
 Flip-Flops                                            : 2260
# Comparators                                          : 12
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 4
 32-bit comparator greatequal                          : 1
 32-bit comparator less                                : 1
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1
# Multiplexers                                         : 5
 1-bit 3-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <number_0> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_1> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_2> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <number_3> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_6> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_7> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_9> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_10> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <char_write_addr_11> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <char_read_addr_7> (without init value) has a constant value of 0 in block <mips_fpga_interface>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mips_fpga_interface> ...

Optimizing unit <ps2_kbd> ...

Optimizing unit <dmem> ...

Optimizing unit <flopr> ...

Optimizing unit <regfile> ...

Optimizing unit <alu> ...

Optimizing unit <datapath> ...
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_31> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_29> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_27> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_25> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_23> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_21> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_19> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_17> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_15> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_13> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_31> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_29> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_27> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_25> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_23> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_21> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_19> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_17> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_15> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_13> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/dmem1/io_fib_result_2_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_0> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_1> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_9> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_11> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_13> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_15> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_17> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_19> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_21> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_23> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_25> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_27> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_29> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/pcreg/q_31> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren2> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren6> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren4> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren8> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren12> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren10> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren14> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren18> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren16> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren20> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren24> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren22> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren26> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren30> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren28> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren32> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren36> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren34> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren38> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren42> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren40> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren44> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren48> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren46> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren50> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren54> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren52> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren56> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren60> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren58> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren62> of sequential type is unconnected in block <mips_fpga_interface>.
WARNING:Xst:2677 - Node <mips_cpu/mips1/dp/rf/Mram_mem_ren64> of sequential type is unconnected in block <mips_fpga_interface>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips_fpga_interface, actual ratio is 26.
FlipFlop mips_cpu/mips1/dp/pcreg/q_2 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_3 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_4 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_5 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_6 has been replicated 2 time(s)
FlipFlop mips_cpu/mips1/dp/pcreg/q_7 has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <mips_fpga_interface> :
	Found 2-bit shift register for signal <char_read_addr<0>>.
	Found 2-bit shift register for signal <char_read_addr<1>>.
	Found 3-bit shift register for signal <char_read_addr<8>>.
	Found 2-bit shift register for signal <char_read_addr<9>>.
	Found 2-bit shift register for signal <char_read_addr<10>>.
	Found 2-bit shift register for signal <char_read_addr<11>>.
Unit <mips_fpga_interface> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2272
 Flip-Flops                                            : 2272
# Shift Registers                                      : 6
 2-bit shift register                                  : 5
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mips_fpga_interface.ngr
Top Level Output File Name         : mips_fpga_interface
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 3466
#      GND                         : 4
#      INV                         : 16
#      LUT1                        : 164
#      LUT2                        : 108
#      LUT2_D                      : 6
#      LUT2_L                      : 4
#      LUT3                        : 252
#      LUT3_D                      : 32
#      LUT3_L                      : 297
#      LUT4                        : 1610
#      LUT4_D                      : 131
#      LUT4_L                      : 310
#      MUXCY                       : 250
#      MUXF5                       : 74
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 206
# FlipFlops/Latches                : 2278
#      FDC                         : 33
#      FDCE                        : 16
#      FDE                         : 2118
#      FDP                         : 5
#      FDR                         : 83
#      FDRE                        : 19
#      FDS                         : 1
#      FDSE                        : 3
# RAMS                             : 99
#      RAM16X1D                    : 96
#      RAMB16                      : 3
# Shift Registers                  : 6
#      SRL16E                      : 6
# Clock Buffers                    : 5
#      BUFG                        : 3
#      BUFGP                       : 2
# IO Buffers                       : 21
#      IBUF                        : 3
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                     2376  out of   7680    30%  
 Number of Slice Flip Flops:           2278  out of  15360    14%  
 Number of 4 input LUTs:               3128  out of  15360    20%  
    Number used as logic:              2930
    Number used as Shift registers:       6
    Number used as RAMs:                192
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    173    13%  
 Number of BRAMs:                         3  out of     24    12%  
 Number of GCLKs:                         5  out of      8    62%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 84    |
clk50_in                           | BUFGP                  | 1     |
clk251                             | BUFG                   | 76    |
keyboard_clk1                      | BUFG                   | 44    |
mips_clk_input1                    | BUFG                   | 2178  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+----------------------------------+-------+
Control Signal                     | Buffer(FF name)                  | Load  |
-----------------------------------+----------------------------------+-------+
u0/error_r(u0/error_r:Q)           | NONE(u0/bitcnt_r_0)              | 36    |
reset(reset1_INV_0:O)              | NONE(mips_cpu/mips1/dp/pcreg/q_2)| 18    |
-----------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 25.403ns (Maximum Frequency: 39.365MHz)
   Minimum input arrival time before clock: 5.353ns
   Maximum output required time after clock: 7.488ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.695ns (frequency: 78.771MHz)
  Total number of paths / destination ports: 37060 / 187
-------------------------------------------------------------------------
Delay:               12.695ns (Levels of Logic = 33)
  Source:            cnt_1 (FF)
  Destination:       cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_1 to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  cnt_1 (cnt_1)
     LUT1:I0->O            1   0.551   0.000  Madd_mips_clk_input_add0000_cy<1>_rt (Madd_mips_clk_input_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_mips_clk_input_add0000_cy<1> (Madd_mips_clk_input_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<2> (Madd_mips_clk_input_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<3> (Madd_mips_clk_input_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<4> (Madd_mips_clk_input_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<5> (Madd_mips_clk_input_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<6> (Madd_mips_clk_input_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<7> (Madd_mips_clk_input_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<8> (Madd_mips_clk_input_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<9> (Madd_mips_clk_input_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<10> (Madd_mips_clk_input_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<11> (Madd_mips_clk_input_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<12> (Madd_mips_clk_input_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<13> (Madd_mips_clk_input_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<14> (Madd_mips_clk_input_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<15> (Madd_mips_clk_input_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<16> (Madd_mips_clk_input_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<17> (Madd_mips_clk_input_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<18> (Madd_mips_clk_input_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<19> (Madd_mips_clk_input_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<20> (Madd_mips_clk_input_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<21> (Madd_mips_clk_input_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<22> (Madd_mips_clk_input_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<23> (Madd_mips_clk_input_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<24> (Madd_mips_clk_input_add0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<25> (Madd_mips_clk_input_add0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<26> (Madd_mips_clk_input_add0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Madd_mips_clk_input_add0000_cy<27> (Madd_mips_clk_input_add0000_cy<27>)
     XORCY:CI->O           2   0.904   1.216  Madd_mips_clk_input_add0000_xor<28> (mips_clk_input_add0000<28>)
     LUT3:I0->O            1   0.551   0.000  Mcompar_cnt_cmp_ge0000_lut<9> (Mcompar_cnt_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_cnt_cmp_ge0000_cy<9> (Mcompar_cnt_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.303   1.140  Mcompar_cnt_cmp_ge0000_cy<10> (cnt_cmp_ge0000)
     LUT2:I0->O           32   0.551   1.853  cnt_or00001 (cnt_or0000)
     FDR:R                     1.026          cnt_0
    ----------------------------------------
    Total                     12.695ns (7.270ns logic, 5.425ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50_in'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      clk50_in rising
  Destination Clock: clk50_in rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  clk25 (clk251)
     FDR:R                     1.026          clk25
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 10.757ns (frequency: 92.964MHz)
  Total number of paths / destination ports: 2741 / 158
-------------------------------------------------------------------------
Delay:               10.757ns (Levels of Logic = 5)
  Source:            vcounter_2 (FF)
  Destination:       ysignal_5 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: vcounter_2 to ysignal_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.720   1.405  vcounter_2 (vcounter_2)
     LUT4:I0->O            4   0.551   1.256  Msub_ysignal_sub0001_xor<7>1111 (N80)
     LUT2:I0->O            2   0.551   1.216  Msub_ysignal_sub0001_xor<7>112 (N3)
     LUT4:I0->O            1   0.551   0.000  green_out_0_cmp_lt00012_F (N2230)
     MUXF5:I0->O           2   0.360   1.072  green_out_0_cmp_lt00012 (green_out_0_cmp_lt0001)
     LUT4:I1->O           44   0.551   1.922  ascii_line_and000089 (ascii_line_and0000)
     FDE:CE                    0.602          ysignal_5
    ----------------------------------------
    Total                     10.757ns (3.886ns logic, 6.871ns route)
                                       (36.1% logic, 63.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'keyboard_clk1'
  Clock period: 8.473ns (frequency: 118.022MHz)
  Total number of paths / destination ports: 531 / 65
-------------------------------------------------------------------------
Delay:               8.473ns (Levels of Logic = 4)
  Source:            u0/bitcnt_r_1 (FF)
  Destination:       u0/keyrel_r (FF)
  Source Clock:      keyboard_clk1 rising
  Destination Clock: keyboard_clk1 rising

  Data Path: u0/bitcnt_r_1 to u0/keyrel_r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.720   1.260  u0/bitcnt_r_1 (u0/bitcnt_r_1)
     LUT4:I0->O            2   0.551   0.945  u0/scancode_rdy_cmp_eq00001 (u0/scancode_rdy_cmp_eq0000)
     LUT4:I2->O            1   0.551   0.869  u0/keyrel_r_and000029_SW0 (N2222)
     LUT4:I2->O            2   0.551   1.072  u0/keyrel_r_and000029 (u0/keyrel_r_and000029)
     LUT4:I1->O            1   0.551   0.801  u0/keyrel_r_not00011 (u0/keyrel_r_not0001)
     FDCE:CE                   0.602          u0/keyrel_r
    ----------------------------------------
    Total                      8.473ns (3.526ns logic, 4.947ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mips_clk_input1'
  Clock period: 25.403ns (frequency: 39.365MHz)
  Total number of paths / destination ports: 846063608 / 5074
-------------------------------------------------------------------------
Delay:               25.403ns (Levels of Logic = 18)
  Source:            mips_cpu/mips1/dp/pcreg/q_6_1 (FF)
  Destination:       mips_cpu/mips1/dp/rf/Mram_mem1 (RAM)
  Source Clock:      mips_clk_input1 rising
  Destination Clock: mips_clk_input1 rising

  Data Path: mips_cpu/mips1/dp/pcreg/q_6_1 to mips_cpu/mips1/dp/rf/Mram_mem1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.720   1.422  mips_cpu/mips1/dp/pcreg/q_6_1 (mips_cpu/mips1/dp/pcreg/q_6_1)
     LUT4:I0->O            1   0.551   0.869  mips_cpu/imem1/Mrom_rd4512276_SW0_SW0 (N1963)
     LUT4:I2->O            6   0.551   1.342  mips_cpu/imem1/Mrom_rd4512276_SW0 (N1693)
     LUT3:I0->O            5   0.551   0.921  mips_cpu/imem1/Mrom_rd4812_1 (mips_cpu/imem1/Mrom_rd4812)
     RAM16X1D:DPRA1->DPO    2   0.551   0.945  mips_cpu/mips1/dp/rf/Mram_mem_ren1 (mips_cpu/mips1/dp/rf/N135)
     LUT4:I2->O            1   0.551   0.000  mips_cpu/mips1/dp/mainalu/b2<0>1_G (N2245)
     MUXF5:I1->O           2   0.360   1.072  mips_cpu/mips1/dp/mainalu/b2<0>1 (mips_cpu/mips1/dp/mainalu/b2<0>)
     LUT2:I1->O            1   0.551   0.000  mips_cpu/mips1/dp/mainalu/Madd_sum_lut<0> (mips_cpu/mips1/dp/mainalu/Madd_sum_lut<0>)
     MUXCY:S->O            1   0.500   0.000  mips_cpu/mips1/dp/mainalu/Madd_sum_cy<0> (mips_cpu/mips1/dp/mainalu/Madd_sum_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  mips_cpu/mips1/dp/mainalu/Madd_sum_cy<1> (mips_cpu/mips1/dp/mainalu/Madd_sum_cy<1>)
     XORCY:CI->O           5   0.904   0.947  mips_cpu/mips1/dp/mainalu/Madd_sum_xor<2> (mips_cpu/mips1/dp/mainalu/sum<2>)
     LUT4_D:I3->O         11   0.551   1.483  mips_cpu/mips1/dp/mainalu/result<2>_1 (mips_cpu/mips1/dp/mainalu/result<2>)
     LUT3:I0->O            9   0.551   1.150  mips_cpu/dmem1/mem_4_cmp_eq000041_SW0 (N1726)
     LUT4_D:I3->O         32   0.551   1.879  mips_cpu/dmem1/rd_cmp_eq00121 (mips_cpu/dmem1/rd_cmp_eq0012)
     LUT4:I3->O            1   0.551   0.869  mips_cpu/mips1/dp/resmux/y<2>10 (mips_cpu/mips1/dp/resmux/y<2>10)
     LUT4:I2->O            1   0.551   0.827  mips_cpu/mips1/dp/resmux/y<2>37 (mips_cpu/mips1/dp/resmux/y<2>37)
     LUT4:I3->O            1   0.551   0.827  mips_cpu/mips1/dp/resmux/y<2>205 (mips_cpu/mips1/dp/resmux/y<2>205)
     LUT4_L:I3->LO         1   0.551   0.126  mips_cpu/mips1/dp/resmux/y<2>441 (mips_cpu/mips1/dp/resmux/y<2>441)
     LUT4:I3->O            3   0.551   0.000  mips_cpu/mips1/dp/resmux/y<2>480 (mips_cpu/mips1/dp/result<2>)
     RAM16X1D:D                0.462          mips_cpu/mips1/dp/rf/Mram_mem6
    ----------------------------------------
    Total                     25.403ns (10.724ns logic, 14.679ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              5.353ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.102  rst_n_IBUF (rst_n_IBUF)
     LUT2:I1->O           32   0.551   1.853  cnt_or00001 (cnt_or0000)
     FDR:R                     1.026          cnt_0
    ----------------------------------------
    Total                      5.353ns (2.398ns logic, 2.955ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'keyboard_clk1'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 1)
  Source:            ps2_clk (PAD)
  Destination:       u0/ps2_clk_r_1 (FF)
  Destination Clock: keyboard_clk1 rising

  Data Path: ps2_clk to u0/ps2_clk_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  ps2_clk_IBUF (ps2_clk_IBUF)
     FDP:D                     0.203          u0/ps2_clk_r_1
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.488ns (Levels of Logic = 1)
  Source:            blue_out_0 (FF)
  Destination:       blue_out<2> (PAD)
  Source Clock:      clk251 rising

  Data Path: blue_out_0 to blue_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.720   1.124  blue_out_0 (blue_out_0)
     OBUF:I->O                 5.644          blue_out_2_OBUF (blue_out<2>)
    ----------------------------------------
    Total                      7.488ns (6.364ns logic, 1.124ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'keyboard_clk1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            led_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      keyboard_clk1 rising

  Data Path: led_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.801  led_3 (led_3)
     OBUF:I->O                 5.644          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 31.18 secs
 
--> 

Total memory usage is 358096 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :  264 (   0 filtered)
Number of infos    :    8 (   0 filtered)

