
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2021.1-SP7.3 <build 94852>)
| Date         : Wed Nov  9 00:19:12 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              1258           6  {sys_clk}
 top|pclk_mod_in          1000.000     {0 500}        Declared               866           0  {pclk_mod_in}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                          13.461       {0 6.73}       Generated (sys_clk)    228           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT1}
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                          2.692        {0 1.346}      Generated (sys_clk)     49           0  {video_pll_m0/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                          10.000       {0 5}          Generated (sys_clk)    360           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                          20.000       {0 10}         Generated (sys_clk)    160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                          2.500        {0 1.25}       Generated (sys_clk)     21           3  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred)
                                                                               1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV}
 DebugCore_JCLK           50.000       {0 25}         Declared               166           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER}
 DebugCore_CAPTURE        100.000      {25 75}        Declared                11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               top|pclk_mod_in                         
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     113.973 MHz         20.000          8.774         11.226
 top|pclk_mod_in              1.000 MHz     131.944 MHz       1000.000          7.579        992.421
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                             74.289 MHz     149.880 MHz         13.461          6.672          6.789
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                            371.471 MHz     443.853 MHz          2.692          2.253          0.439
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                            100.000 MHz     139.431 MHz         10.000          7.172          2.828
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                             50.000 MHz     133.690 MHz         20.000          7.480         12.520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                            400.000 MHz    1356.852 MHz          2.500          0.737          1.763
 DebugCore_JCLK              20.000 MHz     133.120 MHz         50.000          7.512         42.488
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     11.226       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in            992.421       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.789       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.475     -32.103             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.439       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.293       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     2.828       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -2.571     -27.143             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    12.520       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.445       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.763       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.520       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.586       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              19.514       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.323       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.109       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in              0.216       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.242       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.127       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.325       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.226       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.117       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.224       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.325       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    -0.001      -0.003              3             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.405       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.753       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.252       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              24.665       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.223       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.219       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -2.444     -84.995             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.271       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    17.655       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.252       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.135       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.717       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.563       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0           1258
 top|pclk_mod_in                                   499.102       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     5.832       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.750       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     5.750       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 DebugCore_JCLK                                     24.102       0.000              0            166
 DebugCore_CAPTURE                                  49.580       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.182       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in            994.034       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     8.348       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.851     -24.027             15             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.947       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.945       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     3.516       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                    -1.967     -20.582             12             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    14.556       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     2.874       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     1.870       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.236       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK              23.978       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              20.834       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE           47.668       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.142       0.000              0           2619
 top|pclk_mod_in        top|pclk_mod_in              0.249       0.000              0           5364
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.251       0.000              0            753
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.236       0.000              0             15
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.287       0.000              0             93
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                     0.227       0.000              0             30
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.172       0.000              0           1977
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.267       0.000              0             12
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.290       0.000              0            520
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.233       0.000              0             10
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.343       0.000              0             48
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.653       0.000              0              9
 DebugCore_JCLK         DebugCore_JCLK               0.262       0.000              0            584
 DebugCore_CAPTURE      DebugCore_JCLK              24.866       0.000              0            118
 DebugCore_JCLK         DebugCore_CAPTURE            0.396       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.837       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                    -1.909     -64.668             40             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     7.900       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                    18.178       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.274       0.000              0            298
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     0.169       0.000              0             40
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     0.608       0.000              0             93
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                        sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     0.510       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.447       0.000              0           1258
 top|pclk_mod_in                                   499.447       0.000              0            866
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
                                                     6.177       0.000              0            228
 sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
                                                    -0.171      -1.368              8             49
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
                                                     1.840       0.000              0            360
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
                                                     6.000       0.000              0            160
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
                                                     0.397       0.000              0             21
 sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 DebugCore_JCLK                                     24.447       0.000              0            166
 DebugCore_CAPTURE                                  49.700       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ30/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.682
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.851       4.415         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.261       4.676 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      2.238       6.914         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.170       7.084 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.568       7.652         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.209       7.861 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        1.002       8.863         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.383       9.246 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.262       9.508         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.381       9.889 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.728      10.617         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.387      11.004 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.802      11.806         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.209      12.015 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.991      13.006         fifo_led/u_WS2812/N7958
 CLMA_106_233/M0                                                           r       fifo_led/u_WS2812/RZ30/opit_0_inv/D

 Data arrival time                                                  13.006         Logic Levels: 6  
                                                                                   Logic: 2.000ns(23.280%), Route: 6.591ns(76.720%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.534      23.682         sys_clk_g        
 CLMA_106_233/CLK                                                          r       fifo_led/u_WS2812/RZ30/opit_0_inv/CLK
 clock pessimism                                         0.667      24.349                          
 clock uncertainty                                      -0.050      24.299                          

 Setup time                                             -0.067      24.232                          

 Data required time                                                 24.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.232                          
 Data arrival time                                                  13.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.226                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ25/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.698
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.851       4.415         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.261       4.676 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      2.238       6.914         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.170       7.084 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.568       7.652         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.209       7.861 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        1.002       8.863         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.383       9.246 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.262       9.508         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.381       9.889 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.728      10.617         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.387      11.004 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.802      11.806         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.209      12.015 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.987      13.002         fifo_led/u_WS2812/N7958
 CLMA_98_240/M2                                                            r       fifo_led/u_WS2812/RZ25/opit_0_inv/D

 Data arrival time                                                  13.002         Logic Levels: 6  
                                                                                   Logic: 2.000ns(23.291%), Route: 6.587ns(76.709%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.550      23.698         sys_clk_g        
 CLMA_98_240/CLK                                                           r       fifo_led/u_WS2812/RZ25/opit_0_inv/CLK
 clock pessimism                                         0.667      24.365                          
 clock uncertainty                                      -0.050      24.315                          

 Setup time                                             -0.067      24.248                          

 Data required time                                                 24.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.248                          
 Data arrival time                                                  13.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.246                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ33/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.687
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.851       4.415         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.261       4.676 r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      2.238       6.914         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.170       7.084 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.568       7.652         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.209       7.861 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        1.002       8.863         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.383       9.246 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.262       9.508         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.381       9.889 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.728      10.617         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.387      11.004 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.802      11.806         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.209      12.015 r       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.861      12.876         fifo_led/u_WS2812/N7958
 CLMA_106_237/M0                                                           r       fifo_led/u_WS2812/RZ33/opit_0_inv/D

 Data arrival time                                                  12.876         Logic Levels: 6  
                                                                                   Logic: 2.000ns(23.638%), Route: 6.461ns(76.362%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.539      23.687         sys_clk_g        
 CLMA_106_237/CLK                                                          r       fifo_led/u_WS2812/RZ33/opit_0_inv/CLK
 clock pessimism                                         0.667      24.354                          
 clock uncertainty                                      -0.050      24.304                          

 Setup time                                             -0.067      24.237                          

 Data required time                                                 24.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.237                          
 Data arrival time                                                  12.876                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.361                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[167]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[39][7]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  3.663
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.515       3.663         sys_clk_g        
 CLMA_86_204/CLK                                                           r       fifo_led/u_data_tx/data0[167]/opit_0_inv/CLK

 CLMA_86_204/Q0                    tco                   0.218       3.881 f       fifo_led/u_data_tx/data0[167]/opit_0_inv/Q
                                   net (fanout=1)        0.249       4.130         fifo_led/data0 [167]
 CLMS_78_213/AD                                                            f       fifo_led/u_WS2812/RGB[39][7]/opit_0/D

 Data arrival time                                                   4.130         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.681%), Route: 0.249ns(53.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.840       4.404         sys_clk_g        
 CLMS_78_213/CLK                                                           r       fifo_led/u_WS2812/RGB[39][7]/opit_0/CLK
 clock pessimism                                        -0.416       3.988                          
 clock uncertainty                                       0.000       3.988                          

 Hold time                                               0.033       4.021                          

 Data required time                                                  4.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.021                          
 Data arrival time                                                   4.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.109                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.329  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.691
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.543       3.691         sys_clk_g        
 CLMA_38_244/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q0                    tco                   0.218       3.909 f       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.208       4.117         u_CORES/u_debug_core_0/data_pipe[4] [4]
 CLMS_38_249/M0                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/D

 Data arrival time                                                   4.117         Logic Levels: 0  
                                                                                   Logic: 0.218ns(51.174%), Route: 0.208ns(48.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.872       4.436         sys_clk_g        
 CLMS_38_249/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK
 clock pessimism                                        -0.416       4.020                          
 clock uncertainty                                       0.000       4.020                          

 Hold time                                              -0.016       4.004                          

 Data required time                                                  4.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.004                          
 Data arrival time                                                   4.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.432
  Launch Clock Delay      :  3.721
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.573       3.721         sys_clk_g        
 CLMA_94_248/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_248/Q3                    tco                   0.218       3.939 f       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.239       4.178         u_CORES/u_debug_core_0/data_pipe[4] [19]
 CLMS_94_245/AD                                                            f       u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/D

 Data arrival time                                                   4.178         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.702%), Route: 0.239ns(52.298%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.868       4.432         sys_clk_g        
 CLMS_94_245/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK
 clock pessimism                                        -0.416       4.016                          
 clock uncertainty                                       0.000       4.016                          

 Hold time                                               0.033       4.049                          

 Data required time                                                  4.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.049                          
 Data arrival time                                                   4.178                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.129                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.981
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.849       3.981         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.261       4.242 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.277       7.519         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.164       7.683 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.753      10.436         block_mean_cal/u_block_mean/hs_rise
 CLMA_130_65/COUT                  td                    0.427      10.863 r       block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.863         block_mean_cal/u_block_mean/_N972
                                                         0.060      10.923 r       block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.923         block_mean_cal/u_block_mean/_N974
 CLMA_130_69/COUT                  td                    0.097      11.020 r       block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.020         block_mean_cal/u_block_mean/_N976
                                                         0.060      11.080 r       block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.080         block_mean_cal/u_block_mean/_N978
 CLMA_130_73/COUT                  td                    0.097      11.177 r       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.177         block_mean_cal/u_block_mean/_N980
                                                         0.059      11.236 f       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.236         block_mean_cal/u_block_mean/_N982
                                                                           f       block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.236         Logic Levels: 4  
                                                                                   Logic: 1.225ns(16.885%), Route: 6.030ns(83.115%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.495    1003.278         pclk_mod_in_g    
 CLMA_130_77/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.600    1003.878                          
 clock uncertainty                                      -0.050    1003.828                          

 Setup time                                             -0.171    1003.657                          

 Data required time                                               1003.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.657                          
 Data arrival time                                                  11.236                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.421                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.278
  Launch Clock Delay      :  3.981
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.849       3.981         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.261       4.242 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.277       7.519         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.164       7.683 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.753      10.436         block_mean_cal/u_block_mean/hs_rise
 CLMA_130_65/COUT                  td                    0.427      10.863 r       block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.863         block_mean_cal/u_block_mean/_N972
                                                         0.060      10.923 r       block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.923         block_mean_cal/u_block_mean/_N974
 CLMA_130_69/COUT                  td                    0.097      11.020 r       block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.020         block_mean_cal/u_block_mean/_N976
                                                         0.060      11.080 r       block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.080         block_mean_cal/u_block_mean/_N978
 CLMA_130_73/COUT                  td                    0.095      11.175 f       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.175         block_mean_cal/u_block_mean/_N980
 CLMA_130_77/CIN                                                           f       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.175         Logic Levels: 4  
                                                                                   Logic: 1.164ns(16.180%), Route: 6.030ns(83.820%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.495    1003.278         pclk_mod_in_g    
 CLMA_130_77/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.600    1003.878                          
 clock uncertainty                                      -0.050    1003.828                          

 Setup time                                             -0.171    1003.657                          

 Data required time                                               1003.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.657                          
 Data arrival time                                                  11.175                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.482                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.108  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.273
  Launch Clock Delay      :  3.981
  Clock Pessimism Removal :  0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.849       3.981         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.261       4.242 r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      3.277       7.519         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.164       7.683 r       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.753      10.436         block_mean_cal/u_block_mean/hs_rise
 CLMA_130_65/COUT                  td                    0.427      10.863 r       block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.863         block_mean_cal/u_block_mean/_N972
                                                         0.060      10.923 r       block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21/Cout
                                                         0.000      10.923         block_mean_cal/u_block_mean/_N974
 CLMA_130_69/COUT                  td                    0.097      11.020 r       block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.020         block_mean_cal/u_block_mean/_N976
                                                         0.059      11.079 f       block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.079         block_mean_cal/u_block_mean/_N978
                                                                           f       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.079         Logic Levels: 3  
                                                                                   Logic: 1.068ns(15.046%), Route: 6.030ns(84.954%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916    1000.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054    1001.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754    1001.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.490    1003.273         pclk_mod_in_g    
 CLMA_130_73/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.600    1003.873                          
 clock uncertainty                                      -0.050    1003.823                          

 Setup time                                             -0.171    1003.652                          

 Data required time                                               1003.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.652                          
 Data arrival time                                                  11.079                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.573                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.289
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.506       3.289         pclk_mod_in_g    
 CLMA_118_217/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_217/Q1                   tco                   0.218       3.507 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.244       3.751         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [9]
 DRM_122_208/ADA1[12]                                                      f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]

 Data arrival time                                                   3.751         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.186%), Route: 0.244ns(52.814%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.818       3.950         pclk_mod_in_g    
 DRM_122_208/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.350                          
 clock uncertainty                                       0.000       3.350                          

 Hold time                                               0.185       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                   3.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.216                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.501       3.284         pclk_mod_in_g    
 CLMA_118_213/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q2                   tco                   0.218       3.502 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.252       3.754         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [6]
 DRM_122_208/ADA1[9]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.754         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.383%), Route: 0.252ns(53.617%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.818       3.950         pclk_mod_in_g    
 DRM_122_208/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.350                          
 clock uncertainty                                       0.000       3.350                          

 Hold time                                               0.185       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                   3.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.950
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  -0.600
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.916       0.975 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.975         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.054       1.029 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.754       1.783         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.783 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.501       3.284         pclk_mod_in_g    
 CLMA_118_213/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q0                   tco                   0.218       3.502 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.255       3.757         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [4]
 DRM_122_208/ADA1[7]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[7]

 Data arrival time                                                   3.757         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.089%), Route: 0.255ns(53.911%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    1.100       1.159 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.159         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.067       1.226 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.132         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       2.132 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.818       3.950         pclk_mod_in_g    
 DRM_122_208/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.600       3.350                          
 clock uncertainty                                       0.000       3.350                          

 Hold time                                               0.185       3.535                          

 Data required time                                                  3.535                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.535                          
 Data arrival time                                                   3.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.186
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.850       7.420         video_clk        
 CLMA_118_245/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_245/Q2                   tco                   0.261       7.681 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.626       8.307         dvi_encoder_m0/encr/n1q_m [1]
 CLMS_126_249/Y1                   td                    0.524       8.831 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.577       9.408         _N8              
 CLMA_138_252/Y0                   td                    0.164       9.572 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.593      10.165         dvi_encoder_m0/encr/decision2
 CLMA_130_249/Y2                   td                    0.165      10.330 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.570      10.900         dvi_encoder_m0/encr/nb9 [1]
                                                         0.387      11.287 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000      11.287         dvi_encoder_m0/encr/_N3077
 CLMS_134_257/Y3                   td                    0.380      11.667 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.420      12.087         dvi_encoder_m0/encr/nb6 [3]
 CLMA_130_257/COUT                 td                    0.431      12.518 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.518         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_130_261/Y0                   td                    0.198      12.716 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.794      13.510         dvi_encoder_m0/encr/nb5 [4]
 CLMA_118_253/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.510         Logic Levels: 6  
                                                                                   Logic: 2.510ns(41.215%), Route: 3.580ns(58.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.551      19.647         video_clk        
 CLMA_118_253/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.582                          
 clock uncertainty                                      -0.150      20.432                          

 Setup time                                             -0.133      20.299                          

 Data required time                                                 20.299                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.299                          
 Data arrival time                                                  13.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.789                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.132
  Launch Clock Delay      :  7.379
  Clock Pessimism Removal :  1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.809       7.379         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_297/Q0                   tco                   0.261       7.640 r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.427       8.067         dvi_encoder_m0/encb/cnt [0]
 CLMA_114_300/Y3                   td                    0.276       8.343 r       dvi_encoder_m0/encb/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.701       9.044         dvi_encoder_m0/encb/_N12169
 CLMA_114_296/Y1                   td                    0.276       9.320 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.667       9.987         dvi_encoder_m0/encb/decision2
 CLMA_106_293/Y3                   td                    0.169      10.156 r       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.731      10.887         dvi_encoder_m0/encb/nb9 [1]
                                                         0.387      11.274 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000      11.274         dvi_encoder_m0/encb/_N3027
 CLMA_106_301/Y3                   td                    0.380      11.654 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.615      12.269         dvi_encoder_m0/encb/nb6 [3]
 CLMA_106_300/COUT                 td                    0.431      12.700 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.700         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMA_106_304/Y0                   td                    0.198      12.898 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.656      13.554         dvi_encoder_m0/encb/nb5 [4]
 CLMA_118_297/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  13.554         Logic Levels: 6  
                                                                                   Logic: 2.378ns(38.510%), Route: 3.797ns(61.490%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.497      19.593         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         1.246      20.839                          
 clock uncertainty                                      -0.150      20.689                          

 Setup time                                             -0.133      20.556                          

 Data required time                                                 20.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.556                          
 Data arrival time                                                  13.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.002                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.186
  Launch Clock Delay      :  7.420
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.850       7.420         video_clk        
 CLMA_118_245/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_245/Q2                   tco                   0.261       7.681 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.635       8.316         dvi_encoder_m0/encr/n1q_m [1]
 CLMA_130_244/Y1                   td                    0.524       8.840 r       dvi_encoder_m0/encr/N97.lt_0/gateop_A2/Y1
                                   net (fanout=9)        0.637       9.477         _N9              
 CLMA_118_249/Y3                   td                    0.207       9.684 r       dvi_encoder_m0/encr/N245_5[2]/gateop/F
                                   net (fanout=1)        0.940      10.624         dvi_encoder_m0/encr/nb3 [2]
                                                         0.382      11.006 r       dvi_encoder_m0/encr/N245_8.fsub_2/gateop_A2/Cout
                                                         0.000      11.006         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N245_8.co [3]
 CLMA_126_248/Y3                   td                    0.380      11.386 r       dvi_encoder_m0/encr/N245_8.fsub_4/gateop_A2/Y1
                                   net (fanout=1)        0.579      11.965         dvi_encoder_m0/encr/nb2 [4]
 CLMA_126_260/Y0                   td                    0.282      12.247 r       dvi_encoder_m0/encr/N245_5_5/gateop_perm/Y
                                   net (fanout=1)        0.617      12.864         dvi_encoder_m0/encr/N245 [4]
 CLMA_118_253/C3                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                  12.864         Logic Levels: 4  
                                                                                   Logic: 2.036ns(37.399%), Route: 3.408ns(62.601%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      14.470 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.470         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      14.524 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      15.609         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.609 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      17.265         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435      17.700 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      18.096         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      18.096 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.551      19.647         video_clk        
 CLMA_118_253/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.935      20.582                          
 clock uncertainty                                      -0.150      20.432                          

 Setup time                                             -0.351      20.081                          

 Data required time                                                 20.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.081                          
 Data arrival time                                                  12.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.217                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.432
  Launch Clock Delay      :  6.196
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.561       6.196         video_clk        
 CLMA_78_268/CLK                                                           r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_78_268/Q0                    tco                   0.218       6.414 f       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.309       6.723         dvi_encoder_m0/encb/c0_q
 CLMA_94_268/M2                                                            f       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   6.723         Logic Levels: 0  
                                                                                   Logic: 0.218ns(41.366%), Route: 0.309ns(58.634%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.862       7.432         video_clk        
 CLMA_94_268/CLK                                                           r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.935       6.497                          
 clock uncertainty                                       0.000       6.497                          

 Hold time                                              -0.016       6.481                          

 Data required time                                                  6.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.481                          
 Data arrival time                                                   6.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.339  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.442
  Launch Clock Delay      :  6.168
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.533       6.168         video_clk        
 CLMA_114_236/CLK                                                          r       dvi_encoder_m0/encr/din_q[1]/opit_0/CLK

 CLMA_114_236/Q0                   tco                   0.218       6.386 f       dvi_encoder_m0/encr/din_q[1]/opit_0/Q
                                   net (fanout=7)        0.295       6.681         dvi_encoder_m0/encr/din_q [1]
 CLMA_114_248/A4                                                           f       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.681         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.495%), Route: 0.295ns(57.505%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.872       7.442         video_clk        
 CLMA_114_248/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.507                          
 clock uncertainty                                       0.000       6.507                          

 Hold time                                              -0.081       6.426                          

 Data required time                                                  6.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.426                          
 Data arrival time                                                   6.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[0]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.442
  Launch Clock Delay      :  6.184
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.549       6.184         video_clk        
 CLMA_106_245/CLK                                                          r       dvi_encoder_m0/encr/din_q[0]/opit_0/CLK

 CLMA_106_245/Q2                   tco                   0.218       6.402 f       dvi_encoder_m0/encr/din_q[0]/opit_0/Q
                                   net (fanout=11)       0.318       6.720         dvi_encoder_m0/encr/din_q [0]
 CLMA_114_248/B4                                                           f       dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.720         Logic Levels: 0  
                                                                                   Logic: 0.218ns(40.672%), Route: 0.318ns(59.328%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523       5.093 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       5.570 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.872       7.442         video_clk        
 CLMA_114_248/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.507                          
 clock uncertainty                                       0.000       6.507                          

 Hold time                                              -0.084       6.423                          

 Data required time                                                  6.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.423                          
 Data arrival time                                                   6.720                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.155
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       1.492    9149.140         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9149.140         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.889%), Route: 1.492ns(85.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.520    9146.174         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.667    9146.841                          
 clock uncertainty                                      -0.150    9146.691                          

 Setup time                                             -0.026    9146.665                          

 Data required time                                               9146.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.665                          
 Data arrival time                                                9149.140                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.475                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.109
  Launch Clock Delay      :  7.356
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.783    9147.356         ntclkbufg_3      
 CLMS_38_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_38_189/Q0                    tco                   0.261    9147.617 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.431    9149.048         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_38_188/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9149.048         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.426%), Route: 1.431ns(84.574%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.474    9146.128         video_clk        
 CLMA_38_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.667    9146.795                          
 clock uncertainty                                      -0.150    9146.645                          

 Setup time                                             -0.067    9146.578                          

 Data required time                                               9146.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.578                          
 Data arrival time                                                9149.048                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.470                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.120
  Launch Clock Delay      :  7.367
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.794    9147.367         ntclkbufg_3      
 CLMA_30_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK

 CLMA_30_193/Q0                    tco                   0.261    9147.628 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.246    9148.874         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [1]
 CLMA_30_192/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/D

 Data arrival time                                                9148.874         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.319%), Route: 1.246ns(82.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.485    9146.139         video_clk        
 CLMA_30_192/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0/CLK
 clock pessimism                                         0.667    9146.806                          
 clock uncertainty                                      -0.150    9146.656                          

 Setup time                                             -0.067    9146.589                          

 Data required time                                               9146.589                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.589                          
 Data arrival time                                                9148.874                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.285                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.581  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.391
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.667    9497.028         frame_read_write_m0/read_fifo_aclr
 DRM_34_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.028         Logic Levels: 0  
                                                                                   Logic: 0.218ns(24.633%), Route: 0.667ns(75.367%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.821    9497.396         video_clk        
 DRM_34_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.729                          
 clock uncertainty                                       0.150    9496.879                          

 Hold time                                               0.022    9496.901                          

 Data required time                                               9496.901                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.901                          
 Data arrival time                                                9497.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.127                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.565  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.708    9497.069         frame_read_write_m0/read_fifo_aclr
 DRM_62_188/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9497.069         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.542%), Route: 0.708ns(76.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.805    9497.380         video_clk        
 DRM_62_188/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.667    9496.713                          
 clock uncertainty                                       0.150    9496.863                          

 Hold time                                               0.022    9496.885                          

 Data required time                                               9496.885                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.885                          
 Data arrival time                                                9497.069                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.184                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.128
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.490    9496.128         ntclkbufg_3      
 CLMA_30_196/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/CLK

 CLMA_30_196/Q2                    tco                   0.218    9496.346 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.708    9497.054         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [9]
 CLMA_30_197/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/D

 Data arrival time                                                9497.054         Logic Levels: 0  
                                                                                   Logic: 0.218ns(23.542%), Route: 0.708ns(76.458%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.799    9497.374         video_clk        
 CLMA_30_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                        -0.667    9496.707                          
 clock uncertainty                                       0.150    9496.857                          

 Hold time                                              -0.016    9496.841                          

 Data required time                                               9496.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.841                          
 Data arrival time                                                9497.054                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.188
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.819       7.387         video_clk5x      
 CLMA_118_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_288/Q2                   tco                   0.261       7.648 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.263       7.911         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_118_288/Y1                   td                    0.169       8.080 r       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        1.244       9.324         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   9.324         Logic Levels: 1  
                                                                                   Logic: 0.430ns(22.199%), Route: 1.507ns(77.801%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555       8.880         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.069                          
 clock uncertainty                                      -0.150       9.919                          

 Setup time                                             -0.156       9.763                          

 Data required time                                                  9.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.763                          
 Data arrival time                                                   9.324                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.439                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.081  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.160
  Launch Clock Delay      :  7.430
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.862       7.430         video_clk5x      
 CLMS_114_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK

 CLMS_114_257/Q0                   tco                   0.261       7.691 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.558       9.249         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [1]
 CLMA_146_328/A4                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.249         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.349%), Route: 1.558ns(85.651%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.527       8.852         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.189      10.041                          
 clock uncertainty                                      -0.150       9.891                          

 Setup time                                             -0.130       9.761                          

 Data required time                                                  9.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.761                          
 Data arrival time                                                   9.249                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.512                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.188
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  1.189
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.819       7.387         video_clk5x      
 CLMA_118_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_288/Q2                   tco                   0.261       7.648 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.378       9.026         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 IOL_151_350/TX_DATA[0]                                                    r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/D[0]

 Data arrival time                                                   9.026         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.924%), Route: 1.378ns(84.076%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.701 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.701         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.755 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.840         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.840 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.496         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       6.929 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       7.325         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       7.325 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.555       8.880         video_clk5x      
 IOL_151_350/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 clock pessimism                                         1.189      10.069                          
 clock uncertainty                                      -0.150       9.919                          

 Setup time                                             -0.156       9.763                          

 Data required time                                                  9.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.763                          
 Data arrival time                                                   9.026                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.492       6.125         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_118_300/Q0                   tco                   0.218       6.343 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.141       6.484         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_118_300/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   6.484         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.804       7.372         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -1.246       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                               0.033       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   6.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -1.211
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.492       6.125         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_118_301/Q0                   tco                   0.219       6.344 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.137       6.481         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_118_300/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   6.481         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.804       7.372         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -1.211       6.161                          
 clock uncertainty                                       0.000       6.161                          

 Hold time                                              -0.012       6.149                          

 Data required time                                                  6.149                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.149                          
 Data arrival time                                                   6.481                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.372
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -1.246
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433       4.237 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396       4.633         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.633 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.492       6.125         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_118_301/Q1                   tco                   0.219       6.344 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.135       6.479         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_118_301/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   6.479         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.864%), Route: 0.135ns(38.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.804       7.372         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -1.246       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                              -0.012       6.114                          

 Data required time                                                  6.114                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.114                          
 Data arrival time                                                   6.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.365                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.150
  Launch Clock Delay      :  7.402
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.832      34.324         video_clk        
 CLMA_114_280/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_114_280/Q1                   tco                   0.261      34.585 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.154      35.739         dvi_encoder_m0/blue [7]
 CLMA_118_280/B2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.739         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.445%), Route: 1.154ns(81.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.517      35.762         video_clk5x      
 CLMA_118_280/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.528                          
 clock uncertainty                                      -0.150      36.378                          

 Setup time                                             -0.346      36.032                          

 Data required time                                                 36.032                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.032                          
 Data arrival time                                                  35.739                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.484  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.182
  Launch Clock Delay      :  7.432
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.862      34.354         video_clk        
 CLMA_114_256/CLK                                                          r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_256/Q0                   tco                   0.261      34.615 r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.137      35.752         dvi_encoder_m0/green [2]
 CLMS_114_257/A3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  35.752         Logic Levels: 0  
                                                                                   Logic: 0.261ns(18.670%), Route: 1.137ns(81.330%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.549      35.794         video_clk5x      
 CLMS_114_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.560                          
 clock uncertainty                                      -0.150      36.410                          

 Setup time                                             -0.349      36.061                          

 Data required time                                                 36.061                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.061                          
 Data arrival time                                                  35.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.309                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.486  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.140
  Launch Clock Delay      :  7.392
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      28.115 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      28.115         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      28.182 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      29.486         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      29.486 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      31.492         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523      32.015 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      32.492         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      32.492 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.822      34.314         video_clk        
 CLMA_114_288/CLK                                                          r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_114_288/Q0                   tco                   0.261      34.575 r       dvi_encoder_m0/encb/dout[5]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        1.081      35.656         dvi_encoder_m0/blue [5]
 CLMA_118_288/A2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/L2

 Data arrival time                                                  35.656         Logic Levels: 0  
                                                                                   Logic: 0.261ns(19.449%), Route: 1.081ns(80.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      30.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.621         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      30.675 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      31.760         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.760 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      33.416         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.433      33.849 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.396      34.245         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      34.245 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.507      35.752         video_clk5x      
 CLMA_118_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.766      36.518                          
 clock uncertainty                                      -0.150      36.368                          

 Setup time                                             -0.353      36.015                          

 Data required time                                                 36.015                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 36.015                          
 Data arrival time                                                  35.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.359                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.370
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.490       6.125         video_clk        
 CLMA_114_312/CLK                                                          r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_312/Q2                   tco                   0.218       6.343 f       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.512       6.855         dvi_encoder_m0/red [5]
 CLMS_114_305/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.855         Logic Levels: 0  
                                                                                   Logic: 0.218ns(29.863%), Route: 0.512ns(70.137%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.802       7.370         video_clk5x      
 CLMS_114_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.604                          
 clock uncertainty                                       0.150       6.754                          

 Hold time                                              -0.125       6.629                          

 Data required time                                                  6.629                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.629                          
 Data arrival time                                                   6.855                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.479  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.370
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.490       6.125         video_clk        
 CLMA_114_312/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_312/Q0                   tco                   0.218       6.343 f       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.549       6.892         dvi_encoder_m0/green [6]
 CLMS_114_305/C0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.892         Logic Levels: 0  
                                                                                   Logic: 0.218ns(28.422%), Route: 0.549ns(71.578%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.802       7.370         video_clk5x      
 CLMS_114_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.604                          
 clock uncertainty                                       0.150       6.754                          

 Hold time                                              -0.126       6.628                          

 Data required time                                                  6.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.628                          
 Data arrival time                                                   6.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.264                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.474  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.135
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.500       6.135         video_clk        
 CLMA_114_296/CLK                                                          r       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_296/Q0                   tco                   0.218       6.353 f       dvi_encoder_m0/encg/dout[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.589       6.942         dvi_encoder_m0/red [7]
 CLMA_114_300/A0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   6.942         Logic Levels: 0  
                                                                                   Logic: 0.218ns(27.014%), Route: 0.589ns(72.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.091 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.477       5.568         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.568 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.807       7.375         video_clk5x      
 CLMA_114_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.766       6.609                          
 clock uncertainty                                       0.150       6.759                          

 Hold time                                              -0.125       6.634                          

 Data required time                                                  6.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.634                          
 Data arrival time                                                   6.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.308                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.516       9.917         s00_axi_wready   
 CLMA_58_81/Y0                     td                    0.164      10.081 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.895      10.976         u_aq_axi_master/N5
                                                         0.276      11.252 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_66_48/COUT                   td                    0.097      11.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2826
                                                         0.060      11.409 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.409         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2828
 CLMA_66_52/Y3                     td                    0.380      11.789 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.628      12.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMS_54_53/Y0                     td                    0.164      12.581 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.849      13.430         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_70_52/COUT                   td                    0.427      13.857 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.857         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.059      13.916 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      13.916         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  13.916         Logic Levels: 5  
                                                                                   Logic: 2.595ns(40.028%), Route: 3.888ns(59.972%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492      16.130         ntclkbufg_3      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.935      17.065                          
 clock uncertainty                                      -0.150      16.915                          

 Setup time                                             -0.171      16.744                          

 Data required time                                                 16.744                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.744                          
 Data arrival time                                                  13.916                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.828                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.516       9.917         s00_axi_wready   
 CLMA_58_81/Y0                     td                    0.164      10.081 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.895      10.976         u_aq_axi_master/N5
                                                         0.276      11.252 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_66_48/COUT                   td                    0.097      11.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2826
                                                         0.060      11.409 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.409         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2828
 CLMA_66_52/Y2                     td                    0.198      11.607 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y0
                                   net (fanout=3)        0.431      12.038         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [6]
 CLMS_66_49/Y1                     td                    0.169      12.207 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[6]/gateop_perm/Z
                                   net (fanout=2)        0.866      13.073         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [6]
 CLMA_70_53/COUT                   td                    0.431      13.504 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[6]/opit_0_A2Q1/Cout
                                   net (fanout=1)        0.000      13.504         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N335_7.co [7]
 CLMA_70_57/CIN                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/Cin

 Data arrival time                                                  13.504         Logic Levels: 5  
                                                                                   Logic: 2.363ns(38.923%), Route: 3.708ns(61.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492      16.130         ntclkbufg_3      
 CLMA_70_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.065                          
 clock uncertainty                                      -0.150      16.915                          

 Setup time                                             -0.164      16.751                          

 Data required time                                                 16.751                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.751                          
 Data arrival time                                                  13.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/I02
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.368  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.130
  Launch Clock Delay      :  7.433
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.968       8.401 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.516       9.917         s00_axi_wready   
 CLMA_58_81/Y0                     td                    0.164      10.081 r       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.895      10.976         u_aq_axi_master/N5
                                                         0.276      11.252 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.252         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_66_48/COUT                   td                    0.097      11.349 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.349         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2826
                                                         0.060      11.409 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      11.409         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2828
 CLMA_66_52/Y3                     td                    0.380      11.789 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.628      12.417         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMS_54_53/Y0                     td                    0.164      12.581 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.664      13.245         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_70_57/A2                                                             r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/I02

 Data arrival time                                                  13.245         Logic Levels: 4  
                                                                                   Logic: 2.109ns(36.287%), Route: 3.703ns(63.713%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.492      16.130         ntclkbufg_3      
 CLMA_70_57/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rd_water_level[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.935      17.065                          
 clock uncertainty                                      -0.150      16.915                          

 Setup time                                             -0.353      16.562                          

 Data required time                                                 16.562                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.562                          
 Data arrival time                                                  13.245                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.317                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.167
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.529       6.167         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q3                    tco                   0.218       6.385 f       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.358       6.743         s00_axi_araddr[21]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]

 Data arrival time                                                   6.743         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.847%), Route: 0.358ns(62.153%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.128       6.626                          

 Data required time                                                  6.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.626                          
 Data arrival time                                                   6.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.167
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.529       6.167         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q1                    tco                   0.218       6.385 f       u_aq_axi_master/reg_rd_adrs[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.363       6.748         s00_axi_araddr[24]
 HMEMC_16_1/SRB_IOL36_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[24]

 Data arrival time                                                   6.748         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.522%), Route: 0.363ns(62.478%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.133       6.631                          

 Data required time                                                  6.631                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.631                          
 Data arrival time                                                   6.748                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.433
  Launch Clock Delay      :  6.167
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.529       6.167         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q0                    tco                   0.218       6.385 f       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.376       6.761         s00_axi_araddr[23]
 HMEMC_16_1/SRB_IOL36_CLK_SYS                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]

 Data arrival time                                                   6.761         Logic Levels: 0  
                                                                                   Logic: 0.218ns(36.700%), Route: 0.376ns(63.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.860       7.433         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.935       6.498                          
 clock uncertainty                                       0.000       6.498                          

 Hold time                                               0.139       6.637                          

 Data required time                                                  6.637                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.637                          
 Data arrival time                                                   6.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.124                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.134
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.805     357.361         video_clk        
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_42_209/Q0                    tco                   0.261     357.622 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.533     359.155         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_42_208/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 359.155         Logic Levels: 0  
                                                                                   Logic: 0.261ns(14.548%), Route: 1.533ns(85.452%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.496     356.134         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.667     356.801                          
 clock uncertainty                                      -0.150     356.651                          

 Setup time                                             -0.067     356.584                          

 Data required time                                                356.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.584                          
 Data arrival time                                                 359.155                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.571                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.574  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.134
  Launch Clock Delay      :  7.375
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.805     357.361         video_clk        
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_42_209/Q1                    tco                   0.261     357.622 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.430     359.052         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_42_208/M1                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 359.052         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.435%), Route: 1.430ns(84.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.496     356.134         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.667     356.801                          
 clock uncertainty                                      -0.150     356.651                          

 Setup time                                             -0.067     356.584                          

 Data required time                                                356.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.584                          
 Data arrival time                                                 359.052                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.468                          
====================================================================================================

====================================================================================================

Startpoint  : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.575  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.158
  Launch Clock Delay      :  7.400
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    1.100     351.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.179         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067     351.246 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304     352.550         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.550 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006     354.556         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523     355.079 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477     355.556         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     355.556 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.830     357.386         video_clk        
 CLMA_42_141/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK

 CLMA_42_141/Q1                    tco                   0.261     357.647 r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.424     359.071         read_req         
 CLMA_42_140/M1                                                            r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/D

 Data arrival time                                                 359.071         Logic Levels: 0  
                                                                                   Logic: 0.261ns(15.490%), Route: 1.424ns(84.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916     351.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     351.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054     351.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085     352.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     352.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656     353.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438     354.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396     354.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     354.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.520     356.158         ntclkbufg_3      
 CLMA_42_140/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_d0/opit_0_inv/CLK
 clock pessimism                                         0.667     356.825                          
 clock uncertainty                                      -0.150     356.675                          

 Setup time                                             -0.067     356.608                          

 Data required time                                                356.608                          
----------------------------------------------------------------------------------------------------
 Data required time                                                356.608                          
 Data arrival time                                                 359.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.463                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.585  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.375
  Launch Clock Delay      :  6.123
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.488       6.123         video_clk        
 CLMS_26_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_26_193/Q0                    tco                   0.218       6.341 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.137       6.478         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_26_192/Y6AB                  td                    0.098       6.576 f       CLKROUTE_0/Z     
                                   net (fanout=1)        0.490       7.066         ntR1033          
 CLMS_26_197/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   7.066         Logic Levels: 1  
                                                                                   Logic: 0.316ns(33.510%), Route: 0.627ns(66.490%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.802       7.375         ntclkbufg_3      
 CLMS_26_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.667       6.708                          
 clock uncertainty                                       0.150       6.858                          

 Hold time                                              -0.016       6.842                          

 Data required time                                                  6.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.842                          
 Data arrival time                                                   7.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.224                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.376
  Launch Clock Delay      :  6.129
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.494       6.129         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_204/Q0                    tco                   0.218       6.347 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.731       7.078         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_38_205/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   7.078         Logic Levels: 0  
                                                                                   Logic: 0.218ns(22.972%), Route: 0.731ns(77.028%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.803       7.376         ntclkbufg_3      
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.667       6.709                          
 clock uncertainty                                       0.150       6.859                          

 Hold time                                              -0.016       6.843                          

 Data required time                                                  6.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.843                          
 Data arrival time                                                   7.078                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.235                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.580  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.383
  Launch Clock Delay      :  6.136
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435       4.239 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.635 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.501       6.136         video_clk        
 CLMA_42_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK

 CLMA_42_212/Q2                    tco                   0.218       6.354 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.795       7.149         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [3]
 CLMA_42_213/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/D

 Data arrival time                                                   7.149         Logic Levels: 0  
                                                                                   Logic: 0.218ns(21.520%), Route: 0.795ns(78.480%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.810       7.383         ntclkbufg_3      
 CLMA_42_213/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0/CLK
 clock pessimism                                        -0.667       6.716                          
 clock uncertainty                                       0.150       6.866                          

 Hold time                                              -0.016       6.850                          

 Data required time                                                  6.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.850                          
 Data arrival time                                                   7.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.822       8.445         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.382       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       9.087         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.165       9.252 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.781      10.033         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_76/Y2                     td                    0.165      10.198 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        1.275      11.473         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                  11.473         Logic Levels: 3  
                                                                                   Logic: 0.973ns(23.668%), Route: 3.138ns(76.332%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -3.218      23.993                          

 Data required time                                                 23.993                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.993                          
 Data arrival time                                                  11.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.822       8.445         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.382       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       9.087         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.165       9.252 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.778      10.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_72/Y1                     td                    0.169      10.199 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.657      10.856         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_38_68/Y2                     td                    0.284      11.140 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[5]/gateop_perm/Z
                                   net (fanout=1)        1.207      12.347         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  12.347         Logic Levels: 4  
                                                                                   Logic: 1.261ns(25.296%), Route: 3.724ns(74.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -2.033      25.178                          

 Data required time                                                 25.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.178                          
 Data arrival time                                                  12.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.831                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.175
  Launch Clock Delay      :  7.362
  Clock Pessimism Removal :  1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.792       7.362         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.261       7.623 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.822       8.445         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.382       8.827 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.260       9.087         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.165       9.252 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.778      10.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_72/Y1                     td                    0.169      10.199 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.766      10.965         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_46_48/Y1                     td                    0.209      11.174 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        1.191      12.365         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                  12.365         Logic Levels: 4  
                                                                                   Logic: 1.186ns(23.706%), Route: 3.817ns(76.294%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.540      26.175         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.186      27.361                          
 clock uncertainty                                      -0.150      27.211                          

 Setup time                                             -2.004      25.207                          

 Data required time                                                 25.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.207                          
 Data arrival time                                                  12.365                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.369
  Launch Clock Delay      :  6.125
  Clock Pessimism Removal :  -1.243
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.490       6.125         ntclkbufg_2      
 CLMA_30_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK

 CLMA_30_172/Q3                    tco                   0.218       6.343 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.141       6.484         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0]
 CLMA_30_172/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/D

 Data arrival time                                                   6.484         Logic Levels: 0  
                                                                                   Logic: 0.218ns(60.724%), Route: 0.141ns(39.276%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.799       7.369         ntclkbufg_2      
 CLMA_30_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/CLK
 clock pessimism                                        -1.243       6.126                          
 clock uncertainty                                       0.000       6.126                          

 Hold time                                               0.033       6.159                          

 Data required time                                                  6.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.159                          
 Data arrival time                                                   6.484                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.417
  Launch Clock Delay      :  6.172
  Clock Pessimism Removal :  -1.209
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.537       6.172         ntclkbufg_2      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_26_108/Q3                    tco                   0.219       6.391 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=2)        0.137       6.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMS_26_109/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   6.528         Logic Levels: 0  
                                                                                   Logic: 0.219ns(61.517%), Route: 0.137ns(38.483%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.847       7.417         ntclkbufg_2      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -1.209       6.208                          
 clock uncertainty                                       0.000       6.208                          

 Hold time                                              -0.012       6.196                          

 Data required time                                                  6.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.196                          
 Data arrival time                                                   6.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.320  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.418
  Launch Clock Delay      :  6.163
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.528       6.163         ntclkbufg_2      
 CLMS_38_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/CLK

 CLMS_38_109/Q0                    tco                   0.218       6.381 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[0]/opit_0_inv/Q
                                   net (fanout=1)        0.468       6.849         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d [0]
 CLMA_38_128/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/D

 Data arrival time                                                   6.849         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.778%), Route: 0.468ns(68.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/pll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.935       6.483                          
 clock uncertainty                                       0.000       6.483                          

 Hold time                                               0.033       6.516                          

 Data required time                                                  6.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.516                          
 Data arrival time                                                   6.849                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.886      24.194         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/A4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.194         Logic Levels: 0  
                                                                                   Logic: 1.404ns(42.675%), Route: 1.886ns(57.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518      26.153         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.919                          
 clock uncertainty                                      -0.150      26.769                          

 Setup time                                             -0.130      26.639                          

 Data required time                                                 26.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.639                          
 Data arrival time                                                  24.194                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.445                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.145
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.863      24.171         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  24.171         Logic Levels: 0  
                                                                                   Logic: 1.404ns(42.975%), Route: 1.863ns(57.025%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.510      26.145         ntclkbufg_2      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.911                          
 clock uncertainty                                      -0.150      26.761                          

 Setup time                                             -0.133      26.628                          

 Data required time                                                 26.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.628                          
 Data arrival time                                                  24.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.457                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.148
  Launch Clock Delay      :  5.904
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      16.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      16.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      17.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      17.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      19.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      20.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.308 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.715      24.023         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D0                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  24.023         Logic Levels: 0  
                                                                                   Logic: 1.404ns(45.014%), Route: 1.715ns(54.986%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.513      26.148         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.766      26.914                          
 clock uncertainty                                      -0.150      26.764                          

 Setup time                                             -0.173      26.591                          

 Data required time                                                 26.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.591                          
 Data arrival time                                                  24.023                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.568                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.300      26.265         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.402 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.150      26.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.552         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.561%), Route: 0.450ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.300      26.265         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.402 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.150      26.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.552         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.561%), Route: 0.450ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.714  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.392
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449      24.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405      24.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.053      25.965 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.300      26.265         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.137      26.402 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.150      26.552         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  26.552         Logic Levels: 1  
                                                                                   Logic: 1.190ns(72.561%), Route: 0.450ns(27.439%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100      21.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067      21.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304      22.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006      24.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523      25.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      25.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      25.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.392         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.766      26.626                          
 clock uncertainty                                       0.150      26.776                          

 Hold time                                              -0.223      26.553                          

 Data required time                                                 26.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.553                          
 Data arrival time                                                  26.552                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.974
  Launch Clock Delay      :  5.969
  Clock Pessimism Removal :  0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       5.969         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.433 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.433         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.433         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       3.509 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.509         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       3.563 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       4.648         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.648 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       6.304         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       6.753 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       7.158         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       7.412 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.062       7.474         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.992       8.466                          
 clock uncertainty                                      -0.150       8.316                          

 Setup time                                             -0.120       8.196                          

 Data required time                                                  8.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.196                          
 Data arrival time                                                   6.433                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.763                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.992
  Launch Clock Delay      :  4.963
  Clock Pessimism Removal :  -0.992
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       4.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       4.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       4.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.051       4.963         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.368       5.331 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.331         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.368ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       5.992         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.992       5.000                          
 clock uncertainty                                       0.000       5.000                          

 Hold time                                              -0.074       4.926                          

 Data required time                                                  4.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.926                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.744  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.422
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.852       7.422         ntclkbufg_2      
 CLMA_26_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_112/Q0                    tco                   0.261       7.683 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.770       8.453         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_80/Y3                     td                    0.169       8.622 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.417       9.039         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.039         Logic Levels: 1  
                                                                                   Logic: 0.430ns(26.592%), Route: 1.187ns(73.408%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                              0.031      10.559                          

 Data required time                                                 10.559                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.559                          
 Data arrival time                                                   9.039                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.520                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_2      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_101/Q1                    tco                   0.261       7.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.746       8.411         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.411         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.919%), Route: 0.746ns(74.081%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.568       9.960                          

 Data required time                                                  9.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.960                          
 Data arrival time                                                   8.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.726  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  7.404
  Clock Pessimism Removal :  0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.834       7.404         ntclkbufg_2      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q0                    tco                   0.261       7.665 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.748       8.413         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.413         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.867%), Route: 0.748ns(74.133%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       6.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       6.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       7.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       7.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       8.804         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.449       9.253 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.405       9.658         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.254       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.912         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.912 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.912         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.766      10.678                          
 clock uncertainty                                      -0.150      10.528                          

 Setup time                                             -0.564       9.964                          

 Data required time                                                  9.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.964                          
 Data arrival time                                                   8.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.551                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.138
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503       6.138         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q2                     tco                   0.218       6.356 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.366       6.722         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.722         Logic Levels: 0  
                                                                                   Logic: 0.218ns(37.329%), Route: 0.366ns(62.671%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.681       5.969                          

 Data required time                                                  5.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.969                          
 Data arrival time                                                   6.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.753                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.039  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.177
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.542       6.177         ntclkbufg_2      
 CLMS_26_113/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_113/Q3                    tco                   0.218       6.395 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.464       6.859         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.859         Logic Levels: 0  
                                                                                   Logic: 0.218ns(31.965%), Route: 0.464ns(68.035%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.651       5.939                          

 Data required time                                                  5.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.939                          
 Data arrival time                                                   6.859                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.920                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.904
  Launch Clock Delay      :  6.174
  Clock Pessimism Removal :  -0.766
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.539       6.174         ntclkbufg_2      
 CLMA_30_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q0                    tco                   0.218       6.392 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.518       6.910         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   6.910         Logic Levels: 0  
                                                                                   Logic: 0.218ns(29.620%), Route: 0.518ns(70.380%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.111 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       5.598         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.904         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.904 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.904         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.766       5.138                          
 clock uncertainty                                       0.150       5.288                          

 Hold time                                               0.674       5.962                          

 Data required time                                                  5.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.962                          
 Data arrival time                                                   6.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.948                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.892
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.808       3.892         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.261       4.153 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.801       4.954         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/D1                                                            r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   4.954         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.576%), Route: 0.801ns(75.424%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587      26.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.497      28.084         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.815                          
 clock uncertainty                                      -0.050      28.765                          

 Setup time                                             -0.225      28.540                          

 Data required time                                                 28.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.540                          
 Data arrival time                                                   4.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.586                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.892
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.808       3.892         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.261       4.153 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.823       4.976         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/C0                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.976         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.077%), Route: 0.823ns(75.923%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587      26.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.497      28.084         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.815                          
 clock uncertainty                                      -0.050      28.765                          

 Setup time                                             -0.169      28.596                          

 Data required time                                                 28.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.596                          
 Data arrival time                                                   4.976                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.620                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.077  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.084
  Launch Clock Delay      :  3.892
  Clock Pessimism Removal :  0.731
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.808       3.892         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.261       4.153 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.812       4.965         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/A0                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.965         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.324%), Route: 0.812ns(75.676%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587      26.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.497      28.084         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.731      28.815                          
 clock uncertainty                                      -0.050      28.765                          

 Setup time                                             -0.167      28.598                          

 Data required time                                                 28.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 28.598                          
 Data arrival time                                                   4.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.633                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.295  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.955
  Launch Clock Delay      :  3.269
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693       1.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.576       3.269         ntclkbufg_1      
 CLMA_70_249/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/CLK

 CLMA_70_249/Q1                    tco                   0.218       3.487 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.248       3.735         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28]
 CLMA_70_245/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.735         Logic Levels: 0  
                                                                                   Logic: 0.218ns(46.781%), Route: 0.248ns(53.219%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.871       3.955         ntclkbufg_1      
 CLMA_70_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.564                          
 clock uncertainty                                       0.000       3.564                          

 Hold time                                              -0.081       3.483                          

 Data required time                                                  3.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.483                          
 Data arrival time                                                   3.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.953
  Launch Clock Delay      :  3.239
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693       1.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.546       3.239         ntclkbufg_1      
 CLMA_50_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_245/Q2                    tco                   0.218       3.457 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.295       3.752         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45]
 CLMA_42_248/C4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.752         Logic Levels: 0  
                                                                                   Logic: 0.218ns(42.495%), Route: 0.295ns(57.505%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.869       3.953         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.562                          
 clock uncertainty                                       0.000       3.562                          

 Hold time                                              -0.082       3.480                          

 Data required time                                                  3.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.480                          
 Data arrival time                                                   3.752                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.940
  Launch Clock Delay      :  3.255
  Clock Pessimism Removal :  -0.391
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693       1.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.562       3.255         ntclkbufg_1      
 CLMA_50_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.218       3.473 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.244       3.717         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46]
 CLMA_50_245/C0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.717         Logic Levels: 0  
                                                                                   Logic: 0.218ns(47.186%), Route: 0.244ns(52.814%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.856       3.940         ntclkbufg_1      
 CLMA_50_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.391       3.549                          
 clock uncertainty                                       0.000       3.549                          

 Hold time                                              -0.126       3.423                          

 Data required time                                                  3.423                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.423                          
 Data arrival time                                                   3.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.670  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.819      28.907         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.261      29.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.742      29.910         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.276      30.186 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.424      30.610         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.165      30.775 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.882      31.657         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.282      31.939 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.808      32.747         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.442      33.189 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.189         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.097      33.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.286         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.060      33.346 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.346         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_94_269/COUT                  td                    0.097      33.443 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.443         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
                                                         0.059      33.502 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.502         u_CORES/u_debug_core_0/u_rd_addr_gen/_N40
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.502         Logic Levels: 5  
                                                                                   Logic: 1.739ns(37.845%), Route: 2.856ns(62.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693      51.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.544      53.237         ntclkbufg_1      
 CLMS_94_273/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.237                          
 clock uncertainty                                      -0.050      53.187                          

 Setup time                                             -0.171      53.016                          

 Data required time                                                 53.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.016                          
 Data arrival time                                                  33.502                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.514                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.670  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.237
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.819      28.907         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.261      29.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.742      29.910         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.276      30.186 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.424      30.610         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.165      30.775 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.882      31.657         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.282      31.939 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.808      32.747         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.442      33.189 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.189         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.097      33.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.286         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.060      33.346 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.346         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_94_269/COUT                  td                    0.095      33.441 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.441         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
 CLMS_94_273/CIN                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.441         Logic Levels: 5  
                                                                                   Logic: 1.678ns(37.009%), Route: 2.856ns(62.991%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693      51.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.544      53.237         ntclkbufg_1      
 CLMS_94_273/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.237                          
 clock uncertainty                                      -0.050      53.187                          

 Setup time                                             -0.171      53.016                          

 Data required time                                                 53.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.016                          
 Data arrival time                                                  33.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.575                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.665  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.242
  Launch Clock Delay      :  3.907
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088      27.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      27.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.819      28.907         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.261      29.168 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.742      29.910         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.276      30.186 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.424      30.610         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.165      30.775 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.882      31.657         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.282      31.939 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.808      32.747         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.442      33.189 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.189         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.097      33.286 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      33.286         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.059      33.345 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      33.345         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  33.345         Logic Levels: 4  
                                                                                   Logic: 1.582ns(35.647%), Route: 2.856ns(64.353%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.693      51.693         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.693 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.549      53.242         ntclkbufg_1      
 CLMS_94_269/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      53.242                          
 clock uncertainty                                      -0.050      53.192                          

 Setup time                                             -0.171      53.021                          

 Data required time                                                 53.021                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 53.021                          
 Data arrival time                                                  33.345                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.676                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.694  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.913
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.521      28.219         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_42_277/Q0                    tco                   0.218      28.437 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.175      28.612         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_42_281/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  28.612         Logic Levels: 0  
                                                                                   Logic: 0.218ns(55.471%), Route: 0.175ns(44.529%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.829       3.913         ntclkbufg_1      
 CLMA_42_281/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       3.913                          
 clock uncertainty                                       0.050       3.963                          

 Hold time                                              -0.016       3.947                          

 Data required time                                                  3.947                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.947                          
 Data arrival time                                                  28.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.665                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.711  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.916
  Launch Clock Delay      :  3.205
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.507      28.205         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_42_289/Q3                    tco                   0.218      28.423 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.309      28.732         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_280/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  28.732         Logic Levels: 0  
                                                                                   Logic: 0.218ns(41.366%), Route: 0.309ns(58.634%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.832       3.916         ntclkbufg_1      
 CLMA_46_280/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       3.916                          
 clock uncertainty                                       0.050       3.966                          

 Hold time                                               0.033       3.999                          

 Data required time                                                  3.999                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.999                          
 Data arrival time                                                  28.732                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.733                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.702  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.921
  Launch Clock Delay      :  3.219
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698      26.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.521      28.219         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_42_277/Q1                    tco                   0.218      28.437 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=5)        0.185      28.622         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_46_276/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  28.622         Logic Levels: 0  
                                                                                   Logic: 0.218ns(54.094%), Route: 0.185ns(45.906%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        2.084       2.084         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       2.084 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.837       3.921         ntclkbufg_1      
 CLMA_46_276/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       3.921                          
 clock uncertainty                                       0.050       3.971                          

 Hold time                                              -0.127       3.844                          

 Data required time                                                  3.844                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.844                          
 Data arrival time                                                  28.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.778                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  3.687
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.903      76.903         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.903 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.784      78.687         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q0                    tco                   0.241      78.928 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.837      80.765         u_CORES/id_o [0] 
 CLMA_42_289/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  80.765         Logic Levels: 0  
                                                                                   Logic: 0.241ns(11.598%), Route: 1.837ns(88.402%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.507     128.205         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.205                          
 clock uncertainty                                      -0.050     128.155                          

 Setup time                                             -0.067     128.088                          

 Data required time                                                128.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.088                          
 Data arrival time                                                  80.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.323                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.468  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.219
  Launch Clock Delay      :  3.687
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.903      76.903         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.903 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.784      78.687         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q2                    tco                   0.241      78.928 r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.712      80.640         u_CORES/id_o [2] 
 CLMA_42_277/M3                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  80.640         Logic Levels: 0  
                                                                                   Logic: 0.241ns(12.340%), Route: 1.712ns(87.660%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.521     128.219         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.219                          
 clock uncertainty                                      -0.050     128.169                          

 Setup time                                             -0.067     128.102                          

 Data required time                                                128.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.102                          
 Data arrival time                                                  80.640                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.482  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.205
  Launch Clock Delay      :  3.687
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.903      76.903         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.903 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.784      78.687         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q3                    tco                   0.241      78.928 r       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.662      80.590         u_CORES/id_o [3] 
 CLMA_42_289/M1                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  80.590         Logic Levels: 0  
                                                                                   Logic: 0.241ns(12.664%), Route: 1.662ns(87.336%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.698     126.698         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.698 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.507     128.205         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.205                          
 clock uncertainty                                      -0.050     128.155                          

 Setup time                                             -0.067     128.088                          

 Data required time                                                128.088                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.088                          
 Data arrival time                                                  80.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587     126.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.484     128.071         ntclkbufg_1      
 CLMA_42_301/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_301/Q3                    tco                   0.203     128.274 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.486     128.760         u_CORES/id_o [4] 
 CLMS_46_277/Y6AB                  td                    0.098     128.858 f       CLKROUTE_4/Z     
                                   net (fanout=2)        0.370     129.228         ntR1037          
 CLMA_42_277/CD                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 129.228         Logic Levels: 1  
                                                                                   Logic: 0.301ns(26.016%), Route: 0.856ns(73.984%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.834     128.922         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                               0.033     129.005                          

 Data required time                                                129.005                          
----------------------------------------------------------------------------------------------------
 Data required time                                                129.005                          
 Data arrival time                                                 129.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.851  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.071
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587     126.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.484     128.071         ntclkbufg_1      
 CLMA_42_301/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_301/Q0                    tco                   0.203     128.274 f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.910     129.184         u_CORES/conf_sel [0]
 CLMA_42_277/M0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 129.184         Logic Levels: 0  
                                                                                   Logic: 0.203ns(18.239%), Route: 0.910ns(81.761%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.834     128.922         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                              -0.016     128.956                          

 Data required time                                                128.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.956                          
 Data arrival time                                                 129.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.228                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.838  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.084
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.587     126.587         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.587 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.497     128.084         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q0                    tco                   0.204     128.288 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.901     129.189         u_CORES/id_o [0] 
 CLMA_42_277/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 129.189         Logic Levels: 0  
                                                                                   Logic: 0.204ns(18.462%), Route: 0.901ns(81.538%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        2.088     127.088         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     127.088 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.834     128.922         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     128.922                          
 clock uncertainty                                       0.050     128.972                          

 Hold time                                              -0.012     128.960                          

 Data required time                                                128.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.960                          
 Data arrival time                                                 129.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.671
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.868       4.432         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.261       4.693 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.848       6.541         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.541         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.376%), Route: 1.848ns(87.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.523      23.671         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.087                          
 clock uncertainty                                      -0.050      24.037                          

 Recovery time                                          -0.277      23.760                          

 Data required time                                                 23.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.760                          
 Data arrival time                                                   6.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.671
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.868       4.432         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.261       4.693 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.848       6.541         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.541         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.376%), Route: 1.848ns(87.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.523      23.671         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.087                          
 clock uncertainty                                      -0.050      24.037                          

 Recovery time                                          -0.277      23.760                          

 Data required time                                                 23.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.760                          
 Data arrival time                                                   6.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.671
  Launch Clock Delay      :  4.432
  Clock Pessimism Removal :  0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.868       4.432         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.261       4.693 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.848       6.541         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.541         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.376%), Route: 1.848ns(87.624%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.523      23.671         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.416      24.087                          
 clock uncertainty                                      -0.050      24.037                          

 Recovery time                                          -0.277      23.760                          

 Data required time                                                 23.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.760                          
 Data arrival time                                                   6.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.324  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.446
  Launch Clock Delay      :  3.706
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.558       3.706         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.218       3.924 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.257       4.181         u_CORES/u_debug_core_0/resetn
 CLMA_94_248/RSCO                  td                    0.101       4.282 r       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.282         ntR582           
 CLMA_94_252/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.282         Logic Levels: 1  
                                                                                   Logic: 0.319ns(55.382%), Route: 0.257ns(44.618%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.882       4.446         sys_clk_g        
 CLMA_94_252/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.030                          
 clock uncertainty                                       0.000       4.030                          

 Removal time                                            0.000       4.030                          

 Data required time                                                  4.030                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.030                          
 Data arrival time                                                   4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.706
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.558       3.706         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.218       3.924 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.321       4.245         u_CORES/u_debug_core_0/resetn
 CLMA_90_252/RSCO                  td                    0.101       4.346 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.346         ntR585           
 CLMA_90_256/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.346         Logic Levels: 1  
                                                                                   Logic: 0.319ns(49.844%), Route: 0.321ns(50.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.880       4.444         sys_clk_g        
 CLMA_90_256/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.028                          
 clock uncertainty                                       0.000       4.028                          

 Removal time                                            0.000       4.028                          

 Data required time                                                  4.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.028                          
 Data arrival time                                                   4.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.444
  Launch Clock Delay      :  3.706
  Clock Pessimism Removal :  -0.416
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.558       3.706         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.218       3.924 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.321       4.245         u_CORES/u_debug_core_0/resetn
 CLMA_90_252/RSCO                  td                    0.101       4.346 r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       4.346         ntR585           
 CLMA_90_256/RSCI                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.346         Logic Levels: 1  
                                                                                   Logic: 0.319ns(49.844%), Route: 0.321ns(50.156%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.880       4.444         sys_clk_g        
 CLMA_90_256/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.416       4.028                          
 clock uncertainty                                       0.000       4.028                          

 Removal time                                            0.000       4.028                          

 Data required time                                                  4.028                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.028                          
 Data arrival time                                                   4.346                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.134
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.903    9148.551         frame_read_write_m0/read_fifo_aclr
 CLMS_38_181/RSCO                  td                    0.118    9148.669 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9148.669         ntR25            
 CLMS_38_189/RSCO                  td                    0.089    9148.758 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.758         ntR24            
 CLMS_38_193/RSCO                  td                    0.089    9148.847 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9148.847         ntR23            
 CLMS_38_197/RSCO                  td                    0.089    9148.936 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.936         ntR22            
 CLMS_38_201/RSCO                  td                    0.089    9149.025 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9149.025         ntR21            
 CLMS_38_205/RSCO                  td                    0.089    9149.114 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.114         ntR20            
 CLMS_38_209/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9149.114         Logic Levels: 6  
                                                                                   Logic: 0.824ns(47.713%), Route: 0.903ns(52.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.499    9146.153         video_clk        
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.820                          
 clock uncertainty                                      -0.150    9146.670                          

 Recovery time                                           0.000    9146.670                          

 Data required time                                               9146.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.670                          
 Data arrival time                                                9149.114                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.444                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.586  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.134
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.903    9148.551         frame_read_write_m0/read_fifo_aclr
 CLMS_38_181/RSCO                  td                    0.118    9148.669 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9148.669         ntR25            
 CLMS_38_189/RSCO                  td                    0.089    9148.758 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.758         ntR24            
 CLMS_38_193/RSCO                  td                    0.089    9148.847 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9148.847         ntR23            
 CLMS_38_197/RSCO                  td                    0.089    9148.936 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9148.936         ntR22            
 CLMS_38_201/RSCO                  td                    0.089    9149.025 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9149.025         ntR21            
 CLMS_38_205/RSCO                  td                    0.089    9149.114 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9149.114         ntR20            
 CLMS_38_209/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                9149.114         Logic Levels: 6  
                                                                                   Logic: 0.824ns(47.713%), Route: 0.903ns(52.287%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.499    9146.153         video_clk        
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.667    9146.820                          
 clock uncertainty                                      -0.150    9146.670                          

 Recovery time                                           0.000    9146.670                          

 Data required time                                               9146.670                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.670                          
 Data arrival time                                                9149.114                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.444                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.591  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.129
  Launch Clock Delay      :  7.387
  Clock Pessimism Removal :  0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9141.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9141.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9142.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9144.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526    9145.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477    9145.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9145.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.814    9147.387         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.261    9147.648 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.913    9148.561         frame_read_write_m0/read_fifo_aclr
 CLMA_38_180/RSCO                  td                    0.118    9148.679 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000    9148.679         ntR40            
 CLMA_38_188/RSCO                  td                    0.089    9148.768 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9148.768         ntR39            
 CLMA_38_192/RSCO                  td                    0.089    9148.857 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.857         ntR38            
 CLMA_38_196/RSCO                  td                    0.089    9148.946 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9148.946         ntR37            
 CLMA_38_200/RSCO                  td                    0.089    9149.035 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9149.035         ntR36            
 CLMA_38_204/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                9149.035         Logic Levels: 5  
                                                                                   Logic: 0.735ns(44.600%), Route: 0.913ns(55.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9141.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9141.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9141.082 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9142.167         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9142.167 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9143.823         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.435    9144.258 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396    9144.654         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9144.654 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.494    9146.148         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.667    9146.815                          
 clock uncertainty                                      -0.150    9146.665                          

 Recovery time                                           0.000    9146.665                          

 Data required time                                               9146.665                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9146.665                          
 Data arrival time                                                9149.035                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.370                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.570  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.380
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.456    9496.817         frame_read_write_m0/read_fifo_aclr
 CLMA_42_204/RSCO                  td                    0.110    9496.927 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000    9496.927         ntR43            
 CLMA_42_208/RSCO                  td                    0.076    9497.003 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[9]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9497.003         ntR42            
 CLMA_42_212/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                9497.003         Logic Levels: 2  
                                                                                   Logic: 0.404ns(46.977%), Route: 0.456ns(53.023%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.810    9497.385         video_clk        
 CLMA_42_212/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.667    9496.718                          
 clock uncertainty                                       0.150    9496.868                          

 Removal time                                            0.000    9496.868                          

 Data required time                                               9496.868                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.868                          
 Data arrival time                                                9497.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.135                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.360
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.521    9496.882         frame_read_write_m0/read_fifo_aclr
 CLMA_42_193/RSCO                  td                    0.110    9496.992 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9496.992         ntR34            
 CLMA_42_197/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                9496.992         Logic Levels: 1  
                                                                                   Logic: 0.328ns(38.634%), Route: 0.521ns(61.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.790    9497.365         video_clk        
 CLMA_42_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.667    9496.698                          
 clock uncertainty                                       0.150    9496.848                          

 Removal time                                            0.000    9496.848                          

 Data required time                                               9496.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.848                          
 Data arrival time                                                9496.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.550  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.360
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -0.667
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916    9491.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054    9491.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085    9492.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656    9493.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438    9494.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396    9494.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9494.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505    9496.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218    9496.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.521    9496.882         frame_read_write_m0/read_fifo_aclr
 CLMA_42_193/RSCO                  td                    0.110    9496.992 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9496.992         ntR34            
 CLMA_42_197/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                9496.992         Logic Levels: 1  
                                                                                   Logic: 0.328ns(38.634%), Route: 0.521ns(61.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    1.100    9491.198 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9491.198         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067    9491.265 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304    9492.569         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9492.569 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006    9494.575         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.523    9495.098 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477    9495.575         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9495.575 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.790    9497.365         video_clk        
 CLMA_42_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.667    9496.698                          
 clock uncertainty                                       0.150    9496.848                          

 Removal time                                            0.000    9496.848                          

 Data required time                                               9496.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9496.848                          
 Data arrival time                                                9496.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.144                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.406
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.833       7.406         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.261       7.667 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.417       9.084         frame_read_write_m0/write_fifo_aclr
 CLMA_86_36/RSCO                   td                    0.118       9.202 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.202         ntR73            
 CLMA_86_40/RSCO                   td                    0.089       9.291 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.291         ntR72            
 CLMA_86_44/RSCO                   td                    0.089       9.380 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.380         ntR71            
 CLMA_86_48/RSCO                   td                    0.089       9.469 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.469         ntR70            
 CLMA_86_52/RSCO                   td                    0.089       9.558 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.558         ntR69            
 CLMA_86_56/RSCO                   td                    0.089       9.647 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.647         ntR68            
 CLMA_86_64/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                   9.647         Logic Levels: 6  
                                                                                   Logic: 0.824ns(36.769%), Route: 1.417ns(63.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.495      16.133         ntclkbufg_3      
 CLMA_86_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.935      17.068                          
 clock uncertainty                                      -0.150      16.918                          

 Recovery time                                           0.000      16.918                          

 Data required time                                                 16.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.918                          
 Data arrival time                                                   9.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.271                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.338  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.133
  Launch Clock Delay      :  7.406
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.833       7.406         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.261       7.667 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.417       9.084         frame_read_write_m0/write_fifo_aclr
 CLMA_86_36/RSCO                   td                    0.118       9.202 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.202         ntR73            
 CLMA_86_40/RSCO                   td                    0.089       9.291 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.291         ntR72            
 CLMA_86_44/RSCO                   td                    0.089       9.380 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.380         ntR71            
 CLMA_86_48/RSCO                   td                    0.089       9.469 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.469         ntR70            
 CLMA_86_52/RSCO                   td                    0.089       9.558 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       9.558         ntR69            
 CLMA_86_56/RSCO                   td                    0.089       9.647 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.647         ntR68            
 CLMA_86_64/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   9.647         Logic Levels: 6  
                                                                                   Logic: 0.824ns(36.769%), Route: 1.417ns(63.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.495      16.133         ntclkbufg_3      
 CLMA_86_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.935      17.068                          
 clock uncertainty                                      -0.150      16.918                          

 Recovery time                                           0.000      16.918                          

 Data required time                                                 16.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.918                          
 Data arrival time                                                   9.647                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.271                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.127
  Launch Clock Delay      :  7.406
  Clock Pessimism Removal :  1.208
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.833       7.406         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.261       7.667 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.606       9.273         frame_read_write_m0/write_fifo_aclr
 CLMA_66_40/RSCO                   td                    0.118       9.391 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.391         ntR61            
 CLMA_66_44/RSCO                   td                    0.089       9.480 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       9.480         ntR60            
 CLMA_66_48/RSCO                   td                    0.089       9.569 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.569         ntR59            
 CLMA_66_52/RSCO                   td                    0.089       9.658 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.658         ntR58            
 CLMA_66_56/RSCO                   td                    0.089       9.747 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.747         ntR57            
 CLMA_66_64/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                   9.747         Logic Levels: 5  
                                                                                   Logic: 0.735ns(31.397%), Route: 1.606ns(68.603%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      11.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      11.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      12.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      12.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      13.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438      14.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396      14.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      14.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.489      16.127         ntclkbufg_3      
 CLMA_66_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         1.208      17.335                          
 clock uncertainty                                      -0.150      17.185                          

 Recovery time                                           0.000      17.185                          

 Data required time                                                 17.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.185                          
 Data arrival time                                                   9.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.438                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.366
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.426       6.787         frame_read_write_m0/read_fifo_aclr
 CLMS_46_193/RSCO                  td                    0.110       6.897 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.897         ntR49            
 CLMS_46_197/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   6.897         Logic Levels: 1  
                                                                                   Logic: 0.328ns(43.501%), Route: 0.426ns(56.499%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.793       7.366         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.186       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                            0.000       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.366
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.426       6.787         frame_read_write_m0/read_fifo_aclr
 CLMS_46_193/RSCO                  td                    0.110       6.897 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.897         ntR49            
 CLMS_46_197/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   6.897         Logic Levels: 1  
                                                                                   Logic: 0.328ns(43.501%), Route: 0.426ns(56.499%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.793       7.366         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -1.186       6.180                          
 clock uncertainty                                       0.000       6.180                          

 Removal time                                            0.000       6.180                          

 Data required time                                                  6.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.180                          
 Data arrival time                                                   6.897                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.717                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.378
  Launch Clock Delay      :  6.143
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.438       4.242 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.396       4.638         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.638 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.505       6.143         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.218       6.361 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.456       6.817         frame_read_write_m0/read_fifo_aclr
 CLMA_42_204/RSCO                  td                    0.110       6.927 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000       6.927         ntR43            
 CLMA_42_208/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   6.927         Logic Levels: 1  
                                                                                   Logic: 0.328ns(41.837%), Route: 0.456ns(58.163%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.526       5.096 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.477       5.573         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       5.573 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.805       7.378         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -1.186       6.192                          
 clock uncertainty                                       0.000       6.192                          

 Removal time                                            0.000       6.192                          

 Data required time                                                  6.192                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.192                          
 Data arrival time                                                   6.927                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.330  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.153
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.306       8.985         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RSCO                   td                    0.128       9.113 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.113         ntR620           
 CLMS_26_85/RSCO                   td                    0.085       9.198 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.198         ntR619           
 CLMS_26_89/RSCO                   td                    0.085       9.283 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       9.283         ntR618           
 CLMS_26_93/RSCI                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   9.283         Logic Levels: 3  
                                                                                   Logic: 0.559ns(29.973%), Route: 1.306ns(70.027%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.518      26.153         ntclkbufg_2      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                         0.935      27.088                          
 clock uncertainty                                      -0.150      26.938                          

 Recovery time                                           0.000      26.938                          

 Data required time                                                 26.938                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.938                          
 Data arrival time                                                   9.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.655                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.138
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.306       8.985         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   8.985         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.656%), Route: 1.306ns(83.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503      26.138         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
 clock pessimism                                         0.935      27.073                          
 clock uncertainty                                      -0.150      26.923                          

 Recovery time                                          -0.277      26.646                          

 Data required time                                                 26.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.646                          
 Data arrival time                                                   8.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.345  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.138
  Launch Clock Delay      :  7.418
  Clock Pessimism Removal :  0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.418         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.261       7.679 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       1.306       8.985         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   8.985         Logic Levels: 0  
                                                                                   Logic: 0.261ns(16.656%), Route: 1.306ns(83.344%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916      21.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054      21.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085      22.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      22.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656      23.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435      24.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396      24.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.503      26.138         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         0.935      27.073                          
 clock uncertainty                                      -0.150      26.923                          

 Recovery time                                          -0.277      26.646                          

 Data required time                                                 26.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.646                          
 Data arrival time                                                   8.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.661                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.173
  Clock Pessimism Removal :  -0.935
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.538       6.173         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.218       6.391 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.555       6.946         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_108/RSCO                  td                    0.101       7.047 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_l_last[1]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.047         ntR629           
 CLMA_30_112/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.047         Logic Levels: 1  
                                                                                   Logic: 0.319ns(36.499%), Route: 0.555ns(63.501%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_2      
 CLMA_30_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.935       6.484                          
 clock uncertainty                                       0.000       6.484                          

 Removal time                                            0.000       6.484                          

 Data required time                                                  6.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.484                          
 Data arrival time                                                   7.047                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.173
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.538       6.173         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.218       6.391 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.308       6.699         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RSCO                  td                    0.101       6.800 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.800         ntR571           
 CLMA_30_133/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.800         Logic Levels: 1  
                                                                                   Logic: 0.319ns(50.877%), Route: 0.308ns(49.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_2      
 CLMA_30_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.186       6.233                          
 clock uncertainty                                       0.000       6.233                          

 Removal time                                            0.000       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.419
  Launch Clock Delay      :  6.173
  Clock Pessimism Removal :  -1.186
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.916       1.009 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.009         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.054       1.063 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.085       2.148         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.148 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.656       3.804         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.435       4.239 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.396       4.635         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.635 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.538       6.173         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.218       6.391 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.308       6.699         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RSCO                  td                    0.101       6.800 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       6.800         ntR571           
 CLMA_30_133/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.800         Logic Levels: 1  
                                                                                   Logic: 0.319ns(50.877%), Route: 0.308ns(49.123%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.849       7.419         ntclkbufg_2      
 CLMA_30_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.186       6.233                          
 clock uncertainty                                       0.000       6.233                          

 Removal time                                            0.000       6.233                          

 Data required time                                                  6.233                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.233                          
 Data arrival time                                                   6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.567                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.423         ntclkbufg_2      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.258       7.681 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.723      10.404         nt_ddrphy_rst_done
 IOL_151_46/DO                     td                    0.122      10.526 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.526         ddrphy_rst_done_obuf/ntO
 IOBD_152_46/PAD                   td                    2.287      12.813 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.061      12.874         ddrphy_rst_done  
 P17                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  12.874         Logic Levels: 2  
                                                                                   Logic: 2.667ns(48.927%), Route: 2.784ns(51.073%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.006       4.570         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.523       5.093 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       5.570         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       5.570 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.812       7.382         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.261       7.643 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        2.353       9.996         nt_ddr_init_done 
 IOL_151_86/DO                     td                    0.128      10.124 r       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.124         ddr_init_done_obuf/ntO
 IOBD_152_86/PAD                   td                    2.141      12.265 r       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.085      12.350         ddr_init_done    
 P11                                                                       r       ddr_init_done (port)

 Data arrival time                                                  12.350         Logic Levels: 2  
                                                                                   Logic: 2.530ns(50.926%), Route: 2.438ns(49.074%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.200       1.293 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.293         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.066       1.359 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.310       2.669         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.669 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     2.021       4.690         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.521       5.211 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.485       5.696         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       5.696 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.835       7.531         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.480       8.011 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       8.011         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    2.020      10.031 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096      10.127         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                  10.127         Logic Levels: 1  
                                                                                   Logic: 2.500ns(96.302%), Route: 0.096ns(3.698%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.916       0.963 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.092       1.055 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=1)        0.410       1.465         nt_hs_input      
 CLMA_130_8/A4                                                             r       block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.465         Logic Levels: 2  
                                                                                   Logic: 1.008ns(68.805%), Route: 0.457ns(31.195%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[4][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=631)      0.399       1.552         nt_rst_n         
 CLMA_130_105/RS                                                           r       block_mean_cal/u_block_mean/h_reg[4][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.552         Logic Levels: 2  
                                                                                   Logic: 1.008ns(64.948%), Route: 0.544ns(35.052%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[4][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.916       1.061 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.061         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.092       1.153 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=631)      0.399       1.552         nt_rst_n         
 CLMA_130_105/RS                                                           r       block_mean_cal/u_block_mean/h_reg[4][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.552         Logic Levels: 2  
                                                                                   Logic: 1.008ns(64.948%), Route: 0.544ns(35.052%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           Low Pulse Width   DRM_122_208/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           High Pulse Width  DRM_122_208/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.102       10.000          0.898           High Pulse Width  DRM_62_268/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width   DRM_122_208/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_122_208/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.102     500.000         0.898           High Pulse Width  DRM_122_208/CLKB[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.832       6.730           0.898           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 5.832       6.730           0.898           High Pulse Width  DRM_62_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.750       5.000           3.250           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.750       5.000           3.250           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.102       5.000           0.898           Low Pulse Width   DRM_62_208/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.750       10.000          4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.750       10.000          4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_26_81/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.102      25.000          0.898           High Pulse Width  DRM_62_268/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           Low Pulse Width   DRM_62_268/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.102      25.000          0.898           High Pulse Width  DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.580      50.000          0.420           High Pulse Width  CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           Low Pulse Width   CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.580      50.000          0.420           High Pulse Width  CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ25/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.942
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.442       3.423         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.198       3.621 f       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      1.718       5.339         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.129       5.468 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.446       5.914         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.160       6.074 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        0.752       6.826         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.294       7.120 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.231       7.351         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.292       7.643 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.562       8.205         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.297       8.502 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.680       9.182         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.177       9.359 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.763      10.122         fifo_led/u_WS2812/N7958
 CLMA_98_240/M2                                                            f       fifo_led/u_WS2812/RZ25/opit_0_inv/D

 Data arrival time                                                  10.122         Logic Levels: 6  
                                                                                   Logic: 1.547ns(23.093%), Route: 5.152ns(76.907%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.237      22.942         sys_clk_g        
 CLMA_98_240/CLK                                                           r       fifo_led/u_WS2812/RZ25/opit_0_inv/CLK
 clock pessimism                                         0.446      23.388                          
 clock uncertainty                                      -0.050      23.338                          

 Setup time                                             -0.034      23.304                          

 Data required time                                                 23.304                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.304                          
 Data arrival time                                                  10.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.182                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ30/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.927
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.442       3.423         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.198       3.621 f       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      1.718       5.339         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.129       5.468 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.446       5.914         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.160       6.074 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        0.752       6.826         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.294       7.120 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.231       7.351         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.292       7.643 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.562       8.205         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.297       8.502 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.680       9.182         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.177       9.359 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.738      10.097         fifo_led/u_WS2812/N7958
 CLMA_106_233/M0                                                           f       fifo_led/u_WS2812/RZ30/opit_0_inv/D

 Data arrival time                                                  10.097         Logic Levels: 6  
                                                                                   Logic: 1.547ns(23.180%), Route: 5.127ns(76.820%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.222      22.927         sys_clk_g        
 CLMA_106_233/CLK                                                          r       fifo_led/u_WS2812/RZ30/opit_0_inv/CLK
 clock pessimism                                         0.446      23.373                          
 clock uncertainty                                      -0.050      23.323                          

 Setup time                                             -0.034      23.289                          

 Data required time                                                 23.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.289                          
 Data arrival time                                                  10.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.192                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_WS2812/RZ33/opit_0_inv/D
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.931
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.442       3.423         sys_clk_g        
 CLMA_90_229/CLK                                                           r       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/CLK

 CLMA_90_229/Q1                    tco                   0.198       3.621 f       fifo_led/u_WS2812/led_cnt[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=161)      1.718       5.339         fifo_led/u_WS2812/led_cnt [1]
 CLMA_50_181/Y6CD                  td                    0.129       5.468 r       fifo_led/u_WS2812/N224_18[5]_muxf6/F
                                   net (fanout=1)        0.446       5.914         fifo_led/u_WS2812/_N4109
 CLMA_54_172/Y6AB                  td                    0.160       6.074 r       fifo_led/u_WS2812/N224_40[5]_muxf6_perm/Z
                                   net (fanout=3)        0.752       6.826         fifo_led/u_WS2812/N224 [5]
 CLMS_66_205/Y0                    td                    0.294       7.120 r       fifo_led/u_WS2812/N231_1_43/gateop_perm/Z
                                   net (fanout=1)        0.231       7.351         fifo_led/u_WS2812/_N12410
 CLMS_66_205/Y3                    td                    0.292       7.643 r       fifo_led/u_WS2812/N231_1_46/gateop_perm/Z
                                   net (fanout=1)        0.562       8.205         fifo_led/u_WS2812/_N12048
 CLMA_70_220/Y0                    td                    0.297       8.502 r       fifo_led/u_WS2812/N231_1_54/gateop_perm/Z
                                   net (fanout=1)        0.680       9.182         fifo_led/u_WS2812/_N12050
 CLMS_86_217/Y1                    td                    0.177       9.359 f       fifo_led/u_WS2812/RZ20/opit_0_inv_MUX4TO1Q/F
                                   net (fanout=19)       0.681      10.040         fifo_led/u_WS2812/N7958
 CLMA_106_237/M0                                                           f       fifo_led/u_WS2812/RZ33/opit_0_inv/D

 Data arrival time                                                  10.040         Logic Levels: 6  
                                                                                   Logic: 1.547ns(23.379%), Route: 5.070ns(76.621%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.226      22.931         sys_clk_g        
 CLMA_106_237/CLK                                                          r       fifo_led/u_WS2812/RZ33/opit_0_inv/CLK
 clock pessimism                                         0.446      23.377                          
 clock uncertainty                                      -0.050      23.327                          

 Setup time                                             -0.034      23.293                          

 Data required time                                                 23.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.293                          
 Data arrival time                                                  10.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.253                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.235  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  2.934
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.229       2.934         sys_clk_g        
 CLMA_38_244/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK

 CLMA_38_244/Q0                    tco                   0.186       3.120 r       u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.189       3.309         u_CORES/u_debug_core_0/data_pipe[4] [4]
 CLMS_38_249/M0                                                            r       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/D

 Data arrival time                                                   3.309         Logic Levels: 0  
                                                                                   Logic: 0.186ns(49.600%), Route: 0.189ns(50.400%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.464       3.445         sys_clk_g        
 CLMS_38_249/CLK                                                           r       u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK
 clock pessimism                                        -0.276       3.169                          
 clock uncertainty                                       0.000       3.169                          

 Hold time                                              -0.002       3.167                          

 Data required time                                                  3.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.167                          
 Data arrival time                                                   3.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.142                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[167]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[39][7]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.415
  Launch Clock Delay      :  2.913
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.208       2.913         sys_clk_g        
 CLMA_86_204/CLK                                                           r       fifo_led/u_data_tx/data0[167]/opit_0_inv/CLK

 CLMA_86_204/Q0                    tco                   0.185       3.098 f       fifo_led/u_data_tx/data0[167]/opit_0_inv/Q
                                   net (fanout=1)        0.227       3.325         fifo_led/data0 [167]
 CLMS_78_213/AD                                                            f       fifo_led/u_WS2812/RGB[39][7]/opit_0/D

 Data arrival time                                                   3.325         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.903%), Route: 0.227ns(55.097%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.434       3.415         sys_clk_g        
 CLMS_78_213/CLK                                                           r       fifo_led/u_WS2812/RGB[39][7]/opit_0/CLK
 clock pessimism                                        -0.276       3.139                          
 clock uncertainty                                       0.000       3.139                          

 Hold time                                               0.027       3.166                          

 Data required time                                                  3.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.166                          
 Data arrival time                                                   3.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.159                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_data_tx/data0[107]/opit_0_inv/CLK
Endpoint    : fifo_led/u_WS2812/RGB[13][3]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.455
  Launch Clock Delay      :  2.940
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.235       2.940         sys_clk_g        
 CLMS_54_245/CLK                                                           r       fifo_led/u_data_tx/data0[107]/opit_0_inv/CLK

 CLMS_54_245/Q0                    tco                   0.186       3.126 r       fifo_led/u_data_tx/data0[107]/opit_0_inv/Q
                                   net (fanout=1)        0.227       3.353         fifo_led/data0 [107]
 CLMA_58_249/M0                                                            r       fifo_led/u_WS2812/RGB[13][3]/opit_0/D

 Data arrival time                                                   3.353         Logic Levels: 0  
                                                                                   Logic: 0.186ns(45.036%), Route: 0.227ns(54.964%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.474       3.455         sys_clk_g        
 CLMA_58_249/CLK                                                           r       fifo_led/u_WS2812/RGB[13][3]/opit_0/CLK
 clock pessimism                                        -0.276       3.179                          
 clock uncertainty                                       0.000       3.179                          

 Hold time                                              -0.002       3.177                          

 Data required time                                                  3.177                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.177                          
 Data arrival time                                                   3.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.437       3.089         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.198       3.287 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.617       5.904         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.133       6.037 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.138       8.175         block_mean_cal/u_block_mean/hs_rise
 CLMA_130_65/COUT                  td                    0.330       8.505 r       block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.505         block_mean_cal/u_block_mean/_N972
                                                         0.052       8.557 f       block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.557         block_mean_cal/u_block_mean/_N974
 CLMA_130_69/COUT                  td                    0.080       8.637 r       block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.637         block_mean_cal/u_block_mean/_N976
                                                         0.052       8.689 f       block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.689         block_mean_cal/u_block_mean/_N978
 CLMA_130_73/COUT                  td                    0.080       8.769 r       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.769         block_mean_cal/u_block_mean/_N980
                                                         0.052       8.821 f       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.821         block_mean_cal/u_block_mean/_N982
                                                                           f       block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.821         Logic Levels: 4  
                                                                                   Logic: 0.977ns(17.045%), Route: 4.755ns(82.955%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.188    1002.607         pclk_mod_in_g    
 CLMA_130_77/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[11][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.403    1003.010                          
 clock uncertainty                                      -0.050    1002.960                          

 Setup time                                             -0.105    1002.855                          

 Data required time                                               1002.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.855                          
 Data arrival time                                                   8.821                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.034                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[5][13]/opit_0_inv_AQ_perm/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.062  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.624
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.437       3.089         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.198       3.287 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.617       5.904         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.133       6.037 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.080       8.117         block_mean_cal/u_block_mean/hs_rise
                                                         0.293       8.410 r       block_mean_cal/u_block_mean/h_reg[5][0]/opit_0_inv_A2Q1/Cout
                                                         0.000       8.410         block_mean_cal/u_block_mean/_N880
 CLMA_130_81/COUT                  td                    0.080       8.490 r       block_mean_cal/u_block_mean/h_reg[5][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.490         block_mean_cal/u_block_mean/_N882
                                                         0.052       8.542 f       block_mean_cal/u_block_mean/h_reg[5][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.542         block_mean_cal/u_block_mean/_N884
 CLMA_130_85/COUT                  td                    0.080       8.622 r       block_mean_cal/u_block_mean/h_reg[5][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.622         block_mean_cal/u_block_mean/_N886
                                                         0.052       8.674 f       block_mean_cal/u_block_mean/h_reg[5][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.674         block_mean_cal/u_block_mean/_N888
 CLMA_130_89/COUT                  td                    0.080       8.754 r       block_mean_cal/u_block_mean/h_reg[5][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.754         block_mean_cal/u_block_mean/_N890
                                                         0.052       8.806 f       block_mean_cal/u_block_mean/h_reg[5][12]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.806         block_mean_cal/u_block_mean/_N892
                                                                           f       block_mean_cal/u_block_mean/h_reg[5][13]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   8.806         Logic Levels: 4  
                                                                                   Logic: 1.020ns(17.842%), Route: 4.697ns(82.158%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.205    1002.624         pclk_mod_in_g    
 CLMA_130_93/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[5][13]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.403    1003.027                          
 clock uncertainty                                      -0.050    1002.977                          

 Setup time                                             -0.105    1002.872                          

 Data required time                                               1002.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.872                          
 Data arrival time                                                   8.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.066                          
====================================================================================================

====================================================================================================

Startpoint  : block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK
Endpoint    : block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cin
Path Group  : top|pclk_mod_in
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.079  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.437       3.089         pclk_mod_in_g    
 CLMA_130_8/CLK                                                            r       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/CLK

 CLMA_130_8/Q2                     tco                   0.198       3.287 f       block_mean_cal/u_rgb_to_gray/hs_d[2]/opit_0_inv/Q
                                   net (fanout=286)      2.617       5.904         block_mean_cal/g_hs_o
 CLMA_58_156/Y0                    td                    0.133       6.037 f       block_mean_cal/u_block_mean/N3/gateop_perm/Z
                                   net (fanout=320)      2.138       8.175         block_mean_cal/u_block_mean/hs_rise
 CLMA_130_65/COUT                  td                    0.330       8.505 r       block_mean_cal/u_block_mean/h_reg[11][2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.505         block_mean_cal/u_block_mean/_N972
                                                         0.052       8.557 f       block_mean_cal/u_block_mean/h_reg[11][4]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.557         block_mean_cal/u_block_mean/_N974
 CLMA_130_69/COUT                  td                    0.080       8.637 r       block_mean_cal/u_block_mean/h_reg[11][6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.637         block_mean_cal/u_block_mean/_N976
                                                         0.052       8.689 f       block_mean_cal/u_block_mean/h_reg[11][8]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.689         block_mean_cal/u_block_mean/_N978
 CLMA_130_73/COUT                  td                    0.079       8.768 f       block_mean_cal/u_block_mean/h_reg[11][10]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.768         block_mean_cal/u_block_mean/_N980
 CLMA_130_77/CIN                                                           f       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.768         Logic Levels: 4  
                                                                                   Logic: 0.924ns(16.270%), Route: 4.755ns(83.730%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                      1000.000    1000.000 r                        
 T18                                                     0.000    1000.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059    1000.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734    1000.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038    1000.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588    1001.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000    1001.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.188    1002.607         pclk_mod_in_g    
 CLMA_130_77/CLK                                                           r       block_mean_cal/u_block_mean/h_reg[11][12]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.403    1003.010                          
 clock uncertainty                                      -0.050    1002.960                          

 Setup time                                             -0.105    1002.855                          

 Data required time                                               1002.855                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.855                          
 Data arrival time                                                   8.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.087                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.053
  Launch Clock Delay      :  2.616
  Clock Pessimism Removal :  -0.233
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.197       2.616         pclk_mod_in_g    
 CLMA_78_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_78_56/Q2                     tco                   0.185       2.801 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=29)       0.137       2.938         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/wfull
 CLMA_86_56/C3                                                             f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/L3

 Data arrival time                                                   2.938         Logic Levels: 0  
                                                                                   Logic: 0.185ns(57.453%), Route: 0.137ns(42.547%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.401       3.053         pclk_mod_in_g    
 CLMA_86_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.233       2.820                          
 clock uncertainty                                       0.000       2.820                          

 Hold time                                              -0.131       2.689                          

 Data required time                                                  2.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.689                          
 Data arrival time                                                   2.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  2.614
  Clock Pessimism Removal :  -0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.195       2.614         pclk_mod_in_g    
 CLMA_118_217/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/CLK

 CLMA_118_217/Q1                   tco                   0.185       2.799 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Q1
                                   net (fanout=5)        0.222       3.021         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [9]
 DRM_122_208/ADA1[12]                                                      f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[12]

 Data arrival time                                                   3.021         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.455%), Route: 0.222ns(54.545%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.409       3.061         pclk_mod_in_g    
 DRM_122_208/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.403       2.658                          
 clock uncertainty                                       0.000       2.658                          

 Hold time                                               0.112       2.770                          

 Data required time                                                  2.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.770                          
 Data arrival time                                                   3.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]
Path Group  : top|pclk_mod_in
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  2.610
  Clock Pessimism Removal :  -0.403
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.734       0.793 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.793         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.038       0.831 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.588       1.419         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.419 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.191       2.610         pclk_mod_in_g    
 CLMA_118_213/CLK                                                          r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_118_213/Q2                   tco                   0.185       2.795 f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=5)        0.233       3.028         fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/wr_addr [6]
 DRM_122_208/ADA1[9]                                                       f       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/ADDRA[9]

 Data arrival time                                                   3.028         Logic Levels: 0  
                                                                                   Logic: 0.185ns(44.258%), Route: 0.233ns(55.742%)
----------------------------------------------------------------------------------------------------

 Clock top|pclk_mod_in (rising edge)
                                                         0.000       0.000 r                        
 T18                                                     0.000       0.000 r       pclk_mod_in (port)
                                   net (fanout=1)        0.059       0.059         pclk_mod_in      
 IOBD_152_74/DIN                   td                    0.859       0.918 r       pclk_mod_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         pclk_mod_in_ibuf/ntD
 IOL_151_74/INCK                   td                    0.045       0.963 r       pclk_mod_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.689       1.652         _N17             
 USCM_74_105/CLK_USCM              td                    0.000       1.652 r       cmos_pclkbufg/gopclkbufg/CLKOUT
                                   net (fanout=866)      1.409       3.061         pclk_mod_in_g    
 DRM_122_208/CLKA[1]                                                       r       fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 clock pessimism                                        -0.403       2.658                          
 clock uncertainty                                       0.000       2.658                          

 Hold time                                               0.112       2.770                          

 Data required time                                                  2.770                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.770                          
 Data arrival time                                                   3.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.905
  Launch Clock Delay      :  5.722
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.436       5.722         video_clk        
 CLMA_118_245/CLK                                                          r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/CLK

 CLMA_118_245/Q2                   tco                   0.200       5.922 r       dvi_encoder_m0/encr/n1q_m[1]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.488       6.410         dvi_encoder_m0/encr/n1q_m [1]
 CLMS_126_249/Y1                   td                    0.402       6.812 r       dvi_encoder_m0/encr/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.453       7.265         _N8              
 CLMA_138_252/Y0                   td                    0.125       7.390 r       dvi_encoder_m0/encr/N95/gateop_perm/Z
                                   net (fanout=12)       0.464       7.854         dvi_encoder_m0/encr/decision2
 CLMA_130_249/Y2                   td                    0.126       7.980 r       dvi_encoder_m0/encr/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.424       8.404         dvi_encoder_m0/encr/nb9 [1]
                                                         0.297       8.701 r       dvi_encoder_m0/encr/N243_8_1/gateop_A2/Cout
                                                         0.000       8.701         dvi_encoder_m0/encr/_N3077
 CLMS_134_257/Y3                   td                    0.292       8.993 r       dvi_encoder_m0/encr/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.343       9.336         dvi_encoder_m0/encr/nb6 [3]
 CLMA_130_257/COUT                 td                    0.331       9.667 r       dvi_encoder_m0/encr/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.667         dvi_encoder_m0/encr/dvi_encoder_m0/encr/N243_5.co [4]
 CLMA_130_261/Y0                   td                    0.151       9.818 r       dvi_encoder_m0/encr/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.603      10.421         dvi_encoder_m0/encr/nb5 [4]
 CLMA_118_253/C4                                                           r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.421         Logic Levels: 6  
                                                                                   Logic: 1.924ns(40.945%), Route: 2.775ns(59.055%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.242      18.366         video_clk        
 CLMA_118_253/CLK                                                          r       dvi_encoder_m0/encr/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.623      18.989                          
 clock uncertainty                                      -0.150      18.839                          

 Setup time                                             -0.070      18.769                          

 Data required time                                                 18.769                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.769                          
 Data arrival time                                                  10.421                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.348                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.857
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.836
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.408       5.694         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_297/Q0                   tco                   0.200       5.894 r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.349       6.243         dvi_encoder_m0/encb/cnt [0]
 CLMA_114_300/Y3                   td                    0.212       6.455 r       dvi_encoder_m0/encb/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.539       6.994         dvi_encoder_m0/encb/_N12169
 CLMA_114_296/Y1                   td                    0.212       7.206 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.522       7.728         dvi_encoder_m0/encb/decision2
 CLMA_106_293/Y3                   td                    0.137       7.865 f       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.541       8.406         dvi_encoder_m0/encb/nb9 [1]
                                                         0.297       8.703 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000       8.703         dvi_encoder_m0/encb/_N3027
 CLMA_106_301/Y3                   td                    0.292       8.995 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.456       9.451         dvi_encoder_m0/encb/nb6 [3]
 CLMA_106_300/COUT                 td                    0.331       9.782 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.782         dvi_encoder_m0/encb/dvi_encoder_m0/encb/N243_5.co [4]
 CLMA_106_304/Y0                   td                    0.151       9.933 r       dvi_encoder_m0/encb/N243_5.fsub_5/gateop/Y
                                   net (fanout=1)        0.486      10.419         dvi_encoder_m0/encb/nb5 [4]
 CLMA_118_297/B4                                                           r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.419         Logic Levels: 6  
                                                                                   Logic: 1.832ns(38.772%), Route: 2.893ns(61.228%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.194      18.318         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encb/cnt[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.836      19.154                          
 clock uncertainty                                      -0.150      19.004                          

 Setup time                                             -0.070      18.934                          

 Data required time                                                 18.934                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.934                          
 Data arrival time                                                  10.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.515                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.852
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.796
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.408       5.694         video_clk        
 CLMA_118_297/CLK                                                          r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_297/Q0                   tco                   0.200       5.894 r       dvi_encoder_m0/encb/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.349       6.243         dvi_encoder_m0/encb/cnt [0]
 CLMA_114_300/Y3                   td                    0.212       6.455 r       dvi_encoder_m0/encb/N172_4/gateop_perm/Z
                                   net (fanout=1)        0.539       6.994         dvi_encoder_m0/encb/_N12169
 CLMA_114_296/Y1                   td                    0.212       7.206 r       dvi_encoder_m0/encb/N95/gateop_perm/Z
                                   net (fanout=20)       0.522       7.728         dvi_encoder_m0/encb/decision2
 CLMA_106_293/Y3                   td                    0.137       7.865 f       dvi_encoder_m0/encb/N243_7[1]/gateop_perm/Z
                                   net (fanout=1)        0.541       8.406         dvi_encoder_m0/encb/nb9 [1]
                                                         0.297       8.703 r       dvi_encoder_m0/encb/N243_8_1/gateop_A2/Cout
                                                         0.000       8.703         dvi_encoder_m0/encb/_N3027
 CLMA_106_301/Y3                   td                    0.292       8.995 r       dvi_encoder_m0/encb/N243_8_3/gateop_A2/Y1
                                   net (fanout=2)        0.456       9.451         dvi_encoder_m0/encb/nb6 [3]
 CLMA_106_300/Y3                   td                    0.292       9.743 r       dvi_encoder_m0/encb/N243_5.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.479      10.222         dvi_encoder_m0/encb/nb5 [3]
 CLMS_114_313/D4                                                           r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  10.222         Logic Levels: 5  
                                                                                   Logic: 1.642ns(36.263%), Route: 2.886ns(63.737%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        13.461      13.461 r                        
 B5                                                      0.000      13.461 r       sys_clk (port)   
                                   net (fanout=1)        0.093      13.554         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      14.288 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.288         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      14.326 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      15.166         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      15.166 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      16.505         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319      16.824 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      17.124         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      17.124 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.189      18.313         video_clk        
 CLMS_114_313/CLK                                                          r       dvi_encoder_m0/encb/cnt[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.796      19.109                          
 clock uncertainty                                      -0.150      18.959                          

 Setup time                                             -0.070      18.889                          

 Data required time                                                 18.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.889                          
 Data arrival time                                                  10.222                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.667                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/din_q[1]/opit_0/CLK
Endpoint    : dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.244  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.750
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.220       4.883         video_clk        
 CLMA_114_236/CLK                                                          r       dvi_encoder_m0/encr/din_q[1]/opit_0/CLK

 CLMA_114_236/Q0                   tco                   0.186       5.069 r       dvi_encoder_m0/encr/din_q[1]/opit_0/Q
                                   net (fanout=7)        0.274       5.343         dvi_encoder_m0/encr/din_q [1]
 CLMA_114_248/A4                                                           r       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.343         Logic Levels: 0  
                                                                                   Logic: 0.186ns(40.435%), Route: 0.274ns(59.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.464       5.750         video_clk        
 CLMA_114_248/CLK                                                          r       dvi_encoder_m0/encr/q_m_reg[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.127                          
 clock uncertainty                                       0.000       5.127                          

 Hold time                                              -0.035       5.092                          

 Data required time                                                  5.092                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.092                          
 Data arrival time                                                   5.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/c0_q/opit_0/CLK
Endpoint    : dvi_encoder_m0/encb/c0_reg/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.744
  Launch Clock Delay      :  4.920
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.257       4.920         video_clk        
 CLMA_78_268/CLK                                                           r       dvi_encoder_m0/encb/c0_q/opit_0/CLK

 CLMA_78_268/Q0                    tco                   0.186       5.106 r       dvi_encoder_m0/encb/c0_q/opit_0/Q
                                   net (fanout=1)        0.284       5.390         dvi_encoder_m0/encb/c0_q
 CLMA_94_268/M2                                                            r       dvi_encoder_m0/encb/c0_reg/opit_0/D

 Data arrival time                                                   5.390         Logic Levels: 0  
                                                                                   Logic: 0.186ns(39.574%), Route: 0.284ns(60.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.458       5.744         video_clk        
 CLMA_94_268/CLK                                                           r       dvi_encoder_m0/encb/c0_reg/opit_0/CLK
 clock pessimism                                        -0.623       5.121                          
 clock uncertainty                                       0.000       5.121                          

 Hold time                                              -0.002       5.119                          

 Data required time                                                  5.119                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.119                          
 Data arrival time                                                   5.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.664
  Launch Clock Delay      :  4.831
  Clock Pessimism Removal :  -0.832
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.168       4.831         video_clk        
 CLMA_38_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/CLK

 CLMA_38_188/Q2                    tco                   0.185       5.016 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0/Q
                                   net (fanout=1)        0.130       5.146         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr1 [4]
 CLMA_38_188/AD                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/D

 Data arrival time                                                   5.146         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.730%), Route: 0.130ns(41.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374       3.934 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       4.286 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.378       5.664         video_clk        
 CLMA_38_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/CLK
 clock pessimism                                        -0.832       4.832                          
 clock uncertainty                                       0.000       4.832                          

 Hold time                                               0.027       4.859                          

 Data required time                                                  4.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.859                          
 Data arrival time                                                   5.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.374  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.874
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.200    9145.894 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       1.126    9147.020         frame_read_write_m0/read_fifo_aclr
 DRM_62_208/RSTB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9147.020         Logic Levels: 0  
                                                                                   Logic: 0.200ns(15.083%), Route: 1.126ns(84.917%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.211    9144.893         video_clk        
 DRM_62_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.446    9145.339                          
 clock uncertainty                                      -0.150    9145.189                          

 Setup time                                             -0.020    9145.169                          

 Data required time                                               9145.169                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.169                          
 Data arrival time                                                9147.020                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.851                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.831
  Launch Clock Delay      :  5.666
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.378    9145.666         ntclkbufg_3      
 CLMS_38_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/CLK

 CLMS_38_189/Q0                    tco                   0.198    9145.864 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.057    9146.921         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [2]
 CLMA_38_188/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/D

 Data arrival time                                                9146.921         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.777%), Route: 1.057ns(84.223%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.168    9144.850         video_clk        
 CLMA_38_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0/CLK
 clock pessimism                                         0.446    9145.296                          
 clock uncertainty                                      -0.150    9145.146                          

 Setup time                                             -0.034    9145.112                          

 Data required time                                               9145.112                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.112                          
 Data arrival time                                                9146.921                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.809                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  5.677
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.389    9145.677         ntclkbufg_3      
 CLMA_30_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK

 CLMA_30_193/Q1                    tco                   0.198    9145.875 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.952    9146.827         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [0]
 CLMA_30_192/M0                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/D

 Data arrival time                                                9146.827         Logic Levels: 0  
                                                                                   Logic: 0.198ns(17.217%), Route: 0.952ns(82.783%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.179    9144.861         video_clk        
 CLMA_30_192/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0/CLK
 clock pessimism                                         0.446    9145.307                          
 clock uncertainty                                      -0.150    9145.157                          

 Setup time                                             -0.034    9145.123                          

 Data required time                                               9145.123                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.123                          
 Data arrival time                                                9146.827                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.704                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK
Endpoint    : video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.705
  Launch Clock Delay      :  4.873
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.208    9494.873         ntclkbufg_3      
 CLMA_42_140/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/CLK

 CLMA_42_140/Q0                    tco                   0.186    9495.059 r       frame_read_write_m0/frame_fifo_read_m0/read_req_ack/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.554    9495.613         read_req_ack     
 CLMA_42_141/B4                                                            r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                9495.613         Logic Levels: 0  
                                                                                   Logic: 0.186ns(25.135%), Route: 0.554ns(74.865%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.419    9495.710         video_clk        
 CLMA_42_141/CLK                                                           r       video_timing_data_m0/read_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.264                          
 clock uncertainty                                       0.150    9495.414                          

 Hold time                                              -0.037    9495.377                          

 Data required time                                               9495.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.377                          
 Data arrival time                                                9495.613                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.236                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.391  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.698
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.185    9495.046 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.614    9495.660         frame_read_write_m0/read_fifo_aclr
 DRM_34_208/RSTB[0]                                                        f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                9495.660         Logic Levels: 0  
                                                                                   Logic: 0.185ns(23.154%), Route: 0.614ns(76.846%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.412    9495.703         video_clk        
 DRM_34_208/CLKB[0]                                                        r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.446    9495.257                          
 clock uncertainty                                       0.150    9495.407                          

 Hold time                                               0.015    9495.422                          

 Data required time                                               9495.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.422                          
 Data arrival time                                                9495.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.661
  Launch Clock Delay      :  4.830
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.165    9494.830         ntclkbufg_3      
 CLMA_42_180/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/CLK

 CLMA_42_180/Q3                    tco                   0.186    9495.016 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.600    9495.616         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wptr [6]
 CLMA_42_181/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/D

 Data arrival time                                                9495.616         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.664%), Route: 0.600ns(76.336%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.375    9495.666         video_clk        
 CLMA_42_181/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0/CLK
 clock pessimism                                        -0.446    9495.220                          
 clock uncertainty                                       0.150    9495.370                          

 Hold time                                              -0.002    9495.368                          

 Data required time                                               9495.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.368                          
 Data arrival time                                                9495.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.248                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  5.700
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.416       5.700         video_clk5x      
 CLMA_118_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_288/Q2                   tco                   0.200       5.900 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.232       6.132         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 CLMA_118_288/Y1                   td                    0.137       6.269 f       dvi_encoder_m0/serdes_4b_10to1_m0/N69/gateop_perm/Z
                                   net (fanout=1)        0.972       7.241         dvi_encoder_m0/serdes_4b_10to1_m0/N69
 IOL_151_349/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/D[0]

 Data arrival time                                                   7.241         Logic Levels: 1  
                                                                                   Logic: 0.337ns(21.869%), Route: 1.204ns(78.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.250       7.604         video_clk5x      
 IOL_151_349/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.399                          
 clock uncertainty                                      -0.150       8.249                          

 Setup time                                             -0.061       8.188                          

 Data required time                                                  8.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.188                          
 Data arrival time                                                   7.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.947                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.057  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  5.739
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.455       5.739         video_clk5x      
 CLMS_114_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK

 CLMS_114_257/Q0                   tco                   0.198       5.937 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.206       7.143         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h [1]
 CLMA_146_328/A4                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.143         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.103%), Route: 1.206ns(85.897%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.225       7.579         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.795       8.374                          
 clock uncertainty                                      -0.150       8.224                          

 Setup time                                             -0.078       8.146                          

 Data required time                                                  8.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.146                          
 Data arrival time                                                   7.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.003                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/D[0]
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  5.700
  Clock Pessimism Removal :  0.795
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.416       5.700         video_clk5x      
 CLMA_118_288/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/CLK

 CLMA_118_288/Q2                   tco                   0.198       5.898 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        1.040       6.938         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2h [0]
 IOL_151_350/TX_DATA[0]                                                    f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/D[0]

 Data arrival time                                                   6.938         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.994%), Route: 1.040ns(84.006%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.692       2.692 r                        
 B5                                                      0.000       2.692 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.785         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.519 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.519         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.557 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.397         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.397 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.736         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       6.054 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       6.354         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       6.354 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.250       7.604         video_clk5x      
 IOL_151_350/CLK_SYS                                                       r       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
 clock pessimism                                         0.795       8.399                          
 clock uncertainty                                      -0.150       8.249                          

 Setup time                                             -0.061       8.188                          

 Data required time                                                  8.188                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.188                          
 Data arrival time                                                   6.938                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.250                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.190       4.852         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK

 CLMA_118_300/Q0                   tco                   0.185       5.037 f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/Q
                                   net (fanout=1)        0.129       5.166         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l [2]
 CLMA_118_300/AD                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/D

 Data arrival time                                                   5.166         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.917%), Route: 0.129ns(41.083%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.403       5.687         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[1]/opit_0/CLK
 clock pessimism                                        -0.835       4.852                          
 clock uncertainty                                       0.000       4.852                          

 Hold time                                               0.027       4.879                          

 Data required time                                                  4.879                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.879                          
 Data arrival time                                                   5.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.287                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.808
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.190       4.852         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK

 CLMA_118_301/Q0                   tco                   0.186       5.038 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/Q
                                   net (fanout=2)        0.133       5.171         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [3]
 CLMA_118_300/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/D

 Data arrival time                                                   5.171         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.307%), Route: 0.133ns(41.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.403       5.687         video_clk5x      
 CLMA_118_300/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3l[2]/opit_0/CLK
 clock pessimism                                        -0.808       4.879                          
 clock uncertainty                                       0.000       4.879                          

 Hold time                                              -0.002       4.877                          

 Data required time                                                  4.877                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.877                          
 Data arrival time                                                   5.171                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.294                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.687
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.835
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318       3.362 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300       3.662         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       3.662 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.190       4.852         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/CLK

 CLMA_118_301/Q1                   tco                   0.186       5.038 r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[4]/opit_0/Q
                                   net (fanout=1)        0.131       5.169         dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h [4]
 CLMA_118_301/M0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/D

 Data arrival time                                                   5.169         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.675%), Route: 0.131ns(41.325%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.403       5.687         video_clk5x      
 CLMA_118_301/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_3h[3]/opit_0/CLK
 clock pessimism                                        -0.835       4.852                          
 clock uncertainty                                       0.000       4.852                          

 Hold time                                              -0.002       4.850                          

 Data required time                                                  4.850                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.850                          
 Data arrival time                                                   5.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.325  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.873
  Launch Clock Delay      :  5.714
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.428      32.636         video_clk        
 CLMA_114_280/CLK                                                          r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_114_280/Q1                   tco                   0.200      32.836 r       dvi_encoder_m0/encb/dout[7]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.859      33.695         dvi_encoder_m0/blue [7]
 CLMA_118_280/B2                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.695         Logic Levels: 0  
                                                                                   Logic: 0.200ns(18.886%), Route: 0.859ns(81.114%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.211      34.485         video_clk5x      
 CLMA_118_280/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.001                          
 clock uncertainty                                      -0.150      34.851                          

 Setup time                                             -0.211      34.640                          

 Data required time                                                 34.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.640                          
 Data arrival time                                                  33.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.945                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.741
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.455      32.663         video_clk        
 CLMA_114_256/CLK                                                          r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_256/Q0                   tco                   0.200      32.863 r       dvi_encoder_m0/encr/dout[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.822      33.685         dvi_encoder_m0/green [2]
 CLMS_114_257/A3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  33.685         Logic Levels: 0  
                                                                                   Logic: 0.200ns(19.569%), Route: 0.822ns(80.431%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.240      34.514         video_clk5x      
 CLMS_114_257/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      35.030                          
 clock uncertainty                                      -0.150      34.880                          

 Setup time                                             -0.212      34.668                          

 Data required time                                                 34.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.668                          
 Data arrival time                                                  33.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.983                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.869
  Launch Clock Delay      :  5.716
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        26.922      26.922 r                        
 B5                                                      0.000      26.922 r       sys_clk (port)   
                                   net (fanout=1)        0.093      27.015         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      27.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      27.919 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      28.903         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      28.903 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      30.482         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374      30.856 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      31.208         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000      31.208 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.430      32.638         video_clk        
 CLMA_118_276/CLK                                                          r       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_118_276/Q1                   tco                   0.198      32.836 f       dvi_encoder_m0/encb/dout[3]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.807      33.643         dvi_encoder_m0/blue [3]
 CLMA_118_285/B2                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/L2

 Data arrival time                                                  33.643         Logic Levels: 0  
                                                                                   Logic: 0.198ns(19.701%), Route: 0.807ns(80.299%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                        29.612      29.612 r                        
 B5                                                      0.000      29.612 r       sys_clk (port)   
                                   net (fanout=1)        0.093      29.705         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      30.439 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.439         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      30.477 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      31.317         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      31.317 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      32.656         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.318      32.974 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.300      33.274         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000      33.274 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.207      34.481         video_clk5x      
 CLMA_118_285/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_0l[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.516      34.997                          
 clock uncertainty                                      -0.150      34.847                          

 Setup time                                             -0.207      34.640                          

 Data required time                                                 34.640                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.640                          
 Data arrival time                                                  33.643                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.997                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.686
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.189       4.852         video_clk        
 CLMA_114_312/CLK                                                          r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_312/Q2                   tco                   0.186       5.038 r       dvi_encoder_m0/encg/dout[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.454       5.492         dvi_encoder_m0/red [5]
 CLMS_114_305/A0                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.492         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.063%), Route: 0.454ns(70.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.402       5.686         video_clk5x      
 CLMS_114_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_2l[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.170                          
 clock uncertainty                                       0.150       5.320                          

 Hold time                                              -0.055       5.265                          

 Data required time                                                  5.265                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.265                          
 Data arrival time                                                   5.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.885
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.222       4.885         video_clk        
 CLMA_142_328/CLK                                                          r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_328/Q0                   tco                   0.186       5.071 r       dvi_encoder_m0/encr/dout[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.429       5.500         dvi_encoder_m0/green [0]
 CLMA_146_328/A3                                                           r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/L3

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.244%), Route: 0.429ns(69.756%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.439       5.723         video_clk5x      
 CLMA_146_328/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.207                          
 clock uncertainty                                       0.150       5.357                          

 Hold time                                              -0.143       5.214                          

 Data required time                                                  5.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.214                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.318  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.686
  Launch Clock Delay      :  4.852
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.189       4.852         video_clk        
 CLMA_114_312/CLK                                                          r       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_114_312/Q0                   tco                   0.185       5.037 f       dvi_encoder_m0/encr/dout[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.504       5.541         dvi_encoder_m0/green [6]
 CLMS_114_305/C0                                                           f       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/L0

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.185ns(26.851%), Route: 0.504ns(73.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.932 r       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.284         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.284 r       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.402       5.686         video_clk5x      
 CLMS_114_305/CLK                                                          r       dvi_encoder_m0/serdes_4b_10to1_m0/TMDS_shift_1h[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.516       5.170                          
 clock uncertainty                                       0.150       5.320                          

 Hold time                                              -0.065       5.255                          

 Data required time                                                  5.255                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.255                          
 Data arrival time                                                   5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_54_84/CLK                                                            r       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_54_84/Q3                     tco                   0.198       5.892 f       u_aq_axi_master/reg_awvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.056       6.948         s00_axi_awvalid  
 HMEMC_16_1/SRB_IOL42_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/AWVALID_1

 Data arrival time                                                   6.948         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.789%), Route: 1.056ns(84.211%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.911      10.464                          

 Data required time                                                 10.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.464                          
 Data arrival time                                                   6.948                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.516                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406       5.694         ntclkbufg_3      
 CLMA_30_85/CLK                                                            r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_30_85/Q0                     tco                   0.200       5.894 r       u_aq_axi_master/reg_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.569       6.463         s00_axi_arvalid  
 HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARVALID_1

 Data arrival time                                                   6.463         Logic Levels: 0  
                                                                                   Logic: 0.200ns(26.008%), Route: 0.569ns(73.992%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.237      14.902         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                         0.623      15.525                          
 clock uncertainty                                      -0.150      15.375                          

 Setup time                                             -4.912      10.463                          

 Data required time                                                 10.463                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.463                          
 Data arrival time                                                   6.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.000                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.260  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.853
  Launch Clock Delay      :  5.736
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1

 HMEMC_16_1/SRB_IOL44_RX_DATA[2]   tco                   0.851       6.587 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/WREADY_1
                                   net (fanout=6)        1.193       7.780         s00_axi_wready   
 CLMA_58_81/Y0                     td                    0.133       7.913 f       u_aq_axi_master/N5_5/gateop_perm/Z
                                   net (fanout=34)       0.661       8.574         u_aq_axi_master/N5
                                                         0.212       8.786 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.786         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2824
 CLMA_66_48/COUT                   td                    0.080       8.866 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.866         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2826
                                                         0.052       8.918 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.918         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/_N2828
 CLMA_66_52/Y3                     td                    0.292       9.210 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.491       9.701         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N89 [7]
 CLMS_54_53/Y0                     td                    0.125       9.826 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N90[7]/gateop_perm/Z
                                   net (fanout=2)        0.611      10.437         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rrptr [7]
 CLMA_70_52/COUT                   td                    0.327      10.764 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.764         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [6]
                                                         0.052      10.816 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.eq_4/gateop_A2/Cout
                                                         0.000      10.816         frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N185.co [10]
                                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/Cin

 Data arrival time                                                  10.816         Logic Levels: 5  
                                                                                   Logic: 2.124ns(41.811%), Route: 2.956ns(58.189%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.188      14.853         ntclkbufg_3      
 CLMA_70_56/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AQ_perm/CLK
 clock pessimism                                         0.623      15.476                          
 clock uncertainty                                      -0.150      15.326                          

 Setup time                                             -0.105      15.221                          

 Data required time                                                 15.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.221                          
 Data arrival time                                                  10.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.405                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.218       4.883         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q2                    tco                   0.186       5.069 r       u_aq_axi_master/reg_rd_adrs[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.328       5.397         s00_axi_araddr[22]
 HMEMC_16_1/SRB_IOL36_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[22]

 Data arrival time                                                   5.397         Logic Levels: 0  
                                                                                   Logic: 0.186ns(36.187%), Route: 0.328ns(63.813%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.112       5.225                          

 Data required time                                                  5.225                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.225                          
 Data arrival time                                                   5.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.218       4.883         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q0                    tco                   0.186       5.069 r       u_aq_axi_master/reg_rd_adrs[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.332       5.401         s00_axi_araddr[23]
 HMEMC_16_1/SRB_IOL36_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[23]

 Data arrival time                                                   5.401         Logic Levels: 0  
                                                                                   Logic: 0.186ns(35.907%), Route: 0.332ns(64.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.115       5.228                          

 Data required time                                                  5.228                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.228                          
 Data arrival time                                                   5.401                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.736
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.218       4.883         ntclkbufg_3      
 CLMA_30_104/CLK                                                           r       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_104/Q3                    tco                   0.185       5.068 f       u_aq_axi_master/reg_rd_adrs[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.328       5.396         s00_axi_araddr[21]
 HMEMC_16_1/SRB_IOL36_TS_CTRL[3]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ARADDR_1[21]

 Data arrival time                                                   5.396         Logic Levels: 0  
                                                                                   Logic: 0.185ns(36.062%), Route: 0.328ns(63.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.448       5.736         ntclkbufg_3      
 HMEMC_16_1/SRB_IOL40_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 clock pessimism                                        -0.623       5.113                          
 clock uncertainty                                       0.000       5.113                          

 Hold time                                               0.108       5.221                          

 Data required time                                                  5.221                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.221                          
 Data arrival time                                                   5.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.175                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.397     355.669         video_clk        
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/CLK

 CLMA_42_209/Q0                    tco                   0.198     355.867 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.213     357.080         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [7]
 CLMA_42_208/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/D

 Data arrival time                                                 357.080         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.033%), Route: 1.213ns(85.967%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.186     354.851         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                         0.446     355.297                          
 clock uncertainty                                      -0.150     355.147                          

 Setup time                                             -0.034     355.113                          

 Data required time                                                355.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.113                          
 Data arrival time                                                 357.080                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.967                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.386  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.851
  Launch Clock Delay      :  5.683
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.397     355.669         video_clk        
 CLMA_42_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/CLK

 CLMA_42_209/Q1                    tco                   0.198     355.867 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.149     357.016         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [9]
 CLMA_42_208/M1                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/D

 Data arrival time                                                 357.016         Logic Levels: 0  
                                                                                   Logic: 0.198ns(14.699%), Route: 1.149ns(85.301%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.186     354.851         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0/CLK
 clock pessimism                                         0.446     355.297                          
 clock uncertainty                                      -0.150     355.147                          

 Setup time                                             -0.034     355.113                          

 Data required time                                                355.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.113                          
 Data arrival time                                                 357.016                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.903                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.385  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.836
  Launch Clock Delay      :  5.667
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                       349.986     349.986 r                        
 B5                                                      0.000     349.986 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.079         sys_clk          
 IOBD_0_298/DIN                    td                    0.859     350.938 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.938         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045     350.983 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984     351.967         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.967 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579     353.546         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374     353.920 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352     354.272         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000     354.272 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.381     355.653         video_clk        
 CLMA_50_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK

 CLMA_50_188/Q3                    tco                   0.198     355.851 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        1.097     356.948         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [2]
 CLMA_50_189/M2                                                            f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/D

 Data arrival time                                                 356.948         Logic Levels: 0  
                                                                                   Logic: 0.198ns(15.290%), Route: 1.097ns(84.710%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                       350.000     350.000 r                        
 B5                                                      0.000     350.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093     350.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734     350.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     350.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038     350.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840     351.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000     351.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339     353.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321     353.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300     353.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000     353.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.171     354.836         ntclkbufg_3      
 CLMA_50_189/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0/CLK
 clock pessimism                                         0.446     355.282                          
 clock uncertainty                                      -0.150     355.132                          

 Setup time                                             -0.034     355.098                          

 Data required time                                                355.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                355.098                          
 Data arrival time                                                 356.948                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.850                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.389  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.683
  Launch Clock Delay      :  4.848
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.185       4.848         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK

 CLMA_38_204/Q0                    tco                   0.186       5.034 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.618       5.652         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [4]
 CLMS_38_205/M0                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/D

 Data arrival time                                                   5.652         Logic Levels: 0  
                                                                                   Logic: 0.186ns(23.134%), Route: 0.618ns(76.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.395       5.683         ntclkbufg_3      
 CLMS_38_205/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/CLK
 clock pessimism                                        -0.446       5.237                          
 clock uncertainty                                       0.150       5.387                          

 Hold time                                              -0.002       5.385                          

 Data required time                                                  5.385                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.385                          
 Data arrival time                                                   5.652                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.845
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.182       4.845         video_clk        
 CLMS_26_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMS_26_193/Q0                    tco                   0.186       5.031 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.131       5.162         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [5]
 CLMA_26_192/Y6AB                  td                    0.091       5.253 r       CLKROUTE_0/Z     
                                   net (fanout=1)        0.408       5.661         ntR1033          
 CLMS_26_197/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/D

 Data arrival time                                                   5.661         Logic Levels: 1  
                                                                                   Logic: 0.277ns(33.946%), Route: 0.539ns(66.054%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.397       5.685         ntclkbufg_3      
 CLMS_26_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0/CLK
 clock pessimism                                        -0.446       5.239                          
 clock uncertainty                                       0.150       5.389                          

 Hold time                                              -0.002       5.387                          

 Data required time                                                  5.387                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.387                          
 Data arrival time                                                   5.661                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.394  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  4.835
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319       3.363 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000       3.663 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.172       4.835         video_clk        
 CLMS_38_193/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/CLK

 CLMS_38_193/Q0                    tco                   0.186       5.021 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.683       5.704         frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rptr [6]
 CLMS_38_197/M2                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/D

 Data arrival time                                                   5.704         Logic Levels: 0  
                                                                                   Logic: 0.186ns(21.404%), Route: 0.683ns(78.596%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_3      
 CLMS_38_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0/CLK
 clock pessimism                                        -0.446       5.229                          
 clock uncertainty                                       0.150       5.379                          

 Hold time                                              -0.002       5.377                          

 Data required time                                                  5.377                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.377                          
 Data arrival time                                                   5.704                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.327                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.625       6.499         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.293       6.792 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       7.020         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.126       7.146 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.599       7.745         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_76/Y2                     td                    0.135       7.880 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N69/gateop_perm/Z
                                   net (fanout=1)        0.942       8.822         u_ipsl_hmic_h_top/ddrc_pwrite
 HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PWRITE

 Data arrival time                                                   8.822         Logic Levels: 3  
                                                                                   Logic: 0.754ns(23.952%), Route: 2.394ns(76.048%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -2.157      23.378                          

 Data required time                                                 23.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.378                          
 Data arrival time                                                   8.822                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.556                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.625       6.499         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.293       6.792 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       7.020         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.126       7.146 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.575       7.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_72/Y1                     td                    0.137       7.858 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.572       8.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_46_48/Y1                     td                    0.177       8.607 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[8]/gateop_perm/Z
                                   net (fanout=1)        0.882       9.489         u_ipsl_hmic_h_top/ddrc_paddr [10]
 HMEMC_16_1/SRB_IOL4_IODLY_CTRL[1]                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[10]

 Data arrival time                                                   9.489         Logic Levels: 4  
                                                                                   Logic: 0.933ns(24.456%), Route: 2.882ns(75.544%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.334      24.201                          

 Data required time                                                 24.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.201                          
 Data arrival time                                                   9.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.712                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.892
  Launch Clock Delay      :  5.674
  Clock Pessimism Removal :  0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.388       5.674         ntclkbufg_2      
 CLMA_26_64/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_26_64/Q1                     tco                   0.200       5.874 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=75)       0.625       6.499         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/cnt [5]
 CLMA_38_64/Y1                     td                    0.293       6.792 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_12/gateop_perm/Z
                                   net (fanout=1)        0.228       7.020         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/_N12113
 CLMA_38_64/Y2                     td                    0.126       7.146 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287_13/gateop_perm/Z
                                   net (fanout=9)        0.575       7.721         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/u_ddrc_apb_reset_v1_1/N287
 CLMA_26_72/Y1                     td                    0.129       7.850 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N65_7[30]_3/gateop_perm/Z
                                   net (fanout=40)       0.800       8.650         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/_N6899
 CLMA_42_40/Y0                     td                    0.216       8.866 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/N81_11[7]/gateop_perm/Z
                                   net (fanout=1)        0.756       9.622         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                   9.622         Logic Levels: 4  
                                                                                   Logic: 0.964ns(24.417%), Route: 2.984ns(75.583%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.229      24.892         ntclkbufg_2      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.793      25.685                          
 clock uncertainty                                      -0.150      25.535                          

 Setup time                                             -1.194      24.341                          

 Data required time                                                 24.341                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.341                          
 Data arrival time                                                   9.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.679
  Launch Clock Delay      :  4.846
  Clock Pessimism Removal :  -0.833
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.183       4.846         ntclkbufg_2      
 CLMA_30_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/CLK

 CLMA_30_172/Q3                    tco                   0.185       5.031 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.131       5.162         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d2 [0]
 CLMA_30_172/CD                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/D

 Data arrival time                                                   5.162         Logic Levels: 0  
                                                                                   Logic: 0.185ns(58.544%), Route: 0.131ns(41.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.393       5.679         ntclkbufg_2      
 CLMA_30_172/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dll_step_copy_d3[0]/opit_0_inv/CLK
 clock pessimism                                        -0.833       4.846                          
 clock uncertainty                                       0.000       4.846                          

 Hold time                                               0.026       4.872                          

 Data required time                                                  4.872                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.872                          
 Data arrival time                                                   5.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.722
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.225       4.888         ntclkbufg_2      
 CLMA_26_108/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/CLK

 CLMA_26_108/Q3                    tco                   0.186       5.074 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1[0]/opit_0_inv/Q
                                   net (fanout=2)        0.133       5.207         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_d1 [0]
 CLMS_26_109/M2                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/D

 Data arrival time                                                   5.207         Logic Levels: 0  
                                                                                   Logic: 0.186ns(58.307%), Route: 0.133ns(41.693%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.436       5.722         ntclkbufg_2      
 CLMS_26_109/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[0]/opit_0_inv/CLK
 clock pessimism                                        -0.806       4.916                          
 clock uncertainty                                       0.000       4.916                          

 Hold time                                              -0.002       4.914                          

 Data required time                                                  4.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.914                          
 Data arrival time                                                   5.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.725
  Launch Clock Delay      :  4.883
  Clock Pessimism Removal :  -0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.220       4.883         ntclkbufg_2      
 CLMS_38_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/CLK

 CLMS_38_133/Q0                    tco                   0.185       5.068 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.109       5.177         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/state_9
 CLMA_38_124/A4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.177         Logic Levels: 0  
                                                                                   Logic: 0.185ns(62.925%), Route: 0.109ns(37.075%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.439       5.725         ntclkbufg_2      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.806       4.919                          
 clock uncertainty                                       0.000       4.919                          

 Hold time                                              -0.043       4.876                          

 Data required time                                                  4.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.876                          
 Data arrival time                                                   5.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.806  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.469      22.285         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_92/A4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  22.285         Logic Levels: 0  
                                                                                   Logic: 1.235ns(45.673%), Route: 1.469ns(54.327%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208      24.871         ntclkbufg_2      
 CLMA_26_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.387                          
 clock uncertainty                                      -0.150      25.237                          

 Setup time                                             -0.078      25.159                          

 Data required time                                                 25.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.159                          
 Data arrival time                                                  22.285                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.874                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.798  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.863
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.442      22.258         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_30_88/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  22.258         Logic Levels: 0  
                                                                                   Logic: 1.235ns(46.134%), Route: 1.442ns(53.866%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.200      24.863         ntclkbufg_2      
 CLMA_30_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/update_from_training/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.379                          
 clock uncertainty                                      -0.150      25.229                          

 Setup time                                             -0.078      25.151                          

 Data required time                                                 25.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.151                          
 Data arrival time                                                  22.258                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.893                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.802  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.867
  Launch Clock Delay      :  4.581
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      15.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      15.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      15.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      16.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      16.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      18.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386      18.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401      19.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      19.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      19.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      19.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.235      20.816 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.313      22.129         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/D0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  22.129         Logic Levels: 0  
                                                                                   Logic: 1.235ns(48.469%), Route: 1.313ns(51.531%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.204      24.867         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.516      25.383                          
 clock uncertainty                                      -0.150      25.233                          

 Setup time                                             -0.108      25.125                          

 Data required time                                                 25.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.125                          
 Data arrival time                                                  22.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.996                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.277      25.159         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.275 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.138      25.413         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.413         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.296%), Route: 0.415ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.277      25.159         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.275 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.138      25.413         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.413         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.296%), Route: 0.415ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.269  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.700
  Launch Clock Delay      :  3.915
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329      23.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342      23.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      23.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      23.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      23.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   0.967      24.882 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.277      25.159         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_88/Y2                     td                    0.116      25.275 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99_4/gateop_perm/Z
                                   net (fanout=3)        0.138      25.413         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/N99
 CLMA_26_88/CE                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  25.413         Logic Levels: 1  
                                                                                   Logic: 1.083ns(72.296%), Route: 0.415ns(27.704%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859      20.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045      20.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984      21.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579      23.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374      23.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352      24.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      24.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.414      25.700         ntclkbufg_2      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.516      25.184                          
 clock uncertainty                                       0.150      25.334                          

 Hold time                                              -0.154      25.180                          

 Data required time                                                 25.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.180                          
 Data arrival time                                                  25.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.233                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.972
  Launch Clock Delay      :  4.638
  Clock Pessimism Removal :  0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       4.638         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.418       5.056 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.056         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.056         Logic Levels: 0  
                                                                                   Logic: 0.418ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         2.500       2.500 r                        
 B5                                                      0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.093       2.593         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       3.327 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.327         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       3.365 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       4.205         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       4.205 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       5.544         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       5.873 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       6.215         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       6.415 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.057       6.472         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.666       7.138                          
 clock uncertainty                                      -0.150       6.988                          

 Setup time                                             -0.062       6.926                          

 Data required time                                                  6.926                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.926                          
 Data arrival time                                                   5.056                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.870                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.658
  Launch Clock Delay      :  3.962
  Clock Pessimism Removal :  -0.666
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       3.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       3.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       3.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.047       3.962         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.339       4.301 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.301         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.301         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.077       4.658         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.666       3.992                          
 clock uncertainty                                       0.000       3.992                          

 Hold time                                              -0.034       3.958                          

 Data required time                                                  3.958                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.958                          
 Data arrival time                                                   4.301                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.710
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.424       5.710         ntclkbufg_2      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMA_30_101/Q1                    tco                   0.200       5.910 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.572       6.482         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   6.482         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.907%), Route: 0.572ns(74.093%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.563       8.718                          

 Data required time                                                  8.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.718                          
 Data arrival time                                                   6.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.727
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_2      
 CLMA_26_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_112/Q0                    tco                   0.200       5.927 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.593       6.520         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/srb_dqs_rst_training
 CLMA_26_80/Y3                     td                    0.129       6.649 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/N20/gateop_perm/Z
                                   net (fanout=1)        0.341       6.990         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   6.990         Logic Levels: 1  
                                                                                   Logic: 0.329ns(26.049%), Route: 0.934ns(73.951%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.049       9.232                          

 Data required time                                                  9.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.232                          
 Data arrival time                                                   6.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  5.710
  Clock Pessimism Removal :  0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.424       5.710         ntclkbufg_2      
 CLMA_30_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_101/Q0                    tco                   0.200       5.910 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.573       6.483         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   6.483         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.873%), Route: 0.573ns(74.127%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       5.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       5.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       5.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       6.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       6.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       8.044         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.329       8.373 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.342       8.715         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.200       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       8.915         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       8.915 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       8.915         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.516       9.431                          
 clock uncertainty                                      -0.150       9.281                          

 Setup time                                             -0.518       8.763                          

 Data required time                                                  8.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.763                          
 Data arrival time                                                   6.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.793  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.858
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.195       4.858         ntclkbufg_2      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q2                     tco                   0.185       5.043 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/update_start/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.331       5.374         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   5.374         Logic Levels: 0  
                                                                                   Logic: 0.185ns(35.853%), Route: 0.331ns(64.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.374                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.653                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.824  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.889
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.226       4.889         ntclkbufg_2      
 CLMA_30_112/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_112/Q0                    tco                   0.186       5.075 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_val_l[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.430       5.505         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_val_l [0]
 HMEMC_16_1/SRB_IOL23_CE                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_VAL_L[0]

 Data arrival time                                                   5.505         Logic Levels: 0  
                                                                                   Logic: 0.186ns(30.195%), Route: 0.430ns(69.805%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.503       4.718                          

 Data required time                                                  4.718                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.718                          
 Data arrival time                                                   5.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.787                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.828  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.581
  Launch Clock Delay      :  4.893
  Clock Pessimism Removal :  -0.516
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.230       4.893         ntclkbufg_2      
 CLMS_26_113/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK

 CLMS_26_113/Q1                    tco                   0.186       5.079 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.437       5.516         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_h
 HMEMC_16_1/SRB_IOL23_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_H

 Data arrival time                                                   5.516         Logic Levels: 0  
                                                                                   Logic: 0.186ns(29.856%), Route: 0.437ns(70.144%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT0_WL             td                    0.386       3.946 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.401       4.347         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.234       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       4.581         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       4.581 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       4.581         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.516       4.065                          
 clock uncertainty                                       0.150       4.215                          

 Hold time                                               0.506       4.721                          

 Data required time                                                  4.721                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.721                          
 Data arrival time                                                   5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.795                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.409       2.944         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.198       3.142 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.580       3.722         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/D1                                                            f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.198ns(25.450%), Route: 0.580ns(74.550%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334      26.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.189      27.523         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.874                          
 clock uncertainty                                      -0.050      27.824                          

 Setup time                                             -0.124      27.700                          

 Data required time                                                 27.700                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.700                          
 Data arrival time                                                   3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.978                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.409       2.944         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.200       3.144 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.602       3.746         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/C0                                                            r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.746         Logic Levels: 0  
                                                                                   Logic: 0.200ns(24.938%), Route: 0.602ns(75.062%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334      26.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.189      27.523         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.874                          
 clock uncertainty                                      -0.050      27.824                          

 Setup time                                             -0.097      27.727                          

 Data required time                                                 27.727                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.727                          
 Data arrival time                                                   3.746                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.981                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.523
  Launch Clock Delay      :  2.944
  Clock Pessimism Removal :  0.351
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.409       2.944         ntclkbufg_1      
 CLMA_30_305/CLK                                                           r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_30_305/Q0                    tco                   0.200       3.144 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.598       3.742         u_CORES/u_jtag_hub/data_ctrl
 CLMA_46_292/A0                                                            r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.742         Logic Levels: 0  
                                                                                   Logic: 0.200ns(25.063%), Route: 0.598ns(74.937%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334      26.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      26.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.189      27.523         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.351      27.874                          
 clock uncertainty                                      -0.050      27.824                          

 Setup time                                             -0.095      27.729                          

 Data required time                                                 27.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.729                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.987                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.190  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.994
  Launch Clock Delay      :  2.583
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314       1.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.269       2.583         ntclkbufg_1      
 CLMA_70_249/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/CLK

 CLMA_70_249/Q1                    tco                   0.185       2.768 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.224       2.992         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28]
 CLMA_70_245/A4                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   2.992         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.232%), Route: 0.224ns(54.768%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.459       2.994         ntclkbufg_1      
 CLMA_70_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.773                          
 clock uncertainty                                       0.000       2.773                          

 Hold time                                              -0.043       2.730                          

 Data required time                                                  2.730                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.730                          
 Data arrival time                                                   2.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.995
  Launch Clock Delay      :  2.546
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314       1.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.232       2.546         ntclkbufg_1      
 CLMA_50_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_245/Q2                    tco                   0.186       2.732 r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.268       3.000         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45]
 CLMA_42_248/C4                                                            r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.000         Logic Levels: 0  
                                                                                   Logic: 0.186ns(40.969%), Route: 0.268ns(59.031%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.460       2.995         ntclkbufg_1      
 CLMA_42_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                              -0.036       2.738                          

 Data required time                                                  2.738                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.738                          
 Data arrival time                                                   3.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.978
  Launch Clock Delay      :  2.566
  Clock Pessimism Removal :  -0.221
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314       1.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.252       2.566         ntclkbufg_1      
 CLMA_50_248/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_248/Q0                    tco                   0.185       2.751 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.223       2.974         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46]
 CLMA_50_245/C0                                                            f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.974         Logic Levels: 0  
                                                                                   Logic: 0.185ns(45.343%), Route: 0.223ns(54.657%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.443       2.978         ntclkbufg_1      
 CLMA_50_245/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.221       2.757                          
 clock uncertainty                                       0.000       2.757                          

 Hold time                                              -0.065       2.692                          

 Data required time                                                  2.692                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.692                          
 Data arrival time                                                   2.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.553
  Launch Clock Delay      :  2.956
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.416      27.956         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.200      28.156 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.548      28.704         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.212      28.916 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.343      29.259         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.126      29.385 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.670      30.055         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.216      30.271 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.684      30.955         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.339      31.294 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.294         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.080      31.374 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.374         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.429         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_94_269/COUT                  td                    0.080      31.509 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.509         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
                                                         0.055      31.564 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.564         u_CORES/u_debug_core_0/u_rd_addr_gen/_N40
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.564         Logic Levels: 5  
                                                                                   Logic: 1.363ns(37.777%), Route: 2.245ns(62.223%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314      51.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.239      52.553         ntclkbufg_1      
 CLMS_94_273/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.553                          
 clock uncertainty                                      -0.050      52.503                          

 Setup time                                             -0.105      52.398                          

 Data required time                                                 52.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.398                          
 Data arrival time                                                  31.564                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.403  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.553
  Launch Clock Delay      :  2.956
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.416      27.956         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.200      28.156 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.548      28.704         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.212      28.916 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.343      29.259         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.126      29.385 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.670      30.055         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.216      30.271 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.684      30.955         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.339      31.294 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.294         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.080      31.374 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.374         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.429         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
 CLMS_94_269/COUT                  td                    0.080      31.509 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.509         u_CORES/u_debug_core_0/u_rd_addr_gen/_N38
 CLMS_94_273/CIN                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.509         Logic Levels: 5  
                                                                                   Logic: 1.308ns(36.814%), Route: 2.245ns(63.186%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314      51.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.239      52.553         ntclkbufg_1      
 CLMS_94_273/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.553                          
 clock uncertainty                                      -0.050      52.503                          

 Setup time                                             -0.105      52.398                          

 Data required time                                                 52.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.398                          
 Data arrival time                                                  31.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.889                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin
Path Group  : DebugCore_JCLK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.558
  Launch Clock Delay      :  2.956
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540      26.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.416      27.956         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMA_42_289/Q2                    tco                   0.200      28.156 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=6)        0.548      28.704         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_46_272/Y1                    td                    0.212      28.916 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_1_0/gateop_perm[22:20]/Z
                                   net (fanout=4)        0.343      29.259         u_CORES/u_debug_core_0/_N1554
 CLMA_50_273/Y2                    td                    0.126      29.385 r       u_CORES/u_debug_core_0/u_hub_data_decode/N115_1_2_1_0_0_0/gateop_perm[22:20]/Z
                                   net (fanout=6)        0.670      30.055         u_CORES/u_debug_core_0/conf_sel_int [22]
 CLMA_70_264/Y0                    td                    0.216      30.271 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N50_8/gateop_perm/Z
                                   net (fanout=12)       0.684      30.955         u_CORES/u_debug_core_0/u_rd_addr_gen/N50
                                                         0.339      31.294 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.294         u_CORES/u_debug_core_0/u_rd_addr_gen/_N32
 CLMS_94_265/COUT                  td                    0.080      31.374 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      31.374         u_CORES/u_debug_core_0/u_rd_addr_gen/_N34
                                                         0.055      31.429 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_A2Q21/Cout
                                                         0.000      31.429         u_CORES/u_debug_core_0/u_rd_addr_gen/_N36
                                                                           f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  31.429         Logic Levels: 4  
                                                                                   Logic: 1.228ns(35.358%), Route: 2.245ns(64.642%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.314      51.314         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      51.314 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.244      52.558         ntclkbufg_1      
 CLMS_94_269/CLK                                                           r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.000      52.558                          
 clock uncertainty                                      -0.050      52.508                          

 Setup time                                             -0.105      52.403                          

 Data required time                                                 52.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.403                          
 Data arrival time                                                  31.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.974                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.960
  Launch Clock Delay      :  2.533
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.216      27.533         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK

 CLMA_42_277/Q0                    tco                   0.186      27.719 r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/Q
                                   net (fanout=11)       0.155      27.874         u_CORES/u_debug_core_0/conf_sel_o
 CLMA_42_281/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/D

 Data arrival time                                                  27.874         Logic Levels: 0  
                                                                                   Logic: 0.186ns(54.545%), Route: 0.155ns(45.455%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.425       2.960         ntclkbufg_1      
 CLMA_42_281/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK
 clock pessimism                                         0.000       2.960                          
 clock uncertainty                                       0.050       3.010                          

 Hold time                                              -0.002       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                  27.874                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.866                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L0
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.435  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.968
  Launch Clock Delay      :  2.533
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.216      27.533         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK

 CLMA_42_277/Q1                    tco                   0.185      27.718 f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/Q
                                   net (fanout=5)        0.165      27.883         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0]
 CLMA_46_276/B0                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  27.883         Logic Levels: 0  
                                                                                   Logic: 0.185ns(52.857%), Route: 0.165ns(47.143%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.433       2.968         ntclkbufg_1      
 CLMA_46_276/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       2.968                          
 clock uncertainty                                       0.050       3.018                          

 Hold time                                              -0.065       2.953                          

 Data required time                                                  2.953                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.953                          
 Data arrival time                                                  27.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.930                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D
Path Group  : DebugCore_JCLK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.443  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.963
  Launch Clock Delay      :  2.520
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317      26.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000      26.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.203      27.520         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK

 CLMA_42_289/Q3                    tco                   0.186      27.706 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q
                                   net (fanout=6)        0.275      27.981         u_CORES/u_debug_core_0/conf_id_o [4]
 CLMA_46_280/CD                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/D

 Data arrival time                                                  27.981         Logic Levels: 0  
                                                                                   Logic: 0.186ns(40.347%), Route: 0.275ns(59.653%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_48_328/TCK                                    0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.535       1.535         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000       1.535 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.428       2.963         ntclkbufg_1      
 CLMA_46_280/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK
 clock pessimism                                         0.000       2.963                          
 clock uncertainty                                       0.050       3.013                          

 Hold time                                               0.025       3.038                          

 Data required time                                                  3.038                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.038                          
 Data arrival time                                                  27.981                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.520
  Launch Clock Delay      :  2.931
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.552      76.552         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.552 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.379      77.931         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q0                    tco                   0.183      78.114 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.654      79.768         u_CORES/id_o [0] 
 CLMA_42_289/M2                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                  79.768         Logic Levels: 0  
                                                                                   Logic: 0.183ns(9.962%), Route: 1.654ns(90.038%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.203     127.520         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.520                          
 clock uncertainty                                      -0.050     127.470                          

 Setup time                                             -0.034     127.436                          

 Data required time                                                127.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.436                          
 Data arrival time                                                  79.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.398  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.533
  Launch Clock Delay      :  2.931
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.552      76.552         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.552 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.379      77.931         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q2                    tco                   0.183      78.114 f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.508      79.622         u_CORES/id_o [2] 
 CLMA_42_277/M3                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D

 Data arrival time                                                  79.622         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.822%), Route: 1.508ns(89.178%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.216     127.533         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.533                          
 clock uncertainty                                      -0.050     127.483                          

 Setup time                                             -0.034     127.449                          

 Data required time                                                127.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.449                          
 Data arrival time                                                  79.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.827                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.520
  Launch Clock Delay      :  2.931
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.552      76.552         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000      76.552 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.379      77.931         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q3                    tco                   0.183      78.114 f       u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        1.487      79.601         u_CORES/id_o [3] 
 CLMA_42_289/M1                                                            f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.601         Logic Levels: 0  
                                                                                   Logic: 0.183ns(10.958%), Route: 1.487ns(89.042%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.317     126.317         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.317 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.203     127.520         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.520                          
 clock uncertainty                                      -0.050     127.470                          

 Setup time                                             -0.034     127.436                          

 Data required time                                                127.436                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.436                          
 Data arrival time                                                  79.601                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  2.523
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334     126.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.189     127.523         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q0                    tco                   0.173     127.696 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.718     128.414         u_CORES/id_o [0] 
 CLMA_42_277/M2                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/D

 Data arrival time                                                 128.414         Logic Levels: 0  
                                                                                   Logic: 0.173ns(19.416%), Route: 0.718ns(80.584%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.430     127.970         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.970                          
 clock uncertainty                                       0.050     128.020                          

 Hold time                                              -0.002     128.018                          

 Data required time                                                128.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.018                          
 Data arrival time                                                 128.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.458  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.970
  Launch Clock Delay      :  2.512
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334     126.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.178     127.512         ntclkbufg_1      
 CLMA_42_301/CLK                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_301/Q0                    tco                   0.173     127.685 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.774     128.459         u_CORES/conf_sel [0]
 CLMA_42_277/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D

 Data arrival time                                                 128.459         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.268%), Route: 0.774ns(81.732%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.430     127.970         ntclkbufg_0      
 CLMA_42_277/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK
 clock pessimism                                         0.000     127.970                          
 clock uncertainty                                       0.050     128.020                          

 Hold time                                              -0.002     128.018                          

 Data required time                                                128.018                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.018                          
 Data arrival time                                                 128.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.441                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.956
  Launch Clock Delay      :  2.523
  Clock Pessimism Removal :  0.000
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_48_328/TCK                                    0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER
                                   net (fanout=1)        1.334     126.334         u_CORES/drck_o   
 USCM_74_110/CLK_USCM              td                    0.000     126.334 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=166)      1.189     127.523         ntclkbufg_1      
 CLMA_46_292/CLK                                                           f       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_46_292/Q1                    tco                   0.173     127.696 r       u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.768     128.464         u_CORES/id_o [1] 
 CLMA_42_289/M0                                                            r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D

 Data arrival time                                                 128.464         Logic Levels: 0  
                                                                                   Logic: 0.173ns(18.385%), Route: 0.768ns(81.615%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_48_328/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR
                                   net (fanout=1)        1.540     126.540         u_CORES/capt_o   
 USCM_74_111/CLK_USCM              td                    0.000     126.540 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=11)       1.416     127.956         ntclkbufg_0      
 CLMA_42_289/CLK                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.956                          
 clock uncertainty                                       0.050     128.006                          

 Hold time                                              -0.002     128.004                          

 Data required time                                                128.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                                128.004                          
 Data arrival time                                                 128.464                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.460                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.456       3.437         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.198       3.635 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.467       5.102         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.102         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.892%), Route: 1.467ns(88.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.211      22.916         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.192                          
 clock uncertainty                                      -0.050      23.142                          

 Recovery time                                          -0.203      22.939                          

 Data required time                                                 22.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.939                          
 Data arrival time                                                   5.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.456       3.437         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.198       3.635 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.467       5.102         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.102         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.892%), Route: 1.467ns(88.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.211      22.916         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.192                          
 clock uncertainty                                      -0.050      23.142                          

 Recovery time                                          -0.203      22.939                          

 Data required time                                                 22.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.939                          
 Data arrival time                                                   5.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.916
  Launch Clock Delay      :  3.437
  Clock Pessimism Removal :  0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.456       3.437         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.198       3.635 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      1.467       5.102         u_CORES/u_debug_core_0/resetn
 CLMA_46_228/RS                                                            f       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.102         Logic Levels: 0  
                                                                                   Logic: 0.198ns(11.892%), Route: 1.467ns(88.108%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.211      22.916         sys_clk_g        
 CLMA_46_228/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.276      23.192                          
 clock uncertainty                                      -0.050      23.142                          

 Recovery time                                          -0.203      22.939                          

 Data required time                                                 22.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.939                          
 Data arrival time                                                   5.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.231  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.457
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.245       2.950         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.185       3.135 f       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.234       3.369         u_CORES/u_debug_core_0/resetn
 CLMA_94_248/RSCO                  td                    0.086       3.455 r       u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.455         ntR582           
 CLMA_94_252/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.455         Logic Levels: 1  
                                                                                   Logic: 0.271ns(53.663%), Route: 0.234ns(46.337%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.476       3.457         sys_clk_g        
 CLMA_94_252/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.181                          
 clock uncertainty                                       0.000       3.181                          

 Removal time                                            0.000       3.181                          

 Data required time                                                  3.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.181                          
 Data arrival time                                                   3.455                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.245       2.950         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.186       3.136 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.269       3.405         u_CORES/u_debug_core_0/resetn
 CLMA_90_252/RSCO                  td                    0.093       3.498 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.498         ntR585           
 CLMA_90_256/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.498         Logic Levels: 1  
                                                                                   Logic: 0.279ns(50.912%), Route: 0.269ns(49.088%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.475       3.456         sys_clk_g        
 CLMA_90_256/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/resetn/opit_0/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.456
  Launch Clock Delay      :  2.950
  Clock Pessimism Removal :  -0.276
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.245       2.950         sys_clk_g        
 CLMA_94_244/CLK                                                           r       u_CORES/u_debug_core_0/resetn/opit_0/CLK

 CLMA_94_244/Q2                    tco                   0.186       3.136 r       u_CORES/u_debug_core_0/resetn/opit_0/Q
                                   net (fanout=251)      0.269       3.405         u_CORES/u_debug_core_0/resetn
 CLMA_90_252/RSCO                  td                    0.093       3.498 f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       3.498         ntR585           
 CLMA_90_256/RSCI                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.498         Logic Levels: 1  
                                                                                   Logic: 0.279ns(50.912%), Route: 0.269ns(49.088%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.475       3.456         sys_clk_g        
 CLMA_90_256/CLK                                                           r       u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.276       3.180                          
 clock uncertainty                                       0.000       3.180                          

 Removal time                                            0.000       3.180                          

 Data required time                                                  3.180                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.180                          
 Data arrival time                                                   3.498                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.853
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.198    9145.892 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.713    9146.605         frame_read_write_m0/read_fifo_aclr
 CLMS_38_181/RSCO                  td                    0.097    9146.702 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9146.702         ntR25            
 CLMS_38_189/RSCO                  td                    0.075    9146.777 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.777         ntR24            
 CLMS_38_193/RSCO                  td                    0.075    9146.852 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9146.852         ntR23            
 CLMS_38_197/RSCO                  td                    0.075    9146.927 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.927         ntR22            
 CLMS_38_201/RSCO                  td                    0.075    9147.002 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9147.002         ntR21            
 CLMS_38_205/RSCO                  td                    0.075    9147.077 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9147.077         ntR20            
 CLMS_38_209/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/RS

 Data arrival time                                                9147.077         Logic Levels: 6  
                                                                                   Logic: 0.670ns(48.445%), Route: 0.713ns(51.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.190    9144.872         video_clk        
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.318                          
 clock uncertainty                                      -0.150    9145.168                          

 Recovery time                                           0.000    9145.168                          

 Data required time                                               9145.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.168                          
 Data arrival time                                                9147.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.909                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.395  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.853
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.198    9145.892 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.713    9146.605         frame_read_write_m0/read_fifo_aclr
 CLMS_38_181/RSCO                  td                    0.097    9146.702 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000    9146.702         ntR25            
 CLMS_38_189/RSCO                  td                    0.075    9146.777 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.777         ntR24            
 CLMS_38_193/RSCO                  td                    0.075    9146.852 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000    9146.852         ntR23            
 CLMS_38_197/RSCO                  td                    0.075    9146.927 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[8]/opit_0/RSOUT
                                   net (fanout=1)        0.000    9146.927         ntR22            
 CLMS_38_201/RSCO                  td                    0.075    9147.002 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[11]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000    9147.002         ntR21            
 CLMS_38_205/RSCO                  td                    0.075    9147.077 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9147.077         ntR20            
 CLMS_38_209/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                9147.077         Logic Levels: 6  
                                                                                   Logic: 0.670ns(48.445%), Route: 0.713ns(51.555%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.190    9144.872         video_clk        
 CLMS_38_209/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.446    9145.318                          
 clock uncertainty                                      -0.150    9145.168                          

 Recovery time                                           0.000    9145.168                          

 Data required time                                               9145.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.168                          
 Data arrival time                                                9147.077                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.909                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.400  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.848
  Launch Clock Delay      :  5.694
  Clock Pessimism Removal :  0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9140.000    9140.000 r                        
 B5                                                      0.000    9140.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9140.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9140.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9141.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9143.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376    9143.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352    9144.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9144.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.406    9145.694         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.198    9145.892 f       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.701    9146.593         frame_read_write_m0/read_fifo_aclr
 CLMA_38_180/RSCO                  td                    0.097    9146.690 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[6]/opit_0/RSOUT
                                   net (fanout=5)        0.000    9146.690         ntR40            
 CLMA_38_188/RSCO                  td                    0.071    9146.761 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9146.761         ntR39            
 CLMA_38_192/RSCO                  td                    0.071    9146.832 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.832         ntR38            
 CLMA_38_196/RSCO                  td                    0.071    9146.903 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000    9146.903         ntR37            
 CLMA_38_200/RSCO                  td                    0.071    9146.974 f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ/RSOUT
                                   net (fanout=1)        0.000    9146.974         ntR36            
 CLMA_38_204/RSCI                                                          f       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RS

 Data arrival time                                                9146.974         Logic Levels: 5  
                                                                                   Logic: 0.579ns(45.234%), Route: 0.701ns(54.766%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9140.019    9140.019 r                        
 B5                                                      0.000    9140.019 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9140.112         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9140.846 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9140.846         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9140.884 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9141.724         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9141.724 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9143.063         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.319    9143.382 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300    9143.682         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9143.682 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.185    9144.867         video_clk        
 CLMA_38_204/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.446    9145.313                          
 clock uncertainty                                      -0.150    9145.163                          

 Recovery time                                           0.000    9145.163                          

 Data required time                                               9145.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9145.163                          
 Data arrival time                                                9146.974                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.811                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.360  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.667
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.344    9495.391         frame_read_write_m0/read_fifo_aclr
 CLMA_50_188/RS                                                            r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                9495.391         Logic Levels: 0  
                                                                                   Logic: 0.186ns(35.094%), Route: 0.344ns(64.906%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.381    9495.672         video_clk        
 CLMA_50_188/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.446    9495.226                          
 clock uncertainty                                       0.150    9495.376                          

 Removal time                                           -0.154    9495.222                          

 Data required time                                               9495.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.222                          
 Data arrival time                                                9495.391                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.669
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.441    9495.488         frame_read_write_m0/read_fifo_aclr
 CLMA_42_193/RSCO                  td                    0.086    9495.574 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9495.574         ntR34            
 CLMA_42_197/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/RS

 Data arrival time                                                9495.574         Logic Levels: 1  
                                                                                   Logic: 0.272ns(38.149%), Route: 0.441ns(61.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.383    9495.674         video_clk        
 CLMA_42_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.446    9495.228                          
 clock uncertainty                                       0.150    9495.378                          

 Removal time                                            0.000    9495.378                          

 Data required time                                               9495.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.378                          
 Data arrival time                                                9495.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.669
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.446
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                      9490.000    9490.000 r                        
 B5                                                      0.000    9490.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734    9490.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038    9490.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840    9491.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339    9493.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321    9493.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300    9493.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000    9493.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196    9494.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186    9495.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.441    9495.488         frame_read_write_m0/read_fifo_aclr
 CLMA_42_193/RSCO                  td                    0.086    9495.574 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RSOUT
                                   net (fanout=2)        0.000    9495.574         ntR34            
 CLMA_42_197/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RS

 Data arrival time                                                9495.574         Logic Levels: 1  
                                                                                   Logic: 0.272ns(38.149%), Route: 0.441ns(61.851%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                      9490.005    9490.005 r                        
 B5                                                      0.000    9490.005 r       sys_clk (port)   
                                   net (fanout=1)        0.093    9490.098         sys_clk          
 IOBD_0_298/DIN                    td                    0.859    9490.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    9490.957         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045    9491.002 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984    9491.986         _N18             
 USCM_74_104/CLK_USCM              td                    0.000    9491.986 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579    9493.565         sys_clk_g        
 PLL_82_51/CLK_OUT1                td                    0.374    9493.939 r       video_pll_m0/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352    9494.291         video_clk_w      
 USCM_74_109/CLK_USCM              td                    0.000    9494.291 r       video_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=228)      1.383    9495.674         video_clk        
 CLMA_42_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.446    9495.228                          
 clock uncertainty                                       0.150    9495.378                          

 Removal time                                            0.000    9495.378                          

 Data required time                                               9495.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                               9495.378                          
 Data arrival time                                                9495.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.196                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.425       5.713         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.198       5.911 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.066       6.977         frame_read_write_m0/write_fifo_aclr
 CLMA_86_36/RSCO                   td                    0.097       7.074 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.074         ntR73            
 CLMA_86_40/RSCO                   td                    0.071       7.145 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.145         ntR72            
 CLMA_86_44/RSCO                   td                    0.071       7.216 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR71            
 CLMA_86_48/RSCO                   td                    0.071       7.287 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.287         ntR70            
 CLMA_86_52/RSCO                   td                    0.071       7.358 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.358         ntR69            
 CLMA_86_56/RSCO                   td                    0.071       7.429 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.429         ntR68            
 CLMA_86_64/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/RS

 Data arrival time                                                   7.429         Logic Levels: 6  
                                                                                   Logic: 0.650ns(37.879%), Route: 1.066ns(62.121%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.191      14.856         ntclkbufg_3      
 CLMA_86_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0/CLK
 clock pessimism                                         0.623      15.479                          
 clock uncertainty                                      -0.150      15.329                          

 Recovery time                                           0.000      15.329                          

 Data required time                                                 15.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.329                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.900                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.234  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.856
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.425       5.713         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.198       5.911 f       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.066       6.977         frame_read_write_m0/write_fifo_aclr
 CLMA_86_36/RSCO                   td                    0.097       7.074 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.074         ntR73            
 CLMA_86_40/RSCO                   td                    0.071       7.145 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.145         ntR72            
 CLMA_86_44/RSCO                   td                    0.071       7.216 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR71            
 CLMA_86_48/RSCO                   td                    0.071       7.287 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.287         ntR70            
 CLMA_86_52/RSCO                   td                    0.071       7.358 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[13]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=4)        0.000       7.358         ntR69            
 CLMA_86_56/RSCO                   td                    0.071       7.429 f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.429         ntR68            
 CLMA_86_64/RSCI                                                           f       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/RS

 Data arrival time                                                   7.429         Logic Levels: 6  
                                                                                   Logic: 0.650ns(37.879%), Route: 1.066ns(62.121%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.191      14.856         ntclkbufg_3      
 CLMA_86_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0/CLK
 clock pessimism                                         0.623      15.479                          
 clock uncertainty                                      -0.150      15.329                          

 Recovery time                                           0.000      15.329                          

 Data required time                                                 15.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.329                          
 Data arrival time                                                   7.429                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.900                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.849
  Launch Clock Delay      :  5.713
  Clock Pessimism Removal :  0.806
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.425       5.713         ntclkbufg_3      
 CLMA_66_92/CLK                                                            r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_66_92/Q1                     tco                   0.200       5.913 r       frame_read_write_m0/frame_fifo_write_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=80)       1.213       7.126         frame_read_write_m0/write_fifo_aclr
 CLMA_66_40/RSCO                   td                    0.090       7.216 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.216         ntR61            
 CLMA_66_44/RSCO                   td                    0.074       7.290 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/rwptr2[4]/opit_0/RSOUT
                                   net (fanout=2)        0.000       7.290         ntR60            
 CLMA_66_48/RSCO                   td                    0.074       7.364 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.364         ntR59            
 CLMA_66_52/RSCO                   td                    0.074       7.438 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.438         ntR58            
 CLMA_66_56/RSCO                   td                    0.074       7.512 r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       7.512         ntR57            
 CLMA_66_64/RSCI                                                           r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/RS

 Data arrival time                                                   7.512         Logic Levels: 5  
                                                                                   Logic: 0.586ns(32.574%), Route: 1.213ns(67.426%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                        10.000      10.000 r                        
 B5                                                      0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      10.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      10.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      10.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      11.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      11.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      13.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321      13.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300      13.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000      13.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.184      14.849         ntclkbufg_3      
 CLMA_66_64/CLK                                                            r       frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.806      15.655                          
 clock uncertainty                                      -0.150      15.505                          

 Recovery time                                           0.000      15.505                          

 Data required time                                                 15.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.505                          
 Data arrival time                                                   7.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.993                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.357       5.404         frame_read_write_m0/read_fifo_aclr
 CLMS_46_193/RSCO                  td                    0.086       5.490 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.490         ntR49            
 CLMS_46_197/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/RS

 Data arrival time                                                   5.490         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.243%), Route: 0.357ns(56.757%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[4]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Removal time                                            0.000       4.882                          

 Data required time                                                  4.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.882                          
 Data arrival time                                                   5.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.675
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.357       5.404         frame_read_write_m0/read_fifo_aclr
 CLMS_46_193/RSCO                  td                    0.086       5.490 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[2]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.490         ntR49            
 CLMS_46_197/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/RS

 Data arrival time                                                   5.490         Logic Levels: 1  
                                                                                   Logic: 0.272ns(43.243%), Route: 0.357ns(56.757%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.387       5.675         ntclkbufg_3      
 CLMS_46_197/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wr_water_level[6]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.793       4.882                          
 clock uncertainty                                       0.000       4.882                          

 Removal time                                            0.000       4.882                          

 Data required time                                                  4.882                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.882                          
 Data arrival time                                                   5.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.608                          
====================================================================================================

====================================================================================================

Startpoint  : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK
Endpoint    : frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  4.861
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.321       3.365 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.300       3.665         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       3.665 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.196       4.861         ntclkbufg_3      
 CLMA_54_208/CLK                                                           r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/CLK

 CLMA_54_208/Q0                    tco                   0.186       5.047 r       frame_read_write_m0/frame_fifo_read_m0/fifo_aclr/opit_0_inv_L5Q_perm/Q
                                   net (fanout=33)       0.410       5.457         frame_read_write_m0/read_fifo_aclr
 CLMA_42_204/RSCO                  td                    0.086       5.543 r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.543         ntR43            
 CLMA_42_208/RSCI                                                          r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                   5.543         Logic Levels: 1  
                                                                                   Logic: 0.272ns(39.883%), Route: 0.410ns(60.117%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT3                td                    0.376       3.936 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3
                                   net (fanout=1)        0.352       4.288         ui_clk           
 USCM_74_106/CLK_USCM              td                    0.000       4.288 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=360)      1.397       5.685         ntclkbufg_3      
 CLMA_42_208/CLK                                                           r       frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -0.793       4.892                          
 clock uncertainty                                       0.000       4.892                          

 Removal time                                            0.000       4.892                          

 Data required time                                                  4.892                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.892                          
 Data arrival time                                                   5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.651                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.871
  Launch Clock Delay      :  5.721
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.435       5.721         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.200       5.921 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.998       6.919         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RSCO                   td                    0.097       7.016 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.016         ntR620           
 CLMS_26_85/RSCO                   td                    0.075       7.091 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/init_preset/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.091         ntR619           
 CLMS_26_89/RSCO                   td                    0.075       7.166 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl_v1_1/srb_dqs_rst_training_d/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       7.166         ntR618           
 CLMS_26_93/RSCI                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/RS

 Data arrival time                                                   7.166         Logic Levels: 3  
                                                                                   Logic: 0.447ns(30.934%), Route: 0.998ns(69.066%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.208      24.871         ntclkbufg_2      
 CLMS_26_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/rst_cnt[0]/opit_0_inv/CLK
 clock pessimism                                         0.623      25.494                          
 clock uncertainty                                      -0.150      25.344                          

 Recovery time                                           0.000      25.344                          

 Data required time                                                 25.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.344                          
 Data arrival time                                                   7.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.721
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.435       5.721         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.200       5.921 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.998       6.919         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/RS

 Data arrival time                                                   6.919         Logic Levels: 0  
                                                                                   Logic: 0.200ns(16.694%), Route: 0.998ns(83.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.195      24.858         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
 clock pessimism                                         0.623      25.481                          
 clock uncertainty                                      -0.150      25.331                          

 Recovery time                                          -0.213      25.118                          

 Data required time                                                 25.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.118                          
 Data arrival time                                                   6.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.240  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.858
  Launch Clock Delay      :  5.721
  Clock Pessimism Removal :  0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.435       5.721         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.200       5.921 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.998       6.919         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_81/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/RS

 Data arrival time                                                   6.919         Logic Levels: 0  
                                                                                   Logic: 0.200ns(16.694%), Route: 0.998ns(83.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093      20.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734      20.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038      20.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840      21.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000      21.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339      23.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319      23.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300      23.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000      23.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.195      24.858         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddrc_init_start/opit_0_inv/CLK
 clock pessimism                                         0.623      25.481                          
 clock uncertainty                                      -0.150      25.331                          

 Recovery time                                          -0.213      25.118                          

 Data required time                                                 25.118                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.118                          
 Data arrival time                                                   6.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.887
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.224       4.887         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.185       5.072 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.282       5.354         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RSCO                  td                    0.086       5.440 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.440         ntR571           
 CLMA_30_133/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.440         Logic Levels: 1  
                                                                                   Logic: 0.271ns(49.005%), Route: 0.282ns(50.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.437       5.723         ntclkbufg_2      
 CLMA_30_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl_v1_1/dll_update_ack_rst_ctrl/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                            0.000       4.930                          

 Data required time                                                  4.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.930                          
 Data arrival time                                                   5.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.043  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.723
  Launch Clock Delay      :  4.887
  Clock Pessimism Removal :  -0.793
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.224       4.887         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.185       5.072 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.282       5.354         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_129/RSCO                  td                    0.086       5.440 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_iol_rst/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.440         ntR571           
 CLMA_30_133/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.440         Logic Levels: 1  
                                                                                   Logic: 0.271ns(49.005%), Route: 0.282ns(50.995%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.437       5.723         ntclkbufg_2      
 CLMA_30_133/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/srb_rst_dll/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.793       4.930                          
 clock uncertainty                                       0.000       4.930                          

 Removal time                                            0.000       4.930                          

 Data required time                                                  4.930                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.930                          
 Data arrival time                                                   5.440                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.727
  Launch Clock Delay      :  4.887
  Clock Pessimism Removal :  -0.623
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.734       0.827 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.827         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.038       0.865 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.840       1.705         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.705 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.339       3.044         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.319       3.363 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.300       3.663         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       3.663 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.224       4.887         ntclkbufg_2      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q3                    tco                   0.186       5.073 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=61)       0.475       5.548         u_ipsl_hmic_h_top/global_reset_n
 CLMS_26_109/RSCO                  td                    0.093       5.641 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/dqs_drift_h_now[1]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.641         ntR628           
 CLMS_26_113/RSCI                                                          f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.641         Logic Levels: 1  
                                                                                   Logic: 0.279ns(37.003%), Route: 0.475ns(62.997%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.441       5.727         ntclkbufg_2      
 CLMS_26_113/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl_v1_1/ddrphy_update_comp_dir_h/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.623       5.104                          
 clock uncertainty                                       0.000       5.104                          

 Removal time                                            0.000       5.104                          

 Data required time                                                  5.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.104                          
 Data arrival time                                                   5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.439       5.725         ntclkbufg_2      
 CLMA_38_124/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_124/Q0                    tco                   0.198       5.923 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl_v1_1/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        2.636       8.559         nt_ddrphy_rst_done
 IOL_151_46/DO                     td                    0.078       8.637 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.637         ddrphy_rst_done_obuf/ntO
 IOBD_152_46/PAD                   td                    1.886      10.523 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.061      10.584         ddrphy_rst_done  
 P17                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.584         Logic Levels: 2  
                                                                                   Logic: 2.162ns(44.495%), Route: 2.697ns(55.505%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.859       0.952 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.952         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       0.997 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.984       1.981         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       1.981 r       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.579       3.560         sys_clk_g        
 PLL_82_71/CLK_OUT1                td                    0.374       3.934 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.352       4.286         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_107/CLK_USCM              td                    0.000       4.286 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.405       5.691         ntclkbufg_2      
 CLMS_26_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK

 CLMS_26_81/Q0                     tco                   0.198       5.889 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/Q
                                   net (fanout=5)        1.828       7.717         nt_ddr_init_done 
 IOL_151_86/DO                     td                    0.078       7.795 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.795         ddr_init_done_obuf/ntO
 IOBD_152_86/PAD                   td                    1.886       9.681 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.085       9.766         ddr_init_done    
 P11                                                                       f       ddr_init_done (port)

 Data arrival time                                                   9.766         Logic Levels: 2  
                                                                                   Logic: 2.162ns(53.055%), Route: 1.913ns(46.945%)
====================================================================================================

====================================================================================================

Startpoint  : dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 B5                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.917       1.010 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.010         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.045       1.055 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.979       2.034         _N18             
 USCM_74_104/CLK_USCM              td                    0.000       2.034 f       sys_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=1260)     1.581       3.615         sys_clk_g        
 PLL_82_51/CLK_OUT0                td                    0.372       3.987 f       video_pll_m0/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.352       4.339         video_clk5x_w    
 USCM_74_108/CLK_USCM              td                    0.000       4.339 f       video_clk5xbufg/gopclkbufg/CLKOUT
                                   net (fanout=49)       1.421       5.760         video_clk5x      
 IOL_151_349/CLK_SYS                                                       f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/SYSCLK

 IOL_151_349/DO                    tco                   0.322       6.082 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       6.082         dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/ntO
 IOBS_152_349/PAD                  td                    1.795       7.877 f       dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft5/opit_0/O
                                   net (fanout=1)        0.096       7.973         nt_tmds_data_n[2]
 A10                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   7.973         Logic Levels: 1  
                                                                                   Logic: 2.117ns(95.662%), Route: 0.096ns(4.338%)
====================================================================================================

====================================================================================================

Startpoint  : hs_input (port)
Endpoint    : block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R13                                                     0.000       0.000 r       hs_input (port)  
                                   net (fanout=1)        0.047       0.047         hs_input         
 IOBD_152_14/DIN                   td                    0.734       0.781 r       hs_input_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.781         hs_input_ibuf/ntD
 IOL_151_14/RX_DATA_DD             td                    0.066       0.847 r       hs_input_ibuf/opit_1/OUT
                                   net (fanout=1)        0.371       1.218         nt_hs_input      
 CLMA_130_8/A4                                                             r       block_mean_cal/u_rgb_to_gray/hs_d[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   1.218         Logic Levels: 2  
                                                                                   Logic: 0.800ns(65.681%), Route: 0.418ns(34.319%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[4][0]/opit_0_inv_A2Q1/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=631)      0.356       1.301         nt_rst_n         
 CLMA_130_105/RS                                                           r       block_mean_cal/u_block_mean/h_reg[4][0]/opit_0_inv_A2Q1/RS

 Data arrival time                                                   1.301         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.491%), Route: 0.501ns(38.509%)
====================================================================================================

====================================================================================================

Startpoint  : rst_n (port)
Endpoint    : block_mean_cal/u_block_mean/h_reg[4][2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path
Timing Exception  :  

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_n (port)     
                                   net (fanout=1)        0.145       0.145         rst_n            
 IOBD_152_106/DIN                  td                    0.734       0.879 r       rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.879         rst_n_ibuf/ntD   
 IOL_151_106/RX_DATA_DD            td                    0.066       0.945 r       rst_n_ibuf/opit_1/OUT
                                   net (fanout=631)      0.356       1.301         nt_rst_n         
 CLMA_130_105/RS                                                           r       block_mean_cal/u_block_mean/h_reg[4][2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   1.301         Logic Levels: 2  
                                                                                   Logic: 0.800ns(61.491%), Route: 0.501ns(38.509%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.447       10.000          0.553           High Pulse Width  DRM_122_208/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_122_208/CLKB[1]     fifo_led/u_port_in/mean_in_led_out/U_ipml_fifo_fifo_led/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
 9.447       10.000          0.553           Low Pulse Width   DRM_62_268/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKA[0]
====================================================================================================

{top|pclk_mod_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.447     500.000         0.553           Low Pulse Width   DRM_122_208/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_122_208/CLKA[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 499.447     500.000         0.553           High Pulse Width  DRM_122_208/CLKB[0]     block_mean_cal/gamma_fix_2_2_rom/gamma_fix_2_2_rom/U_ipml_rom_gamma_fix_2_2/U_ipml_spram_gamma_fix_2_2/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKB
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.177       6.730           0.553           High Pulse Width  DRM_62_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_34_208/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 6.177       6.730           0.553           High Pulse Width  DRM_62_188/CLKB[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm/CLKB[0]
====================================================================================================

{sys_clk|video_pll_m0/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.171      1.346           1.517           High Pulse Width  IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           Low Pulse Width   IOL_151_298/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft0/opit_1_IOL/SYSCLK
 -0.171      1.346           1.517           High Pulse Width  IOL_151_350/CLK_SYS     dvi_encoder_m0/serdes_4b_10to1_m0/gtp_outbuft1/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.840       5.000           3.160           Low Pulse Width   HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 1.840       5.000           3.160           High Pulse Width  HMEMC_16_1/SRB_IOL40_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/ACLK_1
 4.447       5.000           0.553           Low Pulse Width   DRM_62_208/CLKA[0]      frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.000       10.000          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.000       10.000          4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.700       10.000          0.300           Low Pulse Width   CLMS_26_81/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl_v1_1/ddr_init_done/opit_0_inv/CLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs0_dut/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/dqs1_dut/opit_0/IOCLK
====================================================================================================

{sys_clk|u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/CLKOUT0_Inferred|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io_v1_1/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.447      25.000          0.553           High Pulse Width  DRM_62_268/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_268/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/CLKB[0]
 24.447      25.000          0.553           Low Pulse Width   DRM_62_248/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.700      50.000          0.300           High Pulse Width  CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           Low Pulse Width   CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.700      50.000          0.300           High Pulse Width  CLMA_42_289/CLK         u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------+
| Type       | File Name                                                       
+-------------------------------------------------------------------------------+
| Input      | D:/Projects/FPGA_match/final_test/place_route/top_pnr.adf       
| Output     | D:/Projects/FPGA_match/final_test/report_timing/top_rtp.adf     
|            | D:/Projects/FPGA_match/final_test/report_timing/top.rtr         
+-------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 525,549,568 bytes
Total CPU  time to report_timing completion : 7.234 sec
Total real time to report_timing completion : 8.000 sec
