--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Integracion.twx Integracion.ncd -o Integracion.twr
Integracion.pcf

Design file:              Integracion.ncd
Physical constraint file: Integracion.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
IN_PUSH<0>  |    1.087(F)|      FAST  |   -0.551(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<1>  |    0.868(F)|      FAST  |   -0.297(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<2>  |    0.691(F)|      FAST  |   -0.050(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<3>  |    0.938(F)|      FAST  |   -0.373(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<4>  |    1.189(F)|      FAST  |   -0.644(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<5>  |    0.903(F)|      FAST  |   -0.280(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<6>  |    1.068(F)|      FAST  |   -0.484(F)|      SLOW  |CLK_BUFGP         |   0.000|
IN_PUSH<7>  |    0.645(F)|      FAST  |    0.041(F)|      SLOW  |CLK_BUFGP         |   0.000|
RESET       |    2.795(F)|      SLOW  |   -0.978(F)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OUT_LEDS<0> |         7.350(F)|      SLOW  |         3.817(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<1> |         7.165(F)|      SLOW  |         3.723(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<2> |         7.022(F)|      SLOW  |         3.629(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<3> |         7.511(F)|      SLOW  |         3.917(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<4> |         7.009(F)|      SLOW  |         3.627(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<5> |         7.060(F)|      SLOW  |         3.708(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<6> |         7.000(F)|      SLOW  |         3.617(F)|      FAST  |CLK_BUFGP         |   0.000|
OUT_LEDS<7> |         6.968(F)|      SLOW  |         3.640(F)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |         |   17.831|
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 15 18:58:50 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



