5 14 101 7 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (include2.vcd) 2 -o (include2.cdd) 2 -v (include2.v) 2 -I (./include) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 include2.v 1 12 1
2 1 4 f000f 4 1 100c 0 0 1 1 c
2 2 4 b000b 2 1 100c 0 0 1 1 b
2 3 4 b000f 5 8 138c 1 2 1 18 0 1 1 1 1 0
2 4 4 70007 0 1 1410 0 0 1 1 a
2 5 4 7000f 3 35 e 3 4
2 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 b 1 1 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 c 2 1 1070007 1 0 0 0 1 17 0 1 0 1 1 0
1 a 3 2 60005 1 0 0 0 1 17 1 1 0 1 0 0
4 5 f 5 5
4 6 1 0 0
3 1 main.u$0 "main.u$0" 0 inc_body.v 6 19 1
2 7 7 50008 1 0 21004 0 0 1 16 0 0
2 8 7 10001 0 1 1410 0 0 1 1 b
2 9 7 10008 1 37 16 7 8
2 10 8 50008 1 0 21004 0 0 1 16 0 0
2 11 8 10001 0 1 1410 0 0 1 1 c
2 12 8 10008 1 37 16 10 11
2 13 9 20002 1 0 1008 0 0 32 48 5 0
2 14 9 10002 2 2c 900a 13 0 32 18 0 ffffffff 0 0 0 0
2 15 10 50008 1 0 21008 0 0 1 16 1 0
2 16 10 10001 0 1 1410 0 0 1 1 c
2 17 10 10008 1 37 1a 15 16
2 18 11 20002 1 0 1008 0 0 32 48 5 0
2 19 11 10002 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 12 50008 1 0 21004 0 0 1 16 0 0
2 21 12 10001 0 1 1410 0 0 1 1 c
2 22 12 10008 1 37 16 20 21
2 23 13 20002 1 0 1008 0 0 32 48 5 0
2 24 13 10002 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 14 50008 1 0 21008 0 0 1 16 1 0
2 26 14 10001 0 1 1410 0 0 1 1 b
2 27 14 10008 1 37 1a 25 26
2 28 15 20002 1 0 1008 0 0 32 48 5 0
2 29 15 10002 2 2c 900a 28 0 32 18 0 ffffffff 0 0 0 0
2 30 16 50008 1 0 21008 0 0 1 16 1 0
2 31 16 10001 0 1 1410 0 0 1 1 c
2 32 16 10008 1 37 1a 30 31
2 33 17 20002 1 0 1008 0 0 32 48 5 0
2 34 17 10002 2 2c 900a 33 0 32 18 0 ffffffff 0 0 0 0
2 35 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 35 0 0 0
4 34 0 35 0
4 32 0 34 34
4 29 0 32 0
4 27 0 29 29
4 24 0 27 0
4 22 0 24 24
4 19 0 22 0
4 17 0 19 19
4 14 0 17 0
4 12 0 14 14
4 9 11 12 12
3 1 main.u$1 "main.u$1" 0 include2.v 5 10 1
