// Seed: 2744695387
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    output wand id_2,
    input wor id_3,
    input supply0 id_4,
    input wand id_5,
    output uwire id_6,
    output wand id_7,
    input supply0 id_8,
    input wire id_9,
    input tri0 id_10
);
  assign id_2 = id_8;
  assign id_7 = -1;
endmodule
module module_1 (
    output tri1 id_0
    , id_17,
    output wor id_1,
    input uwire id_2,
    output wor id_3,
    output wor id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri id_8,
    output wire id_9,
    output wire id_10,
    inout wor id_11
    , id_18,
    input wand id_12
    , id_19,
    input supply0 id_13,
    input tri0 id_14,
    output wand id_15
);
  logic id_20;
  ;
  module_0 modCall_1 (
      id_14,
      id_1,
      id_15,
      id_13,
      id_6,
      id_6,
      id_3,
      id_9,
      id_11,
      id_12,
      id_6
  );
  assign modCall_1.id_10 = 0;
endmodule
