=====
SETUP
4.977
6.113
11.090
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.552
5.080
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.113
=====
SETUP
4.977
6.113
11.090
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.552
5.080
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.113
=====
SETUP
4.978
6.110
11.088
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
4.918
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.110
=====
SETUP
5.006
6.090
11.095
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.552
4.926
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.090
=====
SETUP
5.006
6.090
11.095
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.552
4.926
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.090
=====
SETUP
5.049
6.041
11.090
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.552
5.080
dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
6.041
=====
SETUP
5.130
6.185
11.315
dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0
1.534
1.840
dds_25K/u_dds_compiler_core/u_dds_lut_table/n260_s24
3.059
3.480
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s27
3.660
4.029
dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s22
4.333
4.731
dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s29
5.584
6.005
dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s26
6.005
6.114
dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s15
6.114
6.183
dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0
6.185
=====
SETUP
5.159
6.118
11.277
dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_13_s0
1.570
1.876
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n530_s22
3.643
4.056
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s17
5.202
5.623
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s15
5.749
6.118
dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0
6.118
=====
SETUP
5.162
6.162
11.324
dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0
1.566
1.872
dds_25K/u_dds_compiler_core/u_dds_lut_table/n257_s24
2.698
3.067
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s29
3.939
4.360
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s24
4.628
5.049
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s35
5.614
5.983
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s32
5.983
6.092
dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s15
6.092
6.161
dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0
6.162
=====
SETUP
5.206
5.877
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.877
=====
SETUP
5.292
5.791
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.791
=====
SETUP
5.292
5.791
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.791
=====
SETUP
5.315
5.768
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.768
=====
SETUP
5.315
5.768
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.768
=====
SETUP
5.331
5.752
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.752
=====
SETUP
5.331
5.752
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.752
=====
SETUP
5.337
5.746
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.746
=====
SETUP
5.337
5.746
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.746
=====
SETUP
5.344
5.739
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.739
=====
SETUP
5.344
5.739
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.739
=====
SETUP
5.346
5.737
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.737
=====
SETUP
5.359
5.724
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.724
=====
SETUP
5.359
5.724
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.724
=====
SETUP
5.367
5.984
11.352
dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_13_s0
1.570
1.876
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n253_s22
3.604
3.973
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s28
5.384
5.805
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s26
5.805
5.913
dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s15
5.913
5.982
dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0
5.984
=====
SETUP
5.402
5.681
11.083
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst
1.544
5.073
dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst
5.681
=====
HOLD
0.229
0.960
0.731
dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0
0.713
0.857
dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
0.960
=====
HOLD
0.275
0.991
0.716
dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.691
0.832
dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/n10_s2
0.838
0.991
dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.991
=====
HOLD
0.275
0.987
0.712
dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.687
0.828
dds_12M5/u_dds_compiler_core/u_dds_pha_gen/n10_s2
0.834
0.987
dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.987
=====
HOLD
0.275
0.995
0.720
dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.695
0.836
dds_25K/u_dds_compiler_core/u_dds_pha_gen/n10_s2
0.842
0.995
dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
0.995
=====
HOLD
0.278
0.994
0.716
key_1_de/timer_0_s1
0.691
0.832
key_1_de/timer_1_0_s7
0.841
0.994
key_1_de/timer_0_s1
0.994
=====
HOLD
0.281
1.007
0.726
select/state_1_s0
0.701
0.842
select/n12_s1
0.854
1.007
select/state_1_s0
1.007
=====
HOLD
0.303
1.036
0.733
dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0
0.713
0.857
dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
1.036
=====
HOLD
0.311
0.928
0.617
dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0
0.678
0.822
dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0
0.928
=====
HOLD
0.311
0.928
0.617
dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0
0.678
0.822
dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0
0.928
=====
HOLD
0.328
1.058
0.730
dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0
0.705
0.846
dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/n66_s2
0.852
1.058
dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0
1.058
=====
HOLD
0.328
1.050
0.722
dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0
0.697
0.838
dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/n66_s2
0.844
1.050
dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0
1.050
=====
HOLD
0.328
1.064
0.736
key_1_de/timer_13_s1
0.711
0.852
key_1_de/timer_1_13_s6
0.858
1.064
key_1_de/timer_13_s1
1.064
=====
HOLD
0.328
1.069
0.741
key_1_de/timer_16_s1
0.716
0.857
key_1_de/timer_1_16_s6
0.863
1.069
key_1_de/timer_16_s1
1.069
=====
HOLD
0.335
1.062
0.727
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0
0.702
0.843
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0
1.062
=====
HOLD
0.335
1.054
0.719
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0
0.694
0.835
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0
1.054
=====
HOLD
0.335
1.057
0.722
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0
0.697
0.838
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0
1.057
=====
HOLD
0.335
1.061
0.725
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0
0.701
0.842
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0
1.061
=====
HOLD
0.335
1.058
0.723
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0
0.698
0.839
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0
1.058
=====
HOLD
0.335
1.064
0.729
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0
0.704
0.845
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0
1.064
=====
HOLD
0.335
1.062
0.727
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0
0.702
0.843
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0
1.062
=====
HOLD
0.335
1.057
0.722
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0
0.697
0.838
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0
1.057
=====
HOLD
0.335
1.062
0.727
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0
0.702
0.843
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0
1.062
=====
HOLD
0.335
1.054
0.719
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0
0.694
0.835
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0
1.054
=====
HOLD
0.335
1.054
0.719
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0
0.694
0.835
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0
1.054
=====
HOLD
0.335
1.058
0.722
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0
0.697
0.839
dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0
1.058
