
# âš¡RISC-V_SOC_Tapeoutâš¡

Welcome to my documentation of the **RISC-V SoC Tapeout Program (VSD)**!  
This repository captures my week-by-week journey of learning, experimenting, and building â€” all the way from **RTL design** to **silicon tapeout** ğŸš€  

---

## ğŸŒŸ About the Program  

*"From code to chip â€” transforming Verilog RTL into silicon-ready layouts using open-source tools."*  

The VSD RISC-V SoC Tapeout Program is Indiaâ€™s largest collaborative silicon design initiative, where 3500+ participants contribute to the open-source RISC-V ecosystem.  

This program offers hands-on exposure to:  
- RTL Design and Simulation  
- ğŸ”„ Synthesis & Logic Optimization  
- ğŸ—ï¸ Physical Design Flow  
- ğŸ§ª Verification, DRC, and LVS  
- ğŸ¯ Tapeout Preparation & GDSII Generation  

---

## ğŸ“… Weekly Progress  

### âœ… Week 0 â€” Setup & Tools  
- Installed full open-source EDA toolchain.  
- Verified environment with simple designs.  

**Tools Installed:**  
| Tool        | Purpose                          | Status  |
|-------------|----------------------------------|---------|
| ğŸ§  Yosys    | RTL synthesis & logic optimization | âœ… |
| ğŸ“Ÿ Icarus Verilog | Simulation & compilation         | âœ… |
| ğŸ“Š GTKWave  | Waveform visualization           | âœ… |
| âš¡ Ngspice  | Analog & mixed-signal simulation | âœ… |
| ğŸ¨ Magic VLSI | Layout design & DRC checks       | âœ… |

---

## ğŸ¯ Objectives & Scope  

| Aspect             | Details |
|--------------------|---------|
| ğŸ“ Learning Path   | Complete SoC flow: RTL â†’ GDSII â†’ Tapeout |
| ğŸ› ï¸ Tools Focus     | Open-source EDA (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ Industry Relevance | Real-world semiconductor design methodology |
| ğŸ¤ Collaboration   | Indiaâ€™s largest RISC-V tapeout community |
| ğŸ“ˆ Scale           | 3500+ participants worldwide |
| ğŸ‡®ğŸ‡³ National Impact | Contributing to Indiaâ€™s semiconductor mission |

---

## ğŸ™ Acknowledgments  

Special thanks to the **VSD team** for leading this initiative.  

Also acknowledging support from:  
- ğŸŒ **RISC-V International** â€“ Open ISA ecosystem  
- ğŸ‡®ğŸ‡³ **India Semiconductor Mission (ISM)** â€“ Govt. strategy & vision  
- ğŸ­ **VLSI Society of India (VSI)** â€“ Industry collaboration  
- ğŸ”§ **Efabless** â€“ Open-source silicon platform  

---

## ğŸ“ˆ Progress Tracker  

- [x] Week 0 â€” Setup & Tools  
- [ ] Week 1 â€” RTL Design & Simulation  
- [ ] Week 2 â€” Logic Synthesis & Gate-Level Checks  
- [ ] Week 3 â€” Physical Design Flow (OpenLane)  
- [ ] Week 4 â€” STA, DRC, LVS & Tapeout Ready  
-  More Weeks to come -
---

## ğŸš€ Mission Statement  

*"Bits to Silicon â€” empowering the next generation of chip designers through open-source tools, collaboration, and hands-on tapeout experience."*  

---

## ğŸ”— Resources  

- [VSD Official Website](https://www.vlsisystemdesign.com/)  
- [Efabless Platform](https://efabless.com/)  
- [RISC-V International](https://riscv.org/)  

ğŸ‘¨â€ğŸ’» **Participant**: N Chandana / [GitHub Handle](https://github.com/NChandana12)*  
