set ::env(PROJECT_NAME) b11
set ::env(DESIGN_TOP) b11
set ::env(DESIGN_DIR) RTL_Benchmark/other/b11
set ::env(TOP_VERILOG) RTL_Benchmark/other/b11/b11_output_verilog.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
