

================================================================
== Vivado HLS Report for 'Sobel_Loop_1_proc374'
================================================================
* Date:           Wed May 23 18:09:48 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  308641|    5|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    4|  308640|  4 ~ 643 |          -|          -| 1 ~ 480 |    no    |
        | + Loop 1.1  |    1|     640|         2|          1|          1| 1 ~ 640 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i_i)
3 --> 
	5  / (!tmp_i_i_36)
	4  / (tmp_i_i_36)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dst_maty_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_maty_cols_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_dst_matx_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_cols_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_dst_matx_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_rows_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_src_mat_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_cols_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_src_mat_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_rows_read)"
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_mat_rows_read_out, i32 %p_src_mat_rows_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_mat_cols_read_out, i32 %p_src_mat_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_rows_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_matx_rows_read_out, i32 %p_dst_matx_rows_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_matx_cols_read_out, i32 %p_dst_matx_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_maty_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_maty_cols_read_out, i32 %p_dst_maty_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_src_mat_cols_read_2 to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0"

 <State 2> : 5.86ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_i_i = phi i31 [ 0, %entry ], [ %i, %1 ]"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast_i_i = zext i31 %i_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i31 %i_i_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 27 [1/1] (2.47ns)   --->   "%tmp_i_i = icmp slt i32 %i_cast_i_i, %p_src_mat_rows_read_2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.52ns)   --->   "%i = add i31 1, %i_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %3, label %.exit" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1461]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 480, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1462]
ST_2 : Operation 32 [1/1] (5.86ns)   --->   "%tmp_21_i_i = mul i20 %tmp, %tmp_13" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 5.45ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_i_i = phi i31 [ 0, %3 ], [ %j, %4 ]"
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j_cast_i_i = zext i31 %j_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i31 %j_i_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_i_i_36 = icmp slt i32 %j_cast_i_i, %p_src_mat_cols_read_2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%j = add i31 1, %j_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_36, label %4, label %1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 41 [1/1] (2.19ns)   --->   "%p_sum1_i_i = add i20 %tmp_21_i_i, %tmp_14" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_sum1_cast_i_i = zext i20 %p_sum1_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_src_mat_data_V_addr = getelementptr [307200 x i8]* %p_src_mat_data_V, i32 0, i32 %p_sum1_cast_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%tmp_V = load i8* %p_src_mat_data_V_addr, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

 <State 4> : 6.89ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_15_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1464]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 640, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1465]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1467]
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%tmp_V = load i8* %p_src_mat_data_V_addr, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_src_V_V, i8 %tmp_V)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_15_i_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1469]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]

 <State 5> : 0.00ns
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_14_i_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1470]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'p_dst_maty_cols_read' [15]  (0 ns)
	fifo write on port 'p_dst_maty_cols_read_out' [28]  (3.63 ns)

 <State 2>: 5.86ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', C:/xfopencv/include\imgproc/xf_sobel.hpp:1460) [32]  (0 ns)
	'mul' operation ('tmp_21_i_i', C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) [41]  (5.86 ns)

 <State 3>: 5.45ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', C:/xfopencv/include\imgproc/xf_sobel.hpp:1463) [44]  (0 ns)
	'add' operation ('p_sum1_i_i', C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) [54]  (2.2 ns)
	'getelementptr' operation ('p_src_mat_data_V_addr', C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) [56]  (0 ns)
	'load' operation ('tmp.V', C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) on array 'p_src_mat_data_V' [57]  (3.25 ns)

 <State 4>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp.V', C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) on array 'p_src_mat_data_V' [57]  (3.25 ns)
	fifo write on port 'p_src_V_V' (C:/xfopencv/include\imgproc/xf_sobel.hpp:1468) [58]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
