library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity compare is
	port(
		A, B: in std_logic_vector(1 downto 0);
		W, X, Y: out std_logic);
end compare;

architecture rtl of compare is 
begin
	process(A, B)
	begin
		if(A > B) then
			W <= '1';
			(X, Y) <= '0';
		elsif(A = B) then
			X <= '1';
		else
			Y <= '1';
		end if;
	end process;
end rtl;	
