<stg><name>pqcrystals_dilithium.6</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %pqcrystals_dilithium2_ref_polyw1_pack.exit

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit:1  %icmp_ln418 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln418"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit:4  br i1 %icmp_ln418, label %4, label %1

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="3">
<![CDATA[
:0  %trunc_ln419 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln419"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
:1  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %trunc_ln419, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="10">
<![CDATA[
:2  %zext_ln419 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln419"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:3  %shl_ln419_1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln419, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln419_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="8">
<![CDATA[
:4  %zext_ln419_1 = zext i8 %shl_ln419_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln419_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sub_ln419 = sub i11 %zext_ln419, %zext_ln419_1

]]></Node>
<StgValue><ssdm name="sub_ln419"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="12" op_0_bw="11">
<![CDATA[
:6  %sext_ln910 = sext i11 %sub_ln419 to i12

]]></Node>
<StgValue><ssdm name="sext_ln910"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln915"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln418" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln420"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i7 [ 0, %1 ], [ %i_4, %3 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="7">
<![CDATA[
:1  %zext_ln915 = zext i7 %i_0_i to i9

]]></Node>
<StgValue><ssdm name="zext_ln915"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln915 = icmp eq i7 %i_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln915"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_4 = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln915, label %pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln915"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="7">
<![CDATA[
:0  %trunc_ln916 = trunc i7 %i_0_i to i6

]]></Node>
<StgValue><ssdm name="trunc_ln916"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:1  %shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln916, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="6" op_3_bw="2">
<![CDATA[
:3  %tmp_5 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i6.i2(i3 %i_0, i6 %trunc_ln916, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln916_1 = zext i11 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln916_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %w1_vec_coeffs_addr = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln916_1

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:6  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %or_ln917 = or i8 %shl_ln2, 1

]]></Node>
<StgValue><ssdm name="or_ln917"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:15  %tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln917)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="11">
<![CDATA[
:16  %zext_ln917 = zext i11 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln917"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %w1_vec_coeffs_addr_1 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln917

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
:18  %w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln915" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_polyw1_pack.exit.loopexit:0  br label %pqcrystals_dilithium2_ref_polyw1_pack.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="8">
<![CDATA[
:2  %zext_ln916 = zext i8 %shl_ln2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln916"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
:6  %w1_vec_coeffs_load = load i32* %w1_vec_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
:7  %trunc_ln916_1 = trunc i32 %w1_vec_coeffs_load to i8

]]></Node>
<StgValue><ssdm name="trunc_ln916_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %sub_ln916 = sub i9 %zext_ln916, %zext_ln915

]]></Node>
<StgValue><ssdm name="sub_ln916"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="9">
<![CDATA[
:9  %sext_ln916 = sext i9 %sub_ln916 to i12

]]></Node>
<StgValue><ssdm name="sext_ln916"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:10  %add_ln916 = add i12 %sext_ln910, %sext_ln916

]]></Node>
<StgValue><ssdm name="add_ln916"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="12">
<![CDATA[
:11  %sext_ln916_1 = sext i12 %add_ln916 to i14

]]></Node>
<StgValue><ssdm name="sext_ln916_1"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="14">
<![CDATA[
:12  %zext_ln916_2 = zext i14 %sext_ln916_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln916_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %r_addr = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln916_2

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
:18  %w1_vec_coeffs_load_1 = load i32* %w1_vec_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="32">
<![CDATA[
:19  %trunc_ln917 = trunc i32 %w1_vec_coeffs_load_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln917"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:20  %shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %trunc_ln917, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:21  %or_ln917_1 = or i8 %shl_ln3, %trunc_ln916_1

]]></Node>
<StgValue><ssdm name="or_ln917_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:22  store i8 %or_ln917_1, i8* %r_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln917"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %trunc_ln8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_1, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %or_ln919 = or i8 %shl_ln2, 2

]]></Node>
<StgValue><ssdm name="or_ln919"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:31  %tmp_8 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln919)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
:32  %zext_ln919 = zext i11 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln919"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %w1_vec_coeffs_addr_2 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln919

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="10">
<![CDATA[
:34  %w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:46  %or_ln921 = or i8 %shl_ln2, 3

]]></Node>
<StgValue><ssdm name="or_ln921"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:47  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_0, i8 %or_ln921)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
:48  %zext_ln921 = zext i11 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln921"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %w1_vec_coeffs_addr_3 = getelementptr [1024 x i32]* %w1_vec_coeffs, i64 0, i64 %zext_ln921

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
:50  %w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:24  %add_ln918 = add i9 1, %sub_ln916

]]></Node>
<StgValue><ssdm name="add_ln918"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="9">
<![CDATA[
:25  %sext_ln918 = sext i9 %add_ln918 to i12

]]></Node>
<StgValue><ssdm name="sext_ln918"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:26  %add_ln918_1 = add i12 %sext_ln910, %sext_ln918

]]></Node>
<StgValue><ssdm name="add_ln918_1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="12">
<![CDATA[
:27  %sext_ln918_1 = sext i12 %add_ln918_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln918_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="14">
<![CDATA[
:28  %zext_ln918 = zext i14 %sext_ln918_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln918"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %r_addr_1 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln918

]]></Node>
<StgValue><ssdm name="r_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="10">
<![CDATA[
:34  %w1_vec_coeffs_load_2 = load i32* %w1_vec_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_2"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="32">
<![CDATA[
:35  %trunc_ln919 = trunc i32 %w1_vec_coeffs_load_2 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln919"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
:36  %shl_ln4 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln919, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %or_ln919_1 = or i8 %shl_ln4, %trunc_ln8

]]></Node>
<StgValue><ssdm name="or_ln919_1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:38  store i8 %or_ln919_1, i8* %r_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln919"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:39  %trunc_ln9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w1_vec_coeffs_load_2, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:40  %add_ln920 = add i9 2, %sub_ln916

]]></Node>
<StgValue><ssdm name="add_ln920"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="9">
<![CDATA[
:41  %sext_ln920 = sext i9 %add_ln920 to i12

]]></Node>
<StgValue><ssdm name="sext_ln920"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:42  %add_ln920_1 = add i12 %sext_ln910, %sext_ln920

]]></Node>
<StgValue><ssdm name="add_ln920_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="12">
<![CDATA[
:43  %sext_ln920_1 = sext i12 %add_ln920_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln920_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="14">
<![CDATA[
:44  %zext_ln920 = zext i14 %sext_ln920_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln920"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %r_addr_2 = getelementptr [5720 x i8]* %r, i64 0, i64 %zext_ln920

]]></Node>
<StgValue><ssdm name="r_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="10">
<![CDATA[
:50  %w1_vec_coeffs_load_3 = load i32* %w1_vec_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="w1_vec_coeffs_load_3"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32">
<![CDATA[
:51  %trunc_ln921 = trunc i32 %w1_vec_coeffs_load_3 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln921"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:52  %shl_ln5 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %trunc_ln921, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:53  %or_ln921_1 = or i8 %shl_ln5, %trunc_ln9

]]></Node>
<StgValue><ssdm name="or_ln921_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:54  store i8 %or_ln921_1, i8* %r_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln921"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %2

]]></Node>
<StgValue><ssdm name="br_ln915"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
