<p align="center">
  <img src="https://raw.githubusercontent.com/STMicroelectronics/STM32CubeF4/master/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h" width="120"/>
</p>

<h1 align="center">ğŸš€ STM32F407_FOTA</h1>

<p align="center">
  <b>Robust Dual-Slot Firmware-Over-The-Air (FOTA) Manager</b><br/>
  <i>Safety-first | Zero-brick | SPI-accelerated updates</i>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/MCU-STM32F407-blue"/>
  <img src="https://img.shields.io/badge/Host-ESP32-orange"/>
  <img src="https://img.shields.io/badge/Protocol-SPI-green"/>
  <img src="https://img.shields.io/badge/FOTA-Dual%20Slot-success"/>
  <img src="https://img.shields.io/badge/Cloud-AWS%20S3-yellow"/>
</p>

---

## ğŸŒŸ Overview

**STM32F407_FOTA** is a production-grade **Firmware Over-The-Air update system** designed for embedded devices that **must never brick**.

It combines:
- A **custom STM32 flash bootloader**
- A **dual-slot (A/B) firmware architecture**
- An **ESP32 Wi-Fi host**
- A **high-speed SPI update pipeline**
- **Cloud-driven versioning via AWS S3**

> âš ï¸ Firmware updates are streamed into an *inactive slot* while the active application continues running â€” ensuring **zero-risk deployments**.

---

## ğŸ§  Design Philosophy

âœ… Safety over speed  
âœ… Atomic updates  
âœ… Deterministic communication  
âœ… Autonomous operation  
âœ… Production-ready fault tolerance  

This system was built to **survive power loss, network dropouts, and partial writes** without ever leaving the device unbootable.

---

## ğŸ—ï¸ System Architecture

```text
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚      AWS S3        â”‚
          â”‚ Firmware + Metadataâ”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚ Wi-Fi
             â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
             â”‚    ESP32     â”‚
             â”‚ SPI Master   â”‚
             â”‚ Update Logic â”‚
             â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚ SPI (MOSI/MISO/SCK/CS)
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚       STM32F407      â”‚
        â”‚  Custom Flash Loader â”‚
        â”‚ â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
        â”‚ â”‚ Slot A â”‚ Slot B  â”‚ â”‚
        â”‚ â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```
## ğŸ”© Hardware Components

### ğŸ¯ Target MCU
- **STM32F407 Discovery**
  - ARM Cortex-M4
  - Custom flash bootloader (Sector 0)
  - Dual firmware slots (A / B)

### ğŸŒ Host Controller
- **ESP32 (NodeMCU / DevKit)**
  - Wi-Fi connectivity
  - SPI Master
  - Boot control via **BOOT0 / NRST**

### ğŸ”— Physical Interconnect
- **SPI1** â€“ High-speed synchronous programming interface  
- GPIO-controlled reset line  
- Mandatory common ground reference  

---

## ğŸ”Œ Hardware Wiring (SPI)

> âš ï¸ **Important:** SPI requires short wiring, clean grounding, and impedance awareness due to the clock signal (SCK).

| ESP32 Pin | STM32F407 Pin | Signal |
|----------|---------------|--------|
| GPIO 23  | PA7 | MOSI (Host â†’ Target) |
| GPIO 19  | PA6 | MISO (Target â†’ Host) |
| GPIO 18  | PA5 | SCK (Clock) |
| GPIO 5   | PA4 | NSS / CS |
| GND      | GND | Common Ground |

---

## ğŸ§ª Software Stack

### STM32
- **STM32CubeIDE**
- HAL-based custom flash bootloader
- Slot-aware application logic

### ESP32
- **Arduino IDE**
- Wi-Fi + SPI Master controller
- Firmware update orchestrator

### â˜ï¸ Cloud
- **AWS S3**
  - Firmware binaries
  - Version metadata
  - ETag-based update detection

---

## ğŸ“¡ Communication Protocol

- **ST Serial Bootloader Protocol**
- **ST SPI Bootloader Protocol** (AN4286 compliant)

**Key Characteristics**
- ğŸ” ACK / NACK handling  
- â± Dummy-byte clocking for response reads  
- ğŸ”’ Deterministic, state-driven execution  

---

## ğŸ§© Core Components

### â˜ï¸ Cloud Gateway (AWS S3)
- Stores firmware images
- Provides version metadata
- Enables autonomous update checks

### ğŸ§  ESP32 Host
- Polls cloud for firmware updates
- Controls **BOOT0** and **NRST**
- Drives SPI clock and framing
- Streams firmware to STM32

### ğŸ›  STM32 Flash Bootloader
- Resides in Flash **Sector 0**
- Selects Slot A or Slot B
- Verifies update integrity
- Performs safe application jump

### ğŸ§¾ Metadata Sector
- Reserved Flash **Sector 11**
- Stores:
  - Magic number
  - Active slot flag
  - Update validity marker

> ğŸ” Enables **atomic commit and rollback protection**

---

## ğŸ” Firmware Update Flow

1. ESP32 polls AWS S3 for updates  
2. New firmware version detected (ETag)  
3. STM32 forced into bootloader mode  
4. SPI session initialized  
5. Firmware streamed into inactive slot  
6. Metadata updated atomically  
7. System reboot  
8. New firmware validated  
9. Automatic rollback on validation failure  

---

## âš ï¸ Important Notes

- ESP32 **fully controls the SPI clock**
- STM32 responds strictly on clock edges
- Dummy bytes are required to read ACK responses
- Wiring quality directly impacts system stability

---

## ğŸ“œ License

This project is intended for **educational and experimental use**.  
Evaluate and harden further before deploying in safety-critical systems.

---

## â­ If You Like This Project

Give it a â­ and feel free to:
- Fork it
- Extend it
- Adapt it for production
- Use it as a reference architecture
