
---------- Begin Simulation Statistics ----------
final_tick                                12324382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85049                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724092                       # Number of bytes of host memory used
host_op_rate                                   132839                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   352.74                       # Real time elapsed on the host
host_tick_rate                               34939060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    30000000                       # Number of instructions simulated
sim_ops                                      46857538                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012324                       # Number of seconds simulated
sim_ticks                                 12324382000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  26503413                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 25658233                       # number of cc regfile writes
system.cpu.committedInsts                    30000000                       # Number of Instructions Simulated
system.cpu.committedOps                      46857538                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821626                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821626                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2452768                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1698060                       # number of floating regfile writes
system.cpu.idleCycles                          132098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               216874                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3735663                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.151366                       # Inst execution rate
system.cpu.iew.exec_refs                     13757247                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4303813                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1920731                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              10374126                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                940                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2453                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4399117                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            57492158                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9453434                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            455980                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              53028508                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10144                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2410083                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 192456                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2424200                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            681                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       108769                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         108105                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  69996810                       # num instructions consuming a value
system.cpu.iew.wb_count                      52661225                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.562140                       # average fanout of values written-back
system.cpu.iew.wb_producers                  39348039                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.136465                       # insts written-back per cycle
system.cpu.iew.wb_sent                       52815709                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 88447511                       # number of integer regfile reads
system.cpu.int_regfile_writes                42510602                       # number of integer regfile writes
system.cpu.ipc                               1.217100                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217100                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            674500      1.26%      1.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              37358621     69.85%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   86      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43525      0.08%     71.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              478654      0.89%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1406      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9170      0.02%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                51153      0.10%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20597      0.04%     72.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              949084      1.77%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6591      0.01%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           19646      0.04%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           9854      0.02%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9477029     17.72%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3795027      7.10%     98.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           60209      0.11%     99.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         529331      0.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               53484489                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 2373917                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             4631325                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2225810                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2465234                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      829490                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015509                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  342593     41.30%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    194      0.02%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1059      0.13%     41.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                114795     13.84%     55.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   29      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 360859     43.50%     98.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8341      1.01%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               674      0.08%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              945      0.11%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               51265562                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          127718782                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     50435415                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          65662119                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   57490760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  53484489                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10634538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34973                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     18608149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24516667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.181556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.229785                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8535336     34.81%     34.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3170659     12.93%     47.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3281926     13.39%     61.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3185169     12.99%     74.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1825789      7.45%     81.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1755785      7.16%     88.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1744531      7.12%     95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              494572      2.02%     97.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              522900      2.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24516667                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.169865                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            850651                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           304682                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             10374126                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4399117                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                21762639                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         24648765                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        39072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         86778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       137200                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            882                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 5727875                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4142460                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            191582                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2921479                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2918841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.909703                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  687867                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           23658                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12724                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10934                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1570                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10628163                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            191021                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     23095077                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.028897                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.445532                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8348815     36.15%     36.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         4437305     19.21%     55.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3713857     16.08%     71.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2228611      9.65%     81.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          458016      1.98%     83.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1244962      5.39%     88.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          399511      1.73%     90.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          259254      1.12%     91.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2004746      8.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     23095077                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             30000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               46857538                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12733905                       # Number of memory references committed
system.cpu.commit.loads                       8633488                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    3306485                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2153628                       # Number of committed floating point instructions.
system.cpu.commit.integer                    45163321                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                544065                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       564578      1.20%      1.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     32027619     68.35%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.56% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.09%     69.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       472511      1.01%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.02%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26513      0.06%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.03%     70.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       946206      2.02%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12064      0.03%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         6032      0.01%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      8599865     18.35%     91.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3590667      7.66%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        33623      0.07%     98.91% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       509750      1.09%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     46857538                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2004746                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     10408279                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10408279                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10408279                       # number of overall hits
system.cpu.dcache.overall_hits::total        10408279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118202                       # number of overall misses
system.cpu.dcache.overall_misses::total        118202                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5935881995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5935881995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5935881995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5935881995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10526481                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10526481                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10526481                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10526481                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011229                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011229                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50218.118094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50218.118094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50218.118094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50218.118094                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27854                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          248                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               777                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              34                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.848134                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.294118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50005                       # number of writebacks
system.cpu.dcache.writebacks::total             50005                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        51673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        51673                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        51673                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        51673                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66529                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66529                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66529                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3605860995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3605860995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3605860995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3605860995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006320                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006320                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 54199.837590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54199.837590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 54199.837590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54199.837590                       # average overall mshr miss latency
system.cpu.dcache.replacements                  66017                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6345533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6345533                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80523                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3226004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3226004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6426056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6426056                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40063.137240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40063.137240                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51661                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    934140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    934140000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004491                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32365.740420                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32365.740420                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4062746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4062746                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        37679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        37679                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2709877995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2709877995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4100425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71920.114520                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71920.114520                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2671720995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2671720995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009186                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70930.018186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70930.018186                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.558125                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10474808                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.447249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.558125                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997184                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21119491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21119491                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3280819                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              12725782                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   6077458                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2240152                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 192456                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2771091                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1559                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               60414176                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7870                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     9452049                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4303825                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3325                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16734                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3547023                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       38332229                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     5727875                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3619432                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      20767378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  387920                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1027                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7168                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           57                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3382302                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 34014                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           24516667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.541185                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.380028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 14381497     58.66%     58.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   418030      1.71%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   920309      3.75%     64.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   638120      2.60%     66.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   573405      2.34%     69.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   712853      2.91%     71.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1186993      4.84%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   335144      1.37%     78.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5350316     21.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             24516667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.232380                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.555138                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3378745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3378745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3378745                       # number of overall hits
system.cpu.icache.overall_hits::total         3378745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3555                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3555                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3555                       # number of overall misses
system.cpu.icache.overall_misses::total          3555                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    205564500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    205564500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    205564500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    205564500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3382300                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3382300                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3382300                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3382300                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57824.050633                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57824.050633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57824.050633                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57824.050633                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          480                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2072                       # number of writebacks
system.cpu.icache.writebacks::total              2072                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          973                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          973                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          973                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2582                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2582                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2582                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158670000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158670000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158670000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000763                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000763                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000763                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000763                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61452.362510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61452.362510                       # average overall mshr miss latency
system.cpu.icache.replacements                   2072                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3378745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3378745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3555                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3555                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    205564500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    205564500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3382300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3382300                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57824.050633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57824.050633                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          973                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2582                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158670000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000763                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61452.362510                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61452.362510                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.365483                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3381327                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1309.576685                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.365483                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6767182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6767182                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3383441                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1472                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     3024021                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1740630                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                32153                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 681                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 298694                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12324382000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 192456                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  4218739                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4627713                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12987                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   7330829                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8133943                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               59336773                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12320                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2239089                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2799338                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3191009                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              58                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            77847869                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   161649370                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 99707298                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2597962                       # Number of floating rename lookups
system.cpu.rename.committedMaps              63631519                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 14216260                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     765                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  11254497                       # count of insts added to the skid buffer
system.cpu.rob.reads                         78563500                       # The number of ROB reads
system.cpu.rob.writes                       116396052                       # The number of ROB writes
system.cpu.thread_0.numInsts                 30000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   46857538                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20928                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21402                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 474                       # number of overall hits
system.l2.overall_hits::.cpu.data               20928                       # number of overall hits
system.l2.overall_hits::total                   21402                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45601                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2105                       # number of overall misses
system.l2.overall_misses::.cpu.data             45601                       # number of overall misses
system.l2.overall_misses::total                 47706                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149645500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3280600500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3430246000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149645500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3280600500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3430246000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69108                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69108                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816208                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.685430                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.690311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816208                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.685430                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.690311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71090.498812                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71941.415758                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71903.869534                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71090.498812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71941.415758                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71903.869534                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28927                       # number of writebacks
system.l2.writebacks::total                     28927                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    128135500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2814229250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2942364750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    128135500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2814229250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2942364750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.685430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.690311                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.685430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.690311                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61714.200346                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61677.037480                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61714.200346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61677.037480                       # average overall mshr miss latency
system.l2.replacements                          39953                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50005                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50005                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50005                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1199                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1199                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36469                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2601885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2601885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71345.128739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71345.128739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2228673750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2228673750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968169                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61111.457676                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61111.457676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149645500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816208                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71090.498812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71090.498812                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    128135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    128135500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60871.971496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60871.971496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    678715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    678715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.316413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.316413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74322.711345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74322.711345                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    585555500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    585555500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.316413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.316413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64121.276829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64121.276829                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7956.695409                       # Cycle average of tags in use
system.l2.tags.total_refs                      137175                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48145                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.849206                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      61.181561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       174.874683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7720.639165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.021347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.942461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971276                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8084                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1145553                       # Number of tag accesses
system.l2.tags.data_accesses                  1145553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001678698750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125382                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27132                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28927                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47706                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28927                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.555679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.090967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    168.027567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1787     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.45%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.092984                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.087357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.443757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1717     95.60%     95.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.22%     95.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62      3.45%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3053184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1851328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    247.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12313026500                       # Total gap between requests
system.mem_ctrls.avgGap                     160675.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2918144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1849792                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10931176.914185229689                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236778119.990113914013                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 150092069.525271117687                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45601                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28927                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58667500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1309444750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 289323384250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27870.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28715.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10001845.48                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2918464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3053184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1851328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1851328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45601                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47706                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10931177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236804085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        247735262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10931177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10931177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    150216701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       150216701                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    150216701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10931177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236804085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       397951962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47701                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28903                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2974                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3062                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2921                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2796                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2898                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1875                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1931                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               473718500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             238505000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1368112250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9931.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28681.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40111                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26249                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.09                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        10244                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   478.588052                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   268.183075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   418.283095                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3307     32.28%     32.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1468     14.33%     46.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          679      6.63%     53.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          447      4.36%     57.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          303      2.96%     60.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          343      3.35%     63.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          257      2.51%     66.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          299      2.92%     69.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3141     30.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        10244                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3052864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1849792                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              247.709297                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              150.092070                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        40390980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        21468315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      178814160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      77501340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 972360480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2262250200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2827510080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6380295555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.696997                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   7311785500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    411320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4601276500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32751180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17407665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161770980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      73372320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 972360480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1673759400                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3323081280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6254503305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   507.490218                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8610074250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    411320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3302987750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11237                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28927                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36469                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11237                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       134484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       134484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 134484                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4904512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4904512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4904512                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47706                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            50621500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           59632500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             31443                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78932                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2072                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27038                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37668                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37668                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2582                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7233                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       199075                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                206308                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7458176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7755840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39956                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1851520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           109064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008298                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.090714                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 108159     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    905      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             109064                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12324382000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          120677000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3873998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99793999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
