// Seed: 1218882215
module module_0 (
    module_0,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_7 :
  assert property (@(posedge id_3) 1 ? id_2 : 1'b0 & id_3)
  else $display(1);
  tri id_8 = 1;
  assign id_6 = 1;
  wire id_9;
  assign id_6 = 1'b0;
  id_10(
      .id_0(1), .id_1(~id_3), .id_2(id_8), .id_3(0)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri1 id_6
);
  assign id_4 = 1 == id_1;
  assign id_4 = 1;
  wire id_8, id_9, id_10 = !id_2;
  nor primCall (id_5, id_0, id_8, id_2, id_9, id_1, id_6, id_10, id_3);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8
  );
endmodule
