-makelib ies/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
-endlib
-makelib ies/xpm \
  "C:/Xilinx/Vivado/2016.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies/processing_system7_bfm_v2_0_5 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl/processing_system7_bfm_v2_0_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/hdl/design_1.vhd" \
  "../../../bd/design_1/ipshared/4265/src/fixed_float_types_c.vhd" \
  "../../../bd/design_1/ipshared/4265/src/fixed_pkg_c.vhd" \
  "../../../bd/design_1/ipshared/4265/src/heap_arr_pkg.vhd" \
  "../../../bd/design_1/ipshared/4265/src/absfixed.vhd" \
  "../../../bd/design_1/ipshared/4265/src/sigmablock.vhd" \
  "../../../bd/design_1/ipshared/4265/src/MAC.vhd" \
  "../../../bd/design_1/ipshared/4265/src/neuron.vhd" \
  "../../../bd/design_1/ipshared/4265/src/neural_layer.vhd" \
  "../../../bd/design_1/ipshared/4265/src/hidden_layer.vhd" \
  "../../../bd/design_1/ipshared/4265/src/neural_network.vhd" \
  "../../../bd/design_1/ipshared/4265/src/neural_network_top.vhd" \
  "../../../bd/design_1/ipshared/4265/src/config_pkg.vhd" \
  "../../../bd/design_1/ipshared/4265/src/nn_wrapper.vhd" \
  "../../../bd/design_1/ipshared/4265/src/mem_map.vhd" \
  "../../../bd/design_1/ipshared/4265/src/controller.vhd" \
  "../../../bd/design_1/ipshared/4265/src/user_app.vhd" \
  "../../../bd/design_1/ipshared/4265/hdl/mem_axi_v1_0_S00_AXI.vhd" \
  "../../../bd/design_1/ipshared/4265/hdl/mem_axi_v1_0.vhd" \
  "../../../bd/design_1/ip/design_1_mem_axi_0_0/sim/design_1_mem_axi_0_0.vhd" \
-endlib
-makelib ies/lib_cdc_v1_0_2 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies/proc_sys_reset_v5_0_10 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
-endlib
-makelib ies/generic_baseblocks_v2_1_0 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/564d/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.vhd" \
-endlib
-makelib ies/fifo_generator_v13_1_3 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/564d/hdl/fifo_generator_v13_1_rfs.v" \
-endlib
-makelib ies/axi_data_fifo_v2_1_10 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_infrastructure_v1_1_0 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies/axi_register_slice_v2_1_11 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies/axi_protocol_converter_v2_1_11 \
  "../../../../mem_base.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
-endlib
-makelib ies/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
-endlib
-makelib ies/xil_defaultlib \
  glbl.v
-endlib

