INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:12:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 buffer94/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.270ns period=4.540ns})
  Destination:            buffer33/dataReg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.270ns period=4.540ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.540ns  (clk rise@4.540ns - clk rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.792ns (18.779%)  route 3.426ns (81.221%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.023 - 4.540 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2852, unset)         0.508     0.508    buffer94/clk
    SLICE_X17Y82         FDRE                                         r  buffer94/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer94/outs_reg[0]/Q
                         net (fo=33, routed)          0.239     0.945    buffer78/fifo/buffer94_outs
    SLICE_X17Y82         LUT3 (Prop_lut3_I0_O)        0.121     1.066 r  buffer78/fifo/fullReg_i_5__8/O
                         net (fo=5, routed)           0.523     1.589    buffer103/control/buffer78_outs
    SLICE_X18Y80         LUT6 (Prop_lut6_I3_O)        0.043     1.632 f  buffer103/control/fullReg_i_2__20/O
                         net (fo=11, routed)          0.337     1.969    control_merge0/tehb/control/cond_br20_trueOut_valid
    SLICE_X19Y80         LUT6 (Prop_lut6_I1_O)        0.043     2.012 f  control_merge0/tehb/control/transmitValue_i_3__28/O
                         net (fo=2, routed)           0.398     2.410    control_merge0/tehb/control/transmitValue_reg
    SLICE_X21Y83         LUT6 (Prop_lut6_I1_O)        0.043     2.453 f  control_merge0/tehb/control/transmitValue_i_2__63/O
                         net (fo=17, routed)          0.142     2.596    buffer103/control/p_2_in_5
    SLICE_X21Y83         LUT6 (Prop_lut6_I1_O)        0.043     2.639 f  buffer103/control/transmitValue_i_2__62/O
                         net (fo=6, routed)           0.175     2.814    fork29/control/generateBlocks[0].regblock/fork29_outs_0_ready
    SLICE_X23Y83         LUT2 (Prop_lut2_I1_O)        0.043     2.857 r  fork29/control/generateBlocks[0].regblock/transmitValue_i_8__3/O
                         net (fo=2, routed)           0.344     3.201    buffer88/control/blockStopArray_1[0]
    SLICE_X22Y82         LUT6 (Prop_lut6_I3_O)        0.043     3.244 f  buffer88/control/transmitValue_i_5__9/O
                         net (fo=1, routed)           0.265     3.509    fork27/control/generateBlocks[3].regblock/fork27_outs_1_ready
    SLICE_X25Y82         LUT6 (Prop_lut6_I4_O)        0.043     3.552 f  fork27/control/generateBlocks[3].regblock/transmitValue_i_2__88/O
                         net (fo=14, routed)          0.204     3.756    buffer88/control/transmitValue_i_4__1
    SLICE_X24Y82         LUT6 (Prop_lut6_I3_O)        0.043     3.799 f  buffer88/control/fullReg_i_6/O
                         net (fo=2, routed)           0.246     4.045    fork25/control/generateBlocks[8].regblock/branch_ready__2
    SLICE_X24Y81         LUT6 (Prop_lut6_I3_O)        0.043     4.088 r  fork25/control/generateBlocks[8].regblock/fullReg_i_5__0/O
                         net (fo=1, routed)           0.166     4.254    fork24/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X24Y80         LUT6 (Prop_lut6_I2_O)        0.043     4.297 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__5/O
                         net (fo=5, routed)           0.189     4.486    buffer32/control/anyBlockStop_3
    SLICE_X24Y79         LUT6 (Prop_lut6_I2_O)        0.043     4.529 r  buffer32/control/dataReg[4]_i_1__10/O
                         net (fo=5, routed)           0.197     4.726    buffer33/E[0]
    SLICE_X24Y79         FDRE                                         r  buffer33/dataReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.540     4.540 r  
                                                      0.000     4.540 r  clk (IN)
                         net (fo=2852, unset)         0.483     5.023    buffer33/clk
    SLICE_X24Y79         FDRE                                         r  buffer33/dataReg_reg[4]/C
                         clock pessimism              0.000     5.023    
                         clock uncertainty           -0.035     4.987    
    SLICE_X24Y79         FDRE (Setup_fdre_C_CE)      -0.194     4.793    buffer33/dataReg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                  0.068    




