
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.445458                       # Number of seconds simulated
sim_ticks                                2445457552500                       # Number of ticks simulated
final_tick                               2445457552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 472524                       # Simulator instruction rate (inst/s)
host_op_rate                                   778121                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2311075610                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669176                       # Number of bytes of host memory used
host_seconds                                  1058.15                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366692                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          127872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       533392000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          533519872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       127872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        127872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    532036224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532036224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         16668500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16672496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      16626132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           16626132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              52290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          218115420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218167709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         52290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52290                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       217561014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217561014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       217561014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             52290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         218115420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            435728723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    16672496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   16626132                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16672496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 16626132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1067036992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534605312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               533519872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532036224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               8272893                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1041812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1041457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1041695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1042383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1042166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1042244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1041836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1041840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1041309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1041725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1042107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1042732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1042455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1042336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1042084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1042272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            522052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           522131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           522246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           522245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           522266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           522083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           522104                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2445432869500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              16672496                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             16626132                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                16672452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 521494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 521538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 521537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 521538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 521542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 521542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 521542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 521567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 521544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 521538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 521536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2026335                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    790.413384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   615.704175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.687340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214047     10.56%     10.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80764      3.99%     14.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76190      3.76%     18.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80096      3.95%     22.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        99433      4.91%     27.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        62409      3.08%     30.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70460      3.48%     33.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        85362      4.21%     37.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1257574     62.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2026335                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       521536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.967947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.881051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.344778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       521532    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        521536                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       521536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.016551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.015643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.177216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           516836     99.10%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              781      0.15%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3906      0.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        521536                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 248891565250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            561500059000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                83362265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14928.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33678.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       436.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       218.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    218.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 15305398                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7693928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73439.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7238567700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3847389975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             59514991620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            21800928060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         115772361120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         149249083860                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8835874560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    300257752020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     97055965920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     299769922365                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1063359443730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            434.830464                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2095065998000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  10102503500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   49153272000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1183899129250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 252745093500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  291119301250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 658438253000                       # Time in different power states
system.mem_ctrls_1.actEnergy               7229464200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3842551350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             59526322800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            21802817700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         115322444640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         149192210970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8809857600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    299461273920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     96292927680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     300576475935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1062071104785                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.303634                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2095268518500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  10038394500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   48961572000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1187829603250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 250758213250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  291178045500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 656691724000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4890915105                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366692                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415783                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619246                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208853                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415783                       # number of integer instructions
system.cpu.num_fp_insts                      66619246                       # number of float instructions
system.cpu.num_int_register_reads          1637209917                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871082                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766836                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714243                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984022                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673939                       # number of memory refs
system.cpu.num_load_insts                   157213791                       # Number of load instructions
system.cpu.num_store_insts                  114460148                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4890915105                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678400                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202234      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028817     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213791     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460148     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366692                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17140175                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2046.989742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254532333                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17142223                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.848269                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7650344500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2046.989742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          741                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1075                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         288816779                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        288816779                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    156805593                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156805593                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     97726740                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       97726740                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     254532333                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254532333                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254532333                       # number of overall hits
system.cpu.dcache.overall_hits::total       254532333                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       408802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        408802                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     16733421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16733421                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     17142223                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17142223                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     17142223                       # number of overall misses
system.cpu.dcache.overall_misses::total      17142223                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  30656639500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30656639500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1424537311500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1424537311500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1455193951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1455193951000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1455193951000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1455193951000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214395                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460161                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002600                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.146194                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.063098                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063098                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.063098                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063098                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74991.412713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74991.412713                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85131.265836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85131.265836                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84889.454011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84889.454011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84889.454011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84889.454011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     16940376                       # number of writebacks
system.cpu.dcache.writebacks::total          16940376                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       408802                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       408802                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     16733421                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     17142223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17142223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     17142223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17142223                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  30247837500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30247837500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1407803890500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1407803890500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1438051728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1438051728000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1438051728000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1438051728000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.146194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063098                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063098                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73991.412713                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73991.412713                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 84131.265836                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84131.265836                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83889.454011                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83889.454011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83889.454011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83889.454011                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           4990286                       # number of replacements
system.cpu.icache.tags.tagsinuse           786.475505                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           670362355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           4991302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.306110                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   786.475505                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.768042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.768042                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          744                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         680344959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        680344959                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    670362355                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       670362355                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     670362355                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        670362355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    670362355                       # number of overall hits
system.cpu.icache.overall_hits::total       670362355                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      4991302                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4991302                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      4991302                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4991302                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      4991302                       # number of overall misses
system.cpu.icache.overall_misses::total       4991302                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  65369342500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  65369342500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  65369342500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  65369342500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  65369342500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  65369342500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007391                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007391                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007391                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007391                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007391                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13096.651435                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13096.651435                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13096.651435                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13096.651435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13096.651435                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13096.651435                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      4990286                       # number of writebacks
system.cpu.icache.writebacks::total           4990286                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      4991302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      4991302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      4991302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      4991302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  60378040500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  60378040500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  60378040500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  60378040500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  60378040500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  60378040500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007391                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007391                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007391                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12096.651435                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12096.651435                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12096.651435                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12096.651435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12096.651435                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12096.651435                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  16643205                       # number of replacements
system.l2.tags.tagsinuse                 32658.190841                       # Cycle average of tags in use
system.l2.tags.total_refs                    27587296                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16675973                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.654314                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               11069556000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      267.798114                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        448.857760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      31941.534967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.008173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.974778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996649                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          888                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31784                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105203945                       # Number of tag accesses
system.l2.tags.data_accesses                105203945                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     16940376                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16940376                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      4990286                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4990286                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             145243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145243                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         4987306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4987306                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         328480                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            328480                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               4987306                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                473723                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5461029                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              4987306                       # number of overall hits
system.l2.overall_hits::cpu.data               473723                       # number of overall hits
system.l2.overall_hits::total                 5461029                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         16588178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            16588178                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3996                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3996                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        80322                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           80322                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3996                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            16668500                       # number of demand (read+write) misses
system.l2.demand_misses::total               16672496                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3996                       # number of overall misses
system.l2.overall_misses::cpu.data           16668500                       # number of overall misses
system.l2.overall_misses::total              16672496                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1381178707500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1381178707500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    524374500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    524374500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26185594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26185594000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     524374500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1407364301500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1407888676000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    524374500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1407364301500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1407888676000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     16940376                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16940376                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4990286                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          16733421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        4991302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       408802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408802                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           4991302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          17142223                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22133525                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          4991302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         17142223                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22133525                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.991320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991320                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000801                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.196481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.196481                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000801                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.972365                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.753269                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000801                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.972365                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.753269                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83262.833778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83262.833778                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 131224.849850                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 131224.849850                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 326007.743831                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 326007.743831                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 131224.849850                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 84432.570507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84443.785502                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 131224.849850                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 84432.570507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84443.785502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks             16626132                       # number of writebacks
system.l2.writebacks::total                  16626132                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          717                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           717                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     16588178                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       16588178                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3996                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3996                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        80322                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        80322                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3996                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       16668500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          16672496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3996                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      16668500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16672496                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 1215296927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1215296927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    484414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    484414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  25382374000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  25382374000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    484414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 1240679301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1241163716000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    484414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 1240679301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1241163716000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.991320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000801                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.196481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.196481                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.972365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.753269                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.972365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.753269                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73262.833778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73262.833778                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 121224.849850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 121224.849850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 316007.743831                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 316007.743831                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 121224.849850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 74432.570507                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74443.785502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 121224.849850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 74432.570507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74443.785502                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      33311777                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     16639281                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              84318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     16626132                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13149                       # Transaction distribution
system.membus.trans_dist::ReadExReq          16588178                       # Transaction distribution
system.membus.trans_dist::ReadExResp         16588178                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84318                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49984273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     49984273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49984273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1065556096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1065556096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1065556096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16672496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16672496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16672496                       # Request fanout histogram
system.membus.reqLayer2.occupancy         66564072500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        54445216000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     44263986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     22130461                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4641                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2445457552500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5400104                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33566508                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      4990286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          216872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        16733421                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       4991302                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408802                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     14972890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51424621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              66397511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    319410816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1090643168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1410053984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16643205                       # Total snoops (count)
system.tol2bus.snoopTraffic                 532036224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38776730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38772089     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4641      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38776730                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33097324000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4991302000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17142223000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
