###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:49:04 2025
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin CLK_DIV_TX/odd_edge_tog_reg/CK 
Endpoint:   CLK_DIV_TX/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: CLK_DIV_TX/div_clk_reg/Q       (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.674
  Arrival Time                  0.742
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.068 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.055 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |   -0.043 | 
     | U1_mux2X1/U1                              | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.087 |   0.112 |    0.044 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.155 |    0.086 | 
     | UART_CLK_M__L2_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.180 |    0.112 | 
     | CLK_DIV_TX/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.067 | 0.166 |   0.346 |    0.277 | 
     | CLK_DIV_TX/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX8M     | 0.025 | 0.043 |   0.389 |    0.321 | 
     | CLK_DIV_TX/FE_PHC9_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.062 | 0.353 |   0.742 |    0.673 | 
     | CLK_DIV_TX/odd_edge_tog_reg               | SI ^        | SDFFSQX2M  | 0.062 | 0.000 |   0.742 |    0.674 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.068 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.082 | 
     | scan_clk__L2_I0             | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |    0.094 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.088 |   0.113 |    0.182 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.156 |    0.224 | 
     | UART_CLK_M__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.181 |    0.250 | 
     | UART_CLK_M__L3_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.229 |    0.298 | 
     | UART_CLK_M__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.284 |    0.352 | 
     | UART_CLK_M__L5_I0           | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.316 |    0.384 | 
     | UART_CLK_M__L6_I0           | A v -> Y v  | CLKBUFX20M | 0.021 | 0.057 |   0.373 |    0.442 | 
     | UART_CLK_M__L7_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.424 |    0.493 | 
     | UART_CLK_M__L8_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.476 |    0.545 | 
     | UART_CLK_M__L9_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.597 | 
     | UART_CLK_M__L10_I0          | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.592 |    0.661 | 
     | UART_CLK_M__L11_I0          | A v -> Y ^  | CLKINVX40M | 0.025 | 0.027 |   0.620 |    0.688 | 
     | CLK_DIV_TX/odd_edge_tog_reg | CK ^        | SDFFSQX2M  | 0.025 | 0.003 |   0.622 |    0.691 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.739
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.075 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |   -0.062 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |   -0.050 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.026 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.068 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.093 | 
     | UART_CLK_M__L3_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.022 | 0.048 |   0.216 |    0.141 | 
     | UART_CLK_M__L4_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.033 | 0.055 |   0.271 |    0.196 | 
     | UART_CLK_M__L5_I0                               | A ^ -> Y v  | CLKINVX32M    | 0.038 | 0.032 |   0.303 |    0.228 | 
     | UART_CLK_M__L6_I2                               | A v -> Y ^  | CLKINVX40M    | 0.015 | 0.024 |   0.327 |    0.252 | 
     | CLK_DIV_TX/U15                                  | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.383 |    0.308 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.383 |    0.308 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.462 |    0.387 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.495 |    0.420 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.551 |    0.476 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.588 |    0.513 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.150 |   0.739 |    0.664 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.739 |    0.664 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.075 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |    0.087 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |    0.100 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.175 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.218 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.243 | 
     | CLK_DIV_TX/div_clk_reg                          | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.334 |    0.409 | 
     | CLK_DIV_TX/U15                                  | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.071 |   0.405 |    0.479 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.405 |    0.479 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.483 |    0.558 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.516 |    0.591 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.572 |    0.647 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.610 |    0.685 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.042 | 0.006 |   0.616 |    0.691 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin CLK_DIV_RX/odd_edge_tog_reg/CK 
Endpoint:   CLK_DIV_RX/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'scan_clk'
Beginpoint: CLK_DIV_RX/div_clk_reg/Q       (^) triggered by  leading edge of 
'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  0.748
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.076 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.062 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |   -0.051 | 
     | U1_mux2X1/U1                              | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.087 |   0.112 |    0.037 | 
     | UART_CLK_M__L1_I0                         | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.155 |    0.079 | 
     | UART_CLK_M__L2_I0                         | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.180 |    0.104 | 
     | CLK_DIV_RX/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.064 | 0.163 |   0.343 |    0.267 | 
     | CLK_DIV_RX/div_clk__Exclude_0             | A ^ -> Y ^  | BUFX8M     | 0.027 | 0.044 |   0.387 |    0.311 | 
     | CLK_DIV_RX/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.073 | 0.361 |   0.748 |    0.672 | 
     | CLK_DIV_RX/odd_edge_tog_reg               | SI ^        | SDFFSQX1M  | 0.073 | 0.000 |   0.748 |    0.672 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^  |            | 0.000 |       |   0.000 |    0.076 | 
     | scan_clk__L1_I0             | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.089 | 
     | scan_clk__L2_I0             | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |    0.101 | 
     | U1_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.088 |   0.113 |    0.189 | 
     | UART_CLK_M__L1_I0           | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.156 |    0.232 | 
     | UART_CLK_M__L2_I0           | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.181 |    0.257 | 
     | UART_CLK_M__L3_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.229 |    0.305 | 
     | UART_CLK_M__L4_I0           | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.284 |    0.360 | 
     | UART_CLK_M__L5_I0           | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.316 |    0.392 | 
     | UART_CLK_M__L6_I0           | A v -> Y v  | CLKBUFX20M | 0.021 | 0.057 |   0.373 |    0.449 | 
     | UART_CLK_M__L7_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.424 |    0.500 | 
     | UART_CLK_M__L8_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.476 |    0.552 | 
     | UART_CLK_M__L9_I0           | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.604 | 
     | UART_CLK_M__L10_I0          | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.592 |    0.668 | 
     | UART_CLK_M__L11_I0          | A v -> Y ^  | CLKINVX40M | 0.025 | 0.027 |   0.620 |    0.696 | 
     | CLK_DIV_RX/odd_edge_tog_reg | CK ^        | SDFFSQX1M  | 0.025 | 0.002 |   0.622 |    0.698 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.740
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.076 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |   -0.063 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |   -0.051 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.025 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.067 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.092 | 
     | UART_CLK_M__L3_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.022 | 0.048 |   0.216 |    0.140 | 
     | UART_CLK_M__L4_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.033 | 0.055 |   0.271 |    0.195 | 
     | UART_CLK_M__L5_I0                               | A ^ -> Y v  | CLKINVX32M    | 0.038 | 0.032 |   0.303 |    0.227 | 
     | UART_CLK_M__L6_I2                               | A v -> Y ^  | CLKINVX40M    | 0.015 | 0.024 |   0.327 |    0.251 | 
     | CLK_DIV_TX/U15                                  | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.383 |    0.307 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.383 |    0.307 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.462 |    0.386 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.495 |    0.419 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.551 |    0.475 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.588 |    0.512 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.151 |   0.740 |    0.664 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.740 |    0.664 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.076 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |    0.088 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |    0.101 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.177 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.219 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.244 | 
     | CLK_DIV_TX/div_clk_reg                          | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.334 |    0.410 | 
     | CLK_DIV_TX/U15                                  | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.071 |   0.405 |    0.481 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.405 |    0.481 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.483 |    0.559 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.516 |    0.592 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.572 |    0.648 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.610 |    0.686 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] | CK ^        | SDFFRQX2M     | 0.042 | 0.006 |   0.616 |    0.692 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.744
  Slack Time                    0.081
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.081 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |   -0.069 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |   -0.056 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.019 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.062 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.087 | 
     | UART_CLK_M__L3_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.022 | 0.048 |   0.216 |    0.135 | 
     | UART_CLK_M__L4_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.033 | 0.055 |   0.271 |    0.190 | 
     | UART_CLK_M__L5_I0                               | A ^ -> Y v  | CLKINVX32M    | 0.038 | 0.032 |   0.303 |    0.222 | 
     | UART_CLK_M__L6_I2                               | A v -> Y ^  | CLKINVX40M    | 0.015 | 0.024 |   0.327 |    0.246 | 
     | CLK_DIV_TX/U15                                  | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.383 |    0.302 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.383 |    0.302 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.462 |    0.381 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.495 |    0.414 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.551 |    0.470 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.588 |    0.507 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.043 | 0.156 |   0.744 |    0.663 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | D ^         | SDFFRQX2M     | 0.043 | 0.000 |   0.744 |    0.663 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.081 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.012 |    0.094 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |    0.106 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.182 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.224 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.249 | 
     | CLK_DIV_TX/div_clk_reg                          | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.334 |    0.415 | 
     | CLK_DIV_TX/U15                                  | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.071 |   0.405 |    0.486 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.405 |    0.486 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.483 |    0.564 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.516 |    0.597 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.572 |    0.654 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.610 |    0.691 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] | CK ^        | SDFFRQX2M     | 0.042 | 0.006 |   0.616 |    0.697 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] 
/CK 
Endpoint:   ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D (^) checked with 
leading edge of 'TX_CLK'
Beginpoint: ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /Q    (^) triggered by 
leading edge of 'TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.613
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.745
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.085 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.013 |   -0.072 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |   -0.060 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.016 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.058 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.083 | 
     | UART_CLK_M__L3_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.022 | 0.048 |   0.216 |    0.132 | 
     | UART_CLK_M__L4_I0                               | A ^ -> Y ^  | CLKBUFX24M    | 0.033 | 0.055 |   0.271 |    0.186 | 
     | UART_CLK_M__L5_I0                               | A ^ -> Y v  | CLKINVX32M    | 0.038 | 0.032 |   0.303 |    0.218 | 
     | UART_CLK_M__L6_I2                               | A v -> Y ^  | CLKINVX40M    | 0.015 | 0.024 |   0.327 |    0.242 | 
     | CLK_DIV_TX/U15                                  | A ^ -> Y ^  | MX2X2M        | 0.035 | 0.056 |   0.383 |    0.299 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.383 |    0.299 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.462 |    0.377 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.495 |    0.410 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.551 |    0.466 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.588 |    0.504 | 
     | ASYN_FIFO/link_synchronizer_read/\ff1_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M     | 0.042 | 0.156 |   0.745 |    0.660 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] | D ^         | SDFFRQX2M     | 0.042 | 0.000 |   0.745 |    0.660 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                                 |             |               |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                                 | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.085 | 
     | UART_CLK__L1_I0                                 | A ^ -> Y v  | CLKINVX40M    | 0.007 | 0.013 |   0.012 |    0.097 | 
     | UART_CLK__L2_I0                                 | A v -> Y ^  | CLKINVX8M     | 0.013 | 0.012 |   0.025 |    0.110 | 
     | U1_mux2X1/U1                                    | A0 ^ -> Y ^ | AO2B2X2M      | 0.071 | 0.076 |   0.101 |    0.185 | 
     | UART_CLK_M__L1_I0                               | A ^ -> Y v  | CLKINVX8M     | 0.045 | 0.042 |   0.143 |    0.228 | 
     | UART_CLK_M__L2_I0                               | A v -> Y ^  | CLKINVX24M    | 0.025 | 0.025 |   0.168 |    0.253 | 
     | CLK_DIV_TX/div_clk_reg                          | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.166 |   0.334 |    0.418 | 
     | CLK_DIV_TX/U15                                  | B ^ -> Y ^  | MX2X2M        | 0.035 | 0.071 |   0.405 |    0.489 | 
     | CLK_DIV_TX                                      | o_div_clk ^ | ClkDiv_test_1 |       |       |   0.405 |    0.489 | 
     | U2_mux2X1/U1                                    | A ^ -> Y ^  | MX2X2M        | 0.067 | 0.078 |   0.483 |    0.568 | 
     | TX_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX6M     | 0.035 | 0.033 |   0.516 |    0.601 | 
     | TX_CLK_M__L2_I0                                 | A v -> Y v  | BUFX18M       | 0.028 | 0.056 |   0.572 |    0.657 | 
     | TX_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M    | 0.040 | 0.037 |   0.610 |    0.694 | 
     | ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] | CK ^        | SDFFRQX2M     | 0.041 | 0.003 |   0.613 |    0.697 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[2] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /Q    (^) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.764
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.093 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.079 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.032 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.019 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.072 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.124 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.178 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.195 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.268 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.300 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.360 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.393 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.418 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.454 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.490 | 
     | REF_CLK_M__L7_I13                                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.523 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[2]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.764 |    0.671 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.764 |    0.671 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.107 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.154 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.205 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.258 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.310 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.364 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.381 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.454 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.487 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.547 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.580 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.605 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.640 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.677 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.037 |   0.621 |    0.714 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.623 |    0.716 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[1] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /Q    (^) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.764
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.094 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.080 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.033 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.018 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.071 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.123 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.177 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.194 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.267 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.299 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.360 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.392 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.417 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.453 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.489 | 
     | REF_CLK_M__L7_I13                                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.522 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[1]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.764 |    0.670 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.764 |    0.670 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.094 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.107 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.154 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.206 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.259 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.311 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.365 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.382 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.455 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.487 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.548 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.580 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.606 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.641 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.678 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.037 |   0.621 |    0.715 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.623 |    0.717 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin DATA_SYNC/\ff_reg[0] /CK 
Endpoint:   DATA_SYNC/\ff_reg[0] /D                 (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: UART/UART_Rx/FSM_block/data_valid_reg/Q (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.759
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0                       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.081 | 
     | scan_clk__L2_I1                       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.034 | 
     | scan_clk__L3_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.017 | 
     | scan_clk__L4_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.070 | 
     | scan_clk__L5_I0                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.122 | 
     | scan_clk__L6_I0                       | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.176 | 
     | scan_clk__L7_I1                       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.323 |    0.228 | 
     | scan_clk__L8_I0                       | A v -> Y v  | CLKBUFX20M | 0.020 | 0.050 |   0.373 |    0.278 | 
     | scan_clk__L9_I0                       | A v -> Y ^  | CLKINVX6M  | 0.024 | 0.021 |   0.394 |    0.299 | 
     | U3_mux2X1/U1                          | B ^ -> Y ^  | MX2X2M     | 0.064 | 0.081 |   0.475 |    0.380 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX6M  | 0.031 | 0.029 |   0.504 |    0.409 | 
     | RX_CLK_M__L2_I0                       | A v -> Y v  | BUFX14M    | 0.030 | 0.056 |   0.560 |    0.466 | 
     | RX_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.032 | 0.032 |   0.592 |    0.497 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.166 |   0.759 |    0.664 | 
     | DATA_SYNC/\ff_reg[0]                  | D ^         | SDFFRQX2M  | 0.066 | 0.000 |   0.759 |    0.664 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.108 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.155 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.207 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.260 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.312 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.366 | 
     | scan_clk__L7_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.383 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.456 | 
     | REF_CLK_M__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.488 | 
     | REF_CLK_M__L2_I0     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.549 | 
     | REF_CLK_M__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.581 | 
     | REF_CLK_M__L4_I0     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.607 | 
     | REF_CLK_M__L5_I1     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.642 | 
     | REF_CLK_M__L6_I3     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.679 | 
     | REF_CLK_M__L7_I13    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.617 |    0.711 | 
     | DATA_SYNC/\ff_reg[0] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.619 |    0.713 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin DATA_SYNC/\ff_reg[1] /CK 
Endpoint:   DATA_SYNC/\ff_reg[1] /D (^) checked with  leading edge of 'scan_clk'
Beginpoint: DATA_SYNC/\ff_reg[0] /Q (^) triggered by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.762
  Slack Time                    0.095
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.095 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.081 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.035 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.017 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.070 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.122 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.176 | 
     | scan_clk__L7_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.193 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.266 | 
     | REF_CLK_M__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.298 | 
     | REF_CLK_M__L2_I0     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.358 | 
     | REF_CLK_M__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.391 | 
     | REF_CLK_M__L4_I0     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.416 | 
     | REF_CLK_M__L5_I1     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.452 | 
     | REF_CLK_M__L6_I3     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.488 | 
     | REF_CLK_M__L7_I13    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.521 | 
     | DATA_SYNC/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.146 |   0.762 |    0.667 | 
     | DATA_SYNC/\ff_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.762 |    0.667 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.095 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.109 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.155 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.207 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.260 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.312 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.366 | 
     | scan_clk__L7_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.383 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.456 | 
     | REF_CLK_M__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.488 | 
     | REF_CLK_M__L2_I0     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.549 | 
     | REF_CLK_M__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.582 | 
     | REF_CLK_M__L4_I0     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.607 | 
     | REF_CLK_M__L5_I1     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.642 | 
     | REF_CLK_M__L6_I3     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.679 | 
     | REF_CLK_M__L7_I13    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.617 |    0.712 | 
     | DATA_SYNC/\ff_reg[1] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.619 |    0.714 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin REGISTER_FILE/\Reg_File_reg[15][4] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: REGISTER_FILE/\Reg_File_reg[15][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.764
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.097 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.083 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.036 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.015 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.068 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.120 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.174 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.191 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.264 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.296 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.356 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.389 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.414 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.553 |    0.457 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.591 |    0.494 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.526 | 
     | REGISTER_FILE/\Reg_File_reg[15][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.141 |   0.764 |    0.667 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.764 |    0.667 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    0.097 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.111 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.157 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.209 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.262 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.314 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.368 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.385 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.458 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.490 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.551 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.584 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.609 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.554 |    0.651 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.592 |    0.689 | 
     | REF_CLK_M__L7_I4                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.624 |    0.721 | 
     | REGISTER_FILE/\Reg_File_reg[15][4] | CK ^        | SDFFQX2M   | 0.027 | 0.002 |   0.626 |    0.723 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.244
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.097 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.072 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.018 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.006 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.140 |   0.244 |    0.146 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | SI ^        | SDFFQX2M   | 0.049 | 0.000 |   0.244 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.098 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.098 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.124 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.178 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.201 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.105 |    0.203 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RST_SYN_UART/\ff_reg[1] /CK 
Endpoint:   RST_SYN_UART/\ff_reg[1] /D (^) checked with  leading edge of 'scan_
clk'
Beginpoint: RST_SYN_UART/\ff_reg[0] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.765
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.084 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |   -0.073 | 
     | U1_mux2X1/U1            | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.087 |   0.112 |    0.014 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.155 |    0.057 | 
     | UART_CLK_M__L2_I0       | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.180 |    0.082 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.228 |    0.130 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.283 |    0.185 | 
     | UART_CLK_M__L5_I0       | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.315 |    0.217 | 
     | UART_CLK_M__L6_I0       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.057 |   0.372 |    0.275 | 
     | UART_CLK_M__L7_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.423 |    0.326 | 
     | UART_CLK_M__L8_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.475 |    0.378 | 
     | UART_CLK_M__L9_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.528 |    0.430 | 
     | UART_CLK_M__L10_I0      | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.591 |    0.494 | 
     | UART_CLK_M__L11_I0      | A v -> Y ^  | CLKINVX40M | 0.025 | 0.027 |   0.619 |    0.521 | 
     | RST_SYN_UART/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.146 |   0.765 |    0.667 | 
     | RST_SYN_UART/\ff_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.765 |    0.667 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.111 | 
     | scan_clk__L2_I0         | A v -> Y ^  | CLKINVX6M  | 0.011 | 0.012 |   0.025 |    0.123 | 
     | U1_mux2X1/U1            | B1 ^ -> Y ^ | AO2B2X2M   | 0.072 | 0.088 |   0.113 |    0.211 | 
     | UART_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.045 | 0.043 |   0.156 |    0.254 | 
     | UART_CLK_M__L2_I0       | A v -> Y ^  | CLKINVX24M | 0.025 | 0.025 |   0.181 |    0.279 | 
     | UART_CLK_M__L3_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.022 | 0.048 |   0.229 |    0.327 | 
     | UART_CLK_M__L4_I0       | A ^ -> Y ^  | CLKBUFX24M | 0.033 | 0.055 |   0.284 |    0.382 | 
     | UART_CLK_M__L5_I0       | A ^ -> Y v  | CLKINVX32M | 0.038 | 0.032 |   0.316 |    0.414 | 
     | UART_CLK_M__L6_I0       | A v -> Y v  | CLKBUFX20M | 0.021 | 0.057 |   0.373 |    0.471 | 
     | UART_CLK_M__L7_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.051 |   0.424 |    0.522 | 
     | UART_CLK_M__L8_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.476 |    0.574 | 
     | UART_CLK_M__L9_I0       | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.529 |    0.626 | 
     | UART_CLK_M__L10_I0      | A v -> Y v  | CLKBUFX20M | 0.036 | 0.064 |   0.592 |    0.690 | 
     | UART_CLK_M__L11_I0      | A v -> Y ^  | CLKINVX40M | 0.025 | 0.027 |   0.620 |    0.718 | 
     | RST_SYN_UART/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.025 | 0.003 |   0.623 |    0.721 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.759
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.085 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.038 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.014 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.066 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.119 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.173 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.190 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.262 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.294 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.355 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.388 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.413 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.448 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.490 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.518 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.143 |   0.759 |    0.661 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][2] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.759 |    0.661 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.112 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.159 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.210 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.263 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.315 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.369 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.386 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.460 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.492 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.552 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.585 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.610 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.646 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.687 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.716 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][2] | CK ^        | SDFFQX2M   | 0.025 | 0.003 |   0.620 |    0.718 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /D (^) checked with  leading edge of 'scan_
clk'
Beginpoint: RST_SYN_REF/\ff_reg[0] /Q (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.768
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.085 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.038 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.014 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.066 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.119 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.173 | 
     | scan_clk__L7_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.190 | 
     | U0_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.262 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.294 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.355 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.387 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.413 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.553 |    0.455 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.591 |    0.493 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.525 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.145 |   0.768 |    0.670 | 
     | RST_SYN_REF/\ff_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.768 |    0.670 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.112 | 
     | scan_clk__L2_I1        | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.159 | 
     | scan_clk__L3_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.211 | 
     | scan_clk__L4_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.263 | 
     | scan_clk__L5_I0        | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.315 | 
     | scan_clk__L6_I0        | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.370 | 
     | scan_clk__L7_I0        | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.386 | 
     | U0_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.460 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.492 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.553 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.585 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.610 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.554 |    0.653 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.592 |    0.690 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.624 |    0.722 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.027 | 0.002 |   0.626 |    0.724 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.147
  Arrival Time                  0.246
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.099 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.099 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.073 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.019 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.005 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^ -> Q ^ | SDFFQX2M   | 0.051 | 0.142 |   0.246 |    0.147 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | SI ^        | SDFFQX2M   | 0.051 | 0.000 |   0.246 |    0.147 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.099 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.125 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.179 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.203 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.106 |    0.205 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.245
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.099 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.099 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.073 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.020 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.004 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.141 |   0.245 |    0.145 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.245 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.126 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.180 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.203 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.105 |    0.204 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.246
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.099 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.073 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.020 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.004 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.142 |   0.245 |    0.146 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | SI ^        | SDFFQX2M   | 0.052 | 0.000 |   0.246 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.126 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.180 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.203 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.105 |    0.205 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[5][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.662
  Arrival Time                  0.762
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.086 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.039 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.013 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.065 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.117 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.172 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.261 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.293 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.354 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.386 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.411 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.447 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.489 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.516 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.059 | 0.146 |   0.762 |    0.662 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][1] | SI ^        | SDFFQX2M   | 0.059 | 0.000 |   0.762 |    0.662 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.160 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.212 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.264 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.317 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.371 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.388 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.461 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.493 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.554 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.586 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.611 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.647 | 
     | REF_CLK_M__L6_I3                     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.683 | 
     | REF_CLK_M__L7_I15                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.038 |   0.622 |    0.721 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][1] | CK ^        | SDFFQX2M   | 0.025 | 0.000 |   0.622 |    0.721 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.759
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.086 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.039 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.012 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.065 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.117 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.171 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.261 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.293 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.386 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.411 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.447 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.488 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.516 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.143 |   0.758 |    0.659 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][2] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.759 |    0.659 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.113 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.160 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.212 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.317 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.371 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.388 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.461 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.493 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.554 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.586 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.612 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.647 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.689 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.716 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][2] | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.618 |    0.718 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.246
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.074 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.020 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.004 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.142 |   0.246 |    0.145 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | SI ^        | SDFFQX2M   | 0.053 | 0.000 |   0.246 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.100 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.126 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.180 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.204 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.105 |    0.205 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin REGISTER_FILE/\Reg_File_reg[15][1] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: REGISTER_FILE/\Reg_File_reg[15][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  0.765
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.040 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.012 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.064 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.117 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.171 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.260 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.292 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.385 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.411 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.553 |    0.453 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.591 |    0.490 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.522 | 
     | REGISTER_FILE/\Reg_File_reg[15][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.142 |   0.765 |    0.664 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.765 |    0.664 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.161 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.213 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.317 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.372 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.389 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.462 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.494 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.555 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.587 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.612 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.554 |    0.655 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.592 |    0.692 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.724 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^        | SDFFQX2M   | 0.027 | 0.000 |   0.624 |    0.724 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[0][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[0][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.761
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.040 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.012 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.064 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.117 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.171 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.260 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.292 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.385 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.411 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.446 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.488 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.515 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.145 |   0.761 |    0.661 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][2] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.761 |    0.661 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.161 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.213 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.317 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.372 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.389 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.462 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.494 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.555 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.587 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.612 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.648 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.690 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][2] | CK ^        | SDFFQX2M   | 0.025 | 0.003 |   0.620 |    0.721 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /
CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI (^) checked with  
leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /Q  (^) triggered by  
leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.764
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.100 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I1                               | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.040 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.012 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.064 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.117 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.171 | 
     | scan_clk__L7_I0                               | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                                  | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.260 | 
     | REF_CLK_M__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.292 | 
     | REF_CLK_M__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                              | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.385 | 
     | REF_CLK_M__L4_I0                              | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.411 | 
     | REF_CLK_M__L5_I1                              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.446 | 
     | REF_CLK_M__L6_I3                              | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.483 | 
     | REF_CLK_M__L7_I13                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.515 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.148 |   0.764 |    0.663 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.764 |    0.663 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                               |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                               | scan_clk ^  |            | 0.000 |       |   0.000 |    0.100 | 
     | scan_clk__L1_I0                               | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I1                               | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.161 | 
     | scan_clk__L3_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.213 | 
     | scan_clk__L4_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                               | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.317 | 
     | scan_clk__L6_I0                               | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.372 | 
     | scan_clk__L7_I0                               | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.389 | 
     | U0_mux2X1/U1                                  | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.462 | 
     | REF_CLK_M__L1_I0                              | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.494 | 
     | REF_CLK_M__L2_I0                              | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.555 | 
     | REF_CLK_M__L3_I0                              | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.587 | 
     | REF_CLK_M__L4_I0                              | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.612 | 
     | REF_CLK_M__L5_I1                              | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.648 | 
     | REF_CLK_M__L6_I3                              | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.684 | 
     | REF_CLK_M__L7_I14                             | A v -> Y ^  | CLKINVX32M | 0.026 | 0.037 |   0.621 |    0.722 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] | CK ^        | SDFFRQX2M  | 0.026 | 0.002 |   0.623 |    0.723 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[1][7] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.759
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.040 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.012 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.064 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.116 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.171 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.188 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.260 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.292 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.385 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.410 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.446 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.488 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.515 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.143 |   0.758 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][0] | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.759 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.161 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.213 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.318 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.372 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.389 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.462 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.494 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.555 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.587 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.612 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.648 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.690 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.617 |    0.717 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][0] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.617 |    0.718 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 
'ALU_CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 
'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.106
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.147
  Arrival Time                  0.247
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.075 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.021 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.003 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.144 |   0.247 |    0.147 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | SI ^        | SDFFQX2M   | 0.053 | 0.000 |   0.247 |    0.147 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.127 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.181 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.204 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.106 |    0.207 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[5][6] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.759
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.101 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.087 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.040 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.064 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.116 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.187 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.260 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.292 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.353 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.385 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.410 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.446 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.488 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.027 |   0.615 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][6] | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.144 |   0.759 |    0.659 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][7] | SI ^        | SDFFQX2M   | 0.055 | 0.000 |   0.759 |    0.659 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.101 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.114 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.161 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.213 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.265 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.318 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.372 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.389 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.462 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.494 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.555 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.587 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.648 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.690 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.027 |   0.616 |    0.717 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][7] | CK ^        | SDFFQX2M   | 0.025 | 0.002 |   0.618 |    0.719 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.246
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.100 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.075 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.021 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.003 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.142 |   0.246 |    0.145 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | SI ^        | SDFFQX2M   | 0.053 | 0.000 |   0.246 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.127 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.181 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.204 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.105 |    0.206 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.247
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.075 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.021 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.003 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.143 |   0.247 |    0.146 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.247 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.127 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.181 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.205 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M   | 0.024 | 0.002 |   0.105 |    0.206 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_UNIT/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.105
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.146
  Arrival Time                  0.247
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |   -0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.101 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |   -0.075 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |   -0.021 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.003 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.143 |   0.247 |    0.145 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | SI ^        | SDFFQX2M   | 0.054 | 0.000 |   0.247 |    0.146 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.045 |       |   0.000 |    0.101 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |    0.102 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.026 | 0.026 |   0.026 |    0.127 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.025 | 0.054 |   0.080 |    0.181 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.024 | 0.024 |   0.104 |    0.205 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.105 |    0.206 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[7][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[7][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.765
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.187 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I3                     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.481 | 
     | REF_CLK_M__L7_I15                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.038 |   0.621 |    0.519 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.144 |   0.765 |    0.663 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][1] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.765 |    0.663 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I3                     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.685 | 
     | REF_CLK_M__L7_I15                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.038 |   0.622 |    0.723 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][1] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.623 |    0.724 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[4][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[4][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.759
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.187 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.487 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.615 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.144 |   0.759 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][4] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.759 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][4] | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.617 |    0.719 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][3] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[5][2] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.759
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.187 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.487 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.615 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.144 |   0.759 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][3] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.759 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][3] | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.617 |    0.719 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[0] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /Q    (^) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.768
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.187 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.481 | 
     | REF_CLK_M__L7_I13                                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.514 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[0]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.152 |   0.768 |    0.666 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   0.768 |    0.666 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.162 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.495 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.685 | 
     | REF_CLK_M__L7_I13                                | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.617 |    0.718 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.619 |    0.721 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][2] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[3][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.763
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.487 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.060 | 0.147 |   0.762 |    0.661 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | SI ^        | SDFFQX2M   | 0.060 | 0.000 |   0.763 |    0.661 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | CK ^        | SDFFQX2M   | 0.025 | 0.003 |   0.620 |    0.722 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[3][3] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[3][2] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.762
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.011 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.170 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.487 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.617 |    0.515 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][2] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.146 |   0.762 |    0.661 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.762 |    0.661 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.613 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[3][3] | CK ^        | SDFFQX2M   | 0.025 | 0.002 |   0.620 |    0.722 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[1][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[1][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.762
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.352 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.617 |    0.515 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.145 |   0.762 |    0.660 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][4] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.762 |    0.660 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.115 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.162 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.266 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.495 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.588 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][4] | CK ^        | SDFFQX2M   | 0.025 | 0.002 |   0.620 |    0.722 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ASYN_FIFO/link_synchronizer_write/\q2_ptr_
reg[3] /CK 
Endpoint:   ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D (^) checked 
with  leading edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /Q    (^) triggered 
by  leading edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.772
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.041 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.481 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.037 |   0.620 |    0.518 | 
     | ASYN_FIFO/link_synchronizer_write/\ff1_reg[3]    | CK ^ -> Q ^ | SDFFRQX2M  | 0.044 | 0.151 |   0.772 |    0.670 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | D ^         | SDFFRQX2M  | 0.044 | 0.000 |   0.772 |    0.670 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                                  | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.162 | 
     | scan_clk__L3_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                                  | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                                  | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                                     | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                                 | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.495 | 
     | REF_CLK_M__L2_I0                                 | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                                 | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                                 | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.649 | 
     | REF_CLK_M__L6_I3                                 | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.686 | 
     | REF_CLK_M__L7_I14                                | A v -> Y ^  | CLKINVX32M | 0.026 | 0.037 |   0.621 |    0.723 | 
     | ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] | CK ^        | SDFFRQX2M  | 0.026 | 0.001 |   0.623 |    0.724 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[5][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[4][7] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.760
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.088 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.259 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.445 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[4][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.145 |   0.760 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.760 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.463 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.617 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[5][0] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.618 |    0.720 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.760
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.615 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.145 |   0.760 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][4] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.760 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][4] | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.617 |    0.719 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[7][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[7][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.760
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.063 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.291 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.615 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.144 |   0.760 |    0.657 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][4] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.760 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.214 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.373 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.556 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][4] | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.617 |    0.719 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin DATA_SYNC/\ff_reg[1] /CK 
Endpoint:   DATA_SYNC/\ff_reg[1] /SI (^) checked with  leading edge of 'scan_
clk'
Beginpoint: DATA_SYNC/\ff_reg[0] /Q  (^) triggered by  leading edge of 'scan_
clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.762
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I3     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.583 |    0.481 | 
     | REF_CLK_M__L7_I13    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.616 |    0.514 | 
     | DATA_SYNC/\ff_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.146 |   0.762 |    0.659 | 
     | DATA_SYNC/\ff_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.762 |    0.659 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |             |            |       |       |  Time   |   Time   | 
     |----------------------+-------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I3     | A ^ -> Y v  | CLKINVX40M | 0.041 | 0.036 |   0.584 |    0.686 | 
     | REF_CLK_M__L7_I13    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.033 |   0.617 |    0.719 | 
     | DATA_SYNC/\ff_reg[1] | CK ^        | SDFFRQX2M  | 0.027 | 0.002 |   0.619 |    0.721 | 
     +--------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][6] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][5] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.759
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.115 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.186 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.409 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.027 |   0.615 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][5] | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.144 |   0.759 |    0.656 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][6] | SI ^        | SDFFQX2M   | 0.057 | 0.000 |   0.759 |    0.657 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.102 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.319 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.390 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.691 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.027 |   0.616 |    0.718 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][6] | CK ^        | SDFFQX2M   | 0.025 | 0.000 |   0.616 |    0.718 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[1][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[1][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.761
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.486 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.145 |   0.761 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.761 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.614 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.617 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][1] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.618 |    0.721 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin REGISTER_FILE/\Reg_File_reg[15][2] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[15][2] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: REGISTER_FILE/\Reg_File_reg[15][1] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.770
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.010 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.169 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.553 |    0.451 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.591 |    0.488 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.520 | 
     | REGISTER_FILE/\Reg_File_reg[15][1] | CK ^ -> Q ^ | SDFFQX2M   | 0.061 | 0.147 |   0.769 |    0.667 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | SI ^        | SDFFQX2M   | 0.061 | 0.000 |   0.770 |    0.667 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.163 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.496 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.036 | 0.043 |   0.554 |    0.657 | 
     | REF_CLK_M__L6_I1                   | A ^ -> Y v  | CLKINVX40M | 0.043 | 0.037 |   0.592 |    0.694 | 
     | REF_CLK_M__L7_I5                   | A v -> Y ^  | CLKINVX32M | 0.027 | 0.032 |   0.623 |    0.726 | 
     | REGISTER_FILE/\Reg_File_reg[15][2] | CK ^        | SDFFQX2M   | 0.027 | 0.003 |   0.626 |    0.729 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[1][0] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[0][7] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.761
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.009 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.168 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.485 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[0][7] | CK ^ -> Q ^ | SDFFQX2M   | 0.059 | 0.145 |   0.761 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][0] | SI ^        | SDFFQX2M   | 0.059 | 0.000 |   0.761 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.617 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[1][0] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.618 |    0.720 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][4] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][3] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.763
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.009 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.168 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.485 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.617 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][3] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.146 |   0.763 |    0.660 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.763 |    0.660 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.267 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.589 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.618 |    0.720 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | CK ^        | SDFFQX2M   | 0.025 | 0.002 |   0.620 |    0.723 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[7][5] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[7][4] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.761
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.009 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.168 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.351 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.485 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.615 |    0.512 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.145 |   0.760 |    0.657 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][5] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.761 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.116 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.163 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.268 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.496 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.590 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I11                    | A v -> Y ^  | CLKINVX32M | 0.024 | 0.027 |   0.616 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[7][5] | CK ^        | SDFFQX2M   | 0.024 | 0.001 |   0.617 |    0.720 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][1] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[6][0] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.761
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.089 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.042 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.009 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.062 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.168 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.258 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.290 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.350 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.444 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.485 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.616 |    0.513 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][0] | CK ^ -> Q ^ | SDFFQX2M   | 0.058 | 0.145 |   0.761 |    0.658 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][1] | SI ^        | SDFFQX2M   | 0.058 | 0.000 |   0.761 |    0.658 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.164 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.268 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.464 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.497 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.590 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.650 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I9                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.028 |   0.617 |    0.720 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][1] | CK ^        | SDFFQX2M   | 0.025 | 0.001 |   0.618 |    0.721 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[2][5] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI (^) checked with  leading 
edge of 'scan_clk'
Beginpoint: ASYN_FIFO/link_Memory/\RAM_reg[2][4] /Q  (^) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.762
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |   -0.090 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.060 |   -0.043 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.009 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.061 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.114 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.168 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.185 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.257 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.393 |    0.289 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.453 |    0.350 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.486 |    0.383 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.511 |    0.408 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.443 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.588 |    0.485 | 
     | REF_CLK_M__L7_I8                     | A v -> Y ^  | CLKINVX32M | 0.025 | 0.029 |   0.617 |    0.514 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][4] | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.145 |   0.762 |    0.659 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][5] | SI ^        | SDFFQX2M   | 0.056 | 0.000 |   0.762 |    0.659 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |   0.000 |    0.103 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.014 |   0.014 |    0.117 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.021 | 0.047 |   0.061 |    0.164 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.112 |    0.215 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.165 |    0.268 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.022 | 0.052 |   0.217 |    0.320 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.024 | 0.054 |   0.271 |    0.374 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.016 | 0.017 |   0.288 |    0.391 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.047 | 0.073 |   0.361 |    0.465 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.032 | 0.032 |   0.394 |    0.497 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.036 | 0.061 |   0.454 |    0.557 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.024 | 0.032 |   0.487 |    0.590 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.028 | 0.025 |   0.512 |    0.615 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.036 |   0.547 |    0.651 | 
     | REF_CLK_M__L6_I2                     | A ^ -> Y v  | CLKINVX40M | 0.042 | 0.042 |   0.589 |    0.692 | 
     | REF_CLK_M__L7_I10                    | A v -> Y ^  | CLKINVX32M | 0.025 | 0.027 |   0.616 |    0.719 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[2][5] | CK ^        | SDFFQX2M   | 0.025 | 0.002 |   0.618 |    0.721 | 
     +------------------------------------------------------------------------------------------------------+ 

