// Seed: 3733747615
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    output tri1 id_2,
    input  wire id_3,
    input  tri0 id_4,
    output tri  id_5,
    input  wand id_6,
    input  wand id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    output wand id_5,
    input uwire id_6,
    input tri id_7,
    inout tri id_8,
    input uwire id_9
    , id_13,
    input tri0 id_10,
    output supply0 id_11
);
  assign id_5 = id_9;
  and primCall (id_5, id_8, id_3, id_4);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_3,
      id_8,
      id_8,
      id_7,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
