Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Sun Oct 10 02:02:57 2021
| Host         : DESKTOP-FLMO9Q8 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab3_4verilog_methodology_drc_routed.rpt -pb Lab3_4verilog_methodology_drc_routed.pb -rpx Lab3_4verilog_methodology_drc_routed.rpx
| Design       : Lab3_4verilog
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 2          |
| TIMING-20 | Warning  | Non-clocked latch            | 4          |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell gs_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) gs_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell y_reg[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) gs_reg/PRE, y_reg[0]/PRE, y_reg[1]/PRE, y_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch gs_reg/L7 (in gs_reg macro) cannot be properly analyzed as its control pin gs_reg/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch y_reg[0] cannot be properly analyzed as its control pin y_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch y_reg[1] cannot be properly analyzed as its control pin y_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch y_reg[2] cannot be properly analyzed as its control pin y_reg[2]/G is not reached by a timing clock
Related violations: <none>


