#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 25 10:41:26 2022
# Process ID: 13576
# Log file: C:/xilinx_workspace/parking_top/planAhead_run_5/planAhead.log
# Journal file: C:/xilinx_workspace/parking_top/planAhead_run_5/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/xilinx_workspace/parking_top/pa.fromHdl.tcl
# create_project -name parking_top -dir "C:/xilinx_workspace/parking_top/planAhead_run_5" -part xc6slx9tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "parking_top.ucf" [current_fileset -constrset]
Adding file 'C:/xilinx_workspace/parking_top/parking_top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {select_num_cars.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {parking_encoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {d_flipflop_out4bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter_4bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bcd_7seg_decoder.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {parking_top.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top parking_top $srcset
# add_files [list {parking_top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/xilinx_workspace/parking_top/select_num_cars.vhd" into library work
Parsing VHDL file "C:/xilinx_workspace/parking_top/parking_encoder.vhd" into library work
Parsing VHDL file "C:/xilinx_workspace/parking_top/d_flipflop_out4bit.vhd" into library work
Parsing VHDL file "C:/xilinx_workspace/parking_top/counter_4bit.vhd" into library work
Parsing VHDL file "C:/xilinx_workspace/parking_top/bcd_7seg_decoder.vhd" into library work
Parsing VHDL file "C:/xilinx_workspace/parking_top/parking_top.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/xilinx_workspace/parking_top/parking_top.ucf]
Finished Parsing UCF File [C:/xilinx_workspace/parking_top/parking_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: d847a869
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 674.652 ; gain = 156.945
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports CLK_in]
endgroup
save_constraints
startgroup
set_property package_pin P50 [get_ports CLK_in]
endgroup
save_constraints
