// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        data_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [11:0] data_0_V_read;
input  [11:0] data_1_V_read;
input  [11:0] data_2_V_read;
input  [11:0] data_3_V_read;
input  [11:0] data_4_V_read;
input  [11:0] data_5_V_read;
input  [11:0] data_6_V_read;
input  [11:0] data_7_V_read;
input  [11:0] data_8_V_read;
input  [11:0] data_9_V_read;
input  [11:0] data_10_V_read;
input  [11:0] data_11_V_read;
input  [11:0] data_12_V_read;
input  [11:0] data_13_V_read;
input  [11:0] data_14_V_read;
input  [11:0] data_15_V_read;
input  [11:0] data_16_V_read;
input  [11:0] data_17_V_read;
input  [11:0] data_18_V_read;
input  [11:0] data_19_V_read;
input  [11:0] data_20_V_read;
input  [11:0] data_21_V_read;
input  [11:0] data_22_V_read;
input  [11:0] data_23_V_read;
input  [11:0] data_24_V_read;
input  [11:0] data_25_V_read;
input  [11:0] data_26_V_read;
input  [11:0] data_27_V_read;
input  [11:0] data_28_V_read;
input  [11:0] data_29_V_read;
input  [11:0] data_30_V_read;
input  [11:0] data_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln152_fu_1490_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [5:0] outidx7_address0;
reg    outidx7_ce0;
wire   [0:0] outidx7_q0;
wire   [5:0] w12_V_address0;
reg    w12_V_ce0;
wire   [91:0] w12_V_q0;
reg   [0:0] do_init_reg_378;
reg   [5:0] w_index50_reg_394;
reg   [11:0] data_0_V_read51_rewind_reg_408;
reg   [11:0] data_1_V_read52_rewind_reg_422;
reg   [11:0] data_2_V_read53_rewind_reg_436;
reg   [11:0] data_3_V_read54_rewind_reg_450;
reg   [11:0] data_4_V_read55_rewind_reg_464;
reg   [11:0] data_5_V_read56_rewind_reg_478;
reg   [11:0] data_6_V_read57_rewind_reg_492;
reg   [11:0] data_7_V_read58_rewind_reg_506;
reg   [11:0] data_8_V_read59_rewind_reg_520;
reg   [11:0] data_9_V_read60_rewind_reg_534;
reg   [11:0] data_10_V_read61_rewind_reg_548;
reg   [11:0] data_11_V_read62_rewind_reg_562;
reg   [11:0] data_12_V_read63_rewind_reg_576;
reg   [11:0] data_13_V_read64_rewind_reg_590;
reg   [11:0] data_14_V_read65_rewind_reg_604;
reg   [11:0] data_15_V_read66_rewind_reg_618;
reg   [11:0] data_16_V_read67_rewind_reg_632;
reg   [11:0] data_17_V_read68_rewind_reg_646;
reg   [11:0] data_18_V_read69_rewind_reg_660;
reg   [11:0] data_19_V_read70_rewind_reg_674;
reg   [11:0] data_20_V_read71_rewind_reg_688;
reg   [11:0] data_21_V_read72_rewind_reg_702;
reg   [11:0] data_22_V_read73_rewind_reg_716;
reg   [11:0] data_23_V_read74_rewind_reg_730;
reg   [11:0] data_24_V_read75_rewind_reg_744;
reg   [11:0] data_25_V_read76_rewind_reg_758;
reg   [11:0] data_26_V_read77_rewind_reg_772;
reg   [11:0] data_27_V_read78_rewind_reg_786;
reg   [11:0] data_28_V_read79_rewind_reg_800;
reg   [11:0] data_29_V_read80_rewind_reg_814;
reg   [11:0] data_30_V_read81_rewind_reg_828;
reg   [11:0] data_31_V_read82_rewind_reg_842;
reg   [31:0] in_index_0_i_i49_reg_856;
reg   [11:0] data_0_V_read51_phi_reg_870;
reg   [11:0] data_1_V_read52_phi_reg_882;
reg   [11:0] data_2_V_read53_phi_reg_894;
reg   [11:0] data_3_V_read54_phi_reg_906;
reg   [11:0] data_4_V_read55_phi_reg_918;
reg   [11:0] data_5_V_read56_phi_reg_930;
reg   [11:0] data_6_V_read57_phi_reg_942;
reg   [11:0] data_7_V_read58_phi_reg_954;
reg   [11:0] data_8_V_read59_phi_reg_966;
reg   [11:0] data_9_V_read60_phi_reg_978;
reg   [11:0] data_10_V_read61_phi_reg_990;
reg   [11:0] data_11_V_read62_phi_reg_1002;
reg   [11:0] data_12_V_read63_phi_reg_1014;
reg   [11:0] data_13_V_read64_phi_reg_1026;
reg   [11:0] data_14_V_read65_phi_reg_1038;
reg   [11:0] data_15_V_read66_phi_reg_1050;
reg   [11:0] data_16_V_read67_phi_reg_1062;
reg   [11:0] data_17_V_read68_phi_reg_1074;
reg   [11:0] data_18_V_read69_phi_reg_1086;
reg   [11:0] data_19_V_read70_phi_reg_1098;
reg   [11:0] data_20_V_read71_phi_reg_1110;
reg   [11:0] data_21_V_read72_phi_reg_1122;
reg   [11:0] data_22_V_read73_phi_reg_1134;
reg   [11:0] data_23_V_read74_phi_reg_1146;
reg   [11:0] data_24_V_read75_phi_reg_1158;
reg   [11:0] data_25_V_read76_phi_reg_1170;
reg   [11:0] data_26_V_read77_phi_reg_1182;
reg   [11:0] data_27_V_read78_phi_reg_1194;
reg   [11:0] data_28_V_read79_phi_reg_1206;
reg   [11:0] data_29_V_read80_phi_reg_1218;
reg   [11:0] data_30_V_read81_phi_reg_1230;
reg   [11:0] data_31_V_read82_phi_reg_1242;
reg   [15:0] res_15_V_write_assign48_reg_1254;
reg   [15:0] res_14_V_write_assign46_reg_1268;
reg   [15:0] res_13_V_write_assign44_reg_1282;
reg   [15:0] res_12_V_write_assign42_reg_1296;
reg   [15:0] res_11_V_write_assign40_reg_1310;
reg   [15:0] res_10_V_write_assign38_reg_1324;
reg   [15:0] res_9_V_write_assign36_reg_1338;
reg   [15:0] res_8_V_write_assign34_reg_1352;
reg   [15:0] res_7_V_write_assign32_reg_1366;
reg   [15:0] res_6_V_write_assign30_reg_1380;
reg   [15:0] res_5_V_write_assign28_reg_1394;
reg   [15:0] res_4_V_write_assign26_reg_1408;
reg   [15:0] res_3_V_write_assign24_reg_1422;
reg   [15:0] res_2_V_write_assign22_reg_1436;
reg   [15:0] res_1_V_write_assign20_reg_1450;
reg   [15:0] res_0_V_write_assign18_reg_1464;
reg   [0:0] ap_phi_mux_do_init_phi_fu_382_p6;
wire   [5:0] w_index_fu_1484_p2;
reg   [5:0] w_index_reg_2318;
reg   [0:0] icmp_ln152_reg_2323;
reg   [0:0] icmp_ln152_reg_2323_pp0_iter1_reg;
reg   [0:0] out_index_reg_2327;
wire   [11:0] tmp_s_fu_1500_p34;
reg   [11:0] tmp_s_reg_2355;
wire   [11:0] trunc_ln162_2_fu_1570_p1;
reg  signed [11:0] trunc_ln162_2_reg_2361;
reg  signed [11:0] tmp_32_reg_2366;
reg  signed [11:0] tmp_33_reg_2371;
reg  signed [11:0] tmp_34_reg_2376;
reg  signed [11:0] tmp_35_reg_2381;
reg  signed [11:0] tmp_36_reg_2386;
reg  signed [11:0] tmp_37_reg_2391;
reg  signed [7:0] tmp_38_reg_2396;
wire   [31:0] select_ln170_fu_1666_p3;
reg   [31:0] select_ln170_reg_2401;
reg    ap_enable_reg_pp0_iter1;
wire   [15:0] acc_1_V_1_fu_1705_p3;
reg    ap_enable_reg_pp0_iter2;
wire   [15:0] acc_1_V_2_fu_1712_p3;
wire   [15:0] acc_3_V_1_fu_1744_p3;
wire   [15:0] acc_3_V_2_fu_1751_p3;
wire   [15:0] acc_5_V_1_fu_1783_p3;
wire   [15:0] acc_5_V_2_fu_1790_p3;
wire   [15:0] acc_7_V_1_fu_1822_p3;
wire   [15:0] acc_7_V_2_fu_1829_p3;
wire   [15:0] acc_9_V_1_fu_1861_p3;
wire   [15:0] acc_9_V_2_fu_1868_p3;
wire   [15:0] acc_11_V_1_fu_1900_p3;
wire   [15:0] acc_11_V_2_fu_1907_p3;
wire   [15:0] acc_13_V_1_fu_1939_p3;
wire   [15:0] acc_13_V_2_fu_1946_p3;
wire   [15:0] acc_15_V_1_fu_1978_p3;
wire   [15:0] acc_15_V_2_fu_1985_p3;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_w_index50_phi_fu_398_p6;
reg   [11:0] ap_phi_mux_data_0_V_read51_rewind_phi_fu_412_p6;
reg   [11:0] ap_phi_mux_data_1_V_read52_rewind_phi_fu_426_p6;
reg   [11:0] ap_phi_mux_data_2_V_read53_rewind_phi_fu_440_p6;
reg   [11:0] ap_phi_mux_data_3_V_read54_rewind_phi_fu_454_p6;
reg   [11:0] ap_phi_mux_data_4_V_read55_rewind_phi_fu_468_p6;
reg   [11:0] ap_phi_mux_data_5_V_read56_rewind_phi_fu_482_p6;
reg   [11:0] ap_phi_mux_data_6_V_read57_rewind_phi_fu_496_p6;
reg   [11:0] ap_phi_mux_data_7_V_read58_rewind_phi_fu_510_p6;
reg   [11:0] ap_phi_mux_data_8_V_read59_rewind_phi_fu_524_p6;
reg   [11:0] ap_phi_mux_data_9_V_read60_rewind_phi_fu_538_p6;
reg   [11:0] ap_phi_mux_data_10_V_read61_rewind_phi_fu_552_p6;
reg   [11:0] ap_phi_mux_data_11_V_read62_rewind_phi_fu_566_p6;
reg   [11:0] ap_phi_mux_data_12_V_read63_rewind_phi_fu_580_p6;
reg   [11:0] ap_phi_mux_data_13_V_read64_rewind_phi_fu_594_p6;
reg   [11:0] ap_phi_mux_data_14_V_read65_rewind_phi_fu_608_p6;
reg   [11:0] ap_phi_mux_data_15_V_read66_rewind_phi_fu_622_p6;
reg   [11:0] ap_phi_mux_data_16_V_read67_rewind_phi_fu_636_p6;
reg   [11:0] ap_phi_mux_data_17_V_read68_rewind_phi_fu_650_p6;
reg   [11:0] ap_phi_mux_data_18_V_read69_rewind_phi_fu_664_p6;
reg   [11:0] ap_phi_mux_data_19_V_read70_rewind_phi_fu_678_p6;
reg   [11:0] ap_phi_mux_data_20_V_read71_rewind_phi_fu_692_p6;
reg   [11:0] ap_phi_mux_data_21_V_read72_rewind_phi_fu_706_p6;
reg   [11:0] ap_phi_mux_data_22_V_read73_rewind_phi_fu_720_p6;
reg   [11:0] ap_phi_mux_data_23_V_read74_rewind_phi_fu_734_p6;
reg   [11:0] ap_phi_mux_data_24_V_read75_rewind_phi_fu_748_p6;
reg   [11:0] ap_phi_mux_data_25_V_read76_rewind_phi_fu_762_p6;
reg   [11:0] ap_phi_mux_data_26_V_read77_rewind_phi_fu_776_p6;
reg   [11:0] ap_phi_mux_data_27_V_read78_rewind_phi_fu_790_p6;
reg   [11:0] ap_phi_mux_data_28_V_read79_rewind_phi_fu_804_p6;
reg   [11:0] ap_phi_mux_data_29_V_read80_rewind_phi_fu_818_p6;
reg   [11:0] ap_phi_mux_data_30_V_read81_rewind_phi_fu_832_p6;
reg   [11:0] ap_phi_mux_data_31_V_read82_rewind_phi_fu_846_p6;
reg   [31:0] ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6;
reg   [11:0] ap_phi_mux_data_0_V_read51_phi_phi_fu_874_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_870;
reg   [11:0] ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_870;
reg   [11:0] ap_phi_mux_data_1_V_read52_phi_phi_fu_886_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_882;
reg   [11:0] ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_882;
reg   [11:0] ap_phi_mux_data_2_V_read53_phi_phi_fu_898_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_894;
reg   [11:0] ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_894;
reg   [11:0] ap_phi_mux_data_3_V_read54_phi_phi_fu_910_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_906;
reg   [11:0] ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_906;
reg   [11:0] ap_phi_mux_data_4_V_read55_phi_phi_fu_922_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_918;
reg   [11:0] ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_918;
reg   [11:0] ap_phi_mux_data_5_V_read56_phi_phi_fu_934_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_5_V_read56_phi_reg_930;
reg   [11:0] ap_phi_reg_pp0_iter1_data_5_V_read56_phi_reg_930;
reg   [11:0] ap_phi_mux_data_6_V_read57_phi_phi_fu_946_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_6_V_read57_phi_reg_942;
reg   [11:0] ap_phi_reg_pp0_iter1_data_6_V_read57_phi_reg_942;
reg   [11:0] ap_phi_mux_data_7_V_read58_phi_phi_fu_958_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_7_V_read58_phi_reg_954;
reg   [11:0] ap_phi_reg_pp0_iter1_data_7_V_read58_phi_reg_954;
reg   [11:0] ap_phi_mux_data_8_V_read59_phi_phi_fu_970_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_8_V_read59_phi_reg_966;
reg   [11:0] ap_phi_reg_pp0_iter1_data_8_V_read59_phi_reg_966;
reg   [11:0] ap_phi_mux_data_9_V_read60_phi_phi_fu_982_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_9_V_read60_phi_reg_978;
reg   [11:0] ap_phi_reg_pp0_iter1_data_9_V_read60_phi_reg_978;
reg   [11:0] ap_phi_mux_data_10_V_read61_phi_phi_fu_994_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_10_V_read61_phi_reg_990;
reg   [11:0] ap_phi_reg_pp0_iter1_data_10_V_read61_phi_reg_990;
reg   [11:0] ap_phi_mux_data_11_V_read62_phi_phi_fu_1006_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_11_V_read62_phi_reg_1002;
reg   [11:0] ap_phi_reg_pp0_iter1_data_11_V_read62_phi_reg_1002;
reg   [11:0] ap_phi_mux_data_12_V_read63_phi_phi_fu_1018_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_12_V_read63_phi_reg_1014;
reg   [11:0] ap_phi_reg_pp0_iter1_data_12_V_read63_phi_reg_1014;
reg   [11:0] ap_phi_mux_data_13_V_read64_phi_phi_fu_1030_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_13_V_read64_phi_reg_1026;
reg   [11:0] ap_phi_reg_pp0_iter1_data_13_V_read64_phi_reg_1026;
reg   [11:0] ap_phi_mux_data_14_V_read65_phi_phi_fu_1042_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_14_V_read65_phi_reg_1038;
reg   [11:0] ap_phi_reg_pp0_iter1_data_14_V_read65_phi_reg_1038;
reg   [11:0] ap_phi_mux_data_15_V_read66_phi_phi_fu_1054_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_15_V_read66_phi_reg_1050;
reg   [11:0] ap_phi_reg_pp0_iter1_data_15_V_read66_phi_reg_1050;
reg   [11:0] ap_phi_mux_data_16_V_read67_phi_phi_fu_1066_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_16_V_read67_phi_reg_1062;
reg   [11:0] ap_phi_reg_pp0_iter1_data_16_V_read67_phi_reg_1062;
reg   [11:0] ap_phi_mux_data_17_V_read68_phi_phi_fu_1078_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_17_V_read68_phi_reg_1074;
reg   [11:0] ap_phi_reg_pp0_iter1_data_17_V_read68_phi_reg_1074;
reg   [11:0] ap_phi_mux_data_18_V_read69_phi_phi_fu_1090_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_18_V_read69_phi_reg_1086;
reg   [11:0] ap_phi_reg_pp0_iter1_data_18_V_read69_phi_reg_1086;
reg   [11:0] ap_phi_mux_data_19_V_read70_phi_phi_fu_1102_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_19_V_read70_phi_reg_1098;
reg   [11:0] ap_phi_reg_pp0_iter1_data_19_V_read70_phi_reg_1098;
reg   [11:0] ap_phi_mux_data_20_V_read71_phi_phi_fu_1114_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_20_V_read71_phi_reg_1110;
reg   [11:0] ap_phi_reg_pp0_iter1_data_20_V_read71_phi_reg_1110;
reg   [11:0] ap_phi_mux_data_21_V_read72_phi_phi_fu_1126_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_21_V_read72_phi_reg_1122;
reg   [11:0] ap_phi_reg_pp0_iter1_data_21_V_read72_phi_reg_1122;
reg   [11:0] ap_phi_mux_data_22_V_read73_phi_phi_fu_1138_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_22_V_read73_phi_reg_1134;
reg   [11:0] ap_phi_reg_pp0_iter1_data_22_V_read73_phi_reg_1134;
reg   [11:0] ap_phi_mux_data_23_V_read74_phi_phi_fu_1150_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_23_V_read74_phi_reg_1146;
reg   [11:0] ap_phi_reg_pp0_iter1_data_23_V_read74_phi_reg_1146;
reg   [11:0] ap_phi_mux_data_24_V_read75_phi_phi_fu_1162_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_24_V_read75_phi_reg_1158;
reg   [11:0] ap_phi_reg_pp0_iter1_data_24_V_read75_phi_reg_1158;
reg   [11:0] ap_phi_mux_data_25_V_read76_phi_phi_fu_1174_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_25_V_read76_phi_reg_1170;
reg   [11:0] ap_phi_reg_pp0_iter1_data_25_V_read76_phi_reg_1170;
reg   [11:0] ap_phi_mux_data_26_V_read77_phi_phi_fu_1186_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_26_V_read77_phi_reg_1182;
reg   [11:0] ap_phi_reg_pp0_iter1_data_26_V_read77_phi_reg_1182;
reg   [11:0] ap_phi_mux_data_27_V_read78_phi_phi_fu_1198_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_27_V_read78_phi_reg_1194;
reg   [11:0] ap_phi_reg_pp0_iter1_data_27_V_read78_phi_reg_1194;
reg   [11:0] ap_phi_mux_data_28_V_read79_phi_phi_fu_1210_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_28_V_read79_phi_reg_1206;
reg   [11:0] ap_phi_reg_pp0_iter1_data_28_V_read79_phi_reg_1206;
reg   [11:0] ap_phi_mux_data_29_V_read80_phi_phi_fu_1222_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_29_V_read80_phi_reg_1218;
reg   [11:0] ap_phi_reg_pp0_iter1_data_29_V_read80_phi_reg_1218;
reg   [11:0] ap_phi_mux_data_30_V_read81_phi_phi_fu_1234_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_30_V_read81_phi_reg_1230;
reg   [11:0] ap_phi_reg_pp0_iter1_data_30_V_read81_phi_reg_1230;
reg   [11:0] ap_phi_mux_data_31_V_read82_phi_phi_fu_1246_p4;
wire   [11:0] ap_phi_reg_pp0_iter0_data_31_V_read82_phi_reg_1242;
reg   [11:0] ap_phi_reg_pp0_iter1_data_31_V_read82_phi_reg_1242;
wire   [63:0] zext_ln156_fu_1478_p1;
wire   [4:0] tmp_s_fu_1500_p33;
wire   [31:0] in_index_fu_1644_p2;
wire   [26:0] tmp_3_fu_1650_p4;
wire   [0:0] icmp_ln170_fu_1660_p2;
wire  signed [23:0] mul_ln1118_fu_2092_p2;
wire   [15:0] trunc_ln3_fu_1683_p4;
wire   [15:0] select_ln1265_fu_1692_p3;
wire   [15:0] acc_0_V_fu_1699_p2;
wire  signed [23:0] mul_ln1118_35_fu_2099_p2;
wire   [15:0] trunc_ln708_96_fu_1722_p4;
wire   [15:0] select_ln1265_1_fu_1731_p3;
wire   [15:0] acc_2_V_fu_1738_p2;
wire  signed [23:0] mul_ln1118_36_fu_2106_p2;
wire   [15:0] trunc_ln708_97_fu_1761_p4;
wire   [15:0] select_ln1265_2_fu_1770_p3;
wire   [15:0] acc_4_V_fu_1777_p2;
wire  signed [23:0] mul_ln1118_37_fu_2113_p2;
wire   [15:0] trunc_ln708_98_fu_1800_p4;
wire   [15:0] select_ln1265_3_fu_1809_p3;
wire   [15:0] acc_6_V_fu_1816_p2;
wire  signed [23:0] mul_ln1118_38_fu_2120_p2;
wire   [15:0] trunc_ln708_99_fu_1839_p4;
wire   [15:0] select_ln1265_4_fu_1848_p3;
wire   [15:0] acc_8_V_fu_1855_p2;
wire  signed [23:0] mul_ln1118_39_fu_2127_p2;
wire   [15:0] trunc_ln708_100_fu_1878_p4;
wire   [15:0] select_ln1265_5_fu_1887_p3;
wire   [15:0] acc_10_V_fu_1894_p2;
wire  signed [23:0] mul_ln1118_40_fu_2134_p2;
wire   [15:0] trunc_ln708_101_fu_1917_p4;
wire   [15:0] select_ln1265_6_fu_1926_p3;
wire   [15:0] acc_12_V_fu_1933_p2;
wire  signed [19:0] mul_ln1118_41_fu_2141_p2;
wire   [15:0] trunc_ln708_102_fu_1956_p4;
wire   [15:0] select_ln1265_7_fu_1965_p3;
wire   [15:0] acc_14_V_fu_1972_p2;
wire   [11:0] mul_ln1118_fu_2092_p0;
wire   [23:0] zext_ln1116_fu_1674_p1;
wire   [11:0] mul_ln1118_35_fu_2099_p0;
wire   [11:0] mul_ln1118_36_fu_2106_p0;
wire   [11:0] mul_ln1118_37_fu_2113_p0;
wire   [11:0] mul_ln1118_38_fu_2120_p0;
wire   [11:0] mul_ln1118_39_fu_2127_p0;
wire   [11:0] mul_ln1118_40_fu_2134_p0;
wire   [11:0] mul_ln1118_41_fu_2141_p0;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [19:0] mul_ln1118_41_fu_2141_p00;
reg    ap_condition_421;
reg    ap_condition_40;
reg    ap_condition_373;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
end

dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_oueOg #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
outidx7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx7_address0),
    .ce0(outidx7_ce0),
    .q0(outidx7_q0)
);

dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi #(
    .DataWidth( 92 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
w12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w12_V_address0),
    .ce0(w12_V_ce0),
    .q0(w12_V_q0)
);

myproject_axi_mux_325_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .din3_WIDTH( 12 ),
    .din4_WIDTH( 12 ),
    .din5_WIDTH( 12 ),
    .din6_WIDTH( 12 ),
    .din7_WIDTH( 12 ),
    .din8_WIDTH( 12 ),
    .din9_WIDTH( 12 ),
    .din10_WIDTH( 12 ),
    .din11_WIDTH( 12 ),
    .din12_WIDTH( 12 ),
    .din13_WIDTH( 12 ),
    .din14_WIDTH( 12 ),
    .din15_WIDTH( 12 ),
    .din16_WIDTH( 12 ),
    .din17_WIDTH( 12 ),
    .din18_WIDTH( 12 ),
    .din19_WIDTH( 12 ),
    .din20_WIDTH( 12 ),
    .din21_WIDTH( 12 ),
    .din22_WIDTH( 12 ),
    .din23_WIDTH( 12 ),
    .din24_WIDTH( 12 ),
    .din25_WIDTH( 12 ),
    .din26_WIDTH( 12 ),
    .din27_WIDTH( 12 ),
    .din28_WIDTH( 12 ),
    .din29_WIDTH( 12 ),
    .din30_WIDTH( 12 ),
    .din31_WIDTH( 12 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_axi_mux_325_12_1_1_U2534(
    .din0(ap_phi_mux_data_0_V_read51_phi_phi_fu_874_p4),
    .din1(ap_phi_mux_data_1_V_read52_phi_phi_fu_886_p4),
    .din2(ap_phi_mux_data_2_V_read53_phi_phi_fu_898_p4),
    .din3(ap_phi_mux_data_3_V_read54_phi_phi_fu_910_p4),
    .din4(ap_phi_mux_data_4_V_read55_phi_phi_fu_922_p4),
    .din5(ap_phi_mux_data_5_V_read56_phi_phi_fu_934_p4),
    .din6(ap_phi_mux_data_6_V_read57_phi_phi_fu_946_p4),
    .din7(ap_phi_mux_data_7_V_read58_phi_phi_fu_958_p4),
    .din8(ap_phi_mux_data_8_V_read59_phi_phi_fu_970_p4),
    .din9(ap_phi_mux_data_9_V_read60_phi_phi_fu_982_p4),
    .din10(ap_phi_mux_data_10_V_read61_phi_phi_fu_994_p4),
    .din11(ap_phi_mux_data_11_V_read62_phi_phi_fu_1006_p4),
    .din12(ap_phi_mux_data_12_V_read63_phi_phi_fu_1018_p4),
    .din13(ap_phi_mux_data_13_V_read64_phi_phi_fu_1030_p4),
    .din14(ap_phi_mux_data_14_V_read65_phi_phi_fu_1042_p4),
    .din15(ap_phi_mux_data_15_V_read66_phi_phi_fu_1054_p4),
    .din16(ap_phi_mux_data_16_V_read67_phi_phi_fu_1066_p4),
    .din17(ap_phi_mux_data_17_V_read68_phi_phi_fu_1078_p4),
    .din18(ap_phi_mux_data_18_V_read69_phi_phi_fu_1090_p4),
    .din19(ap_phi_mux_data_19_V_read70_phi_phi_fu_1102_p4),
    .din20(ap_phi_mux_data_20_V_read71_phi_phi_fu_1114_p4),
    .din21(ap_phi_mux_data_21_V_read72_phi_phi_fu_1126_p4),
    .din22(ap_phi_mux_data_22_V_read73_phi_phi_fu_1138_p4),
    .din23(ap_phi_mux_data_23_V_read74_phi_phi_fu_1150_p4),
    .din24(ap_phi_mux_data_24_V_read75_phi_phi_fu_1162_p4),
    .din25(ap_phi_mux_data_25_V_read76_phi_phi_fu_1174_p4),
    .din26(ap_phi_mux_data_26_V_read77_phi_phi_fu_1186_p4),
    .din27(ap_phi_mux_data_27_V_read78_phi_phi_fu_1198_p4),
    .din28(ap_phi_mux_data_28_V_read79_phi_phi_fu_1210_p4),
    .din29(ap_phi_mux_data_29_V_read80_phi_phi_fu_1222_p4),
    .din30(ap_phi_mux_data_30_V_read81_phi_phi_fu_1234_p4),
    .din31(ap_phi_mux_data_31_V_read82_phi_phi_fu_1246_p4),
    .din32(tmp_s_fu_1500_p33),
    .dout(tmp_s_fu_1500_p34)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2535(
    .din0(mul_ln1118_fu_2092_p0),
    .din1(trunc_ln162_2_reg_2361),
    .dout(mul_ln1118_fu_2092_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2536(
    .din0(mul_ln1118_35_fu_2099_p0),
    .din1(tmp_32_reg_2366),
    .dout(mul_ln1118_35_fu_2099_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2537(
    .din0(mul_ln1118_36_fu_2106_p0),
    .din1(tmp_33_reg_2371),
    .dout(mul_ln1118_36_fu_2106_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2538(
    .din0(mul_ln1118_37_fu_2113_p0),
    .din1(tmp_34_reg_2376),
    .dout(mul_ln1118_37_fu_2113_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2539(
    .din0(mul_ln1118_38_fu_2120_p0),
    .din1(tmp_35_reg_2381),
    .dout(mul_ln1118_38_fu_2120_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2540(
    .din0(mul_ln1118_39_fu_2127_p0),
    .din1(tmp_36_reg_2386),
    .dout(mul_ln1118_39_fu_2127_p2)
);

myproject_axi_mul_mul_12ns_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_axi_mul_mul_12ns_12s_24_1_1_U2541(
    .din0(mul_ln1118_40_fu_2134_p0),
    .din1(tmp_37_reg_2391),
    .dout(mul_ln1118_40_fu_2134_p2)
);

myproject_axi_mul_mul_12ns_8s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 20 ))
myproject_axi_mul_mul_12ns_8s_20_1_1_U2542(
    .din0(mul_ln1118_41_fu_2141_p0),
    .din1(tmp_38_reg_2396),
    .dout(mul_ln1118_41_fu_2141_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_0_preg <= acc_1_V_1_fu_1705_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_10_preg <= acc_11_V_1_fu_1900_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_11_preg <= acc_11_V_2_fu_1907_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_12_preg <= acc_13_V_1_fu_1939_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_13_preg <= acc_13_V_2_fu_1946_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_14_preg <= acc_15_V_1_fu_1978_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_15_preg <= acc_15_V_2_fu_1985_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_1_preg <= acc_1_V_2_fu_1712_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_2_preg <= acc_3_V_1_fu_1744_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_3_preg <= acc_3_V_2_fu_1751_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_4_preg <= acc_5_V_1_fu_1783_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_5_preg <= acc_5_V_2_fu_1790_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_6_preg <= acc_7_V_1_fu_1822_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_7_preg <= acc_7_V_2_fu_1829_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_8_preg <= acc_9_V_1_fu_1861_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_return_9_preg <= acc_9_V_2_fu_1868_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_870 <= data_0_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_870 <= ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read61_phi_reg_990 <= data_10_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_10_V_read61_phi_reg_990 <= ap_phi_reg_pp0_iter0_data_10_V_read61_phi_reg_990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read62_phi_reg_1002 <= data_11_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_11_V_read62_phi_reg_1002 <= ap_phi_reg_pp0_iter0_data_11_V_read62_phi_reg_1002;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read63_phi_reg_1014 <= data_12_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_12_V_read63_phi_reg_1014 <= ap_phi_reg_pp0_iter0_data_12_V_read63_phi_reg_1014;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read64_phi_reg_1026 <= data_13_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_13_V_read64_phi_reg_1026 <= ap_phi_reg_pp0_iter0_data_13_V_read64_phi_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read65_phi_reg_1038 <= data_14_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_14_V_read65_phi_reg_1038 <= ap_phi_reg_pp0_iter0_data_14_V_read65_phi_reg_1038;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read66_phi_reg_1050 <= data_15_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_15_V_read66_phi_reg_1050 <= ap_phi_reg_pp0_iter0_data_15_V_read66_phi_reg_1050;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read67_phi_reg_1062 <= data_16_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_16_V_read67_phi_reg_1062 <= ap_phi_reg_pp0_iter0_data_16_V_read67_phi_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read68_phi_reg_1074 <= data_17_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_17_V_read68_phi_reg_1074 <= ap_phi_reg_pp0_iter0_data_17_V_read68_phi_reg_1074;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read69_phi_reg_1086 <= data_18_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_18_V_read69_phi_reg_1086 <= ap_phi_reg_pp0_iter0_data_18_V_read69_phi_reg_1086;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read70_phi_reg_1098 <= data_19_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_19_V_read70_phi_reg_1098 <= ap_phi_reg_pp0_iter0_data_19_V_read70_phi_reg_1098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_882 <= data_1_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_882 <= ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_882;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read71_phi_reg_1110 <= data_20_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_20_V_read71_phi_reg_1110 <= ap_phi_reg_pp0_iter0_data_20_V_read71_phi_reg_1110;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read72_phi_reg_1122 <= data_21_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_21_V_read72_phi_reg_1122 <= ap_phi_reg_pp0_iter0_data_21_V_read72_phi_reg_1122;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read73_phi_reg_1134 <= data_22_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_22_V_read73_phi_reg_1134 <= ap_phi_reg_pp0_iter0_data_22_V_read73_phi_reg_1134;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read74_phi_reg_1146 <= data_23_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_23_V_read74_phi_reg_1146 <= ap_phi_reg_pp0_iter0_data_23_V_read74_phi_reg_1146;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read75_phi_reg_1158 <= data_24_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_24_V_read75_phi_reg_1158 <= ap_phi_reg_pp0_iter0_data_24_V_read75_phi_reg_1158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read76_phi_reg_1170 <= data_25_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_25_V_read76_phi_reg_1170 <= ap_phi_reg_pp0_iter0_data_25_V_read76_phi_reg_1170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read77_phi_reg_1182 <= data_26_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_26_V_read77_phi_reg_1182 <= ap_phi_reg_pp0_iter0_data_26_V_read77_phi_reg_1182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read78_phi_reg_1194 <= data_27_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_27_V_read78_phi_reg_1194 <= ap_phi_reg_pp0_iter0_data_27_V_read78_phi_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read79_phi_reg_1206 <= data_28_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_28_V_read79_phi_reg_1206 <= ap_phi_reg_pp0_iter0_data_28_V_read79_phi_reg_1206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read80_phi_reg_1218 <= data_29_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_29_V_read80_phi_reg_1218 <= ap_phi_reg_pp0_iter0_data_29_V_read80_phi_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_894 <= data_2_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_894 <= ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_894;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read81_phi_reg_1230 <= data_30_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_30_V_read81_phi_reg_1230 <= ap_phi_reg_pp0_iter0_data_30_V_read81_phi_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read82_phi_reg_1242 <= data_31_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_31_V_read82_phi_reg_1242 <= ap_phi_reg_pp0_iter0_data_31_V_read82_phi_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_906 <= data_3_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_906 <= ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_906;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_918 <= data_4_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_918 <= ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_918;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read56_phi_reg_930 <= data_5_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_5_V_read56_phi_reg_930 <= ap_phi_reg_pp0_iter0_data_5_V_read56_phi_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read57_phi_reg_942 <= data_6_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_6_V_read57_phi_reg_942 <= ap_phi_reg_pp0_iter0_data_6_V_read57_phi_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read58_phi_reg_954 <= data_7_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_7_V_read58_phi_reg_954 <= ap_phi_reg_pp0_iter0_data_7_V_read58_phi_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read59_phi_reg_966 <= data_8_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_8_V_read59_phi_reg_966 <= ap_phi_reg_pp0_iter0_data_8_V_read59_phi_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_40)) begin
        if ((ap_phi_mux_do_init_phi_fu_382_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read60_phi_reg_978 <= data_9_V_read;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_data_9_V_read60_phi_reg_978 <= ap_phi_reg_pp0_iter0_data_9_V_read60_phi_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_0_V_read51_phi_reg_870 <= ap_phi_mux_data_0_V_read51_rewind_phi_fu_412_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_0_V_read51_phi_reg_870 <= ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_870;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_10_V_read61_phi_reg_990 <= ap_phi_mux_data_10_V_read61_rewind_phi_fu_552_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_10_V_read61_phi_reg_990 <= ap_phi_reg_pp0_iter1_data_10_V_read61_phi_reg_990;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_11_V_read62_phi_reg_1002 <= ap_phi_mux_data_11_V_read62_rewind_phi_fu_566_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_11_V_read62_phi_reg_1002 <= ap_phi_reg_pp0_iter1_data_11_V_read62_phi_reg_1002;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_12_V_read63_phi_reg_1014 <= ap_phi_mux_data_12_V_read63_rewind_phi_fu_580_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_12_V_read63_phi_reg_1014 <= ap_phi_reg_pp0_iter1_data_12_V_read63_phi_reg_1014;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_13_V_read64_phi_reg_1026 <= ap_phi_mux_data_13_V_read64_rewind_phi_fu_594_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_13_V_read64_phi_reg_1026 <= ap_phi_reg_pp0_iter1_data_13_V_read64_phi_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_14_V_read65_phi_reg_1038 <= ap_phi_mux_data_14_V_read65_rewind_phi_fu_608_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_14_V_read65_phi_reg_1038 <= ap_phi_reg_pp0_iter1_data_14_V_read65_phi_reg_1038;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_15_V_read66_phi_reg_1050 <= ap_phi_mux_data_15_V_read66_rewind_phi_fu_622_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_15_V_read66_phi_reg_1050 <= ap_phi_reg_pp0_iter1_data_15_V_read66_phi_reg_1050;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_16_V_read67_phi_reg_1062 <= ap_phi_mux_data_16_V_read67_rewind_phi_fu_636_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_16_V_read67_phi_reg_1062 <= ap_phi_reg_pp0_iter1_data_16_V_read67_phi_reg_1062;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_17_V_read68_phi_reg_1074 <= ap_phi_mux_data_17_V_read68_rewind_phi_fu_650_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_17_V_read68_phi_reg_1074 <= ap_phi_reg_pp0_iter1_data_17_V_read68_phi_reg_1074;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_18_V_read69_phi_reg_1086 <= ap_phi_mux_data_18_V_read69_rewind_phi_fu_664_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_18_V_read69_phi_reg_1086 <= ap_phi_reg_pp0_iter1_data_18_V_read69_phi_reg_1086;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_19_V_read70_phi_reg_1098 <= ap_phi_mux_data_19_V_read70_rewind_phi_fu_678_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_19_V_read70_phi_reg_1098 <= ap_phi_reg_pp0_iter1_data_19_V_read70_phi_reg_1098;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_1_V_read52_phi_reg_882 <= ap_phi_mux_data_1_V_read52_rewind_phi_fu_426_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_1_V_read52_phi_reg_882 <= ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_882;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_20_V_read71_phi_reg_1110 <= ap_phi_mux_data_20_V_read71_rewind_phi_fu_692_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_20_V_read71_phi_reg_1110 <= ap_phi_reg_pp0_iter1_data_20_V_read71_phi_reg_1110;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_21_V_read72_phi_reg_1122 <= ap_phi_mux_data_21_V_read72_rewind_phi_fu_706_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_21_V_read72_phi_reg_1122 <= ap_phi_reg_pp0_iter1_data_21_V_read72_phi_reg_1122;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_22_V_read73_phi_reg_1134 <= ap_phi_mux_data_22_V_read73_rewind_phi_fu_720_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_22_V_read73_phi_reg_1134 <= ap_phi_reg_pp0_iter1_data_22_V_read73_phi_reg_1134;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_23_V_read74_phi_reg_1146 <= ap_phi_mux_data_23_V_read74_rewind_phi_fu_734_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_23_V_read74_phi_reg_1146 <= ap_phi_reg_pp0_iter1_data_23_V_read74_phi_reg_1146;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_24_V_read75_phi_reg_1158 <= ap_phi_mux_data_24_V_read75_rewind_phi_fu_748_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_24_V_read75_phi_reg_1158 <= ap_phi_reg_pp0_iter1_data_24_V_read75_phi_reg_1158;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_25_V_read76_phi_reg_1170 <= ap_phi_mux_data_25_V_read76_rewind_phi_fu_762_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_25_V_read76_phi_reg_1170 <= ap_phi_reg_pp0_iter1_data_25_V_read76_phi_reg_1170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_26_V_read77_phi_reg_1182 <= ap_phi_mux_data_26_V_read77_rewind_phi_fu_776_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_26_V_read77_phi_reg_1182 <= ap_phi_reg_pp0_iter1_data_26_V_read77_phi_reg_1182;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_27_V_read78_phi_reg_1194 <= ap_phi_mux_data_27_V_read78_rewind_phi_fu_790_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_27_V_read78_phi_reg_1194 <= ap_phi_reg_pp0_iter1_data_27_V_read78_phi_reg_1194;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_28_V_read79_phi_reg_1206 <= ap_phi_mux_data_28_V_read79_rewind_phi_fu_804_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_28_V_read79_phi_reg_1206 <= ap_phi_reg_pp0_iter1_data_28_V_read79_phi_reg_1206;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_29_V_read80_phi_reg_1218 <= ap_phi_mux_data_29_V_read80_rewind_phi_fu_818_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_29_V_read80_phi_reg_1218 <= ap_phi_reg_pp0_iter1_data_29_V_read80_phi_reg_1218;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_2_V_read53_phi_reg_894 <= ap_phi_mux_data_2_V_read53_rewind_phi_fu_440_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_2_V_read53_phi_reg_894 <= ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_894;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_30_V_read81_phi_reg_1230 <= ap_phi_mux_data_30_V_read81_rewind_phi_fu_832_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_30_V_read81_phi_reg_1230 <= ap_phi_reg_pp0_iter1_data_30_V_read81_phi_reg_1230;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_31_V_read82_phi_reg_1242 <= ap_phi_mux_data_31_V_read82_rewind_phi_fu_846_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_31_V_read82_phi_reg_1242 <= ap_phi_reg_pp0_iter1_data_31_V_read82_phi_reg_1242;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_3_V_read54_phi_reg_906 <= ap_phi_mux_data_3_V_read54_rewind_phi_fu_454_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_3_V_read54_phi_reg_906 <= ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_906;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_4_V_read55_phi_reg_918 <= ap_phi_mux_data_4_V_read55_rewind_phi_fu_468_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_4_V_read55_phi_reg_918 <= ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_918;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_5_V_read56_phi_reg_930 <= ap_phi_mux_data_5_V_read56_rewind_phi_fu_482_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_5_V_read56_phi_reg_930 <= ap_phi_reg_pp0_iter1_data_5_V_read56_phi_reg_930;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_6_V_read57_phi_reg_942 <= ap_phi_mux_data_6_V_read57_rewind_phi_fu_496_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_6_V_read57_phi_reg_942 <= ap_phi_reg_pp0_iter1_data_6_V_read57_phi_reg_942;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_7_V_read58_phi_reg_954 <= ap_phi_mux_data_7_V_read58_rewind_phi_fu_510_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_7_V_read58_phi_reg_954 <= ap_phi_reg_pp0_iter1_data_7_V_read58_phi_reg_954;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_8_V_read59_phi_reg_966 <= ap_phi_mux_data_8_V_read59_rewind_phi_fu_524_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_8_V_read59_phi_reg_966 <= ap_phi_reg_pp0_iter1_data_8_V_read59_phi_reg_966;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_373)) begin
        if ((do_init_reg_378 == 1'd0)) begin
            data_9_V_read60_phi_reg_978 <= ap_phi_mux_data_9_V_read60_rewind_phi_fu_538_p6;
        end else if ((1'b1 == 1'b1)) begin
            data_9_V_read60_phi_reg_978 <= ap_phi_reg_pp0_iter1_data_9_V_read60_phi_reg_978;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_378 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_378 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_index_0_i_i49_reg_856 <= select_ln170_reg_2401;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i_i49_reg_856 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_0_V_write_assign18_reg_1464 <= acc_1_V_1_fu_1705_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign18_reg_1464 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_10_V_write_assign38_reg_1324 <= acc_11_V_1_fu_1900_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_10_V_write_assign38_reg_1324 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_11_V_write_assign40_reg_1310 <= acc_11_V_2_fu_1907_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_11_V_write_assign40_reg_1310 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_12_V_write_assign42_reg_1296 <= acc_13_V_1_fu_1939_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_12_V_write_assign42_reg_1296 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_13_V_write_assign44_reg_1282 <= acc_13_V_2_fu_1946_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_13_V_write_assign44_reg_1282 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_14_V_write_assign46_reg_1268 <= acc_15_V_1_fu_1978_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_14_V_write_assign46_reg_1268 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_15_V_write_assign48_reg_1254 <= acc_15_V_2_fu_1985_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_15_V_write_assign48_reg_1254 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_1_V_write_assign20_reg_1450 <= acc_1_V_2_fu_1712_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign20_reg_1450 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_2_V_write_assign22_reg_1436 <= acc_3_V_1_fu_1744_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign22_reg_1436 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_3_V_write_assign24_reg_1422 <= acc_3_V_2_fu_1751_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign24_reg_1422 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_4_V_write_assign26_reg_1408 <= acc_5_V_1_fu_1783_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign26_reg_1408 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_5_V_write_assign28_reg_1394 <= acc_5_V_2_fu_1790_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign28_reg_1394 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_6_V_write_assign30_reg_1380 <= acc_7_V_1_fu_1822_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign30_reg_1380 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_7_V_write_assign32_reg_1366 <= acc_7_V_2_fu_1829_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign32_reg_1366 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_8_V_write_assign34_reg_1352 <= acc_9_V_1_fu_1861_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_8_V_write_assign34_reg_1352 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        res_9_V_write_assign36_reg_1338 <= acc_9_V_2_fu_1868_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_9_V_write_assign36_reg_1338 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index50_reg_394 <= w_index_reg_2318;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index50_reg_394 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        data_0_V_read51_rewind_reg_408 <= data_0_V_read51_phi_reg_870;
        data_10_V_read61_rewind_reg_548 <= data_10_V_read61_phi_reg_990;
        data_11_V_read62_rewind_reg_562 <= data_11_V_read62_phi_reg_1002;
        data_12_V_read63_rewind_reg_576 <= data_12_V_read63_phi_reg_1014;
        data_13_V_read64_rewind_reg_590 <= data_13_V_read64_phi_reg_1026;
        data_14_V_read65_rewind_reg_604 <= data_14_V_read65_phi_reg_1038;
        data_15_V_read66_rewind_reg_618 <= data_15_V_read66_phi_reg_1050;
        data_16_V_read67_rewind_reg_632 <= data_16_V_read67_phi_reg_1062;
        data_17_V_read68_rewind_reg_646 <= data_17_V_read68_phi_reg_1074;
        data_18_V_read69_rewind_reg_660 <= data_18_V_read69_phi_reg_1086;
        data_19_V_read70_rewind_reg_674 <= data_19_V_read70_phi_reg_1098;
        data_1_V_read52_rewind_reg_422 <= data_1_V_read52_phi_reg_882;
        data_20_V_read71_rewind_reg_688 <= data_20_V_read71_phi_reg_1110;
        data_21_V_read72_rewind_reg_702 <= data_21_V_read72_phi_reg_1122;
        data_22_V_read73_rewind_reg_716 <= data_22_V_read73_phi_reg_1134;
        data_23_V_read74_rewind_reg_730 <= data_23_V_read74_phi_reg_1146;
        data_24_V_read75_rewind_reg_744 <= data_24_V_read75_phi_reg_1158;
        data_25_V_read76_rewind_reg_758 <= data_25_V_read76_phi_reg_1170;
        data_26_V_read77_rewind_reg_772 <= data_26_V_read77_phi_reg_1182;
        data_27_V_read78_rewind_reg_786 <= data_27_V_read78_phi_reg_1194;
        data_28_V_read79_rewind_reg_800 <= data_28_V_read79_phi_reg_1206;
        data_29_V_read80_rewind_reg_814 <= data_29_V_read80_phi_reg_1218;
        data_2_V_read53_rewind_reg_436 <= data_2_V_read53_phi_reg_894;
        data_30_V_read81_rewind_reg_828 <= data_30_V_read81_phi_reg_1230;
        data_31_V_read82_rewind_reg_842 <= data_31_V_read82_phi_reg_1242;
        data_3_V_read54_rewind_reg_450 <= data_3_V_read54_phi_reg_906;
        data_4_V_read55_rewind_reg_464 <= data_4_V_read55_phi_reg_918;
        data_5_V_read56_rewind_reg_478 <= data_5_V_read56_phi_reg_930;
        data_6_V_read57_rewind_reg_492 <= data_6_V_read57_phi_reg_942;
        data_7_V_read58_rewind_reg_506 <= data_7_V_read58_phi_reg_954;
        data_8_V_read59_rewind_reg_520 <= data_8_V_read59_phi_reg_966;
        data_9_V_read60_rewind_reg_534 <= data_9_V_read60_phi_reg_978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln152_reg_2323 <= icmp_ln152_fu_1490_p2;
        icmp_ln152_reg_2323_pp0_iter1_reg <= icmp_ln152_reg_2323;
        out_index_reg_2327 <= outidx7_q0;
        tmp_32_reg_2366 <= {{w12_V_q0[23:12]}};
        tmp_33_reg_2371 <= {{w12_V_q0[35:24]}};
        tmp_34_reg_2376 <= {{w12_V_q0[47:36]}};
        tmp_35_reg_2381 <= {{w12_V_q0[59:48]}};
        tmp_36_reg_2386 <= {{w12_V_q0[71:60]}};
        tmp_37_reg_2391 <= {{w12_V_q0[83:72]}};
        tmp_38_reg_2396 <= {{w12_V_q0[91:84]}};
        tmp_s_reg_2355 <= tmp_s_fu_1500_p34;
        trunc_ln162_2_reg_2361 <= trunc_ln162_2_fu_1570_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln170_reg_2401 <= select_ln170_fu_1666_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_2318 <= w_index_fu_1484_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_0_V_read51_phi_phi_fu_874_p4 = ap_phi_mux_data_0_V_read51_rewind_phi_fu_412_p6;
    end else begin
        ap_phi_mux_data_0_V_read51_phi_phi_fu_874_p4 = ap_phi_reg_pp0_iter1_data_0_V_read51_phi_reg_870;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_0_V_read51_rewind_phi_fu_412_p6 = data_0_V_read51_phi_reg_870;
    end else begin
        ap_phi_mux_data_0_V_read51_rewind_phi_fu_412_p6 = data_0_V_read51_rewind_reg_408;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_10_V_read61_phi_phi_fu_994_p4 = ap_phi_mux_data_10_V_read61_rewind_phi_fu_552_p6;
    end else begin
        ap_phi_mux_data_10_V_read61_phi_phi_fu_994_p4 = ap_phi_reg_pp0_iter1_data_10_V_read61_phi_reg_990;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_10_V_read61_rewind_phi_fu_552_p6 = data_10_V_read61_phi_reg_990;
    end else begin
        ap_phi_mux_data_10_V_read61_rewind_phi_fu_552_p6 = data_10_V_read61_rewind_reg_548;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_11_V_read62_phi_phi_fu_1006_p4 = ap_phi_mux_data_11_V_read62_rewind_phi_fu_566_p6;
    end else begin
        ap_phi_mux_data_11_V_read62_phi_phi_fu_1006_p4 = ap_phi_reg_pp0_iter1_data_11_V_read62_phi_reg_1002;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_11_V_read62_rewind_phi_fu_566_p6 = data_11_V_read62_phi_reg_1002;
    end else begin
        ap_phi_mux_data_11_V_read62_rewind_phi_fu_566_p6 = data_11_V_read62_rewind_reg_562;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_12_V_read63_phi_phi_fu_1018_p4 = ap_phi_mux_data_12_V_read63_rewind_phi_fu_580_p6;
    end else begin
        ap_phi_mux_data_12_V_read63_phi_phi_fu_1018_p4 = ap_phi_reg_pp0_iter1_data_12_V_read63_phi_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_12_V_read63_rewind_phi_fu_580_p6 = data_12_V_read63_phi_reg_1014;
    end else begin
        ap_phi_mux_data_12_V_read63_rewind_phi_fu_580_p6 = data_12_V_read63_rewind_reg_576;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_13_V_read64_phi_phi_fu_1030_p4 = ap_phi_mux_data_13_V_read64_rewind_phi_fu_594_p6;
    end else begin
        ap_phi_mux_data_13_V_read64_phi_phi_fu_1030_p4 = ap_phi_reg_pp0_iter1_data_13_V_read64_phi_reg_1026;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_13_V_read64_rewind_phi_fu_594_p6 = data_13_V_read64_phi_reg_1026;
    end else begin
        ap_phi_mux_data_13_V_read64_rewind_phi_fu_594_p6 = data_13_V_read64_rewind_reg_590;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_14_V_read65_phi_phi_fu_1042_p4 = ap_phi_mux_data_14_V_read65_rewind_phi_fu_608_p6;
    end else begin
        ap_phi_mux_data_14_V_read65_phi_phi_fu_1042_p4 = ap_phi_reg_pp0_iter1_data_14_V_read65_phi_reg_1038;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_14_V_read65_rewind_phi_fu_608_p6 = data_14_V_read65_phi_reg_1038;
    end else begin
        ap_phi_mux_data_14_V_read65_rewind_phi_fu_608_p6 = data_14_V_read65_rewind_reg_604;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_15_V_read66_phi_phi_fu_1054_p4 = ap_phi_mux_data_15_V_read66_rewind_phi_fu_622_p6;
    end else begin
        ap_phi_mux_data_15_V_read66_phi_phi_fu_1054_p4 = ap_phi_reg_pp0_iter1_data_15_V_read66_phi_reg_1050;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_15_V_read66_rewind_phi_fu_622_p6 = data_15_V_read66_phi_reg_1050;
    end else begin
        ap_phi_mux_data_15_V_read66_rewind_phi_fu_622_p6 = data_15_V_read66_rewind_reg_618;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_16_V_read67_phi_phi_fu_1066_p4 = ap_phi_mux_data_16_V_read67_rewind_phi_fu_636_p6;
    end else begin
        ap_phi_mux_data_16_V_read67_phi_phi_fu_1066_p4 = ap_phi_reg_pp0_iter1_data_16_V_read67_phi_reg_1062;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_16_V_read67_rewind_phi_fu_636_p6 = data_16_V_read67_phi_reg_1062;
    end else begin
        ap_phi_mux_data_16_V_read67_rewind_phi_fu_636_p6 = data_16_V_read67_rewind_reg_632;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_17_V_read68_phi_phi_fu_1078_p4 = ap_phi_mux_data_17_V_read68_rewind_phi_fu_650_p6;
    end else begin
        ap_phi_mux_data_17_V_read68_phi_phi_fu_1078_p4 = ap_phi_reg_pp0_iter1_data_17_V_read68_phi_reg_1074;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_17_V_read68_rewind_phi_fu_650_p6 = data_17_V_read68_phi_reg_1074;
    end else begin
        ap_phi_mux_data_17_V_read68_rewind_phi_fu_650_p6 = data_17_V_read68_rewind_reg_646;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_18_V_read69_phi_phi_fu_1090_p4 = ap_phi_mux_data_18_V_read69_rewind_phi_fu_664_p6;
    end else begin
        ap_phi_mux_data_18_V_read69_phi_phi_fu_1090_p4 = ap_phi_reg_pp0_iter1_data_18_V_read69_phi_reg_1086;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_18_V_read69_rewind_phi_fu_664_p6 = data_18_V_read69_phi_reg_1086;
    end else begin
        ap_phi_mux_data_18_V_read69_rewind_phi_fu_664_p6 = data_18_V_read69_rewind_reg_660;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_19_V_read70_phi_phi_fu_1102_p4 = ap_phi_mux_data_19_V_read70_rewind_phi_fu_678_p6;
    end else begin
        ap_phi_mux_data_19_V_read70_phi_phi_fu_1102_p4 = ap_phi_reg_pp0_iter1_data_19_V_read70_phi_reg_1098;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_19_V_read70_rewind_phi_fu_678_p6 = data_19_V_read70_phi_reg_1098;
    end else begin
        ap_phi_mux_data_19_V_read70_rewind_phi_fu_678_p6 = data_19_V_read70_rewind_reg_674;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_1_V_read52_phi_phi_fu_886_p4 = ap_phi_mux_data_1_V_read52_rewind_phi_fu_426_p6;
    end else begin
        ap_phi_mux_data_1_V_read52_phi_phi_fu_886_p4 = ap_phi_reg_pp0_iter1_data_1_V_read52_phi_reg_882;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_1_V_read52_rewind_phi_fu_426_p6 = data_1_V_read52_phi_reg_882;
    end else begin
        ap_phi_mux_data_1_V_read52_rewind_phi_fu_426_p6 = data_1_V_read52_rewind_reg_422;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_20_V_read71_phi_phi_fu_1114_p4 = ap_phi_mux_data_20_V_read71_rewind_phi_fu_692_p6;
    end else begin
        ap_phi_mux_data_20_V_read71_phi_phi_fu_1114_p4 = ap_phi_reg_pp0_iter1_data_20_V_read71_phi_reg_1110;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_20_V_read71_rewind_phi_fu_692_p6 = data_20_V_read71_phi_reg_1110;
    end else begin
        ap_phi_mux_data_20_V_read71_rewind_phi_fu_692_p6 = data_20_V_read71_rewind_reg_688;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_21_V_read72_phi_phi_fu_1126_p4 = ap_phi_mux_data_21_V_read72_rewind_phi_fu_706_p6;
    end else begin
        ap_phi_mux_data_21_V_read72_phi_phi_fu_1126_p4 = ap_phi_reg_pp0_iter1_data_21_V_read72_phi_reg_1122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_21_V_read72_rewind_phi_fu_706_p6 = data_21_V_read72_phi_reg_1122;
    end else begin
        ap_phi_mux_data_21_V_read72_rewind_phi_fu_706_p6 = data_21_V_read72_rewind_reg_702;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_22_V_read73_phi_phi_fu_1138_p4 = ap_phi_mux_data_22_V_read73_rewind_phi_fu_720_p6;
    end else begin
        ap_phi_mux_data_22_V_read73_phi_phi_fu_1138_p4 = ap_phi_reg_pp0_iter1_data_22_V_read73_phi_reg_1134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_22_V_read73_rewind_phi_fu_720_p6 = data_22_V_read73_phi_reg_1134;
    end else begin
        ap_phi_mux_data_22_V_read73_rewind_phi_fu_720_p6 = data_22_V_read73_rewind_reg_716;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_23_V_read74_phi_phi_fu_1150_p4 = ap_phi_mux_data_23_V_read74_rewind_phi_fu_734_p6;
    end else begin
        ap_phi_mux_data_23_V_read74_phi_phi_fu_1150_p4 = ap_phi_reg_pp0_iter1_data_23_V_read74_phi_reg_1146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_23_V_read74_rewind_phi_fu_734_p6 = data_23_V_read74_phi_reg_1146;
    end else begin
        ap_phi_mux_data_23_V_read74_rewind_phi_fu_734_p6 = data_23_V_read74_rewind_reg_730;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_24_V_read75_phi_phi_fu_1162_p4 = ap_phi_mux_data_24_V_read75_rewind_phi_fu_748_p6;
    end else begin
        ap_phi_mux_data_24_V_read75_phi_phi_fu_1162_p4 = ap_phi_reg_pp0_iter1_data_24_V_read75_phi_reg_1158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_24_V_read75_rewind_phi_fu_748_p6 = data_24_V_read75_phi_reg_1158;
    end else begin
        ap_phi_mux_data_24_V_read75_rewind_phi_fu_748_p6 = data_24_V_read75_rewind_reg_744;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_25_V_read76_phi_phi_fu_1174_p4 = ap_phi_mux_data_25_V_read76_rewind_phi_fu_762_p6;
    end else begin
        ap_phi_mux_data_25_V_read76_phi_phi_fu_1174_p4 = ap_phi_reg_pp0_iter1_data_25_V_read76_phi_reg_1170;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_25_V_read76_rewind_phi_fu_762_p6 = data_25_V_read76_phi_reg_1170;
    end else begin
        ap_phi_mux_data_25_V_read76_rewind_phi_fu_762_p6 = data_25_V_read76_rewind_reg_758;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_26_V_read77_phi_phi_fu_1186_p4 = ap_phi_mux_data_26_V_read77_rewind_phi_fu_776_p6;
    end else begin
        ap_phi_mux_data_26_V_read77_phi_phi_fu_1186_p4 = ap_phi_reg_pp0_iter1_data_26_V_read77_phi_reg_1182;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_26_V_read77_rewind_phi_fu_776_p6 = data_26_V_read77_phi_reg_1182;
    end else begin
        ap_phi_mux_data_26_V_read77_rewind_phi_fu_776_p6 = data_26_V_read77_rewind_reg_772;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_27_V_read78_phi_phi_fu_1198_p4 = ap_phi_mux_data_27_V_read78_rewind_phi_fu_790_p6;
    end else begin
        ap_phi_mux_data_27_V_read78_phi_phi_fu_1198_p4 = ap_phi_reg_pp0_iter1_data_27_V_read78_phi_reg_1194;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_27_V_read78_rewind_phi_fu_790_p6 = data_27_V_read78_phi_reg_1194;
    end else begin
        ap_phi_mux_data_27_V_read78_rewind_phi_fu_790_p6 = data_27_V_read78_rewind_reg_786;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_28_V_read79_phi_phi_fu_1210_p4 = ap_phi_mux_data_28_V_read79_rewind_phi_fu_804_p6;
    end else begin
        ap_phi_mux_data_28_V_read79_phi_phi_fu_1210_p4 = ap_phi_reg_pp0_iter1_data_28_V_read79_phi_reg_1206;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_28_V_read79_rewind_phi_fu_804_p6 = data_28_V_read79_phi_reg_1206;
    end else begin
        ap_phi_mux_data_28_V_read79_rewind_phi_fu_804_p6 = data_28_V_read79_rewind_reg_800;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_29_V_read80_phi_phi_fu_1222_p4 = ap_phi_mux_data_29_V_read80_rewind_phi_fu_818_p6;
    end else begin
        ap_phi_mux_data_29_V_read80_phi_phi_fu_1222_p4 = ap_phi_reg_pp0_iter1_data_29_V_read80_phi_reg_1218;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_29_V_read80_rewind_phi_fu_818_p6 = data_29_V_read80_phi_reg_1218;
    end else begin
        ap_phi_mux_data_29_V_read80_rewind_phi_fu_818_p6 = data_29_V_read80_rewind_reg_814;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_2_V_read53_phi_phi_fu_898_p4 = ap_phi_mux_data_2_V_read53_rewind_phi_fu_440_p6;
    end else begin
        ap_phi_mux_data_2_V_read53_phi_phi_fu_898_p4 = ap_phi_reg_pp0_iter1_data_2_V_read53_phi_reg_894;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_2_V_read53_rewind_phi_fu_440_p6 = data_2_V_read53_phi_reg_894;
    end else begin
        ap_phi_mux_data_2_V_read53_rewind_phi_fu_440_p6 = data_2_V_read53_rewind_reg_436;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_30_V_read81_phi_phi_fu_1234_p4 = ap_phi_mux_data_30_V_read81_rewind_phi_fu_832_p6;
    end else begin
        ap_phi_mux_data_30_V_read81_phi_phi_fu_1234_p4 = ap_phi_reg_pp0_iter1_data_30_V_read81_phi_reg_1230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_30_V_read81_rewind_phi_fu_832_p6 = data_30_V_read81_phi_reg_1230;
    end else begin
        ap_phi_mux_data_30_V_read81_rewind_phi_fu_832_p6 = data_30_V_read81_rewind_reg_828;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_31_V_read82_phi_phi_fu_1246_p4 = ap_phi_mux_data_31_V_read82_rewind_phi_fu_846_p6;
    end else begin
        ap_phi_mux_data_31_V_read82_phi_phi_fu_1246_p4 = ap_phi_reg_pp0_iter1_data_31_V_read82_phi_reg_1242;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_31_V_read82_rewind_phi_fu_846_p6 = data_31_V_read82_phi_reg_1242;
    end else begin
        ap_phi_mux_data_31_V_read82_rewind_phi_fu_846_p6 = data_31_V_read82_rewind_reg_842;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_3_V_read54_phi_phi_fu_910_p4 = ap_phi_mux_data_3_V_read54_rewind_phi_fu_454_p6;
    end else begin
        ap_phi_mux_data_3_V_read54_phi_phi_fu_910_p4 = ap_phi_reg_pp0_iter1_data_3_V_read54_phi_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_3_V_read54_rewind_phi_fu_454_p6 = data_3_V_read54_phi_reg_906;
    end else begin
        ap_phi_mux_data_3_V_read54_rewind_phi_fu_454_p6 = data_3_V_read54_rewind_reg_450;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_4_V_read55_phi_phi_fu_922_p4 = ap_phi_mux_data_4_V_read55_rewind_phi_fu_468_p6;
    end else begin
        ap_phi_mux_data_4_V_read55_phi_phi_fu_922_p4 = ap_phi_reg_pp0_iter1_data_4_V_read55_phi_reg_918;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_4_V_read55_rewind_phi_fu_468_p6 = data_4_V_read55_phi_reg_918;
    end else begin
        ap_phi_mux_data_4_V_read55_rewind_phi_fu_468_p6 = data_4_V_read55_rewind_reg_464;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_5_V_read56_phi_phi_fu_934_p4 = ap_phi_mux_data_5_V_read56_rewind_phi_fu_482_p6;
    end else begin
        ap_phi_mux_data_5_V_read56_phi_phi_fu_934_p4 = ap_phi_reg_pp0_iter1_data_5_V_read56_phi_reg_930;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_5_V_read56_rewind_phi_fu_482_p6 = data_5_V_read56_phi_reg_930;
    end else begin
        ap_phi_mux_data_5_V_read56_rewind_phi_fu_482_p6 = data_5_V_read56_rewind_reg_478;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_6_V_read57_phi_phi_fu_946_p4 = ap_phi_mux_data_6_V_read57_rewind_phi_fu_496_p6;
    end else begin
        ap_phi_mux_data_6_V_read57_phi_phi_fu_946_p4 = ap_phi_reg_pp0_iter1_data_6_V_read57_phi_reg_942;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_6_V_read57_rewind_phi_fu_496_p6 = data_6_V_read57_phi_reg_942;
    end else begin
        ap_phi_mux_data_6_V_read57_rewind_phi_fu_496_p6 = data_6_V_read57_rewind_reg_492;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_7_V_read58_phi_phi_fu_958_p4 = ap_phi_mux_data_7_V_read58_rewind_phi_fu_510_p6;
    end else begin
        ap_phi_mux_data_7_V_read58_phi_phi_fu_958_p4 = ap_phi_reg_pp0_iter1_data_7_V_read58_phi_reg_954;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_7_V_read58_rewind_phi_fu_510_p6 = data_7_V_read58_phi_reg_954;
    end else begin
        ap_phi_mux_data_7_V_read58_rewind_phi_fu_510_p6 = data_7_V_read58_rewind_reg_506;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_8_V_read59_phi_phi_fu_970_p4 = ap_phi_mux_data_8_V_read59_rewind_phi_fu_524_p6;
    end else begin
        ap_phi_mux_data_8_V_read59_phi_phi_fu_970_p4 = ap_phi_reg_pp0_iter1_data_8_V_read59_phi_reg_966;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_8_V_read59_rewind_phi_fu_524_p6 = data_8_V_read59_phi_reg_966;
    end else begin
        ap_phi_mux_data_8_V_read59_rewind_phi_fu_524_p6 = data_8_V_read59_rewind_reg_520;
    end
end

always @ (*) begin
    if ((do_init_reg_378 == 1'd0)) begin
        ap_phi_mux_data_9_V_read60_phi_phi_fu_982_p4 = ap_phi_mux_data_9_V_read60_rewind_phi_fu_538_p6;
    end else begin
        ap_phi_mux_data_9_V_read60_phi_phi_fu_982_p4 = ap_phi_reg_pp0_iter1_data_9_V_read60_phi_reg_978;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_data_9_V_read60_rewind_phi_fu_538_p6 = data_9_V_read60_phi_reg_978;
    end else begin
        ap_phi_mux_data_9_V_read60_rewind_phi_fu_538_p6 = data_9_V_read60_rewind_reg_534;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_421)) begin
        if ((icmp_ln152_reg_2323 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_382_p6 = 1'd1;
        end else if ((icmp_ln152_reg_2323 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_382_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_382_p6 = do_init_reg_378;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_382_p6 = do_init_reg_378;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6 = 32'd0;
        end else if ((icmp_ln152_reg_2323_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6 = select_ln170_reg_2401;
        end else begin
            ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6 = in_index_0_i_i49_reg_856;
        end
    end else begin
        ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6 = in_index_0_i_i49_reg_856;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_421)) begin
        if ((icmp_ln152_reg_2323 == 1'd1)) begin
            ap_phi_mux_w_index50_phi_fu_398_p6 = 6'd0;
        end else if ((icmp_ln152_reg_2323 == 1'd0)) begin
            ap_phi_mux_w_index50_phi_fu_398_p6 = w_index_reg_2318;
        end else begin
            ap_phi_mux_w_index50_phi_fu_398_p6 = w_index50_reg_394;
        end
    end else begin
        ap_phi_mux_w_index50_phi_fu_398_p6 = w_index50_reg_394;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_fu_1490_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_0 = acc_1_V_1_fu_1705_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_1 = acc_1_V_2_fu_1712_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_10 = acc_11_V_1_fu_1900_p3;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_11 = acc_11_V_2_fu_1907_p3;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_12 = acc_13_V_1_fu_1939_p3;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_13 = acc_13_V_2_fu_1946_p3;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_14 = acc_15_V_1_fu_1978_p3;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_15 = acc_15_V_2_fu_1985_p3;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_2 = acc_3_V_1_fu_1744_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_3 = acc_3_V_2_fu_1751_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_4 = acc_5_V_1_fu_1783_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_5 = acc_5_V_2_fu_1790_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_6 = acc_7_V_1_fu_1822_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_7 = acc_7_V_2_fu_1829_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_8 = acc_9_V_1_fu_1861_p3;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln152_reg_2323_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_return_9 = acc_9_V_2_fu_1868_p3;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx7_ce0 = 1'b1;
    end else begin
        outidx7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_V_ce0 = 1'b1;
    end else begin
        w12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_1699_p2 = (trunc_ln3_fu_1683_p4 + select_ln1265_fu_1692_p3);

assign acc_10_V_fu_1894_p2 = (trunc_ln708_100_fu_1878_p4 + select_ln1265_5_fu_1887_p3);

assign acc_11_V_1_fu_1900_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_10_V_write_assign38_reg_1324 : acc_10_V_fu_1894_p2);

assign acc_11_V_2_fu_1907_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_10_V_fu_1894_p2 : res_11_V_write_assign40_reg_1310);

assign acc_12_V_fu_1933_p2 = (trunc_ln708_101_fu_1917_p4 + select_ln1265_6_fu_1926_p3);

assign acc_13_V_1_fu_1939_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_12_V_write_assign42_reg_1296 : acc_12_V_fu_1933_p2);

assign acc_13_V_2_fu_1946_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_12_V_fu_1933_p2 : res_13_V_write_assign44_reg_1282);

assign acc_14_V_fu_1972_p2 = (trunc_ln708_102_fu_1956_p4 + select_ln1265_7_fu_1965_p3);

assign acc_15_V_1_fu_1978_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_14_V_write_assign46_reg_1268 : acc_14_V_fu_1972_p2);

assign acc_15_V_2_fu_1985_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_14_V_fu_1972_p2 : res_15_V_write_assign48_reg_1254);

assign acc_1_V_1_fu_1705_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_0_V_write_assign18_reg_1464 : acc_0_V_fu_1699_p2);

assign acc_1_V_2_fu_1712_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_0_V_fu_1699_p2 : res_1_V_write_assign20_reg_1450);

assign acc_2_V_fu_1738_p2 = (trunc_ln708_96_fu_1722_p4 + select_ln1265_1_fu_1731_p3);

assign acc_3_V_1_fu_1744_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_2_V_write_assign22_reg_1436 : acc_2_V_fu_1738_p2);

assign acc_3_V_2_fu_1751_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_2_V_fu_1738_p2 : res_3_V_write_assign24_reg_1422);

assign acc_4_V_fu_1777_p2 = (trunc_ln708_97_fu_1761_p4 + select_ln1265_2_fu_1770_p3);

assign acc_5_V_1_fu_1783_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_4_V_write_assign26_reg_1408 : acc_4_V_fu_1777_p2);

assign acc_5_V_2_fu_1790_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_4_V_fu_1777_p2 : res_5_V_write_assign28_reg_1394);

assign acc_6_V_fu_1816_p2 = (trunc_ln708_98_fu_1800_p4 + select_ln1265_3_fu_1809_p3);

assign acc_7_V_1_fu_1822_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_6_V_write_assign30_reg_1380 : acc_6_V_fu_1816_p2);

assign acc_7_V_2_fu_1829_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_6_V_fu_1816_p2 : res_7_V_write_assign32_reg_1366);

assign acc_8_V_fu_1855_p2 = (trunc_ln708_99_fu_1839_p4 + select_ln1265_4_fu_1848_p3);

assign acc_9_V_1_fu_1861_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_8_V_write_assign34_reg_1352 : acc_8_V_fu_1855_p2);

assign acc_9_V_2_fu_1868_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? acc_8_V_fu_1855_p2 : res_9_V_write_assign36_reg_1338);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_373 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_40 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_421 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_data_0_V_read51_phi_reg_870 = 'bx;

assign ap_phi_reg_pp0_iter0_data_10_V_read61_phi_reg_990 = 'bx;

assign ap_phi_reg_pp0_iter0_data_11_V_read62_phi_reg_1002 = 'bx;

assign ap_phi_reg_pp0_iter0_data_12_V_read63_phi_reg_1014 = 'bx;

assign ap_phi_reg_pp0_iter0_data_13_V_read64_phi_reg_1026 = 'bx;

assign ap_phi_reg_pp0_iter0_data_14_V_read65_phi_reg_1038 = 'bx;

assign ap_phi_reg_pp0_iter0_data_15_V_read66_phi_reg_1050 = 'bx;

assign ap_phi_reg_pp0_iter0_data_16_V_read67_phi_reg_1062 = 'bx;

assign ap_phi_reg_pp0_iter0_data_17_V_read68_phi_reg_1074 = 'bx;

assign ap_phi_reg_pp0_iter0_data_18_V_read69_phi_reg_1086 = 'bx;

assign ap_phi_reg_pp0_iter0_data_19_V_read70_phi_reg_1098 = 'bx;

assign ap_phi_reg_pp0_iter0_data_1_V_read52_phi_reg_882 = 'bx;

assign ap_phi_reg_pp0_iter0_data_20_V_read71_phi_reg_1110 = 'bx;

assign ap_phi_reg_pp0_iter0_data_21_V_read72_phi_reg_1122 = 'bx;

assign ap_phi_reg_pp0_iter0_data_22_V_read73_phi_reg_1134 = 'bx;

assign ap_phi_reg_pp0_iter0_data_23_V_read74_phi_reg_1146 = 'bx;

assign ap_phi_reg_pp0_iter0_data_24_V_read75_phi_reg_1158 = 'bx;

assign ap_phi_reg_pp0_iter0_data_25_V_read76_phi_reg_1170 = 'bx;

assign ap_phi_reg_pp0_iter0_data_26_V_read77_phi_reg_1182 = 'bx;

assign ap_phi_reg_pp0_iter0_data_27_V_read78_phi_reg_1194 = 'bx;

assign ap_phi_reg_pp0_iter0_data_28_V_read79_phi_reg_1206 = 'bx;

assign ap_phi_reg_pp0_iter0_data_29_V_read80_phi_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter0_data_2_V_read53_phi_reg_894 = 'bx;

assign ap_phi_reg_pp0_iter0_data_30_V_read81_phi_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter0_data_31_V_read82_phi_reg_1242 = 'bx;

assign ap_phi_reg_pp0_iter0_data_3_V_read54_phi_reg_906 = 'bx;

assign ap_phi_reg_pp0_iter0_data_4_V_read55_phi_reg_918 = 'bx;

assign ap_phi_reg_pp0_iter0_data_5_V_read56_phi_reg_930 = 'bx;

assign ap_phi_reg_pp0_iter0_data_6_V_read57_phi_reg_942 = 'bx;

assign ap_phi_reg_pp0_iter0_data_7_V_read58_phi_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter0_data_8_V_read59_phi_reg_966 = 'bx;

assign ap_phi_reg_pp0_iter0_data_9_V_read60_phi_reg_978 = 'bx;

assign icmp_ln152_fu_1490_p2 = ((ap_phi_mux_w_index50_phi_fu_398_p6 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln170_fu_1660_p2 = (($signed(tmp_3_fu_1650_p4) > $signed(27'd0)) ? 1'b1 : 1'b0);

assign in_index_fu_1644_p2 = (32'd1 + ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6);

assign mul_ln1118_35_fu_2099_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_36_fu_2106_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_37_fu_2113_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_38_fu_2120_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_39_fu_2127_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_40_fu_2134_p0 = zext_ln1116_fu_1674_p1;

assign mul_ln1118_41_fu_2141_p0 = mul_ln1118_41_fu_2141_p00;

assign mul_ln1118_41_fu_2141_p00 = tmp_s_reg_2355;

assign mul_ln1118_fu_2092_p0 = zext_ln1116_fu_1674_p1;

assign outidx7_address0 = zext_ln156_fu_1478_p1;

assign select_ln1265_1_fu_1731_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_3_V_write_assign24_reg_1422 : res_2_V_write_assign22_reg_1436);

assign select_ln1265_2_fu_1770_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_5_V_write_assign28_reg_1394 : res_4_V_write_assign26_reg_1408);

assign select_ln1265_3_fu_1809_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_7_V_write_assign32_reg_1366 : res_6_V_write_assign30_reg_1380);

assign select_ln1265_4_fu_1848_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_9_V_write_assign36_reg_1338 : res_8_V_write_assign34_reg_1352);

assign select_ln1265_5_fu_1887_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_11_V_write_assign40_reg_1310 : res_10_V_write_assign38_reg_1324);

assign select_ln1265_6_fu_1926_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_13_V_write_assign44_reg_1282 : res_12_V_write_assign42_reg_1296);

assign select_ln1265_7_fu_1965_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_15_V_write_assign48_reg_1254 : res_14_V_write_assign46_reg_1268);

assign select_ln1265_fu_1692_p3 = ((out_index_reg_2327[0:0] === 1'b1) ? res_1_V_write_assign20_reg_1450 : res_0_V_write_assign18_reg_1464);

assign select_ln170_fu_1666_p3 = ((icmp_ln170_fu_1660_p2[0:0] === 1'b1) ? 32'd0 : in_index_fu_1644_p2);

assign tmp_3_fu_1650_p4 = {{in_index_fu_1644_p2[31:5]}};

assign tmp_s_fu_1500_p33 = ap_phi_mux_in_index_0_i_i49_phi_fu_860_p6[4:0];

assign trunc_ln162_2_fu_1570_p1 = w12_V_q0[11:0];

assign trunc_ln3_fu_1683_p4 = {{mul_ln1118_fu_2092_p2[19:4]}};

assign trunc_ln708_100_fu_1878_p4 = {{mul_ln1118_39_fu_2127_p2[19:4]}};

assign trunc_ln708_101_fu_1917_p4 = {{mul_ln1118_40_fu_2134_p2[19:4]}};

assign trunc_ln708_102_fu_1956_p4 = {{mul_ln1118_41_fu_2141_p2[19:4]}};

assign trunc_ln708_96_fu_1722_p4 = {{mul_ln1118_35_fu_2099_p2[19:4]}};

assign trunc_ln708_97_fu_1761_p4 = {{mul_ln1118_36_fu_2106_p2[19:4]}};

assign trunc_ln708_98_fu_1800_p4 = {{mul_ln1118_37_fu_2113_p2[19:4]}};

assign trunc_ln708_99_fu_1839_p4 = {{mul_ln1118_38_fu_2120_p2[19:4]}};

assign w12_V_address0 = zext_ln156_fu_1478_p1;

assign w_index_fu_1484_p2 = (6'd1 + ap_phi_mux_w_index50_phi_fu_398_p6);

assign zext_ln1116_fu_1674_p1 = tmp_s_reg_2355;

assign zext_ln156_fu_1478_p1 = ap_phi_mux_w_index50_phi_fu_398_p6;

endmodule //dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s
