# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_cascade.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/bin2gray.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/gray2bin.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
sv xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar_intf.sv" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
verilog xil_defaultlib  "../../../../../../fpga-src/noc_block_fir.v" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""
sv xil_defaultlib  "../../../../noc_block_fir_tb.sv" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/radio" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/lib/rfnoc" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/axi" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/control" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/general" --include "../../../../../../../../../rfnoc/src/uhd-fpga/usrp3/sim/rfnoc" -d "WORKING_DIR="/home/ak/ootmods/rfnoc-ppchan/rfnoc/testbenches/noc_block_fir_tb""

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
