# Synthesiable--Verilog-documentary

PPT for synthesiable verilog
Slides are taken from the following sites 
 
![image](https://user-images.githubusercontent.com/54178931/122256092-5a72aa80-ceec-11eb-8121-34ca4f52746a.png)

* https://www.youtube.com/watch?v=lPamtRAVVn8&list=PLbVWalfEstJ09kQc1wPrpJ0zKFMSI1CzM&index=9 

* https://www.youtube.com/playlist?list=PLAC_jmBddcjTPEh1UV_ojRJmsx2D9sQXH (VERY GOOD)

* https://www.youtube.com/watch?v=RBySzoe6i9M&list=PLJ5C_6qdAvBELELTSPgzYkQg3HgclQh-5&index=28  (NPTEL)

* https://www.eng.auburn.edu/~nelsovp/courses/elec4200/VHDL/Verilog_Overview_4200.pdf  (REVISION)


