: // Synopsys, Inc.
: //

: // Generated by: VCS Coverage Metrics N-2017.12-SP2-1_Full64
: // User: shiyuliu
: // Date: Sat Apr  4 16:39:49 2020

: Starting toggle coverage for module proc_testbench
: Starting toggle coverage for module proc_testbench.processor0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.predictor0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.predictor0.local_predictor0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.predictor0.global_predictor0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.predictor0.tournament_selector0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.btb0
: Starting toggle coverage for module proc_testbench.processor0.if_id_stage_0.decoder_0
: Starting toggle coverage for module proc_testbench.processor0.icache0
: Starting toggle coverage for module proc_testbench.processor0.cache_arbiter_0
: Starting toggle coverage for module proc_testbench.processor0.top_level0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rat0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rrat0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rob0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.prf0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_alu0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_alu0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_alu0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.alu0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_mul0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_mul0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_mul0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[0]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[1]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[2]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[3]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[4]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[5]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[6]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.mult2cdb0.mult0.mstage[7]
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_lb0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_lb0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_lb0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_sq0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_sq0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_sq0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.load_store_queue0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.load_store_queue0.psel_issue
: Starting toggle coverage for module proc_testbench.processor0.top_level0.load_store_queue0.psel_issue.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.load_store_queue0.psel_forward
: Starting toggle coverage for module proc_testbench.processor0.top_level0.load_store_queue0.psel_forward.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_branch0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_branch0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.rs_branch0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.branch0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.branch0.brcond0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.cdb0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.cdb0.psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.cdb0.psel.foo[0].psel
: Starting toggle coverage for module proc_testbench.processor0.top_level0.dcache0
: Starting toggle coverage for module proc_testbench.processor0.top_level0.dcache0.tree_plru_0
: Starting toggle coverage for module proc_testbench.memory
: Reporting line coverage at the end of simulation ...
: End of Line Coverage ...
: Coverage status: End of All Coverages ...

