
*** Running vivado
    with args -log pfpu32_top_fast.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source pfpu32_top_fast.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pfpu32_top_fast.tcl -notrace
Command: link_design -top pfpu32_top_fast -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 173 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1542.227 ; gain = 335.285 ; free physical = 12651 ; free virtual = 30415
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1620.258 ; gain = 78.031 ; free physical = 12645 ; free virtual = 30408

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cdcaf0e2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2027.758 ; gain = 407.500 ; free physical = 12245 ; free virtual = 30027

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f3e717ae

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1786845a6

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11ef4e67f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11ef4e67f

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 123184fb3

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 123184fb3

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
Ending Logic Optimization Task | Checksum: 123184fb3

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 123184fb3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 123184fb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.758 ; gain = 0.000 ; free physical = 12246 ; free virtual = 30028
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2027.758 ; gain = 485.531 ; free physical = 12246 ; free virtual = 30028
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pfpu32_top_fast_drc_opted.rpt -pb pfpu32_top_fast_drc_opted.pb -rpx pfpu32_top_fast_drc_opted.rpx
Command: report_drc -file pfpu32_top_fast_drc_opted.rpt -pb pfpu32_top_fast_drc_opted.pb -rpx pfpu32_top_fast_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.094 ; gain = 0.000 ; free physical = 12200 ; free virtual = 29984
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 29f6f4b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2122.094 ; gain = 0.000 ; free physical = 12200 ; free virtual = 29984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2122.094 ; gain = 0.000 ; free physical = 12200 ; free virtual = 29984

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60ca6cbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2122.094 ; gain = 0.000 ; free physical = 12186 ; free virtual = 29974

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fe408d56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.754 ; gain = 21.660 ; free physical = 12180 ; free virtual = 29968

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fe408d56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.754 ; gain = 21.660 ; free physical = 12180 ; free virtual = 29968
Phase 1 Placer Initialization | Checksum: fe408d56

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.754 ; gain = 21.660 ; free physical = 12180 ; free virtual = 29968

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b8072512

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2223.793 ; gain = 101.699 ; free physical = 12175 ; free virtual = 29964

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2231.797 ; gain = 0.000 ; free physical = 12148 ; free virtual = 29939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: fbef7173

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939
Phase 2 Global Placement | Checksum: 1b57695d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12149 ; free virtual = 29940

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b57695d7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12149 ; free virtual = 29940

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19f2b97ee

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 156bdf733

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 156bdf733

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 156bdf733

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 15ab283c0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12153 ; free virtual = 29944

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1fa0ed733

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12151 ; free virtual = 29943

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1bbd91821

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12151 ; free virtual = 29943

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1bbd91821

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12151 ; free virtual = 29943

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1bbd91821

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12151 ; free virtual = 29942
Phase 3 Detail Placement | Checksum: 1bbd91821

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12151 ; free virtual = 29942

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16ea12955

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16ea12955

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12149 ; free virtual = 29940
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.103. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 242f22da7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12147 ; free virtual = 29939
Phase 4.1 Post Commit Optimization | Checksum: 242f22da7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12147 ; free virtual = 29939

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 242f22da7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 242f22da7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ebe3dd88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebe3dd88

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12148 ; free virtual = 29939
Ending Placer Task | Checksum: f46b0a18

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12164 ; free virtual = 29955
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2231.797 ; gain = 109.703 ; free physical = 12164 ; free virtual = 29955
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2231.797 ; gain = 0.000 ; free physical = 12160 ; free virtual = 29954
INFO: [Common 17-1381] The checkpoint '/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file pfpu32_top_fast_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2231.797 ; gain = 0.000 ; free physical = 12154 ; free virtual = 29946
INFO: [runtcl-4] Executing : report_utilization -file pfpu32_top_fast_utilization_placed.rpt -pb pfpu32_top_fast_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2231.797 ; gain = 0.000 ; free physical = 12163 ; free virtual = 29955
INFO: [runtcl-4] Executing : report_control_sets -verbose -file pfpu32_top_fast_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2231.797 ; gain = 0.000 ; free physical = 12163 ; free virtual = 29955
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d4ee2a7b ConstDB: 0 ShapeSum: 1f7cdf9d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15065c0d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2297.801 ; gain = 66.004 ; free physical = 12012 ; free virtual = 29805
Post Restoration Checksum: NetGraph: cb44a781 NumContArr: 85211954 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15065c0d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2297.801 ; gain = 66.004 ; free physical = 12012 ; free virtual = 29805

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15065c0d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2303.789 ; gain = 71.992 ; free physical = 11980 ; free virtual = 29773

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15065c0d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2303.789 ; gain = 71.992 ; free physical = 11980 ; free virtual = 29773
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16b7b7af7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11971 ; free virtual = 29764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.097  | TNS=0.000  | WHS=-0.134 | THS=-2.706 |

Phase 2 Router Initialization | Checksum: 160d5f930

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11970 ; free virtual = 29763

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20cc4a7af

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11972 ; free virtual = 29765

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1106
 Number of Nodes with overlaps = 546
 Number of Nodes with overlaps = 348
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.451 | TNS=-7.048 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19bf764dc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:26 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11966 ; free virtual = 29760

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.067 | TNS=-0.300 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b78e6c90

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 312
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.056 | TNS=-0.158 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a5872a06

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759
Phase 4 Rip-up And Reroute | Checksum: 1a5872a06

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a4c24c33

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a4c24c33

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a4c24c33

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759
Phase 5 Delay and Skew Optimization | Checksum: 1a4c24c33

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a15b6cf2

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.031  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a15b6cf2

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759
Phase 6 Post Hold Fix | Checksum: 1a15b6cf2

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29759

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.675632 %
  Global Horizontal Routing Utilization  = 0.728261 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1aec26dc2

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11965 ; free virtual = 29758

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1aec26dc2

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11964 ; free virtual = 29758

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18845b0bd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11964 ; free virtual = 29758

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.031  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18845b0bd

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 11964 ; free virtual = 29758
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 12000 ; free virtual = 29794

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 2331.055 ; gain = 99.258 ; free physical = 12000 ; free virtual = 29794
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2331.055 ; gain = 0.000 ; free physical = 11992 ; free virtual = 29790
INFO: [Common 17-1381] The checkpoint '/home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file pfpu32_top_fast_drc_routed.rpt -pb pfpu32_top_fast_drc_routed.pb -rpx pfpu32_top_fast_drc_routed.rpx
Command: report_drc -file pfpu32_top_fast_drc_routed.rpt -pb pfpu32_top_fast_drc_routed.pb -rpx pfpu32_top_fast_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file pfpu32_top_fast_methodology_drc_routed.rpt -pb pfpu32_top_fast_methodology_drc_routed.pb -rpx pfpu32_top_fast_methodology_drc_routed.rpx
Command: report_methodology -file pfpu32_top_fast_methodology_drc_routed.rpt -pb pfpu32_top_fast_methodology_drc_routed.pb -rpx pfpu32_top_fast_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/luca/Scrivania/ES_Project/FPU_fast/FPU_fast.runs/impl_1/pfpu32_top_fast_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file pfpu32_top_fast_power_routed.rpt -pb pfpu32_top_fast_power_summary_routed.pb -rpx pfpu32_top_fast_power_routed.rpx
Command: report_power -file pfpu32_top_fast_power_routed.rpt -pb pfpu32_top_fast_power_summary_routed.pb -rpx pfpu32_top_fast_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file pfpu32_top_fast_route_status.rpt -pb pfpu32_top_fast_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file pfpu32_top_fast_timing_summary_routed.rpt -pb pfpu32_top_fast_timing_summary_routed.pb -rpx pfpu32_top_fast_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file pfpu32_top_fast_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file pfpu32_top_fast_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file pfpu32_top_fast_bus_skew_routed.rpt -pb pfpu32_top_fast_bus_skew_routed.pb -rpx pfpu32_top_fast_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 17:22:19 2019...
